Compilation report for HLSTM_FIXED
Wed Jun 05 14:42:09 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Analysis & Synthesis Summary
  9. Analysis & Synthesis Settings
 10. Parallel Compilation
 11. Analysis & Synthesis Source Files Read
 12. Analysis & Synthesis Resource Usage Summary
 13. Analysis & Synthesis Resource Utilization by Entity
 14. Analysis & Synthesis RAM Summary
 15. Analysis & Synthesis DSP Block Usage Summary
 16. General Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated
 19. Parameter Settings for User Entity Instance: counter:c0
 20. Parameter Settings for User Entity Instance: counter:c0|lpm_counter:LPM_COUNTER_component
 21. Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r0
 22. Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r1
 23. Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r2
 24. Parameter Settings for User Entity Instance: LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: LSTM_cell2:u0|flip_flop_chain:f0
 26. Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r3
 27. Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r4
 28. Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r5
 29. Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r6
 30. Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r7
 31. Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r8
 32. Parameter Settings for User Entity Instance: LSTM_cell2:u0|flip_flop_chain:f1
 33. Parameter Settings for User Entity Instance: nReg:r0
 34. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1a
 35. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1b
 36. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1c
 37. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1d
 38. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r2
 39. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r3
 40. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r4
 41. Parameter Settings for User Entity Instance: output_layer:u1|nReg:r5
 42. Parameter Settings for User Entity Instance: output_layer:u1|flip_flop_chain:ff0
 43. Parameter Settings for User Entity Instance: flip_flop_chain:ff0
 44. Parameter Settings for User Entity Instance: flip_flop_chain:ff1
 45. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u5|lpm_mult:Mult0
 46. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u4|lpm_mult:Mult0
 47. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1d|lpm_mult:Mult0
 48. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u3|lpm_mult:Mult0
 49. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1c|lpm_mult:Mult0
 50. Parameter Settings for Inferred Entity Instance: LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0
 51. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u2|lpm_mult:Mult0
 52. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1b|lpm_mult:Mult0
 53. Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1a|lpm_mult:Mult0
 54. Parameter Settings for Inferred Entity Instance: LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0
 55. Parameter Settings for Inferred Entity Instance: LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0
 56. Parameter Settings for Inferred Entity Instance: LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0
 57. altsyncram Parameter Settings by Entity Instance
 58. lpm_mult Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "flip_flop_chain:ff0"
 60. Port Connectivity Checks: "output_layer:u1|flip_flop_chain:ff0"
 61. Port Connectivity Checks: "output_layer:u1|mac_pe:u5"
 62. Port Connectivity Checks: "output_layer:u1|mac_pe:u4"
 63. Port Connectivity Checks: "output_layer:u1|mac_pe:u3"
 64. Port Connectivity Checks: "output_layer:u1|mac_pe:u2"
 65. Port Connectivity Checks: "output_layer:u1|mac_pe:u1d"
 66. Port Connectivity Checks: "output_layer:u1|mac_pe:u1c"
 67. Port Connectivity Checks: "output_layer:u1|mac_pe:u1b"
 68. Port Connectivity Checks: "output_layer:u1|mac_pe:u1a"
 69. Port Connectivity Checks: "LSTM_cell2:u0|flip_flop_chain:f1"
 70. Port Connectivity Checks: "LSTM_cell2:u0|flip_flop_chain:f0"
 71. Port Connectivity Checks: "LSTM_cell2:u0|lut:m0"
 72. Port Connectivity Checks: "shiftReg:l0"
 73. Post-Synthesis Netlist Statistics for Top Partition
 74. Elapsed Time Per Partition
 75. Analysis & Synthesis Equations
 76. Analysis & Synthesis Messages
 77. Fitter Summary
 78. Fitter Settings
 79. Parallel Compilation
 80. Fitter Netlist Optimizations
 81. Incremental Compilation Preservation Summary
 82. Incremental Compilation Partition Settings
 83. Incremental Compilation Placement Preservation
 84. Fitter Equations
 85. Pin-Out File
 86. Fitter Resource Usage Summary
 87. Fitter Partition Statistics
 88. Input Pins
 89. Output Pins
 90. Dual Purpose and Dedicated Pins
 91. I/O Bank Usage
 92. All Package Pins
 93. I/O Assignment Warnings
 94. Fitter Resource Utilization by Entity
 95. Delay Chain Summary
 96. Pad To Core Delay Chain Fanout
 97. Control Signals
 98. Global & Other Fast Signals
 99. Fitter RAM Summary
100. |network|LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|ALTSYNCRAM
101. Fitter DSP Block Usage Summary
102. DSP Block Details
103. Routing Usage Summary
104. LAB Logic Elements
105. LAB-wide Signals
106. LAB Signals Sourced
107. LAB Signals Sourced Out
108. LAB Distinct Inputs
109. I/O Rules Summary
110. I/O Rules Details
111. I/O Rules Matrix
112. Fitter Device Options
113. Operating Settings and Conditions
114. Estimated Delay Added for Hold Timing Summary
115. Estimated Delay Added for Hold Timing Details
116. Fitter Messages
117. Fitter Suppressed Messages
118. Assembler Summary
119. Assembler Settings
120. Assembler Generated Files
121. Assembler Device Options: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/output_files/HLSTM_FIXED.sof
122. Assembler Messages
123. Legal Notice
124. Timing Analyzer Summary
125. Parallel Compilation
126. SDC File List
127. Clocks
128. Slow 1200mV 85C Model Fmax Summary
129. Timing Closure Recommendations
130. Slow 1200mV 85C Model Setup Summary
131. Slow 1200mV 85C Model Hold Summary
132. Slow 1200mV 85C Model Recovery Summary
133. Slow 1200mV 85C Model Removal Summary
134. Slow 1200mV 85C Model Minimum Pulse Width Summary
135. Slow 1200mV 85C Model Setup: 'clock'
136. Slow 1200mV 85C Model Hold: 'clock'
137. Slow 1200mV 85C Model Recovery: 'clock'
138. Slow 1200mV 85C Model Removal: 'clock'
139. Slow 1200mV 85C Model Metastability Summary
140. Slow 1200mV 0C Model Fmax Summary
141. Slow 1200mV 0C Model Setup Summary
142. Slow 1200mV 0C Model Hold Summary
143. Slow 1200mV 0C Model Recovery Summary
144. Slow 1200mV 0C Model Removal Summary
145. Slow 1200mV 0C Model Minimum Pulse Width Summary
146. Slow 1200mV 0C Model Setup: 'clock'
147. Slow 1200mV 0C Model Hold: 'clock'
148. Slow 1200mV 0C Model Recovery: 'clock'
149. Slow 1200mV 0C Model Removal: 'clock'
150. Slow 1200mV 0C Model Metastability Summary
151. Fast 1200mV 0C Model Setup Summary
152. Fast 1200mV 0C Model Hold Summary
153. Fast 1200mV 0C Model Recovery Summary
154. Fast 1200mV 0C Model Removal Summary
155. Fast 1200mV 0C Model Minimum Pulse Width Summary
156. Fast 1200mV 0C Model Setup: 'clock'
157. Fast 1200mV 0C Model Hold: 'clock'
158. Fast 1200mV 0C Model Recovery: 'clock'
159. Fast 1200mV 0C Model Removal: 'clock'
160. Fast 1200mV 0C Model Metastability Summary
161. Multicorner Timing Analysis Summary
162. Board Trace Model Assignments
163. Input Transition Times
164. Signal Integrity Metrics (Slow 1200mv 0c Model)
165. Signal Integrity Metrics (Slow 1200mv 85c Model)
166. Signal Integrity Metrics (Fast 1200mv 0c Model)
167. Setup Transfers
168. Hold Transfers
169. Recovery Transfers
170. Removal Transfers
171. Report TCCS
172. Report RSKM
173. Unconstrained Paths Summary
174. Clock Status Summary
175. Timing Analyzer Messages
176. EDA Netlist Writer Summary
177. Simulation Settings
178. Simulation Generated Files
179. EDA Netlist Writer Messages
180. Flow Messages
181. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Wed Jun 05 14:42:08 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; HLSTM_FIXED                                 ;
; Top-level Entity Name              ; network                                     ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 1,480 / 6,272 ( 24 % )                      ;
;     Total combinational functions  ; 1,283 / 6,272 ( 20 % )                      ;
;     Dedicated logic registers      ; 660 / 6,272 ( 11 % )                        ;
; Total registers                    ; 660                                         ;
; Total pins                         ; 112 / 177 ( 63 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192 / 276,480 ( 3 % )                     ;
; Embedded Multiplier 9-bit elements ; 8 / 30 ( 27 % )                             ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
; Device                             ; 10CL006YU256C6G                             ;
; Timing Models                      ; Final                                       ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 06/05/2024 14:41:02 ;
; Main task         ; Compilation         ;
; Revision Name     ; HLSTM_FIXED         ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                               ;
+--------------------------------------------------------------------------------+
Assignment Name : ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP
Value           : On
Default Value   : Off
Entity Name     : --
Section Id      : --

Assignment Name : ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES
Value           : Always
Default Value   : Auto
Entity Name     : --
Section Id      : --

Assignment Name : AUTO_RAM_RECOGNITION
Value           : Off
Default Value   : On
Entity Name     : --
Section Id      : --

Assignment Name : AUTO_SHIFT_REGISTER_RECOGNITION
Value           : Off
Default Value   : Auto
Entity Name     : --
Section Id      : --

Assignment Name : COMPILER_SIGNATURE_ID
Value           : 1097638987250.171759126219704
Default Value   : --
Entity Name     : --
Section Id      : --

Assignment Name : CYCLONEII_OPTIMIZATION_TECHNIQUE
Value           : Area
Default Value   : Balanced
Entity Name     : --
Section Id      : --

Assignment Name : EDA_DESIGN_INSTANCE_NAME
Value           : NA
Default Value   : --
Entity Name     : --
Section Id      : test

Assignment Name : EDA_DESIGN_INSTANCE_NAME
Value           : NA
Default Value   : --
Entity Name     : --
Section Id      : gate_tb

Assignment Name : EDA_DESIGN_INSTANCE_NAME
Value           : NA
Default Value   : --
Entity Name     : --
Section Id      : LSTM_cell2_tb

Assignment Name : EDA_DESIGN_INSTANCE_NAME
Value           : NA
Default Value   : --
Entity Name     : --
Section Id      : network_test

Assignment Name : EDA_DESIGN_INSTANCE_NAME
Value           : NA
Default Value   : --
Entity Name     : --
Section Id      : mac_pe_tb

Assignment Name : EDA_NATIVELINK_SIMULATION_TEST_BENCH
Value           : network_test
Default Value   : --
Entity Name     : --
Section Id      : eda_simulation

Assignment Name : EDA_OUTPUT_DATA_FORMAT
Value           : Vhdl
Default Value   : --
Entity Name     : --
Section Id      : eda_simulation

Assignment Name : EDA_SIMULATION_TOOL
Value           : ModelSim-Altera (VHDL)
Default Value   : <None>
Entity Name     : --
Section Id      : --

Assignment Name : EDA_TEST_BENCH_ENABLE_STATUS
Value           : TEST_BENCH_MODE
Default Value   : --
Entity Name     : --
Section Id      : eda_simulation

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/nReg.vhd
Default Value   : --
Entity Name     : --
Section Id      : test

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/in_RAM.vhd
Default Value   : --
Entity Name     : --
Section Id      : test

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/tb/LSTM_test.vhd
Default Value   : --
Entity Name     : --
Section Id      : test

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/LUT.vhd
Default Value   : --
Entity Name     : --
Section Id      : gate_tb

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/tb/LSTM_gate_tb.vhd
Default Value   : --
Entity Name     : --
Section Id      : gate_tb

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/lut.vhd
Default Value   : --
Entity Name     : --
Section Id      : LSTM_cell2_tb

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/tb/LSTM_cell2_tb.vhd
Default Value   : --
Entity Name     : --
Section Id      : LSTM_cell2_tb

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/mytypes.vhd
Default Value   : --
Entity Name     : --
Section Id      : network_test

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/in_RAM.vhd
Default Value   : --
Entity Name     : --
Section Id      : network_test

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/wb_RAM.vhd
Default Value   : --
Entity Name     : --
Section Id      : network_test

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/nReg.vhd
Default Value   : --
Entity Name     : --
Section Id      : network_test

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/tb/network_test.vhd
Default Value   : --
Entity Name     : --
Section Id      : network_test

Assignment Name : EDA_TEST_BENCH_FILE
Value           : src/tb/mac_pe_tb.vhd
Default Value   : --
Entity Name     : --
Section Id      : mac_pe_tb

Assignment Name : EDA_TEST_BENCH_MODULE_NAME
Value           : LSTM_test
Default Value   : --
Entity Name     : --
Section Id      : test

Assignment Name : EDA_TEST_BENCH_MODULE_NAME
Value           : LSTM_gate_tb
Default Value   : --
Entity Name     : --
Section Id      : gate_tb

Assignment Name : EDA_TEST_BENCH_MODULE_NAME
Value           : LSTM_cell2_tb
Default Value   : --
Entity Name     : --
Section Id      : LSTM_cell2_tb

Assignment Name : EDA_TEST_BENCH_MODULE_NAME
Value           : network_test
Default Value   : --
Entity Name     : --
Section Id      : network_test

Assignment Name : EDA_TEST_BENCH_MODULE_NAME
Value           : mac_pe_tb
Default Value   : --
Entity Name     : --
Section Id      : mac_pe_tb

Assignment Name : EDA_TEST_BENCH_NAME
Value           : test
Default Value   : --
Entity Name     : --
Section Id      : eda_simulation

Assignment Name : EDA_TEST_BENCH_NAME
Value           : gate_tb
Default Value   : --
Entity Name     : --
Section Id      : eda_simulation

Assignment Name : EDA_TEST_BENCH_NAME
Value           : mac_pe_tb
Default Value   : --
Entity Name     : --
Section Id      : eda_simulation

Assignment Name : EDA_TEST_BENCH_NAME
Value           : network_test
Default Value   : --
Entity Name     : --
Section Id      : eda_simulation

Assignment Name : EDA_TEST_BENCH_NAME
Value           : LSTM_cell2_tb
Default Value   : --
Entity Name     : --
Section Id      : eda_simulation

Assignment Name : EDA_TEST_BENCH_RUN_SIM_FOR
Value           : 500 ns
Default Value   : --
Entity Name     : --
Section Id      : test

Assignment Name : EDA_TEST_BENCH_RUN_SIM_FOR
Value           : 1 us
Default Value   : --
Entity Name     : --
Section Id      : gate_tb

Assignment Name : EDA_TEST_BENCH_RUN_SIM_FOR
Value           : 500 ns
Default Value   : --
Entity Name     : --
Section Id      : LSTM_cell2_tb

Assignment Name : EDA_TEST_BENCH_RUN_SIM_FOR
Value           : 500 us
Default Value   : --
Entity Name     : --
Section Id      : network_test

Assignment Name : EDA_TEST_BENCH_RUN_SIM_FOR
Value           : 100 ns
Default Value   : --
Entity Name     : --
Section Id      : mac_pe_tb

Assignment Name : EDA_TIME_SCALE
Value           : 1 ps
Default Value   : --
Entity Name     : --
Section Id      : eda_simulation

Assignment Name : FITTER_EFFORT
Value           : Standard Fit
Default Value   : Auto Fit
Entity Name     : --
Section Id      : --

Assignment Name : PARTITION_COLOR
Value           : -- (Not supported for targeted family)
Default Value   : --
Entity Name     : network
Section Id      : Top

Assignment Name : PARTITION_FITTER_PRESERVATION_LEVEL
Value           : -- (Not supported for targeted family)
Default Value   : --
Entity Name     : network
Section Id      : Top

Assignment Name : PARTITION_NETLIST_TYPE
Value           : -- (Not supported for targeted family)
Default Value   : --
Entity Name     : network
Section Id      : Top

Assignment Name : POWER_BOARD_THERMAL_MODEL
Value           : None (CONSERVATIVE)
Default Value   : --
Entity Name     : --
Section Id      : --

Assignment Name : POWER_PRESET_COOLING_SOLUTION
Value           : 23 MM HEAT SINK WITH 200 LFPM AIRFLOW
Default Value   : --
Entity Name     : --
Section Id      : --

Assignment Name : PROJECT_OUTPUT_DIRECTORY
Value           : output_files
Default Value   : --
Entity Name     : --
Section Id      : --

Assignment Name : ROUTER_CLOCKING_TOPOLOGY_ANALYSIS
Value           : On
Default Value   : Off
Entity Name     : --
Section Id      : --

Assignment Name : SMART_RECOMPILE
Value           : On
Default Value   : Off
Entity Name     : --
Section Id      : --

Assignment Name : TOP_LEVEL_ENTITY
Value           : network
Default Value   : HLSTM_FIXED
Entity Name     : --
Section Id      : --

Assignment Name : VHDL_INPUT_VERSION
Value           : VHDL_2008
Default Value   : VHDL_1993
Entity Name     : --
Section Id      : --

Assignment Name : VHDL_SHOW_LMF_MAPPING_MESSAGES
Value           : Off
Default Value   : --
Entity Name     : --
Section Id      : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Flow Elapsed Time                                                              ;
+--------------------------------------------------------------------------------+
Module Name                        : Analysis & Synthesis
Elapsed Time                       : 00:00:30
Average Processors Used            : 1.0
Peak Virtual Memory                : 4848 MB
Total CPU Time (on all processors) : 00:00:15

Module Name                        : Fitter
Elapsed Time                       : 00:00:20
Average Processors Used            : 1.1
Peak Virtual Memory                : 5469 MB
Total CPU Time (on all processors) : 00:00:07

Module Name                        : Assembler
Elapsed Time                       : 00:00:01
Average Processors Used            : 1.0
Peak Virtual Memory                : 4688 MB
Total CPU Time (on all processors) : 00:00:01

Module Name                        : Timing Analyzer
Elapsed Time                       : 00:00:04
Average Processors Used            : 1.3
Peak Virtual Memory                : 4793 MB
Total CPU Time (on all processors) : 00:00:02

Module Name                        : EDA Netlist Writer
Elapsed Time                       : 00:00:00
Average Processors Used            : 1.0
Peak Virtual Memory                : 4649 MB
Total CPU Time (on all processors) : 00:00:01

Module Name                        : Total
Elapsed Time                       : 00:00:55
Average Processors Used            : --
Peak Virtual Memory                : --
Total CPU Time (on all processors) : 00:00:26
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Flow OS Summary                                                                ;
+--------------------------------------------------------------------------------+
Module Name      : Analysis & Synthesis
Machine Hostname : LAPTOP-OPG22R0F
OS Name          : Windows 10
OS Version       : 10.0
Processor type   : x86_64

Module Name      : Fitter
Machine Hostname : LAPTOP-OPG22R0F
OS Name          : Windows 10
OS Version       : 10.0
Processor type   : x86_64

Module Name      : Assembler
Machine Hostname : LAPTOP-OPG22R0F
OS Name          : Windows 10
OS Version       : 10.0
Processor type   : x86_64

Module Name      : Timing Analyzer
Machine Hostname : LAPTOP-OPG22R0F
OS Name          : Windows 10
OS Version       : 10.0
Processor type   : x86_64

Module Name      : EDA Netlist Writer
Machine Hostname : LAPTOP-OPG22R0F
OS Name          : Windows 10
OS Version       : 10.0
Processor type   : x86_64
+--------------------------------------------------------------------------------+



------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off HLSTM_FIXED -c HLSTM_FIXED
quartus_fit --read_settings_files=off --write_settings_files=off HLSTM_FIXED -c HLSTM_FIXED
quartus_asm --read_settings_files=off --write_settings_files=off HLSTM_FIXED -c HLSTM_FIXED
quartus_sta HLSTM_FIXED -c HLSTM_FIXED
quartus_eda --read_settings_files=off --write_settings_files=off HLSTM_FIXED -c HLSTM_FIXED



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 05 14:41:32 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; HLSTM_FIXED                                 ;
; Top-level Entity Name              ; network                                     ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 1,662                                       ;
;     Total combinational functions  ; 1,283                                       ;
;     Dedicated logic registers      ; 692                                         ;
; Total registers                    ; 692                                         ;
; Total pins                         ; 112                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                  ;
+--------------------------------------------------------------------------------+
Option        : Top-level entity name
Setting       : network
Default Value : HLSTM_FIXED

Option        : Family name
Setting       : Cyclone 10 LP
Default Value : Cyclone V

Option        : Use smart compilation
Setting       : On
Default Value : Off

Option        : VHDL Show LMF Mapping Messages
Setting       : Off
Default Value : 

Option        : VHDL Version
Setting       : VHDL_2008
Default Value : VHDL_1993

Option        : Optimization Technique
Setting       : Area
Default Value : Balanced

Option        : Perform WYSIWYG Primitive Resynthesis
Setting       : On
Default Value : Off

Option        : Auto RAM Replacement
Setting       : Off
Default Value : On

Option        : Auto Shift Register Replacement
Setting       : Off
Default Value : Auto

Option        : Allow Shift Register Merging across Hierarchies
Setting       : Always
Default Value : Auto

Option        : Enable parallel Assembler and Timing Analyzer during compilation
Setting       : On
Default Value : On

Option        : Enable compact report table
Setting       : Off
Default Value : Off

Option        : Restructure Multiplexers
Setting       : Auto
Default Value : Auto

Option        : Create Debugging Nodes for IP Cores
Setting       : Off
Default Value : Off

Option        : Preserve fewer node names
Setting       : On
Default Value : On

Option        : Intel FPGA IP Evaluation Mode
Setting       : Enable
Default Value : Enable

Option        : Verilog Version
Setting       : Verilog_2001
Default Value : Verilog_2001

Option        : State Machine Processing
Setting       : Auto
Default Value : Auto

Option        : Safe State Machine
Setting       : Off
Default Value : Off

Option        : Extract Verilog State Machines
Setting       : On
Default Value : On

Option        : Extract VHDL State Machines
Setting       : On
Default Value : On

Option        : Ignore Verilog initial constructs
Setting       : Off
Default Value : Off

Option        : Iteration limit for constant Verilog loops
Setting       : 5000
Default Value : 5000

Option        : Iteration limit for non-constant Verilog loops
Setting       : 250
Default Value : 250

Option        : Add Pass-Through Logic to Inferred RAMs
Setting       : On
Default Value : On

Option        : Infer RAMs from Raw Logic
Setting       : On
Default Value : On

Option        : Parallel Synthesis
Setting       : On
Default Value : On

Option        : DSP Block Balancing
Setting       : Auto
Default Value : Auto

Option        : NOT Gate Push-Back
Setting       : On
Default Value : On

Option        : Power-Up Don't Care
Setting       : On
Default Value : On

Option        : Remove Redundant Logic Cells
Setting       : Off
Default Value : Off

Option        : Remove Duplicate Registers
Setting       : On
Default Value : On

Option        : Ignore CARRY Buffers
Setting       : Off
Default Value : Off

Option        : Ignore CASCADE Buffers
Setting       : Off
Default Value : Off

Option        : Ignore GLOBAL Buffers
Setting       : Off
Default Value : Off

Option        : Ignore ROW GLOBAL Buffers
Setting       : Off
Default Value : Off

Option        : Ignore LCELL Buffers
Setting       : Off
Default Value : Off

Option        : Ignore SOFT Buffers
Setting       : On
Default Value : On

Option        : Limit AHDL Integers to 32 Bits
Setting       : Off
Default Value : Off

Option        : Carry Chain Length
Setting       : 70
Default Value : 70

Option        : Auto Carry Chains
Setting       : On
Default Value : On

Option        : Auto Open-Drain Pins
Setting       : On
Default Value : On

Option        : Auto ROM Replacement
Setting       : On
Default Value : On

Option        : Auto DSP Block Replacement
Setting       : On
Default Value : On

Option        : Auto Clock Enable Replacement
Setting       : On
Default Value : On

Option        : Strict RAM Replacement
Setting       : Off
Default Value : Off

Option        : Allow Synchronous Control Signals
Setting       : On
Default Value : On

Option        : Force Use of Synchronous Clear Signals
Setting       : Off
Default Value : Off

Option        : Auto RAM Block Balancing
Setting       : On
Default Value : On

Option        : Auto RAM to Logic Cell Conversion
Setting       : Off
Default Value : Off

Option        : Auto Resource Sharing
Setting       : Off
Default Value : Off

Option        : Allow Any RAM Size For Recognition
Setting       : Off
Default Value : Off

Option        : Allow Any ROM Size For Recognition
Setting       : Off
Default Value : Off

Option        : Allow Any Shift Register Size For Recognition
Setting       : Off
Default Value : Off

Option        : Use LogicLock Constraints during Resource Balancing
Setting       : On
Default Value : On

Option        : Ignore translate_off and synthesis_off directives
Setting       : Off
Default Value : Off

Option        : Timing-Driven Synthesis
Setting       : On
Default Value : On

Option        : Report Parameter Settings
Setting       : On
Default Value : On

Option        : Report Source Assignments
Setting       : On
Default Value : On

Option        : Report Connectivity Checks
Setting       : On
Default Value : On

Option        : Ignore Maximum Fan-Out Assignments
Setting       : Off
Default Value : Off

Option        : Synchronization Register Chain Length
Setting       : 2
Default Value : 2

Option        : Power Optimization During Synthesis
Setting       : Normal compilation
Default Value : Normal compilation

Option        : HDL message level
Setting       : Level2
Default Value : Level2

Option        : Suppress Register Optimization Related Messages
Setting       : Off
Default Value : Off

Option        : Number of Removed Registers Reported in Synthesis Report
Setting       : 5000
Default Value : 5000

Option        : Number of Swept Nodes Reported in Synthesis Report
Setting       : 5000
Default Value : 5000

Option        : Number of Inverted Registers Reported in Synthesis Report
Setting       : 100
Default Value : 100

Option        : Clock MUX Protection
Setting       : On
Default Value : On

Option        : Auto Gated Clock Conversion
Setting       : Off
Default Value : Off

Option        : Block Design Naming
Setting       : Auto
Default Value : Auto

Option        : SDC constraint protection
Setting       : Off
Default Value : Off

Option        : Synthesis Effort
Setting       : Auto
Default Value : Auto

Option        : Shift Register Replacement - Allow Asynchronous Clear Signal
Setting       : On
Default Value : On

Option        : Pre-Mapping Resynthesis Optimization
Setting       : Off
Default Value : Off

Option        : Analysis & Synthesis Message Level
Setting       : Medium
Default Value : Medium

Option        : Disable Register Merging Across Hierarchies
Setting       : Auto
Default Value : Auto

Option        : Resource Aware Inference For Block RAM
Setting       : On
Default Value : On
+--------------------------------------------------------------------------------+



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                         ;
+--------------------------------------------------------------------------------+
File Name with User-Entered Path : src/mytypes.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mytypes.vhd
Library                          : 

File Name with User-Entered Path : src/network.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd
Library                          : 

File Name with User-Entered Path : src/mac_pe.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd
Library                          : 

File Name with User-Entered Path : src/fixed_multiplier.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd
Library                          : 

File Name with User-Entered Path : src/fixed_adder.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_adder.vhd
Library                          : 

File Name with User-Entered Path : src/output_layer.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/output_layer.vhd
Library                          : 

File Name with User-Entered Path : src/lut.vhd
Used in Netlist                  : yes
File Type                        : User Wizard-Generated File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/lut.vhd
Library                          : 

File Name with User-Entered Path : src/nReg.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/nReg.vhd
Library                          : 

File Name with User-Entered Path : src/shiftReg.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/shiftReg.vhd
Library                          : 

File Name with User-Entered Path : src/counter.vhd
Used in Netlist                  : yes
File Type                        : User Wizard-Generated File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd
Library                          : 

File Name with User-Entered Path : src/d_flip_flop.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/d_flip_flop.vhd
Library                          : 

File Name with User-Entered Path : src/flip_flop_chain.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/flip_flop_chain.vhd
Library                          : 

File Name with User-Entered Path : src/LSTM_cell2.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd
Library                          : 

File Name with User-Entered Path : lpm_counter.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf
Library                          : 

File Name with User-Entered Path : lpm_constant.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc
Library                          : 

File Name with User-Entered Path : lpm_decode.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
Library                          : 

File Name with User-Entered Path : lpm_add_sub.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc
Library                          : 

File Name with User-Entered Path : cmpconst.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc
Library                          : 

File Name with User-Entered Path : lpm_compare.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc
Library                          : 

File Name with User-Entered Path : lpm_counter.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc
Library                          : 

File Name with User-Entered Path : dffeea.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc
Library                          : 

File Name with User-Entered Path : alt_counter_stratix.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
Library                          : 

File Name with User-Entered Path : aglobal201.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
Library                          : 

File Name with User-Entered Path : db/cntr_gaj.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/cntr_gaj.tdf
Library                          : 

File Name with User-Entered Path : altsyncram.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
Library                          : 

File Name with User-Entered Path : stratix_ram_block.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
Library                          : 

File Name with User-Entered Path : lpm_mux.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
Library                          : 

File Name with User-Entered Path : a_rdenreg.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
Library                          : 

File Name with User-Entered Path : altrom.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
Library                          : 

File Name with User-Entered Path : altram.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
Library                          : 

File Name with User-Entered Path : altdpram.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
Library                          : 

File Name with User-Entered Path : db/altsyncram_los3.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/altsyncram_los3.tdf
Library                          : 

File Name with User-Entered Path : ./init/tanh_lut.mif
Used in Netlist                  : yes
File Type                        : Auto-Found Memory Initialization File 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/init/tanh_lut.mif
Library                          : 

File Name with User-Entered Path : lpm_mult.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf
Library                          : 

File Name with User-Entered Path : multcore.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc
Library                          : 

File Name with User-Entered Path : bypassff.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc
Library                          : 

File Name with User-Entered Path : altshift.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc
Library                          : 

File Name with User-Entered Path : multcore.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf
Library                          : 

File Name with User-Entered Path : csa_add.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/csa_add.inc
Library                          : 

File Name with User-Entered Path : mpar_add.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc
Library                          : 

File Name with User-Entered Path : muleabz.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muleabz.inc
Library                          : 

File Name with User-Entered Path : mul_lfrg.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc
Library                          : 

File Name with User-Entered Path : mul_boothc.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc
Library                          : 

File Name with User-Entered Path : alt_ded_mult.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc
Library                          : 

File Name with User-Entered Path : alt_ded_mult_y.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
Library                          : 

File Name with User-Entered Path : dffpipe.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc
Library                          : 

File Name with User-Entered Path : mpar_add.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf
Library                          : 

File Name with User-Entered Path : lpm_add_sub.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
Library                          : 

File Name with User-Entered Path : addcore.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.inc
Library                          : 

File Name with User-Entered Path : look_add.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/look_add.inc
Library                          : 

File Name with User-Entered Path : alt_stratix_add_sub.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
Library                          : 

File Name with User-Entered Path : db/add_sub_ckh.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_ckh.tdf
Library                          : 

File Name with User-Entered Path : db/add_sub_i9h.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_i9h.tdf
Library                          : 

File Name with User-Entered Path : db/add_sub_7kh.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_7kh.tdf
Library                          : 

File Name with User-Entered Path : altshift.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.tdf
Library                          : 

File Name with User-Entered Path : db/add_sub_fkh.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_fkh.tdf
Library                          : 

File Name with User-Entered Path : db/add_sub_c9h.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_c9h.tdf
Library                          : 

File Name with User-Entered Path : db/add_sub_akh.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_akh.tdf
Library                          : 

File Name with User-Entered Path : db/add_sub_g9h.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_g9h.tdf
Library                          : 

File Name with User-Entered Path : db/add_sub_5kh.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_5kh.tdf
Library                          : 

File Name with User-Entered Path : db/add_sub_bkh.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_bkh.tdf
Library                          : 

File Name with User-Entered Path : db/add_sub_h9h.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_h9h.tdf
Library                          : 

File Name with User-Entered Path : db/add_sub_6kh.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_6kh.tdf
Library                          : 

File Name with User-Entered Path : db/mult_s5t.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/mult_s5t.tdf
Library                          : 
+--------------------------------------------------------------------------------+



+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,662       ;
;                                             ;             ;
; Total combinational functions               ; 1283        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 409         ;
;     -- 3 input functions                    ; 546         ;
;     -- <=2 input functions                  ; 328         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 717         ;
;     -- arithmetic mode                      ; 566         ;
;                                             ;             ;
; Total registers                             ; 692         ;
;     -- Dedicated logic registers            ; 692         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 112         ;
; Total memory bits                           ; 8192        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 8           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 708         ;
; Total fan-out                               ; 6908        ;
; Average fan-out                             ; 3.11        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                            ;
+--------------------------------------------------------------------------------+
Compilation Hierarchy Node : |network
Combinational ALUTs        : 1283 (117)
Dedicated Logic Registers  : 692 (0)
Memory Bits                : 8192
DSP Elements               : 8
DSP 9x9                    : 0
DSP 18x18                  : 4
Pins                       : 112
Virtual Pins               : 0
Full Hierarchy Name        : |network
Entity Name                : network
Library Name               : work

Compilation Hierarchy Node :    |LSTM_cell2:u0|
Combinational ALUTs        : 270 (116)
Dedicated Logic Registers  : 244 (0)
Memory Bits                : 8192
DSP Elements               : 8
DSP 9x9                    : 0
DSP 18x18                  : 4
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0
Entity Name                : LSTM_cell2
Library Name               : work

Compilation Hierarchy Node :       |fixed_adder:u2|
Combinational ALUTs        : 16 (16)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|fixed_adder:u2
Entity Name                : fixed_adder
Library Name               : work

Compilation Hierarchy Node :       |fixed_multiplier:u3|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|fixed_multiplier:u3
Entity Name                : fixed_multiplier
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |mult_s5t:auto_generated|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated
Entity Name                : mult_s5t
Library Name               : work

Compilation Hierarchy Node :       |flip_flop_chain:f0|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 2 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f0
Entity Name                : flip_flop_chain
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:0:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f0|d_flip_flop:\gen_ff:0:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:1:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f0|d_flip_flop:\gen_ff:1:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :       |flip_flop_chain:f1|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 18 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1
Entity Name                : flip_flop_chain
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:0:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:0:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:10:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:10:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:11:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:11:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:12:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:12:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:13:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:13:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:14:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:14:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:15:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:15:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:16:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:16:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:17:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:17:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:1:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:1:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:2:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:2:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:3:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:3:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:4:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:4:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:5:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:5:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:6:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:6:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:7:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:7:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:8:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:8:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:9:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:9:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :       |lut:m0|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 8192
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|lut:m0
Entity Name                : lut
Library Name               : work

Compilation Hierarchy Node :          |altsyncram:altsyncram_component|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 8192
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component
Entity Name                : altsyncram
Library Name               : work

Compilation Hierarchy Node :             |altsyncram_los3:auto_generated|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 8192
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated
Entity Name                : altsyncram_los3
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u0|
Combinational ALUTs        : 16 (16)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u0
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |mult_s5t:auto_generated|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated
Entity Name                : mult_s5t
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u1|
Combinational ALUTs        : 16 (16)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u1
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |mult_s5t:auto_generated|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated
Entity Name                : mult_s5t
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u4|
Combinational ALUTs        : 16 (16)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u4
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |mult_s5t:auto_generated|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated
Entity Name                : mult_s5t
Library Name               : work

Compilation Hierarchy Node :       |nReg:r0|
Combinational ALUTs        : 2 (2)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r0
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r1|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r1
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r2|
Combinational ALUTs        : 18 (18)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r2
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r3|
Combinational ALUTs        : 17 (17)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r3
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r4|
Combinational ALUTs        : 17 (17)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r4
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r5|
Combinational ALUTs        : 1 (1)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r5
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r6|
Combinational ALUTs        : 1 (1)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r6
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r7|
Combinational ALUTs        : 17 (17)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r7
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r8|
Combinational ALUTs        : 17 (17)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r8
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :    |counter:c0|
Combinational ALUTs        : 4 (0)
Dedicated Logic Registers  : 4 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|counter:c0
Entity Name                : counter
Library Name               : work

Compilation Hierarchy Node :       |lpm_counter:LPM_COUNTER_component|
Combinational ALUTs        : 4 (0)
Dedicated Logic Registers  : 4 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|counter:c0|lpm_counter:LPM_COUNTER_component
Entity Name                : lpm_counter
Library Name               : work

Compilation Hierarchy Node :          |cntr_gaj:auto_generated|
Combinational ALUTs        : 4 (4)
Dedicated Logic Registers  : 4 (4)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated
Entity Name                : cntr_gaj
Library Name               : work

Compilation Hierarchy Node :    |flip_flop_chain:ff0|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|flip_flop_chain:ff0
Entity Name                : flip_flop_chain
Library Name               : work

Compilation Hierarchy Node :       |d_flip_flop:\gen_ff:0:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :    |flip_flop_chain:ff1|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|flip_flop_chain:ff1
Entity Name                : flip_flop_chain
Library Name               : work

Compilation Hierarchy Node :       |d_flip_flop:\gen_ff:0:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|flip_flop_chain:ff1|d_flip_flop:\gen_ff:0:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :    |nReg:r0|
Combinational ALUTs        : 17 (17)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|nReg:r0
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :    |output_layer:u1|
Combinational ALUTs        : 875 (37)
Dedicated Logic Registers  : 266 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1
Entity Name                : output_layer
Library Name               : work

Compilation Hierarchy Node :       |flip_flop_chain:ff0|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 10 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0
Entity Name                : flip_flop_chain
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:0:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:1:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:2:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:3:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:4:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:5:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:6:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:7:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:8:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:9:ff|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u1a|
Combinational ALUTs        : 78 (14)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 64 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Combinational ALUTs        : 64 (19)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Combinational ALUTs        : 45 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Combinational ALUTs        : 15 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_i9h:auto_generated|
Combinational ALUTs        : 15 (15)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated
Entity Name                : add_sub_i9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Combinational ALUTs        : 13 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_ckh:auto_generated|
Combinational ALUTs        : 13 (13)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated
Entity Name                : add_sub_ckh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Combinational ALUTs        : 17 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Combinational ALUTs        : 17 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_7kh:auto_generated|
Combinational ALUTs        : 17 (17)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated
Entity Name                : add_sub_7kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u1b|
Combinational ALUTs        : 80 (14)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 66 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Combinational ALUTs        : 66 (17)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Combinational ALUTs        : 49 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Combinational ALUTs        : 15 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_g9h:auto_generated|
Combinational ALUTs        : 15 (15)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated
Entity Name                : add_sub_g9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Combinational ALUTs        : 15 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_akh:auto_generated|
Combinational ALUTs        : 15 (15)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated
Entity Name                : add_sub_akh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Combinational ALUTs        : 19 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Combinational ALUTs        : 19 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_5kh:auto_generated|
Combinational ALUTs        : 19 (19)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated
Entity Name                : add_sub_5kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u1c|
Combinational ALUTs        : 90 (16)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 74 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Combinational ALUTs        : 74 (33)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Combinational ALUTs        : 41 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Combinational ALUTs        : 13 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_h9h:auto_generated|
Combinational ALUTs        : 13 (13)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated
Entity Name                : add_sub_h9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Combinational ALUTs        : 12 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_bkh:auto_generated|
Combinational ALUTs        : 12 (12)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated
Entity Name                : add_sub_bkh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Combinational ALUTs        : 16 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Combinational ALUTs        : 16 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_6kh:auto_generated|
Combinational ALUTs        : 16 (16)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated
Entity Name                : add_sub_6kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u1d|
Combinational ALUTs        : 128 (15)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 113 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Combinational ALUTs        : 113 (59)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Combinational ALUTs        : 54 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Combinational ALUTs        : 18 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_i9h:auto_generated|
Combinational ALUTs        : 18 (18)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated
Entity Name                : add_sub_i9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Combinational ALUTs        : 16 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_ckh:auto_generated|
Combinational ALUTs        : 16 (16)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated
Entity Name                : add_sub_ckh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Combinational ALUTs        : 20 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Combinational ALUTs        : 20 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_7kh:auto_generated|
Combinational ALUTs        : 20 (20)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated
Entity Name                : add_sub_7kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u2|
Combinational ALUTs        : 137 (15)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 122 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Combinational ALUTs        : 122 (68)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Combinational ALUTs        : 54 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Combinational ALUTs        : 18 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_i9h:auto_generated|
Combinational ALUTs        : 18 (18)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated
Entity Name                : add_sub_i9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Combinational ALUTs        : 16 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_ckh:auto_generated|
Combinational ALUTs        : 16 (16)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated
Entity Name                : add_sub_ckh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Combinational ALUTs        : 20 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Combinational ALUTs        : 20 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_7kh:auto_generated|
Combinational ALUTs        : 20 (20)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated
Entity Name                : add_sub_7kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u3|
Combinational ALUTs        : 121 (16)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 105 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Combinational ALUTs        : 105 (56)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Combinational ALUTs        : 49 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Combinational ALUTs        : 15 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_g9h:auto_generated|
Combinational ALUTs        : 15 (15)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated
Entity Name                : add_sub_g9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Combinational ALUTs        : 15 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_akh:auto_generated|
Combinational ALUTs        : 15 (15)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated
Entity Name                : add_sub_akh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Combinational ALUTs        : 19 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Combinational ALUTs        : 19 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_5kh:auto_generated|
Combinational ALUTs        : 19 (19)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated
Entity Name                : add_sub_5kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u4|
Combinational ALUTs        : 73 (16)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 57 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Combinational ALUTs        : 57 (30)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Combinational ALUTs        : 27 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Combinational ALUTs        : 8 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_c9h:auto_generated|
Combinational ALUTs        : 8 (8)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_c9h:auto_generated
Entity Name                : add_sub_c9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Combinational ALUTs        : 7 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_fkh:auto_generated|
Combinational ALUTs        : 7 (7)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated
Entity Name                : add_sub_fkh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Combinational ALUTs        : 12 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Combinational ALUTs        : 12 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_akh:auto_generated|
Combinational ALUTs        : 12 (12)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated
Entity Name                : add_sub_akh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u5|
Combinational ALUTs        : 126 (16)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Combinational ALUTs        : 110 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Combinational ALUTs        : 110 (53)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Combinational ALUTs        : 57 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Combinational ALUTs        : 19 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_i9h:auto_generated|
Combinational ALUTs        : 19 (19)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated
Entity Name                : add_sub_i9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Combinational ALUTs        : 17 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_ckh:auto_generated|
Combinational ALUTs        : 17 (17)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated
Entity Name                : add_sub_ckh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Combinational ALUTs        : 21 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Combinational ALUTs        : 21 (0)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_7kh:auto_generated|
Combinational ALUTs        : 21 (21)
Dedicated Logic Registers  : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated
Entity Name                : add_sub_7kh
Library Name               : work

Compilation Hierarchy Node :       |nReg:r1a|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|nReg:r1a
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r1b|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|nReg:r1b
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r1c|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|nReg:r1c
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r1d|
Combinational ALUTs        : 1 (1)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|nReg:r1d
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r2|
Combinational ALUTs        : 1 (1)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|nReg:r2
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r3|
Combinational ALUTs        : 1 (1)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|nReg:r3
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r4|
Combinational ALUTs        : 1 (1)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|nReg:r4
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r5|
Combinational ALUTs        : 1 (1)
Dedicated Logic Registers  : 16 (16)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|output_layer:u1|nReg:r5
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :    |shiftReg:l0|
Combinational ALUTs        : 0 (0)
Dedicated Logic Registers  : 160 (160)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |network|shiftReg:l0
Entity Name                : shiftReg
Library Name               : work
+--------------------------------------------------------------------------------+

Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                               ;
+--------------------------------------------------------------------------------+
Name         : LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|ALTSYNCRAM
Type         : AUTO
Mode         : Single Port
Port A Depth : 512
Port A Width : 16
Port B Depth : --
Port B Width : --
Size         : 8192
MIF          : ./init/tanh_lut.mif
+--------------------------------------------------------------------------------+



+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 692   ;
; Number of registers using Synchronous Clear  ; 224   ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 484   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 452   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                 ;
+--------------------------------------------------------------------------------+
Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 32 LEs
Registered                 : Yes
Example Multiplexer Output : |network|output_layer:u1|nReg:r5|Q[0]

Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 32 LEs
Registered                 : Yes
Example Multiplexer Output : |network|output_layer:u1|nReg:r4|Q[3]

Multiplexer Inputs         : 3:1
Bus Width                  : 64 bits
Baseline Area              : 128 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 128 LEs
Registered                 : Yes
Example Multiplexer Output : |network|output_layer:u1|nReg:r1d|Q[15]

Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 32 LEs
Registered                 : Yes
Example Multiplexer Output : |network|output_layer:u1|nReg:r3|Q[15]

Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 32 LEs
Registered                 : Yes
Example Multiplexer Output : |network|output_layer:u1|nReg:r2|Q[13]

Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 32 LEs
Registered                 : Yes
Example Multiplexer Output : |network|LSTM_cell2:u0|nReg:r6|Q[14]

Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 32 LEs
Registered                 : Yes
Example Multiplexer Output : |network|LSTM_cell2:u0|nReg:r5|Q[15]

Multiplexer Inputs         : 3:1
Bus Width                  : 32 bits
Baseline Area              : 64 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 64 LEs
Registered                 : Yes
Example Multiplexer Output : |network|LSTM_cell2:u0|nReg:r0|Q[6]

Multiplexer Inputs         : 4:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 16 LEs
Saving if Restructured     : 16 LEs
Registered                 : Yes
Example Multiplexer Output : |network|LSTM_cell2:u0|nReg:r4|Q[14]

Multiplexer Inputs         : 4:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 16 LEs
Saving if Restructured     : 16 LEs
Registered                 : Yes
Example Multiplexer Output : |network|LSTM_cell2:u0|nReg:r2|Q[11]

Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 16 LEs
Saving if Restructured     : 16 LEs
Registered                 : Yes
Example Multiplexer Output : |network|nReg:r0|Q[14]

Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 16 LEs
Saving if Restructured     : 16 LEs
Registered                 : Yes
Example Multiplexer Output : |network|LSTM_cell2:u0|nReg:r7|Q[13]

Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 16 LEs
Saving if Restructured     : 16 LEs
Registered                 : Yes
Example Multiplexer Output : |network|LSTM_cell2:u0|nReg:r8|Q[8]

Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 16 LEs
Saving if Restructured     : 16 LEs
Registered                 : Yes
Example Multiplexer Output : |network|LSTM_cell2:u0|nReg:r3|Q[9]

Multiplexer Inputs         : 4:1
Bus Width                  : 4 bits
Baseline Area              : 8 LEs
Area if Restructured       : 8 LEs
Saving if Restructured     : 0 LEs
Registered                 : No
Example Multiplexer Output : |network|LSTM_cell2:u0|w_ad[1]

Multiplexer Inputs         : 16:1
Bus Width                  : 16 bits
Baseline Area              : 160 LEs
Area if Restructured       : 112 LEs
Saving if Restructured     : 48 LEs
Registered                 : No
Example Multiplexer Output : |network|Mux11
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated ;
+--------------------------------------------------------------------------------+
Assignment : OPTIMIZE_POWER_DURING_SYNTHESIS
Value      : NORMAL_COMPILATION
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:c0                        ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 4
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:c0|lpm_counter:LPM_COUNTER_component ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : LPM_DIRECTION
Value          : UP
Type           : Untyped

Parameter Name : LPM_MODULUS
Value          : 0
Type           : Untyped

Parameter Name : LPM_AVALUE
Value          : UNUSED
Type           : Untyped

Parameter Name : LPM_SVALUE
Value          : UNUSED
Type           : Untyped

Parameter Name : LPM_PORT_UPDOWN
Value          : PORT_UNUSED
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : CARRY_CHAIN_LENGTH
Value          : 48
Type           : CARRY_CHAIN_LENGTH

Parameter Name : NOT_GATE_PUSH_BACK
Value          : ON
Type           : NOT_GATE_PUSH_BACK

Parameter Name : CARRY_CNT_EN
Value          : SMART
Type           : Untyped

Parameter Name : LABWIDE_SCLR
Value          : ON
Type           : Untyped

Parameter Name : USE_NEW_VERSION
Value          : TRUE
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : cntr_gaj
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r0             ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r1             ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r2             ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component ;
+--------------------------------------------------------------------------------+
Parameter Name : BYTE_SIZE_BLOCK
Value          : 8
Type           : Untyped

Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : WIDTH_BYTEENA
Value          : 1
Type           : Untyped

Parameter Name : OPERATION_MODE
Value          : SINGLE_PORT
Type           : Untyped

Parameter Name : WIDTH_A
Value          : 16
Type           : Signed Integer

Parameter Name : WIDTHAD_A
Value          : 9
Type           : Signed Integer

Parameter Name : NUMWORDS_A
Value          : 512
Type           : Signed Integer

Parameter Name : OUTDATA_REG_A
Value          : CLOCK0
Type           : Untyped

Parameter Name : ADDRESS_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : OUTDATA_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : WRCONTROL_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : INDATA_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : BYTEENA_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : WIDTH_B
Value          : 1
Type           : Signed Integer

Parameter Name : WIDTHAD_B
Value          : 1
Type           : Signed Integer

Parameter Name : NUMWORDS_B
Value          : 0
Type           : Signed Integer

Parameter Name : INDATA_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : WRCONTROL_WRADDRESS_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : RDCONTROL_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : ADDRESS_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : OUTDATA_REG_B
Value          : UNREGISTERED
Type           : Untyped

Parameter Name : BYTEENA_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : INDATA_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : WRCONTROL_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : ADDRESS_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : OUTDATA_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : RDCONTROL_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : BYTEENA_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : WIDTH_BYTEENA_A
Value          : 1
Type           : Signed Integer

Parameter Name : WIDTH_BYTEENA_B
Value          : 1
Type           : Signed Integer

Parameter Name : RAM_BLOCK_TYPE
Value          : AUTO
Type           : Untyped

Parameter Name : BYTE_SIZE
Value          : 8
Type           : Signed Integer

Parameter Name : READ_DURING_WRITE_MODE_MIXED_PORTS
Value          : DONT_CARE
Type           : Untyped

Parameter Name : READ_DURING_WRITE_MODE_PORT_A
Value          : NEW_DATA_NO_NBE_READ
Type           : Untyped

Parameter Name : READ_DURING_WRITE_MODE_PORT_B
Value          : NEW_DATA_NO_NBE_READ
Type           : Untyped

Parameter Name : INIT_FILE
Value          : ./init/tanh_lut.mif
Type           : Untyped

Parameter Name : INIT_FILE_LAYOUT
Value          : PORT_A
Type           : Untyped

Parameter Name : MAXIMUM_DEPTH
Value          : 0
Type           : Signed Integer

Parameter Name : CLOCK_ENABLE_INPUT_A
Value          : BYPASS
Type           : Untyped

Parameter Name : CLOCK_ENABLE_INPUT_B
Value          : NORMAL
Type           : Untyped

Parameter Name : CLOCK_ENABLE_OUTPUT_A
Value          : BYPASS
Type           : Untyped

Parameter Name : CLOCK_ENABLE_OUTPUT_B
Value          : NORMAL
Type           : Untyped

Parameter Name : CLOCK_ENABLE_CORE_A
Value          : USE_INPUT_CLKEN
Type           : Untyped

Parameter Name : CLOCK_ENABLE_CORE_B
Value          : USE_INPUT_CLKEN
Type           : Untyped

Parameter Name : ENABLE_ECC
Value          : FALSE
Type           : Untyped

Parameter Name : ECC_PIPELINE_STAGE_ENABLED
Value          : FALSE
Type           : Untyped

Parameter Name : WIDTH_ECCSTATUS
Value          : 3
Type           : Signed Integer

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : altsyncram_los3
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|flip_flop_chain:f0  ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r3             ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r4             ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r5             ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r6             ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r7             ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|nReg:r8             ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LSTM_cell2:u0|flip_flop_chain:f1  ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 18
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nReg:r0                           ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1a          ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1b          ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1c          ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r1d          ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r2           ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r3           ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r4           ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|nReg:r5           ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_layer:u1|flip_flop_chain:ff0 ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 10
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flip_flop_chain:ff0               ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flip_flop_chain:ff1               ;
+--------------------------------------------------------------------------------+
Parameter Name : n
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u5|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 15
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 31
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 31
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : YES
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : NOTHING
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u4|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 9
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 25
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 25
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : YES
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : NOTHING
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1d|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 15
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 31
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 31
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : YES
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : NOTHING
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u3|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 13
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 29
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 29
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : YES
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : NOTHING
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1c|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 14
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 30
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 30
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : YES
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : NOTHING
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 32
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 32
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : mult_s5t
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u2|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 15
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 31
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 31
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : YES
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : NOTHING
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1b|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 13
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 29
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 29
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : YES
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : NOTHING
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: output_layer:u1|mac_pe:u1a|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 15
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 31
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 31
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : YES
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : NOTHING
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 32
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 32
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : mult_s5t
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 32
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 32
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : mult_s5t
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTHA
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHB
Value          : 16
Type           : Untyped

Parameter Name : LPM_WIDTHP
Value          : 32
Type           : Untyped

Parameter Name : LPM_WIDTHR
Value          : 32
Type           : Untyped

Parameter Name : LPM_WIDTHS
Value          : 1
Type           : Untyped

Parameter Name : LPM_REPRESENTATION
Value          : SIGNED
Type           : Untyped

Parameter Name : LPM_PIPELINE
Value          : 0
Type           : Untyped

Parameter Name : LATENCY
Value          : 0
Type           : Untyped

Parameter Name : INPUT_A_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : INPUT_B_IS_CONSTANT
Value          : NO
Type           : Untyped

Parameter Name : USE_EAB
Value          : OFF
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone 10 LP
Type           : Untyped

Parameter Name : CARRY_CHAIN
Value          : MANUAL
Type           : Untyped

Parameter Name : APEX20K_TECHNOLOGY_MAPPER
Value          : LUT
Type           : TECH_MAPPER_APEX20K

Parameter Name : DEDICATED_MULTIPLIER_CIRCUITRY
Value          : AUTO
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
Value          : 0
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : mult_s5t
Type           : Untyped

Parameter Name : INPUT_A_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : INPUT_B_FIXED_VALUE
Value          : Bx
Type           : Untyped

Parameter Name : USE_AHDL_IMPLEMENTATION
Value          : OFF
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 1                                                    ;
; Entity Instance                           ; LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                          ;
;     -- WIDTH_A                            ; 16                                                   ;
;     -- NUMWORDS_A                         ; 512                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                               ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 0                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                           ;
+---------------------------------------+--------------------------------------------------+
; Name                                  ; Value                                            ;
+---------------------------------------+--------------------------------------------------+
; Number of entity instances            ; 12                                               ;
; Entity Instance                       ; output_layer:u1|mac_pe:u5|lpm_mult:Mult0         ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 15                                               ;
;     -- LPM_WIDTHP                     ; 31                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; output_layer:u1|mac_pe:u4|lpm_mult:Mult0         ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 9                                                ;
;     -- LPM_WIDTHP                     ; 25                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; output_layer:u1|mac_pe:u1d|lpm_mult:Mult0        ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 15                                               ;
;     -- LPM_WIDTHP                     ; 31                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; output_layer:u1|mac_pe:u3|lpm_mult:Mult0         ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 13                                               ;
;     -- LPM_WIDTHP                     ; 29                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; output_layer:u1|mac_pe:u1c|lpm_mult:Mult0        ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 14                                               ;
;     -- LPM_WIDTHP                     ; 30                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 16                                               ;
;     -- LPM_WIDTHP                     ; 32                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; output_layer:u1|mac_pe:u2|lpm_mult:Mult0         ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 15                                               ;
;     -- LPM_WIDTHP                     ; 31                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; output_layer:u1|mac_pe:u1b|lpm_mult:Mult0        ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 13                                               ;
;     -- LPM_WIDTHP                     ; 29                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; output_layer:u1|mac_pe:u1a|lpm_mult:Mult0        ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 15                                               ;
;     -- LPM_WIDTHP                     ; 31                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0           ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 16                                               ;
;     -- LPM_WIDTHP                     ; 32                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0           ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 16                                               ;
;     -- LPM_WIDTHP                     ; 32                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
; Entity Instance                       ; LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0           ;
;     -- LPM_WIDTHA                     ; 16                                               ;
;     -- LPM_WIDTHB                     ; 16                                               ;
;     -- LPM_WIDTHP                     ; 32                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
+---------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "flip_flop_chain:ff0"                                ;
+--------------------------------------------------------------------------------+
Port     : q[10..1]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|flip_flop_chain:ff0"                ;
+--------------------------------------------------------------------------------+
Port     : q[7]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : q[5]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : q[3]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : q[1]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u5"                          ;
+--------------------------------------------------------------------------------+
Port     : in_a[15]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[4..3]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[15..14]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[12..10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[6..5]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[2..1]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[13]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[9]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[8]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[7]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[0]
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u4"                          ;
+--------------------------------------------------------------------------------+
Port     : in_a[15]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[7..5]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[15..8]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[4..0]
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u3"                          ;
+--------------------------------------------------------------------------------+
Port     : in_a[15]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[15..12]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[7..5]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[11..10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[4..3]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[1..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[9]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[8]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[2]
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u2"                          ;
+--------------------------------------------------------------------------------+
Port     : in_a[15]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[11..10]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[15..14]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[5..4]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[13]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[12]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[9]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[8]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[7]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[6]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[3]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[2]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[1]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[11..7]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[4..3]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[6..5]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[15]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[14]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[13]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[12]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[2]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[1]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[0]
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u1d"                         ;
+--------------------------------------------------------------------------------+
Port     : in_b[13..10]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[3..1]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[15..14]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[9..7]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[5..4]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[6]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[3..1]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[15..13]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[11..10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[8..7]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[5..4]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[12]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[9]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[6]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[0]
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u1c"                         ;
+--------------------------------------------------------------------------------+
Port     : in_b[15..13]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[9..7]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[12..10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[4..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[6]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[5]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[15..13]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[4..3]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[1..0]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[12..10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[6..5]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[9]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[8]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[7]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[2]
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u1b"                         ;
+--------------------------------------------------------------------------------+
Port     : in_b[8..7]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[4..2]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[15..12]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[10..9]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[6..5]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[1..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[11]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[15..12]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[5..2]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[11..8]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[1..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[7]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[6]
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_layer:u1|mac_pe:u1a"                         ;
+--------------------------------------------------------------------------------+
Port     : in_b[13..9]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[5..4]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_b[15..14]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[8..6]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_b[3..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[7..6]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[15..13]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[11..10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[1..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[12]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[9]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[8]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[5]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[4]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : in_c[3]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_c[2]
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "LSTM_cell2:u0|flip_flop_chain:f1"                   ;
+--------------------------------------------------------------------------------+
Port     : q[14]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : q[11]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "LSTM_cell2:u0|flip_flop_chain:f0"                   ;
+--------------------------------------------------------------------------------+
Port     : q[0]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "LSTM_cell2:u0|lut:m0"                               ;
+--------------------------------------------------------------------------------+
Port     : data
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : wren
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "shiftReg:l0"                                        ;
+--------------------------------------------------------------------------------+
Port     : output
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 112                         ;
; cycloneiii_ff         ; 692                         ;
;     CLR               ; 32                          ;
;     ENA CLR           ; 224                         ;
;     ENA CLR SCLR      ; 224                         ;
;     ENA CLR SLD       ; 4                           ;
;     plain             ; 208                         ;
; cycloneiii_lcell_comb ; 1283                        ;
;     arith             ; 566                         ;
;         2 data inputs ; 146                         ;
;         3 data inputs ; 420                         ;
;     normal            ; 717                         ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 158                         ;
;         3 data inputs ; 126                         ;
;         4 data inputs ; 409                         ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 7.30                        ;
; Average LUT depth     ; 4.04                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/output_files/HLSTM_FIXED.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jun 05 14:41:00 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HLSTM_FIXED -c HLSTM_FIXED
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 0 entities, in source file src/mytypes.vhd
    Info (12022): Found design unit 1: myTypes File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mytypes.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/network.vhd
    Info (12022): Found design unit 1: network-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 25
    Info (12023): Found entity 1: network File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/lstm_cell.vhd
    Info (12022): Found design unit 1: LSTM_cell-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 24
    Info (12023): Found entity 1: LSTM_cell File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/lstm_gate.vhd
    Info (12022): Found design unit 1: LSTM_gate-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_gate.vhd Line: 29
    Info (12023): Found entity 1: LSTM_gate File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_gate.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file src/mac_pe.vhd
    Info (12022): Found design unit 1: mac_pe-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 19
    Info (12023): Found entity 1: mac_pe File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/fixed_multiplier.vhd
    Info (12022): Found design unit 1: fixed_multiplier-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 18
    Info (12023): Found entity 1: fixed_multiplier File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/fixed_adder.vhd
    Info (12022): Found design unit 1: fixed_adder-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_adder.vhd Line: 18
    Info (12023): Found entity 1: fixed_adder File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_adder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file src/output_layer.vhd
    Info (12022): Found design unit 1: output_layer-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/output_layer.vhd Line: 21
    Info (12023): Found entity 1: output_layer File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/output_layer.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/in_ram.vhd
    Info (12022): Found design unit 1: IN_RAM-SYN File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/in_RAM.vhd Line: 57
    Info (12023): Found entity 1: IN_RAM File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/in_RAM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file src/wb_ram.vhd
    Info (12022): Found design unit 1: wb_ram-SYN File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/wb_RAM.vhd Line: 57
    Info (12023): Found entity 1: wb_RAM File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/wb_RAM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file src/lut.vhd
    Info (12022): Found design unit 1: lut-SYN File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/lut.vhd Line: 56
    Info (12023): Found entity 1: lut File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/lut.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file src/nreg.vhd
    Info (12022): Found design unit 1: nReg-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/nReg.vhd Line: 18
    Info (12023): Found entity 1: nReg File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/nReg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/shiftreg.vhd
    Info (12022): Found design unit 1: shiftReg-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/shiftReg.vhd Line: 26
    Info (12023): Found entity 1: shiftReg File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/shiftReg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/counter.vhd
    Info (12022): Found design unit 1: counter-SYN File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd Line: 56
    Info (12023): Found entity 1: counter File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file src/d_flip_flop.vhd
    Info (12022): Found design unit 1: d_flip_flop-Behavioral File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/d_flip_flop.vhd Line: 11
    Info (12023): Found entity 1: d_flip_flop File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/d_flip_flop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/flip_flop_chain.vhd
    Info (12022): Found design unit 1: flip_flop_chain-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/flip_flop_chain.vhd Line: 17
    Info (12023): Found entity 1: flip_flop_chain File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/flip_flop_chain.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/lstm_cell2.vhd
    Info (12022): Found design unit 1: LSTM_cell2-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd Line: 24
    Info (12023): Found entity 1: LSTM_cell2 File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd Line: 8
Info (12127): Elaborating entity "network" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at network.vhd(164): signal "x0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 164
Warning (10492): VHDL Process Statement warning at network.vhd(165): signal "x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 165
Warning (10492): VHDL Process Statement warning at network.vhd(166): signal "x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 166
Warning (10492): VHDL Process Statement warning at network.vhd(167): signal "x3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 167
Warning (10492): VHDL Process Statement warning at network.vhd(168): signal "x4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 168
Warning (10492): VHDL Process Statement warning at network.vhd(169): signal "x5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 169
Warning (10492): VHDL Process Statement warning at network.vhd(170): signal "x6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 170
Warning (10492): VHDL Process Statement warning at network.vhd(171): signal "x7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 171
Warning (10492): VHDL Process Statement warning at network.vhd(172): signal "x8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 172
Warning (10492): VHDL Process Statement warning at network.vhd(173): signal "x9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 173
Info (12128): Elaborating entity "counter" for hierarchy "counter:c0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 133
Info (12128): Elaborating entity "lpm_counter" for hierarchy "counter:c0|lpm_counter:LPM_COUNTER_component" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd Line: 81
Info (12130): Elaborated megafunction instantiation "counter:c0|lpm_counter:LPM_COUNTER_component" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd Line: 81
Info (12133): Instantiated megafunction "counter:c0|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/counter.vhd Line: 81
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gaj.tdf
    Info (12023): Found entity 1: cntr_gaj File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/cntr_gaj.tdf Line: 26
Info (12128): Elaborating entity "cntr_gaj" for hierarchy "counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "shiftReg" for hierarchy "shiftReg:l0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 142
Info (12128): Elaborating entity "LSTM_cell2" for hierarchy "LSTM_cell2:u0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 178
Warning (10036): Verilog HDL or VHDL warning at LSTM_cell2.vhd(117): object "lut_ce" assigned a value but never read File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd Line: 117
Info (12128): Elaborating entity "mac_pe" for hierarchy "LSTM_cell2:u0|mac_pe:u0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd Line: 143
Info (12128): Elaborating entity "nReg" for hierarchy "LSTM_cell2:u0|nReg:r0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd Line: 154
Info (12128): Elaborating entity "fixed_adder" for hierarchy "LSTM_cell2:u0|fixed_adder:u2" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd Line: 185
Info (12128): Elaborating entity "lut" for hierarchy "LSTM_cell2:u0|lut:m0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd Line: 208
Info (12128): Elaborating entity "altsyncram" for hierarchy "LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/lut.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/lut.vhd Line: 63
Info (12133): Instantiated megafunction "LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/lut.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./init/tanh_lut.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_los3.tdf
    Info (12023): Found entity 1: altsyncram_los3 File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/altsyncram_los3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_los3" for hierarchy "LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "flip_flop_chain" for hierarchy "LSTM_cell2:u0|flip_flop_chain:f0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd Line: 218
Info (12128): Elaborating entity "d_flip_flop" for hierarchy "LSTM_cell2:u0|flip_flop_chain:f0|d_flip_flop:\gen_ff:0:ff" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/flip_flop_chain.vhd Line: 34
Info (12128): Elaborating entity "fixed_multiplier" for hierarchy "LSTM_cell2:u0|fixed_multiplier:u3" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd Line: 284
Info (12128): Elaborating entity "flip_flop_chain" for hierarchy "LSTM_cell2:u0|flip_flop_chain:f1" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/LSTM_cell2.vhd Line: 327
Info (12128): Elaborating entity "output_layer" for hierarchy "output_layer:u1" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 202
Info (12128): Elaborating entity "flip_flop_chain" for hierarchy "output_layer:u1|flip_flop_chain:ff0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/output_layer.vhd Line: 268
Info (12128): Elaborating entity "flip_flop_chain" for hierarchy "flip_flop_chain:ff0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 213
Info (12128): Elaborating entity "flip_flop_chain" for hierarchy "flip_flop_chain:ff1" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 222
Info (278001): Inferred 12 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u5|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u4|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u1d|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u3|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u1c|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LSTM_cell2:u0|fixed_multiplier:u3|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 27
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u2|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u1b|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "output_layer:u1|mac_pe:u1a|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LSTM_cell2:u0|mac_pe:u4|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LSTM_cell2:u0|mac_pe:u1|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LSTM_cell2:u0|mac_pe:u0|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u5|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf
    Info (12023): Found entity 1: add_sub_ckh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_ckh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf
    Info (12023): Found entity 1: add_sub_i9h File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_i9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7kh.tdf
    Info (12023): Found entity 1: add_sub_7kh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_7kh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "output_layer:u1|mac_pe:u5|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u4|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf
    Info (12023): Found entity 1: add_sub_fkh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_fkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_c9h.tdf
    Info (12023): Found entity 1: add_sub_c9h File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_c9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_akh.tdf
    Info (12023): Found entity 1: add_sub_akh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_akh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "output_layer:u1|mac_pe:u4|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1d|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u1d|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u3|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_g9h.tdf
    Info (12023): Found entity 1: add_sub_g9h File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_g9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5kh.tdf
    Info (12023): Found entity 1: add_sub_5kh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_5kh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "output_layer:u1|mac_pe:u3|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf
    Info (12023): Found entity 1: add_sub_bkh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_bkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf
    Info (12023): Found entity 1: add_sub_h9h File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_h9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6kh.tdf
    Info (12023): Found entity 1: add_sub_6kh File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/add_sub_6kh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "output_layer:u1|mac_pe:u1c|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 27
Info (12133): Instantiated megafunction "LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/fixed_multiplier.vhd Line: 27
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_s5t.tdf
    Info (12023): Found entity 1: mult_s5t File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/db/mult_s5t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u2|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u2|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1b|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u1b|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "output_layer:u1|mac_pe:u1a|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
Info (12133): Instantiated megafunction "output_layer:u1|mac_pe:u1a|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/mac_pe.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "area" technology mapper which leaves 4 WYSIWYG logic cells and I/Os untouched
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1816 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 89 input pins
    Info (21059): Implemented 23 output pins
    Info (21061): Implemented 1680 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4848 megabytes
    Info: Processing ended: Wed Jun 05 14:41:33 2024
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:16


+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Jun 05 14:41:55 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; HLSTM_FIXED                                 ;
; Top-level Entity Name              ; network                                     ;
; Family                             ; Cyclone 10 LP                               ;
; Device                             ; 10CL006YU256C6G                             ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,480 / 6,272 ( 24 % )                      ;
;     Total combinational functions  ; 1,283 / 6,272 ( 20 % )                      ;
;     Dedicated logic registers      ; 660 / 6,272 ( 11 % )                        ;
; Total registers                    ; 660                                         ;
; Total pins                         ; 112 / 177 ( 63 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192 / 276,480 ( 3 % )                     ;
; Embedded Multiplier 9-bit elements ; 8 / 30 ( 27 % )                             ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------+
; Fitter Settings                                                                ;
+--------------------------------------------------------------------------------+
Option        : Device
Setting       : AUTO
Default Value : 

Option        : Use smart compilation
Setting       : On
Default Value : Off

Option        : Perform Clocking Topology Analysis During Routing
Setting       : On
Default Value : Off

Option        : Fit Attempts to Skip
Setting       : 0
Default Value : 0.0

Option        : Fitter Effort
Setting       : Standard Fit
Default Value : Auto Fit

Option        : Enable parallel Assembler and Timing Analyzer during compilation
Setting       : On
Default Value : On

Option        : Enable compact report table
Setting       : Off
Default Value : Off

Option        : Auto Merge PLLs
Setting       : On
Default Value : On

Option        : Router Timing Optimization Level
Setting       : Normal
Default Value : Normal

Option        : Placement Effort Multiplier
Setting       : 1.0
Default Value : 1.0

Option        : Router Effort Multiplier
Setting       : 1.0
Default Value : 1.0

Option        : Optimize Hold Timing
Setting       : All Paths
Default Value : All Paths

Option        : Optimize Multi-Corner Timing
Setting       : On
Default Value : On

Option        : Power Optimization During Fitting
Setting       : Normal compilation
Default Value : Normal compilation

Option        : SSN Optimization
Setting       : Off
Default Value : Off

Option        : Optimize Timing
Setting       : Normal compilation
Default Value : Normal compilation

Option        : Optimize Timing for ECOs
Setting       : Off
Default Value : Off

Option        : Regenerate Full Fit Report During ECO Compiles
Setting       : Off
Default Value : Off

Option        : Optimize IOC Register Placement for Timing
Setting       : Normal
Default Value : Normal

Option        : Limit to One Fitting Attempt
Setting       : Off
Default Value : Off

Option        : Final Placement Optimizations
Setting       : Automatically
Default Value : Automatically

Option        : Fitter Aggressive Routability Optimizations
Setting       : Automatically
Default Value : Automatically

Option        : Fitter Initial Placement Seed
Setting       : 1
Default Value : 1

Option        : Periphery to Core Placement and Routing Optimization
Setting       : Off
Default Value : Off

Option        : PCI I/O
Setting       : Off
Default Value : Off

Option        : Weak Pull-Up Resistor
Setting       : Off
Default Value : Off

Option        : Enable Bus-Hold Circuitry
Setting       : Off
Default Value : Off

Option        : Auto Packed Registers
Setting       : Auto
Default Value : Auto

Option        : Auto Delay Chains
Setting       : On
Default Value : On

Option        : Auto Delay Chains for High Fanout Input Pins
Setting       : Off
Default Value : Off

Option        : Allow Single-ended Buffer for Differential-XSTL Input
Setting       : Off
Default Value : Off

Option        : Treat Bidirectional Pin as Output Pin
Setting       : Off
Default Value : Off

Option        : Perform Physical Synthesis for Combinational Logic for Fitting
Setting       : Off
Default Value : Off

Option        : Perform Physical Synthesis for Combinational Logic for Performance
Setting       : Off
Default Value : Off

Option        : Perform Register Duplication for Performance
Setting       : Off
Default Value : Off

Option        : Perform Logic to Memory Mapping for Fitting
Setting       : Off
Default Value : Off

Option        : Perform Register Retiming for Performance
Setting       : Off
Default Value : Off

Option        : Perform Asynchronous Signal Pipelining
Setting       : Off
Default Value : Off

Option        : Physical Synthesis Effort Level
Setting       : Normal
Default Value : Normal

Option        : Logic Cell Insertion - Logic Duplication
Setting       : Auto
Default Value : Auto

Option        : Auto Register Duplication
Setting       : Auto
Default Value : Auto

Option        : Auto Global Clock
Setting       : On
Default Value : On

Option        : Auto Global Register Control Signals
Setting       : On
Default Value : On

Option        : Reserve all unused pins
Setting       : As input tri-stated with weak pull-up
Default Value : As input tri-stated with weak pull-up

Option        : Synchronizer Identification
Setting       : Auto
Default Value : Auto

Option        : Enable Beneficial Skew Optimization
Setting       : On
Default Value : On

Option        : Optimize Design for Metastability
Setting       : On
Default Value : On

Option        : Force Fitter to Avoid Periphery Placement Warnings
Setting       : Off
Default Value : Off

Option        : Enable input tri-state on active configuration pins in user mode
Setting       : Off
Default Value : Off
+--------------------------------------------------------------------------------+



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.3%      ;
;     Processor 3            ;   3.9%      ;
;     Processor 4            ;   3.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                   ;
+--------------------------------------------------------------------------------+
Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[1]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[2]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[3]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[4]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[5]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[6]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[7]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[8]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[9]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[10]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[11]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[12]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[13]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[14]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|fixed_multiplier:u3|res[15]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Destination Port      : DATAOUT
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[0]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[0]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[1]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[1]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[1]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[2]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[2]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[2]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[3]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[3]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[3]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[4]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[4]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[4]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[5]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[5]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[5]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[6]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[6]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[6]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[7]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[7]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[7]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[8]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[8]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[8]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[9]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[9]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[9]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[10]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[10]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[10]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[11]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[11]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[11]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[12]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[12]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[12]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[13]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[13]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[13]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[14]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[14]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[14]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[15]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r7|Q[15]
Action                : Duplicated
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|nReg:r7|Q[15]~_Duplicate_1
Destination Port      : Q
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[0]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[1]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[2]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[3]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[4]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[5]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[6]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[7]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[8]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[9]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[10]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[11]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[12]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[13]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[14]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 

Node                  : LSTM_cell2:u0|nReg:r8|Q[15]
Action                : Packed Register
Operation             : Register Packing
Reason                : Timing optimization
Node Port             : Q
Node Port Name        : 
Destination Node      : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Destination Port      : DATAA
Destination Port Name : 
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                   ;
+--------------------------------------------------------------------------------+
Type                       : Placement (by node)
Total [A + B]              : 
From Design Partitions [A] : 
From Rapid Recompile [B]   : 

Type                       :     -- Requested
Total [A + B]              : 0.00 % ( 0 / 2235 )
From Design Partitions [A] : 0.00 % ( 0 / 2235 )
From Rapid Recompile [B]   : 0.00 % ( 0 / 2235 )

Type                       :     -- Achieved
Total [A + B]              : 0.00 % ( 0 / 2235 )
From Design Partitions [A] : 0.00 % ( 0 / 2235 )
From Rapid Recompile [B]   : 0.00 % ( 0 / 2235 )

Type                       : 
Total [A + B]              : 
From Design Partitions [A] : 
From Rapid Recompile [B]   : 

Type                       : Routing (by net)
Total [A + B]              : 
From Design Partitions [A] : 
From Rapid Recompile [B]   : 

Type                       :     -- Requested
Total [A + B]              : 0.00 % ( 0 / 0 )
From Design Partitions [A] : 0.00 % ( 0 / 0 )
From Rapid Recompile [B]   : 0.00 % ( 0 / 0 )

Type                       :     -- Achieved
Total [A + B]              : 0.00 % ( 0 / 0 )
From Design Partitions [A] : 0.00 % ( 0 / 0 )
From Rapid Recompile [B]   : 0.00 % ( 0 / 0 )
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                     ;
+--------------------------------------------------------------------------------+
Partition Name               : Top
Partition Type               : User-created
Netlist Type Used            : Source File
Preservation Level Used      : N/A
Netlist Type Requested       : Source File
Preservation Level Requested : N/A
Contents                     : 

Partition Name               : hard_block:auto_generated_inst
Partition Type               : Auto-generated
Netlist Type Used            : Source File
Preservation Level Used      : N/A
Netlist Type Requested       : Source File
Preservation Level Requested : N/A
Contents                     : hard_block:auto_generated_inst
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                 ;
+--------------------------------------------------------------------------------+
Partition Name          : Top
Preservation Achieved   : 0.00 % ( 0 / 2225 )
Preservation Level Used : N/A
Netlist Type Used       : Source File
Preservation Method     : N/A
Notes                   : 

Partition Name          : hard_block:auto_generated_inst
Preservation Achieved   : 0.00 % ( 0 / 10 )
Preservation Level Used : N/A
Netlist Type Used       : Source File
Preservation Method     : N/A
Notes                   : 
+--------------------------------------------------------------------------------+



+------------------+
; Fitter Equations ;
+------------------+
The equations can be found in C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/output_files/HLSTM_FIXED.fit.eqn.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/output_files/HLSTM_FIXED.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 1,480 / 6,272 ( 24 % )  ;
;     -- Combinational with no register       ; 820                     ;
;     -- Register only                        ; 197                     ;
;     -- Combinational with a register        ; 463                     ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 409                     ;
;     -- 3 input functions                    ; 546                     ;
;     -- <=2 input functions                  ; 328                     ;
;     -- Register only                        ; 197                     ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 717                     ;
;     -- arithmetic mode                      ; 566                     ;
;                                             ;                         ;
; Total registers*                            ; 660 / 7,106 ( 9 % )     ;
;     -- Dedicated logic registers            ; 660 / 6,272 ( 11 % )    ;
;     -- I/O registers                        ; 0 / 834 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 108 / 392 ( 28 % )      ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 112 / 177 ( 63 % )      ;
;     -- Clock pins                           ; 3 / 4 ( 75 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )           ;
;                                             ;                         ;
; M9Ks                                        ; 1 / 30 ( 3 % )          ;
; Total block memory bits                     ; 8,192 / 276,480 ( 3 % ) ;
; Total block memory implementation bits      ; 9,216 / 276,480 ( 3 % ) ;
; Embedded Multiplier 9-bit elements          ; 8 / 30 ( 27 % )         ;
; PLLs                                        ; 0 / 2 ( 0 % )           ;
; Global signals                              ; 2                       ;
;     -- Global clocks                        ; 2 / 10 ( 20 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 3.8% / 3.9% / 3.6%      ;
; Peak interconnect usage (total/H/V)         ; 10.2% / 9.5% / 11.0%    ;
; Maximum fan-out                             ; 664                     ;
; Highest non-global fan-out                  ; 318                     ;
; Total fan-out                               ; 6693                    ;
; Average fan-out                             ; 2.99                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                    ;
+--------------------------------------------------------------------------------+
Statistic                      : Difficulty Clustering Region
Top                            : Low
hard_block:auto_generated_inst : Low

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Total logic elements
Top                            : 1480 / 6272 ( 24 % )
hard_block:auto_generated_inst : 0 / 6272 ( 0 % )

Statistic                      :     -- Combinational with no register
Top                            : 820
hard_block:auto_generated_inst : 0

Statistic                      :     -- Register only
Top                            : 197
hard_block:auto_generated_inst : 0

Statistic                      :     -- Combinational with a register
Top                            : 463
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Logic element usage by number of LUT inputs
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- 4 input functions
Top                            : 409
hard_block:auto_generated_inst : 0

Statistic                      :     -- 3 input functions
Top                            : 546
hard_block:auto_generated_inst : 0

Statistic                      :     -- <=2 input functions
Top                            : 328
hard_block:auto_generated_inst : 0

Statistic                      :     -- Register only
Top                            : 197
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Logic elements by mode
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- normal mode
Top                            : 717
hard_block:auto_generated_inst : 0

Statistic                      :     -- arithmetic mode
Top                            : 566
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Total registers
Top                            : 660
hard_block:auto_generated_inst : 0

Statistic                      :     -- Dedicated logic registers
Top                            : 660 / 6272 ( 11 % )
hard_block:auto_generated_inst : 0 / 6272 ( 0 % )

Statistic                      :     -- I/O registers
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Total LABs:  partially or completely used
Top                            : 108 / 392 ( 28 % )
hard_block:auto_generated_inst : 0 / 392 ( 0 % )

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Virtual pins
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : I/O pins
Top                            : 112
hard_block:auto_generated_inst : 0

Statistic                      : Embedded Multiplier 9-bit elements
Top                            : 8 / 30 ( 27 % )
hard_block:auto_generated_inst : 0 / 30 ( 0 % )

Statistic                      : Total memory bits
Top                            : 8192
hard_block:auto_generated_inst : 0

Statistic                      : Total RAM block bits
Top                            : 9216
hard_block:auto_generated_inst : 0

Statistic                      : M9K
Top                            : 1 / 30 ( 3 % )
hard_block:auto_generated_inst : 0 / 30 ( 0 % )

Statistic                      : Clock control block
Top                            : 2 / 12 ( 16 % )
hard_block:auto_generated_inst : 0 / 12 ( 0 % )

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Connections
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Input Connections
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Registered Input Connections
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Connections
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Registered Output Connections
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Internal Connections
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Total Connections
Top                            : 6843
hard_block:auto_generated_inst : 5

Statistic                      :     -- Registered Connections
Top                            : 2145
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : External Connections
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Top
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- hard_block:auto_generated_inst
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Partition Interface
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Input Ports
Top                            : 89
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports
Top                            : 23
hard_block:auto_generated_inst : 0

Statistic                      :     -- Bidir Ports
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Registered Ports
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Registered Input Ports
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Registered Output Ports
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Port Connectivity
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Input Ports driven by GND
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports driven by GND
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Input Ports driven by VCC
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports driven by VCC
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Input Ports with no Source
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports with no Source
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Input Ports with no Fanout
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports with no Fanout
Top                            : 0
hard_block:auto_generated_inst : 0
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Input Pins                                                                     ;
+--------------------------------------------------------------------------------+
Name                      : b_ad[0]
Pin #                     : C15
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 20
Z coordinate              : 0
Combinational Fan-Out     : 3
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : b_ad[1]
Pin #                     : B12
I/O Bank                  : 7
X coordinate              : 25
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 6
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : b_ad[2]
Pin #                     : A12
I/O Bank                  : 7
X coordinate              : 25
Y coordinate              : 24
Z coordinate              : 0
Combinational Fan-Out     : 5
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : b_ad[3]
Pin #                     : A11
I/O Bank                  : 7
X coordinate              : 25
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 4
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : b_ad[4]
Pin #                     : C16
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 20
Z coordinate              : 7
Combinational Fan-Out     : 4
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : clear
Pin #                     : T6
I/O Bank                  : 3
X coordinate              : 11
Y coordinate              : 0
Z coordinate              : 14
Combinational Fan-Out     : 150
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : clock
Pin #                     : E2
I/O Bank                  : 1
X coordinate              : 0
Y coordinate              : 11
Z coordinate              : 0
Combinational Fan-Out     : 664
Registered Fan-Out        : 0
Global                    : yes
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[0]
Pin #                     : D15
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 19
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[10]
Pin #                     : A13
I/O Bank                  : 7
X coordinate              : 30
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[11]
Pin #                     : A14
I/O Bank                  : 7
X coordinate              : 28
Y coordinate              : 24
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[12]
Pin #                     : D12
I/O Bank                  : 7
X coordinate              : 30
Y coordinate              : 24
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[13]
Pin #                     : B16
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 18
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[14]
Pin #                     : D11
I/O Bank                  : 7
X coordinate              : 32
Y coordinate              : 24
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[15]
Pin #                     : F14
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 19
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[1]
Pin #                     : B13
I/O Bank                  : 7
X coordinate              : 30
Y coordinate              : 24
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[2]
Pin #                     : C14
I/O Bank                  : 7
X coordinate              : 32
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[3]
Pin #                     : E10
I/O Bank                  : 7
X coordinate              : 28
Y coordinate              : 24
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[4]
Pin #                     : M16
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 12
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[5]
Pin #                     : M15
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 12
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[6]
Pin #                     : D16
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 19
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[7]
Pin #                     : E16
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 12
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[8]
Pin #                     : E15
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 12
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : input[9]
Pin #                     : F15
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 18
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : reset
Pin #                     : E1
I/O Bank                  : 1
X coordinate              : 0
Y coordinate              : 11
Z coordinate              : 7
Combinational Fan-Out     : 470
Registered Fan-Out        : 0
Global                    : yes
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : start
Pin #                     : D14
I/O Bank                  : 7
X coordinate              : 32
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[0]
Pin #                     : L16
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 8
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[10]
Pin #                     : K10
I/O Bank                  : 4
X coordinate              : 25
Y coordinate              : 0
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[11]
Pin #                     : T13
I/O Bank                  : 4
X coordinate              : 28
Y coordinate              : 0
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[12]
Pin #                     : P9
I/O Bank                  : 4
X coordinate              : 25
Y coordinate              : 0
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[13]
Pin #                     : P16
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 5
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[14]
Pin #                     : R13
I/O Bank                  : 4
X coordinate              : 28
Y coordinate              : 0
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[15]
Pin #                     : R16
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 5
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[1]
Pin #                     : J12
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 11
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[2]
Pin #                     : T12
I/O Bank                  : 4
X coordinate              : 25
Y coordinate              : 0
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[3]
Pin #                     : L13
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 8
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[4]
Pin #                     : N15
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 7
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[5]
Pin #                     : L10
I/O Bank                  : 4
X coordinate              : 25
Y coordinate              : 0
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[6]
Pin #                     : K11
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 6
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[7]
Pin #                     : R12
I/O Bank                  : 4
X coordinate              : 23
Y coordinate              : 0
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[8]
Pin #                     : N16
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 7
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bh[9]
Pin #                     : L14
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 7
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[0]
Pin #                     : F7
I/O Bank                  : 8
X coordinate              : 11
Y coordinate              : 24
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[10]
Pin #                     : E6
I/O Bank                  : 8
X coordinate              : 7
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[11]
Pin #                     : A6
I/O Bank                  : 8
X coordinate              : 9
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[12]
Pin #                     : A2
I/O Bank                  : 8
X coordinate              : 5
Y coordinate              : 24
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[13]
Pin #                     : E7
I/O Bank                  : 8
X coordinate              : 7
Y coordinate              : 24
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[14]
Pin #                     : A5
I/O Bank                  : 8
X coordinate              : 7
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[15]
Pin #                     : G1
I/O Bank                  : 1
X coordinate              : 0
Y coordinate              : 18
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[1]
Pin #                     : F6
I/O Bank                  : 8
X coordinate              : 11
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[2]
Pin #                     : D9
I/O Bank                  : 7
X coordinate              : 18
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[3]
Pin #                     : C8
I/O Bank                  : 8
X coordinate              : 13
Y coordinate              : 24
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[4]
Pin #                     : B7
I/O Bank                  : 8
X coordinate              : 11
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[5]
Pin #                     : E9
I/O Bank                  : 7
X coordinate              : 18
Y coordinate              : 24
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[6]
Pin #                     : C6
I/O Bank                  : 8
X coordinate              : 9
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[7]
Pin #                     : F8
I/O Bank                  : 8
X coordinate              : 13
Y coordinate              : 24
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[8]
Pin #                     : B6
I/O Bank                  : 8
X coordinate              : 9
Y coordinate              : 24
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.bx[9]
Pin #                     : A7
I/O Bank                  : 8
X coordinate              : 11
Y coordinate              : 24
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[0]
Pin #                     : J16
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 9
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[10]
Pin #                     : T9
I/O Bank                  : 4
X coordinate              : 18
Y coordinate              : 0
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[11]
Pin #                     : J14
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 10
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[12]
Pin #                     : T11
I/O Bank                  : 4
X coordinate              : 23
Y coordinate              : 0
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[13]
Pin #                     : R10
I/O Bank                  : 4
X coordinate              : 21
Y coordinate              : 0
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[14]
Pin #                     : T10
I/O Bank                  : 4
X coordinate              : 21
Y coordinate              : 0
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[15]
Pin #                     : L15
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 8
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[1]
Pin #                     : K15
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 9
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[2]
Pin #                     : J11
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 9
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[3]
Pin #                     : N9
I/O Bank                  : 4
X coordinate              : 21
Y coordinate              : 0
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[4]
Pin #                     : J2
I/O Bank                  : 2
X coordinate              : 0
Y coordinate              : 10
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[5]
Pin #                     : J6
I/O Bank                  : 2
X coordinate              : 0
Y coordinate              : 10
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[6]
Pin #                     : K16
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 9
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[7]
Pin #                     : M9
I/O Bank                  : 4
X coordinate              : 21
Y coordinate              : 0
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[8]
Pin #                     : R11
I/O Bank                  : 4
X coordinate              : 23
Y coordinate              : 0
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wh[9]
Pin #                     : J15
I/O Bank                  : 5
X coordinate              : 34
Y coordinate              : 10
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[0]
Pin #                     : A10
I/O Bank                  : 7
X coordinate              : 21
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[10]
Pin #                     : E11
I/O Bank                  : 7
X coordinate              : 28
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[11]
Pin #                     : B8
I/O Bank                  : 8
X coordinate              : 16
Y coordinate              : 24
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[12]
Pin #                     : E8
I/O Bank                  : 8
X coordinate              : 13
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[13]
Pin #                     : F9
I/O Bank                  : 7
X coordinate              : 23
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[14]
Pin #                     : G15
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 17
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[15]
Pin #                     : A8
I/O Bank                  : 8
X coordinate              : 16
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[1]
Pin #                     : A9
I/O Bank                  : 7
X coordinate              : 16
Y coordinate              : 24
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[2]
Pin #                     : D8
I/O Bank                  : 8
X coordinate              : 13
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[3]
Pin #                     : G16
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 17
Z coordinate              : 21
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[4]
Pin #                     : F13
I/O Bank                  : 6
X coordinate              : 34
Y coordinate              : 17
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[5]
Pin #                     : C9
I/O Bank                  : 7
X coordinate              : 18
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[6]
Pin #                     : B14
I/O Bank                  : 7
X coordinate              : 28
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[7]
Pin #                     : B10
I/O Bank                  : 7
X coordinate              : 21
Y coordinate              : 24
Z coordinate              : 14
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[8]
Pin #                     : B9
I/O Bank                  : 7
X coordinate              : 16
Y coordinate              : 24
Z coordinate              : 7
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no

Name                      : wbxh.wx[9]
Pin #                     : A15
I/O Bank                  : 7
X coordinate              : 21
Y coordinate              : 24
Z coordinate              : 0
Combinational Fan-Out     : 1
Registered Fan-Out        : 0
Global                    : no
Input Register            : no
Power Up High             : no
PCI I/O Enabled           : yes
Bus Hold                  : no
Weak Pull Up              : Off
I/O Standard              : 2.5 V
Termination Control Block : --
Location assigned by      : Fitter
Slew Rate                 : no
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Output Pins                                                                    ;
+--------------------------------------------------------------------------------+
Name                        : done
Pin #                       : N2
I/O Bank                    : 2
X coordinate                : 0
Y coordinate                : 7
Z coordinate                : 14
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[0]
Pin #                       : P8
I/O Bank                    : 3
X coordinate                : 16
Y coordinate                : 0
Z coordinate                : 14
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[10]
Pin #                       : R5
I/O Bank                    : 3
X coordinate                : 9
Y coordinate                : 0
Z coordinate                : 7
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[11]
Pin #                       : L7
I/O Bank                    : 3
X coordinate                : 11
Y coordinate                : 0
Z coordinate                : 7
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[12]
Pin #                       : L9
I/O Bank                    : 4
X coordinate                : 18
Y coordinate                : 0
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[13]
Pin #                       : R6
I/O Bank                    : 3
X coordinate                : 11
Y coordinate                : 0
Z coordinate                : 21
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[14]
Pin #                       : L8
I/O Bank                    : 3
X coordinate                : 13
Y coordinate                : 0
Z coordinate                : 14
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[15]
Pin #                       : T8
I/O Bank                    : 3
X coordinate                : 16
Y coordinate                : 0
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[1]
Pin #                       : R7
I/O Bank                    : 3
X coordinate                : 11
Y coordinate                : 0
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[2]
Pin #                       : M8
I/O Bank                    : 3
X coordinate                : 13
Y coordinate                : 0
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[3]
Pin #                       : M7
I/O Bank                    : 3
X coordinate                : 9
Y coordinate                : 0
Z coordinate                : 21
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[4]
Pin #                       : T7
I/O Bank                    : 3
X coordinate                : 13
Y coordinate                : 0
Z coordinate                : 21
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[5]
Pin #                       : R9
I/O Bank                    : 4
X coordinate                : 18
Y coordinate                : 0
Z coordinate                : 21
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[6]
Pin #                       : N8
I/O Bank                    : 3
X coordinate                : 16
Y coordinate                : 0
Z coordinate                : 21
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[7]
Pin #                       : R8
I/O Bank                    : 3
X coordinate                : 16
Y coordinate                : 0
Z coordinate                : 7
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[8]
Pin #                       : K9
I/O Bank                    : 4
X coordinate                : 18
Y coordinate                : 0
Z coordinate                : 7
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : output[9]
Pin #                       : T5
I/O Bank                    : 3
X coordinate                : 9
Y coordinate                : 0
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : ready
Pin #                       : J13
I/O Bank                    : 5
X coordinate                : 34
Y coordinate                : 11
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : w_ad[0]
Pin #                       : F11
I/O Bank                    : 7
X coordinate                : 23
Y coordinate                : 24
Z coordinate                : 21
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : w_ad[1]
Pin #                       : C11
I/O Bank                    : 7
X coordinate                : 23
Y coordinate                : 24
Z coordinate                : 0
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : w_ad[2]
Pin #                       : B11
I/O Bank                    : 7
X coordinate                : 25
Y coordinate                : 24
Z coordinate                : 21
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : w_ad[3]
Pin #                       : G11
I/O Bank                    : 6
X coordinate                : 34
Y coordinate                : 20
Z coordinate                : 14
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -

Name                        : w_ad[4]
Pin #                       : F10
I/O Bank                    : 7
X coordinate                : 23
Y coordinate                : 24
Z coordinate                : 7
Output Register             : no
Output Enable Register      : no
Power Up High               : no
Slew Rate                   : 2
PCI I/O Enabled             : no
Open Drain                  : no
TRI Primitive               : no
Bus Hold                    : no
Weak Pull Up                : Off
I/O Standard                : 2.5 V
Current Strength            : Default
Termination                 : Series 50 Ohm without Calibration
Termination Control Block   : --
Output Buffer Pre-emphasis  : no
Voltage Output Differential : no
Location assigned by        : Fitter
Output Enable Source        : -
Output Enable Group         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                ;
+--------------------------------------------------------------------------------+
Location         : C1
Pin Name         : DIFFIO_L1n, DATA1, ASDO
Reserved As      : As input tri-stated
User Signal Name : ~ALTERA_ASDO_DATA1~
Pin Type         : Dual Purpose Pin

Location         : D2
Pin Name         : DIFFIO_L2p, FLASH_nCE, nCSO
Reserved As      : As input tri-stated
User Signal Name : ~ALTERA_FLASH_nCE_nCSO~
Pin Type         : Dual Purpose Pin

Location         : F4
Pin Name         : nSTATUS
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : H1
Pin Name         : DCLK
Reserved As      : As output driving ground
User Signal Name : ~ALTERA_DCLK~
Pin Type         : Dual Purpose Pin

Location         : H2
Pin Name         : DATA0
Reserved As      : As input tri-stated
User Signal Name : ~ALTERA_DATA0~
Pin Type         : Dual Purpose Pin

Location         : H5
Pin Name         : nCONFIG
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : J3
Pin Name         : nCE
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : J16
Pin Name         : DIFFIO_R7n, DEV_OE
Reserved As      : Use as regular IO
User Signal Name : wbxh.wh[0]
Pin Type         : Dual Purpose Pin

Location         : J15
Pin Name         : DIFFIO_R7p, DEV_CLRn
Reserved As      : Use as regular IO
User Signal Name : wbxh.wh[9]
Pin Type         : Dual Purpose Pin

Location         : H14
Pin Name         : CONF_DONE
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : H13
Pin Name         : MSEL0
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : H12
Pin Name         : MSEL1
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : G12
Pin Name         : MSEL2
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : G12
Pin Name         : MSEL3
Reserved As      : -
User Signal Name : -
Pin Type         : Dedicated Programming Pin

Location         : G16
Pin Name         : DIFFIO_R4n, INIT_DONE
Reserved As      : Use as regular IO
User Signal Name : wbxh.wx[3]
Pin Type         : Dual Purpose Pin

Location         : G15
Pin Name         : DIFFIO_R4p, CRC_ERROR
Reserved As      : Use as regular IO
User Signal Name : wbxh.wx[14]
Pin Type         : Dual Purpose Pin

Location         : F16
Pin Name         : DIFFIO_R3n, nCEO
Reserved As      : Use as programming pin
User Signal Name : ~ALTERA_nCEO~
Pin Type         : Dual Purpose Pin

Location         : F15
Pin Name         : DIFFIO_R3p, CLKUSR
Reserved As      : Use as regular IO
User Signal Name : input[9]
Pin Type         : Dual Purpose Pin

Location         : E8
Pin Name         : DIFFIO_T10n, DATA2
Reserved As      : Use as regular IO
User Signal Name : wbxh.wx[12]
Pin Type         : Dual Purpose Pin

Location         : F8
Pin Name         : DIFFIO_T10p, DATA3
Reserved As      : Use as regular IO
User Signal Name : wbxh.bx[7]
Pin Type         : Dual Purpose Pin

Location         : B7
Pin Name         : DIFFIO_T9p, DATA4
Reserved As      : Use as regular IO
User Signal Name : wbxh.bx[4]
Pin Type         : Dual Purpose Pin

Location         : E7
Pin Name         : DATA5
Reserved As      : Use as regular IO
User Signal Name : wbxh.bx[13]
Pin Type         : Dual Purpose Pin

Location         : E6
Pin Name         : DATA6
Reserved As      : Use as regular IO
User Signal Name : wbxh.bx[10]
Pin Type         : Dual Purpose Pin

Location         : A5
Pin Name         : DIFFIO_T6n, DATA7
Reserved As      : Use as regular IO
User Signal Name : wbxh.bx[14]
Pin Type         : Dual Purpose Pin
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; I/O Bank Usage                                                                 ;
+--------------------------------------------------------------------------------+
I/O Bank      : 1
Usage         : 7 / 15 ( 47 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --

I/O Bank      : 2
Usage         : 3 / 19 ( 16 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --

I/O Bank      : 3
Usage         : 14 / 26 ( 54 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --

I/O Bank      : 4
Usage         : 17 / 27 ( 63 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --

I/O Bank      : 5
Usage         : 19 / 25 ( 76 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --

I/O Bank      : 6
Usage         : 14 / 14 ( 100 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --

I/O Bank      : 7
Usage         : 26 / 26 ( 100 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --

I/O Bank      : 8
Usage         : 17 / 25 ( 68 % )
VCCIO Voltage : 2.5V
VREF Voltage  : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; All Package Pins                                                               ;
+--------------------------------------------------------------------------------+
Location        : A1
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A2
Pad Number      : 194
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[12]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A3
Pad Number      : 200
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A4
Pad Number      : 196
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : A5
Pad Number      : 192
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[14]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A6
Pad Number      : 188
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[11]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A7
Pad Number      : 183
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[9]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A8
Pad Number      : 177
I/O Bank        : 8
Pin Name/Usage  : wbxh.wx[15]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A9
Pad Number      : 175
I/O Bank        : 7
Pin Name/Usage  : wbxh.wx[1]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A10
Pad Number      : 168
I/O Bank        : 7
Pin Name/Usage  : wbxh.wx[0]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A11
Pad Number      : 161
I/O Bank        : 7
Pin Name/Usage  : b_ad[3]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A12
Pad Number      : 159
I/O Bank        : 7
Pin Name/Usage  : b_ad[2]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A13
Pad Number      : 153
I/O Bank        : 7
Pin Name/Usage  : input[10]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A14
Pad Number      : 155
I/O Bank        : 7
Pin Name/Usage  : input[11]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A15
Pad Number      : 167
I/O Bank        : 7
Pin Name/Usage  : wbxh.wx[9]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A16
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B1
Pad Number      : 3
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B3
Pad Number      : 201
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B4
Pad Number      : 197
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B5
Pad Number      : 195
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : B6
Pad Number      : 189
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[8]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B7
Pad Number      : 184
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[4]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B8
Pad Number      : 178
I/O Bank        : 8
Pin Name/Usage  : wbxh.wx[11]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B9
Pad Number      : 176
I/O Bank        : 7
Pin Name/Usage  : wbxh.wx[8]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B10
Pad Number      : 169
I/O Bank        : 7
Pin Name/Usage  : wbxh.wx[7]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B11
Pad Number      : 162
I/O Bank        : 7
Pin Name/Usage  : w_ad[2]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B12
Pad Number      : 160
I/O Bank        : 7
Pin Name/Usage  : b_ad[1]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B13
Pad Number      : 154
I/O Bank        : 7
Pin Name/Usage  : input[1]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B14
Pad Number      : 156
I/O Bank        : 7
Pin Name/Usage  : wbxh.wx[6]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B16
Pad Number      : 141
I/O Bank        : 6
Pin Name/Usage  : input[13]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C1
Pad Number      : 5
I/O Bank        : 1
Pin Name/Usage  : ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : On

Location        : C2
Pad Number      : 4
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C3
Pad Number      : 202
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : C4
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C6
Pad Number      : 187
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[6]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C7
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C8
Pad Number      : 179
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[3]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C9
Pad Number      : 172
I/O Bank        : 7
Pin Name/Usage  : wbxh.wx[5]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C10
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C11
Pad Number      : 163
I/O Bank        : 7
Pin Name/Usage  : w_ad[1]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C13
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C14
Pad Number      : 149
I/O Bank        : 7
Pin Name/Usage  : input[2]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C15
Pad Number      : 147
I/O Bank        : 6
Pin Name/Usage  : b_ad[0]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C16
Pad Number      : 146
I/O Bank        : 6
Pin Name/Usage  : b_ad[4]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D1
Pad Number      : 8
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D2
Pad Number      : 7
I/O Bank        : 1
Pin Name/Usage  : ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : On

Location        : D3
Pad Number      : 203
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D4
Pad Number      : 0
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D6
Pad Number      : 199
I/O Bank        : 8
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : D7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D8
Pad Number      : 180
I/O Bank        : 8
Pin Name/Usage  : wbxh.wx[2]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D9
Pad Number      : 173
I/O Bank        : 7
Pin Name/Usage  : wbxh.bx[2]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D11
Pad Number      : 151
I/O Bank        : 7
Pin Name/Usage  : input[14]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D12
Pad Number      : 152
I/O Bank        : 7
Pin Name/Usage  : input[12]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCD_PLL2
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D14
Pad Number      : 150
I/O Bank        : 7
Pin Name/Usage  : start
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D15
Pad Number      : 144
I/O Bank        : 6
Pin Name/Usage  : input[0]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D16
Pad Number      : 143
I/O Bank        : 6
Pin Name/Usage  : input[6]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E1
Pad Number      : 24
I/O Bank        : 1
Pin Name/Usage  : reset
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E2
Pad Number      : 23
I/O Bank        : 1
Pin Name/Usage  : clock
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E3
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E5
Pad Number      : 1
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : E6
Pad Number      : 191
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[10]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E7
Pad Number      : 190
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[13]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E8
Pad Number      : 181
I/O Bank        : 8
Pin Name/Usage  : wbxh.wx[12]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E9
Pad Number      : 174
I/O Bank        : 7
Pin Name/Usage  : wbxh.bx[5]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E10
Pad Number      : 158
I/O Bank        : 7
Pin Name/Usage  : input[3]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E11
Pad Number      : 157
I/O Bank        : 7
Pin Name/Usage  : wbxh.wx[10]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GNDA2
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E14
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E15
Pad Number      : 128
I/O Bank        : 6
Pin Name/Usage  : input[8]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E16
Pad Number      : 127
I/O Bank        : 6
Pin Name/Usage  : input[7]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F3
Pad Number      : 6
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F4
Pad Number      : 9
I/O Bank        : 1
Pin Name/Usage  : ^nSTATUS
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F5
Pad Number      : 2
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : F6
Pad Number      : 185
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[1]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F7
Pad Number      : 186
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[0]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F8
Pad Number      : 182
I/O Bank        : 8
Pin Name/Usage  : wbxh.bx[7]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F9
Pad Number      : 165
I/O Bank        : 7
Pin Name/Usage  : wbxh.wx[13]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F10
Pad Number      : 164
I/O Bank        : 7
Pin Name/Usage  : w_ad[4]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F11
Pad Number      : 166
I/O Bank        : 7
Pin Name/Usage  : w_ad[0]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F12
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCA2
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F13
Pad Number      : 138
I/O Bank        : 6
Pin Name/Usage  : wbxh.wx[4]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F14
Pad Number      : 142
I/O Bank        : 6
Pin Name/Usage  : input[15]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F15
Pad Number      : 140
I/O Bank        : 6
Pin Name/Usage  : input[9]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F16
Pad Number      : 139
I/O Bank        : 6
Pin Name/Usage  : ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : G1
Pad Number      : 14
I/O Bank        : 1
Pin Name/Usage  : wbxh.bx[15]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : G2
Pad Number      : 13
I/O Bank        : 1
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : G3
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G11
Pad Number      : 145
I/O Bank        : 6
Pin Name/Usage  : w_ad[3]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : G12
Pad Number      : 132
I/O Bank        : 6
Pin Name/Usage  : ^MSEL2
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G12
Pad Number      : 133
I/O Bank        : 6
Pin Name/Usage  : ^MSEL3
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G14
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G15
Pad Number      : 137
I/O Bank        : 6
Pin Name/Usage  : wbxh.wx[14]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : G16
Pad Number      : 136
I/O Bank        : 6
Pin Name/Usage  : wbxh.wx[3]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : H1
Pad Number      : 15
I/O Bank        : 1
Pin Name/Usage  : ~ALTERA_DCLK~
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : On

Location        : H2
Pad Number      : 16
I/O Bank        : 1
Pin Name/Usage  : ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : On

Location        : H3
Pad Number      : 19
I/O Bank        : 1
Pin Name/Usage  : #TCK
Dir.            : input
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H4
Pad Number      : 18
I/O Bank        : 1
Pin Name/Usage  : #TDI
Dir.            : input
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H5
Pad Number      : 17
I/O Bank        : 1
Pin Name/Usage  : ^nCONFIG
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H12
Pad Number      : 131
I/O Bank        : 6
Pin Name/Usage  : ^MSEL1
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H13
Pad Number      : 130
I/O Bank        : 6
Pin Name/Usage  : ^MSEL0
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H14
Pad Number      : 129
I/O Bank        : 6
Pin Name/Usage  : ^CONF_DONE
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J1
Pad Number      : 28
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : J2
Pad Number      : 27
I/O Bank        : 2
Pin Name/Usage  : wbxh.wh[4]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J3
Pad Number      : 22
I/O Bank        : 1
Pin Name/Usage  : ^nCE
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J4
Pad Number      : 21
I/O Bank        : 1
Pin Name/Usage  : #TDO
Dir.            : output
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J5
Pad Number      : 20
I/O Bank        : 1
Pin Name/Usage  : #TMS
Dir.            : input
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J6
Pad Number      : 29
I/O Bank        : 2
Pin Name/Usage  : wbxh.wh[5]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J11
Pad Number      : 117
I/O Bank        : 5
Pin Name/Usage  : wbxh.wh[2]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J12
Pad Number      : 123
I/O Bank        : 5
Pin Name/Usage  : wbxh.bh[1]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J13
Pad Number      : 124
I/O Bank        : 5
Pin Name/Usage  : ready
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J14
Pad Number      : 122
I/O Bank        : 5
Pin Name/Usage  : wbxh.wh[11]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J15
Pad Number      : 121
I/O Bank        : 5
Pin Name/Usage  : wbxh.wh[9]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J16
Pad Number      : 120
I/O Bank        : 5
Pin Name/Usage  : wbxh.wh[0]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : K1
Pad Number      : 33
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K2
Pad Number      : 32
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K3
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K5
Pad Number      : 39
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K6
Pad Number      : 30
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K8
Pad Number      : 60
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K9
Pad Number      : 76
I/O Bank        : 4
Pin Name/Usage  : output[8]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : K10
Pad Number      : 87
I/O Bank        : 4
Pin Name/Usage  : wbxh.bh[10]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : K11
Pad Number      : 110
I/O Bank        : 5
Pin Name/Usage  : wbxh.bh[6]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : K12
Pad Number      : 105
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : K13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K14
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K15
Pad Number      : 119
I/O Bank        : 5
Pin Name/Usage  : wbxh.wh[1]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : K16
Pad Number      : 118
I/O Bank        : 5
Pin Name/Usage  : wbxh.wh[6]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L1
Pad Number      : 35
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L2
Pad Number      : 34
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L3
Pad Number      : 36
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L4
Pad Number      : 40
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L5
Pad Number      : 
I/O Bank        : --
Pin Name/Usage  : VCCA1
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L6
Pad Number      : 31
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L7
Pad Number      : 65
I/O Bank        : 3
Pin Name/Usage  : output[11]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L8
Pad Number      : 68
I/O Bank        : 3
Pin Name/Usage  : output[14]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L9
Pad Number      : 77
I/O Bank        : 4
Pin Name/Usage  : output[12]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L10
Pad Number      : 88
I/O Bank        : 4
Pin Name/Usage  : wbxh.bh[5]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L11
Pad Number      : 99
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L12
Pad Number      : 104
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : L13
Pad Number      : 114
I/O Bank        : 5
Pin Name/Usage  : wbxh.bh[3]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L14
Pad Number      : 113
I/O Bank        : 5
Pin Name/Usage  : wbxh.bh[9]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L15
Pad Number      : 116
I/O Bank        : 5
Pin Name/Usage  : wbxh.wh[15]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L16
Pad Number      : 115
I/O Bank        : 5
Pin Name/Usage  : wbxh.bh[0]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M1
Pad Number      : 26
I/O Bank        : 2
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M2
Pad Number      : 25
I/O Bank        : 2
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M3
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GNDA1
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M6
Pad Number      : 57
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M7
Pad Number      : 59
I/O Bank        : 3
Pin Name/Usage  : output[3]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M8
Pad Number      : 69
I/O Bank        : 3
Pin Name/Usage  : output[2]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M9
Pad Number      : 78
I/O Bank        : 4
Pin Name/Usage  : wbxh.wh[7]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M10
Pad Number      : 93
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M11
Pad Number      : 100
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M12
Pad Number      : 103
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : M13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M14
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M15
Pad Number      : 126
I/O Bank        : 5
Pin Name/Usage  : input[5]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M16
Pad Number      : 125
I/O Bank        : 5
Pin Name/Usage  : input[4]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : N1
Pad Number      : 38
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N2
Pad Number      : 37
I/O Bank        : 2
Pin Name/Usage  : done
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : N3
Pad Number      : 45
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCD_PLL1
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N5
Pad Number      : 55
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N6
Pad Number      : 56
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N8
Pad Number      : 70
I/O Bank        : 3
Pin Name/Usage  : output[6]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : N9
Pad Number      : 79
I/O Bank        : 4
Pin Name/Usage  : wbxh.wh[3]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : N10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N11
Pad Number      : 94
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N12
Pad Number      : 101
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N13
Pad Number      : 102
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N14
Pad Number      : 106
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : N15
Pad Number      : 112
I/O Bank        : 5
Pin Name/Usage  : wbxh.bh[4]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : N16
Pad Number      : 111
I/O Bank        : 5
Pin Name/Usage  : wbxh.bh[8]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : P1
Pad Number      : 44
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : P2
Pad Number      : 43
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : P3
Pad Number      : 46
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : P4
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P6
Pad Number      : 58
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P7
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P8
Pad Number      : 71
I/O Bank        : 3
Pin Name/Usage  : output[0]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : P9
Pad Number      : 89
I/O Bank        : 4
Pin Name/Usage  : wbxh.bh[12]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : P10
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P11
Pad Number      : 90
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P13
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P14
Pad Number      : 98
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : P15
Pad Number      : 107
I/O Bank        : 5
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : P16
Pad Number      : 108
I/O Bank        : 5
Pin Name/Usage  : wbxh.bh[13]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R1
Pad Number      : 42
I/O Bank        : 2
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R3
Pad Number      : 47
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R4
Pad Number      : 53
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R5
Pad Number      : 61
I/O Bank        : 3
Pin Name/Usage  : output[10]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R6
Pad Number      : 63
I/O Bank        : 3
Pin Name/Usage  : output[13]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R7
Pad Number      : 66
I/O Bank        : 3
Pin Name/Usage  : output[1]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R8
Pad Number      : 72
I/O Bank        : 3
Pin Name/Usage  : output[7]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R9
Pad Number      : 74
I/O Bank        : 4
Pin Name/Usage  : output[5]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R10
Pad Number      : 80
I/O Bank        : 4
Pin Name/Usage  : wbxh.wh[13]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R11
Pad Number      : 83
I/O Bank        : 4
Pin Name/Usage  : wbxh.wh[8]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R12
Pad Number      : 85
I/O Bank        : 4
Pin Name/Usage  : wbxh.bh[7]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R13
Pad Number      : 91
I/O Bank        : 4
Pin Name/Usage  : wbxh.bh[14]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R14
Pad Number      : 97
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : R15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R16
Pad Number      : 109
I/O Bank        : 5
Pin Name/Usage  : wbxh.bh[15]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T1
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T2
Pad Number      : 52
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T3
Pad Number      : 48
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T4
Pad Number      : 54
I/O Bank        : 3
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T5
Pad Number      : 62
I/O Bank        : 3
Pin Name/Usage  : output[9]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T6
Pad Number      : 64
I/O Bank        : 3
Pin Name/Usage  : clear
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T7
Pad Number      : 67
I/O Bank        : 3
Pin Name/Usage  : output[4]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T8
Pad Number      : 73
I/O Bank        : 3
Pin Name/Usage  : output[15]
Dir.            : output
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T9
Pad Number      : 75
I/O Bank        : 4
Pin Name/Usage  : wbxh.wh[10]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T10
Pad Number      : 81
I/O Bank        : 4
Pin Name/Usage  : wbxh.wh[14]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T11
Pad Number      : 84
I/O Bank        : 4
Pin Name/Usage  : wbxh.wh[12]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T12
Pad Number      : 86
I/O Bank        : 4
Pin Name/Usage  : wbxh.bh[2]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T13
Pad Number      : 92
I/O Bank        : 4
Pin Name/Usage  : wbxh.bh[11]
Dir.            : input
I/O Standard    : 2.5 V
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T14
Pad Number      : 95
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T15
Pad Number      : 96
I/O Bank        : 4
Pin Name/Usage  : RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : On

Location        : T16
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 2.5V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --
+--------------------------------------------------------------------------------+

Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+-------------+-------------------------------+
; Pin Name    ; Reason                        ;
+-------------+-------------------------------+
; w_ad[0]     ; Incomplete set of assignments ;
; w_ad[1]     ; Incomplete set of assignments ;
; w_ad[2]     ; Incomplete set of assignments ;
; w_ad[3]     ; Incomplete set of assignments ;
; w_ad[4]     ; Incomplete set of assignments ;
; output[0]   ; Incomplete set of assignments ;
; output[1]   ; Incomplete set of assignments ;
; output[2]   ; Incomplete set of assignments ;
; output[3]   ; Incomplete set of assignments ;
; output[4]   ; Incomplete set of assignments ;
; output[5]   ; Incomplete set of assignments ;
; output[6]   ; Incomplete set of assignments ;
; output[7]   ; Incomplete set of assignments ;
; output[8]   ; Incomplete set of assignments ;
; output[9]   ; Incomplete set of assignments ;
; output[10]  ; Incomplete set of assignments ;
; output[11]  ; Incomplete set of assignments ;
; output[12]  ; Incomplete set of assignments ;
; output[13]  ; Incomplete set of assignments ;
; output[14]  ; Incomplete set of assignments ;
; output[15]  ; Incomplete set of assignments ;
; ready       ; Incomplete set of assignments ;
; done        ; Incomplete set of assignments ;
; b_ad[0]     ; Incomplete set of assignments ;
; b_ad[1]     ; Incomplete set of assignments ;
; b_ad[2]     ; Incomplete set of assignments ;
; b_ad[3]     ; Incomplete set of assignments ;
; b_ad[4]     ; Incomplete set of assignments ;
; clock       ; Incomplete set of assignments ;
; reset       ; Incomplete set of assignments ;
; start       ; Incomplete set of assignments ;
; clear       ; Incomplete set of assignments ;
; wbxh.bh[6]  ; Incomplete set of assignments ;
; wbxh.bh[5]  ; Incomplete set of assignments ;
; wbxh.bh[4]  ; Incomplete set of assignments ;
; wbxh.bh[3]  ; Incomplete set of assignments ;
; wbxh.bh[2]  ; Incomplete set of assignments ;
; wbxh.bh[1]  ; Incomplete set of assignments ;
; wbxh.bh[0]  ; Incomplete set of assignments ;
; wbxh.bx[6]  ; Incomplete set of assignments ;
; wbxh.bx[5]  ; Incomplete set of assignments ;
; wbxh.bx[4]  ; Incomplete set of assignments ;
; wbxh.bx[3]  ; Incomplete set of assignments ;
; wbxh.bx[2]  ; Incomplete set of assignments ;
; wbxh.bx[1]  ; Incomplete set of assignments ;
; wbxh.bx[0]  ; Incomplete set of assignments ;
; wbxh.bh[15] ; Incomplete set of assignments ;
; wbxh.bh[14] ; Incomplete set of assignments ;
; wbxh.bh[13] ; Incomplete set of assignments ;
; wbxh.bh[12] ; Incomplete set of assignments ;
; wbxh.bh[11] ; Incomplete set of assignments ;
; wbxh.bh[10] ; Incomplete set of assignments ;
; wbxh.bh[9]  ; Incomplete set of assignments ;
; wbxh.bh[8]  ; Incomplete set of assignments ;
; wbxh.bh[7]  ; Incomplete set of assignments ;
; wbxh.bx[15] ; Incomplete set of assignments ;
; wbxh.bx[14] ; Incomplete set of assignments ;
; wbxh.bx[13] ; Incomplete set of assignments ;
; wbxh.bx[12] ; Incomplete set of assignments ;
; wbxh.bx[11] ; Incomplete set of assignments ;
; wbxh.bx[10] ; Incomplete set of assignments ;
; wbxh.bx[9]  ; Incomplete set of assignments ;
; wbxh.bx[8]  ; Incomplete set of assignments ;
; wbxh.bx[7]  ; Incomplete set of assignments ;
; wbxh.wh[0]  ; Incomplete set of assignments ;
; wbxh.wh[1]  ; Incomplete set of assignments ;
; wbxh.wh[2]  ; Incomplete set of assignments ;
; wbxh.wh[3]  ; Incomplete set of assignments ;
; wbxh.wh[4]  ; Incomplete set of assignments ;
; wbxh.wh[5]  ; Incomplete set of assignments ;
; wbxh.wh[6]  ; Incomplete set of assignments ;
; wbxh.wh[7]  ; Incomplete set of assignments ;
; wbxh.wh[8]  ; Incomplete set of assignments ;
; wbxh.wh[9]  ; Incomplete set of assignments ;
; wbxh.wh[10] ; Incomplete set of assignments ;
; wbxh.wh[11] ; Incomplete set of assignments ;
; wbxh.wh[12] ; Incomplete set of assignments ;
; wbxh.wh[13] ; Incomplete set of assignments ;
; wbxh.wh[14] ; Incomplete set of assignments ;
; wbxh.wh[15] ; Incomplete set of assignments ;
; wbxh.wx[0]  ; Incomplete set of assignments ;
; wbxh.wx[1]  ; Incomplete set of assignments ;
; wbxh.wx[2]  ; Incomplete set of assignments ;
; wbxh.wx[3]  ; Incomplete set of assignments ;
; wbxh.wx[4]  ; Incomplete set of assignments ;
; wbxh.wx[5]  ; Incomplete set of assignments ;
; wbxh.wx[6]  ; Incomplete set of assignments ;
; wbxh.wx[7]  ; Incomplete set of assignments ;
; wbxh.wx[8]  ; Incomplete set of assignments ;
; wbxh.wx[9]  ; Incomplete set of assignments ;
; wbxh.wx[10] ; Incomplete set of assignments ;
; wbxh.wx[11] ; Incomplete set of assignments ;
; wbxh.wx[12] ; Incomplete set of assignments ;
; wbxh.wx[13] ; Incomplete set of assignments ;
; wbxh.wx[14] ; Incomplete set of assignments ;
; wbxh.wx[15] ; Incomplete set of assignments ;
; input[0]    ; Incomplete set of assignments ;
; input[1]    ; Incomplete set of assignments ;
; input[2]    ; Incomplete set of assignments ;
; input[3]    ; Incomplete set of assignments ;
; input[4]    ; Incomplete set of assignments ;
; input[5]    ; Incomplete set of assignments ;
; input[6]    ; Incomplete set of assignments ;
; input[7]    ; Incomplete set of assignments ;
; input[8]    ; Incomplete set of assignments ;
; input[9]    ; Incomplete set of assignments ;
; input[10]   ; Incomplete set of assignments ;
; input[11]   ; Incomplete set of assignments ;
; input[12]   ; Incomplete set of assignments ;
; input[13]   ; Incomplete set of assignments ;
; input[14]   ; Incomplete set of assignments ;
; input[15]   ; Incomplete set of assignments ;
; w_ad[0]     ; Missing location assignment   ;
; w_ad[1]     ; Missing location assignment   ;
; w_ad[2]     ; Missing location assignment   ;
; w_ad[3]     ; Missing location assignment   ;
; w_ad[4]     ; Missing location assignment   ;
; output[0]   ; Missing location assignment   ;
; output[1]   ; Missing location assignment   ;
; output[2]   ; Missing location assignment   ;
; output[3]   ; Missing location assignment   ;
; output[4]   ; Missing location assignment   ;
; output[5]   ; Missing location assignment   ;
; output[6]   ; Missing location assignment   ;
; output[7]   ; Missing location assignment   ;
; output[8]   ; Missing location assignment   ;
; output[9]   ; Missing location assignment   ;
; output[10]  ; Missing location assignment   ;
; output[11]  ; Missing location assignment   ;
; output[12]  ; Missing location assignment   ;
; output[13]  ; Missing location assignment   ;
; output[14]  ; Missing location assignment   ;
; output[15]  ; Missing location assignment   ;
; ready       ; Missing location assignment   ;
; done        ; Missing location assignment   ;
; b_ad[0]     ; Missing location assignment   ;
; b_ad[1]     ; Missing location assignment   ;
; b_ad[2]     ; Missing location assignment   ;
; b_ad[3]     ; Missing location assignment   ;
; b_ad[4]     ; Missing location assignment   ;
; clock       ; Missing location assignment   ;
; reset       ; Missing location assignment   ;
; start       ; Missing location assignment   ;
; clear       ; Missing location assignment   ;
; wbxh.bh[6]  ; Missing location assignment   ;
; wbxh.bh[5]  ; Missing location assignment   ;
; wbxh.bh[4]  ; Missing location assignment   ;
; wbxh.bh[3]  ; Missing location assignment   ;
; wbxh.bh[2]  ; Missing location assignment   ;
; wbxh.bh[1]  ; Missing location assignment   ;
; wbxh.bh[0]  ; Missing location assignment   ;
; wbxh.bx[6]  ; Missing location assignment   ;
; wbxh.bx[5]  ; Missing location assignment   ;
; wbxh.bx[4]  ; Missing location assignment   ;
; wbxh.bx[3]  ; Missing location assignment   ;
; wbxh.bx[2]  ; Missing location assignment   ;
; wbxh.bx[1]  ; Missing location assignment   ;
; wbxh.bx[0]  ; Missing location assignment   ;
; wbxh.bh[15] ; Missing location assignment   ;
; wbxh.bh[14] ; Missing location assignment   ;
; wbxh.bh[13] ; Missing location assignment   ;
; wbxh.bh[12] ; Missing location assignment   ;
; wbxh.bh[11] ; Missing location assignment   ;
; wbxh.bh[10] ; Missing location assignment   ;
; wbxh.bh[9]  ; Missing location assignment   ;
; wbxh.bh[8]  ; Missing location assignment   ;
; wbxh.bh[7]  ; Missing location assignment   ;
; wbxh.bx[15] ; Missing location assignment   ;
; wbxh.bx[14] ; Missing location assignment   ;
; wbxh.bx[13] ; Missing location assignment   ;
; wbxh.bx[12] ; Missing location assignment   ;
; wbxh.bx[11] ; Missing location assignment   ;
; wbxh.bx[10] ; Missing location assignment   ;
; wbxh.bx[9]  ; Missing location assignment   ;
; wbxh.bx[8]  ; Missing location assignment   ;
; wbxh.bx[7]  ; Missing location assignment   ;
; wbxh.wh[0]  ; Missing location assignment   ;
; wbxh.wh[1]  ; Missing location assignment   ;
; wbxh.wh[2]  ; Missing location assignment   ;
; wbxh.wh[3]  ; Missing location assignment   ;
; wbxh.wh[4]  ; Missing location assignment   ;
; wbxh.wh[5]  ; Missing location assignment   ;
; wbxh.wh[6]  ; Missing location assignment   ;
; wbxh.wh[7]  ; Missing location assignment   ;
; wbxh.wh[8]  ; Missing location assignment   ;
; wbxh.wh[9]  ; Missing location assignment   ;
; wbxh.wh[10] ; Missing location assignment   ;
; wbxh.wh[11] ; Missing location assignment   ;
; wbxh.wh[12] ; Missing location assignment   ;
; wbxh.wh[13] ; Missing location assignment   ;
; wbxh.wh[14] ; Missing location assignment   ;
; wbxh.wh[15] ; Missing location assignment   ;
; wbxh.wx[0]  ; Missing location assignment   ;
; wbxh.wx[1]  ; Missing location assignment   ;
; wbxh.wx[2]  ; Missing location assignment   ;
; wbxh.wx[3]  ; Missing location assignment   ;
; wbxh.wx[4]  ; Missing location assignment   ;
; wbxh.wx[5]  ; Missing location assignment   ;
; wbxh.wx[6]  ; Missing location assignment   ;
; wbxh.wx[7]  ; Missing location assignment   ;
; wbxh.wx[8]  ; Missing location assignment   ;
; wbxh.wx[9]  ; Missing location assignment   ;
; wbxh.wx[10] ; Missing location assignment   ;
; wbxh.wx[11] ; Missing location assignment   ;
; wbxh.wx[12] ; Missing location assignment   ;
; wbxh.wx[13] ; Missing location assignment   ;
; wbxh.wx[14] ; Missing location assignment   ;
; wbxh.wx[15] ; Missing location assignment   ;
; input[0]    ; Missing location assignment   ;
; input[1]    ; Missing location assignment   ;
; input[2]    ; Missing location assignment   ;
; input[3]    ; Missing location assignment   ;
; input[4]    ; Missing location assignment   ;
; input[5]    ; Missing location assignment   ;
; input[6]    ; Missing location assignment   ;
; input[7]    ; Missing location assignment   ;
; input[8]    ; Missing location assignment   ;
; input[9]    ; Missing location assignment   ;
; input[10]   ; Missing location assignment   ;
; input[11]   ; Missing location assignment   ;
; input[12]   ; Missing location assignment   ;
; input[13]   ; Missing location assignment   ;
; input[14]   ; Missing location assignment   ;
; input[15]   ; Missing location assignment   ;
+-------------+-------------------------------+


+--------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                          ;
+--------------------------------------------------------------------------------+
Compilation Hierarchy Node : |network
Logic Cells                : 1480 (28)
Dedicated Logic Registers  : 660 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M9Ks                       : 1
DSP Elements               : 8
DSP 9x9                    : 0
DSP 18x18                  : 4
Pins                       : 112
Virtual Pins               : 0
LUT-Only LCs               : 820 (27)
Register-Only LCs          : 197 (0)
LUT/Register LCs           : 463 (90)
Full Hierarchy Name        : |network
Entity Name                : network
Library Name               : work

Compilation Hierarchy Node :    |LSTM_cell2:u0|
Logic Cells                : 315 (87)
Dedicated Logic Registers  : 212 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M9Ks                       : 1
DSP Elements               : 8
DSP 9x9                    : 0
DSP 18x18                  : 4
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 103 (84)
Register-Only LCs          : 43 (0)
LUT/Register LCs           : 169 (32)
Full Hierarchy Name        : |network|LSTM_cell2:u0
Entity Name                : LSTM_cell2
Library Name               : work

Compilation Hierarchy Node :       |fixed_adder:u2|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 16 (16)
Full Hierarchy Name        : |network|LSTM_cell2:u0|fixed_adder:u2
Entity Name                : fixed_adder
Library Name               : work

Compilation Hierarchy Node :       |fixed_multiplier:u3|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|fixed_multiplier:u3
Entity Name                : fixed_multiplier
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |mult_s5t:auto_generated|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated
Entity Name                : mult_s5t
Library Name               : work

Compilation Hierarchy Node :       |flip_flop_chain:f0|
Logic Cells                : 2 (0)
Dedicated Logic Registers  : 2 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f0
Entity Name                : flip_flop_chain
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:0:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f0|d_flip_flop:\gen_ff:0:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:1:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f0|d_flip_flop:\gen_ff:1:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :       |flip_flop_chain:f1|
Logic Cells                : 18 (0)
Dedicated Logic Registers  : 18 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 7 (0)
LUT/Register LCs           : 11 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1
Entity Name                : flip_flop_chain
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:0:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:0:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:10:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:10:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:11:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:11:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:12:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:12:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:13:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:13:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:14:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:14:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:15:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:15:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:16:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:16:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:17:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:17:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:1:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:1:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:2:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:2:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:3:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:3:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:4:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:4:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:5:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:5:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:6:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:6:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:7:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:7:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:8:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:8:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:9:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:9:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :       |lut:m0|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M9Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|lut:m0
Entity Name                : lut
Library Name               : work

Compilation Hierarchy Node :          |altsyncram:altsyncram_component|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M9Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component
Entity Name                : altsyncram
Library Name               : work

Compilation Hierarchy Node :             |altsyncram_los3:auto_generated|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 8192
M9Ks                       : 1
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated
Entity Name                : altsyncram_los3
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u0|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 16 (16)
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u0
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |mult_s5t:auto_generated|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated
Entity Name                : mult_s5t
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u1|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 16 (16)
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u1
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |mult_s5t:auto_generated|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated
Entity Name                : mult_s5t
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u4|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 16 (16)
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u4
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |mult_s5t:auto_generated|
Logic Cells                : 0 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 2
DSP 9x9                    : 0
DSP 18x18                  : 1
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated
Entity Name                : mult_s5t
Library Name               : work

Compilation Hierarchy Node :       |nReg:r0|
Logic Cells                : 18 (18)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 16 (16)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r0
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r1|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 16 (16)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r1
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r2|
Logic Cells                : 18 (18)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 18 (18)
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r2
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r3|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 16 (16)
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r3
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r4|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 17 (17)
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r4
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r5|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 15 (15)
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r5
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r6|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 15 (15)
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r6
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r7|
Logic Cells                : 18 (18)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 1 (1)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 17 (17)
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r7
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r8|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 17 (17)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|LSTM_cell2:u0|nReg:r8
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :    |counter:c0|
Logic Cells                : 4 (0)
Dedicated Logic Registers  : 4 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 4 (0)
Full Hierarchy Name        : |network|counter:c0
Entity Name                : counter
Library Name               : work

Compilation Hierarchy Node :       |lpm_counter:LPM_COUNTER_component|
Logic Cells                : 4 (0)
Dedicated Logic Registers  : 4 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 4 (0)
Full Hierarchy Name        : |network|counter:c0|lpm_counter:LPM_COUNTER_component
Entity Name                : lpm_counter
Library Name               : work

Compilation Hierarchy Node :          |cntr_gaj:auto_generated|
Logic Cells                : 4 (4)
Dedicated Logic Registers  : 4 (4)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 4 (4)
Full Hierarchy Name        : |network|counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated
Entity Name                : cntr_gaj
Library Name               : work

Compilation Hierarchy Node :    |flip_flop_chain:ff0|
Logic Cells                : 1 (0)
Dedicated Logic Registers  : 1 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (0)
Full Hierarchy Name        : |network|flip_flop_chain:ff0
Entity Name                : flip_flop_chain
Library Name               : work

Compilation Hierarchy Node :       |d_flip_flop:\gen_ff:0:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :    |flip_flop_chain:ff1|
Logic Cells                : 1 (0)
Dedicated Logic Registers  : 1 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (0)
Full Hierarchy Name        : |network|flip_flop_chain:ff1
Entity Name                : flip_flop_chain
Library Name               : work

Compilation Hierarchy Node :       |d_flip_flop:\gen_ff:0:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|flip_flop_chain:ff1|d_flip_flop:\gen_ff:0:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :    |nReg:r0|
Logic Cells                : 18 (18)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 2 (2)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 16 (16)
Full Hierarchy Name        : |network|nReg:r0
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :    |output_layer:u1|
Logic Cells                : 956 (28)
Dedicated Logic Registers  : 266 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 688 (28)
Register-Only LCs          : 81 (0)
LUT/Register LCs           : 187 (9)
Full Hierarchy Name        : |network|output_layer:u1
Entity Name                : output_layer
Library Name               : work

Compilation Hierarchy Node :       |flip_flop_chain:ff0|
Logic Cells                : 10 (0)
Dedicated Logic Registers  : 10 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 5 (0)
LUT/Register LCs           : 5 (0)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0
Entity Name                : flip_flop_chain
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:0:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:1:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:2:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:3:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:4:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:5:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:6:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:7:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:8:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :          |d_flip_flop:\gen_ff:9:ff|
Logic Cells                : 1 (1)
Dedicated Logic Registers  : 1 (1)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff
Entity Name                : d_flip_flop
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u1a|
Logic Cells                : 78 (14)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 61 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 17 (14)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 64 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 61 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 3 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Logic Cells                : 64 (19)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 61 (18)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 3 (1)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Logic Cells                : 45 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 43 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Logic Cells                : 15 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_i9h:auto_generated|
Logic Cells                : 15 (15)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (15)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated
Entity Name                : add_sub_i9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Logic Cells                : 13 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 13 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_ckh:auto_generated|
Logic Cells                : 13 (13)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 13 (13)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated
Entity Name                : add_sub_ckh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Logic Cells                : 17 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Logic Cells                : 17 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_7kh:auto_generated|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (15)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated
Entity Name                : add_sub_7kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u1b|
Logic Cells                : 80 (14)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 64 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 16 (14)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 66 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 64 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Logic Cells                : 66 (17)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 64 (17)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Logic Cells                : 49 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 47 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Logic Cells                : 15 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_g9h:auto_generated|
Logic Cells                : 15 (15)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (15)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated
Entity Name                : add_sub_g9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Logic Cells                : 15 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_akh:auto_generated|
Logic Cells                : 15 (15)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (15)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated
Entity Name                : add_sub_akh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Logic Cells                : 19 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 17 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Logic Cells                : 19 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 17 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_5kh:auto_generated|
Logic Cells                : 19 (19)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 17 (17)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated
Entity Name                : add_sub_5kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u1c|
Logic Cells                : 90 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 74 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 16 (16)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 74 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 74 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Logic Cells                : 74 (33)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 74 (33)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Logic Cells                : 41 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 41 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Logic Cells                : 13 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 13 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_h9h:auto_generated|
Logic Cells                : 13 (13)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 13 (13)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated
Entity Name                : add_sub_h9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Logic Cells                : 12 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 12 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_bkh:auto_generated|
Logic Cells                : 12 (12)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 12 (12)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated
Entity Name                : add_sub_bkh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Logic Cells                : 16 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 16 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Logic Cells                : 16 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 16 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_6kh:auto_generated|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 16 (16)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated
Entity Name                : add_sub_6kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u1d|
Logic Cells                : 128 (15)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 111 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 17 (15)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 113 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 111 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Logic Cells                : 113 (59)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 111 (58)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 2 (1)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Logic Cells                : 54 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 53 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Logic Cells                : 18 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 18 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_i9h:auto_generated|
Logic Cells                : 18 (18)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 18 (18)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated
Entity Name                : add_sub_i9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Logic Cells                : 16 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 16 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_ckh:auto_generated|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 16 (16)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated
Entity Name                : add_sub_ckh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Logic Cells                : 20 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Logic Cells                : 20 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_7kh:auto_generated|
Logic Cells                : 20 (20)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (19)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated
Entity Name                : add_sub_7kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u2|
Logic Cells                : 137 (15)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 108 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 29 (15)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 122 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 108 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 14 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Logic Cells                : 122 (68)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 108 (55)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 14 (13)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Logic Cells                : 54 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 53 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Logic Cells                : 18 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 18 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_i9h:auto_generated|
Logic Cells                : 18 (18)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 18 (18)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated
Entity Name                : add_sub_i9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Logic Cells                : 16 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 16 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_ckh:auto_generated|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 16 (16)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated
Entity Name                : add_sub_ckh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Logic Cells                : 20 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Logic Cells                : 20 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_7kh:auto_generated|
Logic Cells                : 20 (20)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (19)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated
Entity Name                : add_sub_7kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u3|
Logic Cells                : 121 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 28 (16)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 105 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 12 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Logic Cells                : 105 (56)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (44)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 12 (12)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Logic Cells                : 49 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 49 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Logic Cells                : 15 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_g9h:auto_generated|
Logic Cells                : 15 (15)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (15)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated
Entity Name                : add_sub_g9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Logic Cells                : 15 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_akh:auto_generated|
Logic Cells                : 15 (15)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 15 (15)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated
Entity Name                : add_sub_akh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Logic Cells                : 19 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Logic Cells                : 19 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_5kh:auto_generated|
Logic Cells                : 19 (19)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (19)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated
Entity Name                : add_sub_5kh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u4|
Logic Cells                : 73 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 44 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 29 (16)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 57 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 44 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 13 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Logic Cells                : 57 (30)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 44 (17)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 13 (13)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Logic Cells                : 27 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 27 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Logic Cells                : 8 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 8 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_c9h:auto_generated|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 8 (8)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_c9h:auto_generated
Entity Name                : add_sub_c9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Logic Cells                : 7 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 7 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_fkh:auto_generated|
Logic Cells                : 7 (7)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 7 (7)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated
Entity Name                : add_sub_fkh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Logic Cells                : 12 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 12 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Logic Cells                : 12 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 12 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_akh:auto_generated|
Logic Cells                : 12 (12)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 12 (12)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated
Entity Name                : add_sub_akh
Library Name               : work

Compilation Hierarchy Node :       |mac_pe:u5|
Logic Cells                : 126 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 105 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 21 (16)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5
Entity Name                : mac_pe
Library Name               : work

Compilation Hierarchy Node :          |lpm_mult:Mult0|
Logic Cells                : 110 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 105 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 5 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0
Entity Name                : lpm_mult
Library Name               : work

Compilation Hierarchy Node :             |multcore:mult_core|
Logic Cells                : 110 (53)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 105 (48)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 5 (5)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core
Entity Name                : multcore
Library Name               : work

Compilation Hierarchy Node :                |mpar_add:padder|
Logic Cells                : 57 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 57 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[0]|
Logic Cells                : 19 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_i9h:auto_generated|
Logic Cells                : 19 (19)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 19 (19)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated
Entity Name                : add_sub_i9h
Library Name               : work

Compilation Hierarchy Node :                   |lpm_add_sub:adder[1]|
Logic Cells                : 17 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 17 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                      |add_sub_ckh:auto_generated|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 17 (17)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated
Entity Name                : add_sub_ckh
Library Name               : work

Compilation Hierarchy Node :                   |mpar_add:sub_par_add|
Logic Cells                : 21 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 21 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
Entity Name                : mpar_add
Library Name               : work

Compilation Hierarchy Node :                      |lpm_add_sub:adder[0]|
Logic Cells                : 21 (0)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 21 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
Entity Name                : lpm_add_sub
Library Name               : work

Compilation Hierarchy Node :                         |add_sub_7kh:auto_generated|
Logic Cells                : 21 (21)
Dedicated Logic Registers  : 0 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 21 (21)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 0 (0)
Full Hierarchy Name        : |network|output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated
Entity Name                : add_sub_7kh
Library Name               : work

Compilation Hierarchy Node :       |nReg:r1a|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 15 (15)
Full Hierarchy Name        : |network|output_layer:u1|nReg:r1a
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r1b|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 15 (15)
Full Hierarchy Name        : |network|output_layer:u1|nReg:r1b
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r1c|
Logic Cells                : 16 (16)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 14 (14)
Full Hierarchy Name        : |network|output_layer:u1|nReg:r1c
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r1d|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 8 (8)
LUT/Register LCs           : 9 (9)
Full Hierarchy Name        : |network|output_layer:u1|nReg:r1d
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r2|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 16 (16)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|nReg:r2
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r3|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 16 (16)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|nReg:r3
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r4|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 16 (16)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|nReg:r4
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :       |nReg:r5|
Logic Cells                : 17 (17)
Dedicated Logic Registers  : 16 (16)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 16 (16)
LUT/Register LCs           : 1 (1)
Full Hierarchy Name        : |network|output_layer:u1|nReg:r5
Entity Name                : nReg
Library Name               : work

Compilation Hierarchy Node :    |shiftReg:l0|
Logic Cells                : 160 (160)
Dedicated Logic Registers  : 160 (160)
I/O Registers              : 0 (0)
Memory Bits                : 0
M9Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 73 (73)
LUT/Register LCs           : 87 (87)
Full Hierarchy Name        : |network|shiftReg:l0
Entity Name                : shiftReg
Library Name               : work
+--------------------------------------------------------------------------------+

Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Delay Chain Summary                                                            ;
+--------------------------------------------------------------------------------+
Name                  : w_ad[0]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : w_ad[1]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : w_ad[2]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : w_ad[3]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : w_ad[4]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[0]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[1]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[2]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[3]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[4]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[5]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[6]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[7]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[8]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[9]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[10]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[11]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[12]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[13]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[14]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : output[15]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : ready
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : done
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : b_ad[0]
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : (0) 0 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : b_ad[1]
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : b_ad[2]
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : (0) 0 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : b_ad[3]
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : b_ad[4]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (0) 0 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : clock
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : reset
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : start
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : clear
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[6]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[5]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[4]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[3]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[2]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[1]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[0]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[6]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[5]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[4]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[3]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[2]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[1]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[0]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[15]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[14]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[13]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[12]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[11]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[10]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[9]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[8]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bh[7]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[15]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[14]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[13]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[12]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[11]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[10]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[9]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[8]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.bx[7]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[0]
Pin Type              : Input
Pad to Core 0         : (5) 1119 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[1]
Pin Type              : Input
Pad to Core 0         : (5) 1119 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[2]
Pin Type              : Input
Pad to Core 0         : (5) 1119 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[3]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[4]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (5) 1119 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[5]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (5) 1119 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[6]
Pin Type              : Input
Pad to Core 0         : (5) 1119 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[7]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[8]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (5) 1127 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[9]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[10]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[11]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[12]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[13]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[14]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (5) 1127 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wh[15]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (5) 1119 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[0]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[1]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[2]
Pin Type              : Input
Pad to Core 0         : (4) 935 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[3]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[4]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[5]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[6]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[7]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[8]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[9]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[10]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[11]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[12]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[13]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[14]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : wbxh.wx[15]
Pin Type              : Input
Pad to Core 0         : (5) 1127 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[0]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[1]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[2]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[3]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[4]
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[5]
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[6]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[7]
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[8]
Pin Type              : Input
Pad to Core 0         : (0) 0 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[9]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[10]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[11]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[12]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[13]
Pin Type              : Input
Pad to Core 0         : --
Pad to Core 1         : (6) 1314 ps
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[14]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --

Name                  : input[15]
Pin Type              : Input
Pad to Core 0         : (6) 1314 ps
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --
TCOE                  : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                 ;
+--------------------------------------------------------------------------------+
Source Pin / Fanout : b_ad[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|Add0~0
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add2~0
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|w_ad[0]~2
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : b_ad[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|Add0~2
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add2~2
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|w_ad[1]~6
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|w_ad[2]~8
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add1~0
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add1~1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : b_ad[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|Add0~4
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add2~4
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|w_ad[2]~8
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add1~0
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add1~1
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout : b_ad[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|Add0~6
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add2~6
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|w_ad[3]~9
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add1~1
Pad To Core Index   : 0
Setting             : 0

Source Pin / Fanout : b_ad[4]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|Add0~8
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add2~8
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|Add1~1
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout :      - LSTM_cell2:u0|w_ad[4]~11
Pad To Core Index   : 1
Setting             : 0

Source Pin / Fanout : clock
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : reset
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : start
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - comb~0
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : clear
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[0]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[1]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[2]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[3]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[4]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[5]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[6]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[7]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[8]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[9]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[10]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[11]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[12]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[13]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[14]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[15]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[3]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[2]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[1]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[0]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[15]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[14]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[13]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[12]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[11]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[10]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[9]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[8]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[7]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[6]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[5]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[4]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[15]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[2]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[1]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[0]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[14]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[15]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[13]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[12]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[11]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[13]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[14]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[9]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[7]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[6]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[5]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[4]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[3]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[2]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[1]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[0]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[0]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[8]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[13]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[12]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[11]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[10]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[9]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[8]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[7]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[6]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[5]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[4]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[3]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[2]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[1]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[0]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[1]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[2]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[3]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[4]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[5]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[6]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[7]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[8]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[9]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[10]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1c|Q[10]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[11]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[12]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[15]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1a|Q[14]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[12]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[14]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[15]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[13]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[11]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[10]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[9]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[8]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[7]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[6]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[5]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[4]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1b|Q[3]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[15]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[0]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[7]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[6]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[5]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[4]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[3]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[2]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[8]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[14]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[13]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[12]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[11]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[10]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[1]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[9]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[13]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[12]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[10]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[9]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[8]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[7]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[6]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[11]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[5]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[4]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[3]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[2]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[1]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[0]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[15]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[14]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r5|Q[0]~0
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r4|Q[3]~0
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r1d|Q[15]~0
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r3|Q[15]~0
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~0
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q[14]~1
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~2
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~3
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~4
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~5
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~6
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~7
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~8
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~9
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~10
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~11
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~12
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~13
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~14
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~15
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - nReg:r0|Q~16
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - output_layer:u1|nReg:r2|Q[13]~0
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[6]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[6]~28
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[5]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[5]~26
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[4]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[4]~24
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[3]~22
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : wbxh.bh[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[2]~20
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[1]~18
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[0]~16
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[6]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[6]~28
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : wbxh.bx[5]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[5]~26
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[4]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[4]~24
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[3]~22
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[2]~20
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[1]~18
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[0]~16
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : wbxh.bh[15]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[15]~46
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : wbxh.bh[14]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[14]~44
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[13]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[13]~42
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[12]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[12]~40
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : wbxh.bh[11]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[11]~38
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[10]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[10]~36
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[9]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[9]~34
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[8]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[8]~32
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bh[7]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|res[7]~30
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : wbxh.bx[15]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[15]~46
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[14]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[14]~44
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[13]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[13]~42
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : wbxh.bx[12]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[12]~40
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[11]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[11]~38
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[10]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[10]~36
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[9]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[9]~34
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[8]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[8]~32
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.bx[7]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|res[7]~30
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.wh[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wh[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wh[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wh[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wh[4]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 1
Setting             : 5

Source Pin / Fanout : wbxh.wh[5]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 1
Setting             : 5

Source Pin / Fanout : wbxh.wh[6]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wh[7]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wh[8]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 1
Setting             : 5

Source Pin / Fanout : wbxh.wh[9]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : wbxh.wh[10]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wh[11]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.wh[12]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wh[13]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wh[14]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 1
Setting             : 5

Source Pin / Fanout : wbxh.wh[15]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 1
Setting             : 5

Source Pin / Fanout : wbxh.wx[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : wbxh.wx[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.wx[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 4

Source Pin / Fanout : wbxh.wx[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : wbxh.wx[4]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.wx[5]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.wx[6]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wx[7]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.wx[8]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.wx[9]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wx[10]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wx[11]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wx[12]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wx[13]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : wbxh.wx[14]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : wbxh.wx[15]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Pad To Core Index   : 0
Setting             : 5

Source Pin / Fanout : input[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][0]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : input[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][1]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : input[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][2]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : input[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][3]~feeder
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : input[4]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : input[5]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : input[6]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][6]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : input[7]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : input[8]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : input[9]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][9]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : input[10]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][10]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : input[11]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][11]~feeder
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : input[12]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][12]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : input[13]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][13]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : input[14]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][14]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : input[15]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - shiftReg:l0|reg[0][15]
Pad To Core Index   : 0
Setting             : 6
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Control Signals                                                                ;
+--------------------------------------------------------------------------------+
Name                      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:17:ff|q
Location                  : FF_X24_Y18_N29
Fan-Out                   : 6
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : LSTM_cell2:u0|lut_rd
Location                  : LCCOMB_X21_Y18_N18
Fan-Out                   : 1
Usage                     : Read enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : LSTM_cell2:u0|nReg:r0|Q[6]~1
Location                  : LCCOMB_X24_Y20_N14
Fan-Out                   : 32
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : LSTM_cell2:u0|nReg:r2|Q[11]~19
Location                  : LCCOMB_X24_Y20_N30
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : LSTM_cell2:u0|nReg:r3|Q[9]~1
Location                  : LCCOMB_X18_Y15_N16
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : LSTM_cell2:u0|nReg:r4|Q[14]~1
Location                  : LCCOMB_X24_Y20_N4
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : LSTM_cell2:u0|nReg:r5|Q[15]~0
Location                  : LCCOMB_X21_Y18_N8
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : LSTM_cell2:u0|nReg:r6|Q[14]~0
Location                  : LCCOMB_X21_Y18_N16
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : LSTM_cell2:u0|nReg:r7|Q[13]~1
Location                  : LCCOMB_X21_Y18_N0
Fan-Out                   : 17
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : LSTM_cell2:u0|nReg:r8|Q[8]~1
Location                  : LCCOMB_X24_Y15_N26
Fan-Out                   : 1
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : clear
Location                  : PIN_T6
Fan-Out                   : 150
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : clock
Location                  : PIN_E2
Fan-Out                   : 664
Usage                     : Clock
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK4
Enable Signal Source Name : --

Name                      : cycle
Location                  : LCCOMB_X24_Y17_N26
Fan-Out                   : 318
Usage                     : Clock enable, Sync. clear, Sync. load
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : nReg:r0|Q[14]~1
Location                  : LCCOMB_X19_Y11_N12
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : output_layer:u1|nReg:r1d|Q[15]~0
Location                  : LCCOMB_X12_Y7_N14
Fan-Out                   : 64
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : output_layer:u1|nReg:r2|Q[13]~0
Location                  : LCCOMB_X12_Y7_N16
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : output_layer:u1|nReg:r3|Q[15]~0
Location                  : LCCOMB_X12_Y7_N20
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : output_layer:u1|nReg:r4|Q[3]~0
Location                  : LCCOMB_X12_Y7_N12
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : output_layer:u1|nReg:r5|Q[0]~0
Location                  : LCCOMB_X12_Y7_N28
Fan-Out                   : 16
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : reset
Location                  : PIN_E1
Fan-Out                   : 470
Usage                     : Async. clear
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK2
Enable Signal Source Name : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                    ;
+--------------------------------------------------------------------------------+
Name                                 : clock
Location                             : PIN_E2
Fan-Out                              : 664
Fan-Out Using Intentional Clock Skew : 15
Global Resource Used                 : Global Clock
Global Line Name                     : GCLK4
Enable Signal Source Name            : --

Name                                 : reset
Location                             : PIN_E1
Fan-Out                              : 470
Fan-Out Using Intentional Clock Skew : 0
Global Resource Used                 : Global Clock
Global Line Name                     : GCLK2
Enable Signal Source Name            : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fitter RAM Summary                                                             ;
+--------------------------------------------------------------------------------+
Name                        : LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|ALTSYNCRAM
Type                        : AUTO
Mode                        : Single Port
Clock Mode                  : Single Clock
Port A Depth                : 512
Port A Width                : 16
Port B Depth                : --
Port B Width                : --
Port A Input Registers      : yes
Port A Output Registers     : yes
Port B Input Registers      : --
Port B Output Registers     : --
Size                        : 8192
Implementation Port A Depth : 512
Implementation Port A Width : 16
Implementation Port B Depth : --
Implementation Port B Width : --
Implementation Bits         : 8192
M9Ks                        : 1
MIF                         : ./init/tanh_lut.mif
Location                    : M9K_X15_Y15_N0
Mixed Width RDW Mode        : Don't care
Port A RDW Mode             : New data with NBE Read
Port B RDW Mode             : New data with NBE Read
ECC Mode                    : Off
ECC Pipeline Registers      : No
Fits in MLABs               : No - Unknown
+--------------------------------------------------------------------------------+

Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |network|LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|ALTSYNCRAM                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000) (0) (0) (00)    ;(0000000001000000) (100) (64) (40)   ;(0000000010000000) (200) (128) (80)   ;(0000000011000000) (300) (192) (C0)   ;(0000000100000000) (400) (256) (100)   ;(0000000101000000) (500) (320) (140)   ;(0000000110000000) (600) (384) (180)   ;(0000000111000000) (700) (448) (1C0)   ;
;8;(0000001000000000) (1000) (512) (200)    ;(0000001001000000) (1100) (576) (240)   ;(0000001010000000) (1200) (640) (280)   ;(0000001011000000) (1300) (704) (2C0)   ;(0000001011111111) (1377) (767) (2FF)   ;(0000001100111111) (1477) (831) (33F)   ;(0000001101111110) (1576) (894) (37E)   ;(0000001110111101) (1675) (957) (3BD)   ;
;16;(0000001111111101) (1775) (1021) (3FD)    ;(0000010000111100) (2074) (1084) (43C)   ;(0000010001111011) (2173) (1147) (47B)   ;(0000010010111001) (2271) (1209) (4B9)   ;(0000010011111000) (2370) (1272) (4F8)   ;(0000010100110110) (2466) (1334) (536)   ;(0000010101110101) (2565) (1397) (575)   ;(0000010110110011) (2663) (1459) (5B3)   ;
;24;(0000010111110001) (2761) (1521) (5F1)    ;(0000011000101111) (3057) (1583) (62F)   ;(0000011001101100) (3154) (1644) (66C)   ;(0000011010101010) (3252) (1706) (6AA)   ;(0000011011100111) (3347) (1767) (6E7)   ;(0000011100100100) (3444) (1828) (724)   ;(0000011101100001) (3541) (1889) (761)   ;(0000011110011110) (3636) (1950) (79E)   ;
;32;(0000011111011010) (3732) (2010) (7DA)    ;(0000100000010110) (4026) (2070) (816)   ;(0000100001010010) (4122) (2130) (852)   ;(0000100010001110) (4216) (2190) (88E)   ;(0000100011001001) (4311) (2249) (8C9)   ;(0000100100000100) (4404) (2308) (904)   ;(0000100100111111) (4477) (2367) (93F)   ;(0000100101111010) (4572) (2426) (97A)   ;
;40;(0000100110110100) (4664) (2484) (9B4)    ;(0000100111101110) (4756) (2542) (9EE)   ;(0000101000101000) (5050) (2600) (A28)   ;(0000101001100001) (5141) (2657) (A61)   ;(0000101010011011) (5233) (2715) (A9B)   ;(0000101011010100) (5324) (2772) (AD4)   ;(0000101100001100) (5414) (2828) (B0C)   ;(0000101101000101) (5505) (2885) (B45)   ;
;48;(0000101101111101) (5575) (2941) (B7D)    ;(0000101110110100) (5664) (2996) (BB4)   ;(0000101111101100) (5754) (3052) (BEC)   ;(0000110000100011) (6043) (3107) (C23)   ;(0000110001011001) (6131) (3161) (C59)   ;(0000110010010000) (6220) (3216) (C90)   ;(0000110011000110) (6306) (3270) (CC6)   ;(0000110011111100) (6374) (3324) (CFC)   ;
;56;(0000110100110001) (6461) (3377) (D31)    ;(0000110101100110) (6546) (3430) (D66)   ;(0000110110011011) (6633) (3483) (D9B)   ;(0000110111001111) (6717) (3535) (DCF)   ;(0000111000000011) (7003) (3587) (E03)   ;(0000111000110111) (7067) (3639) (E37)   ;(0000111001101010) (7152) (3690) (E6A)   ;(0000111010011101) (7235) (3741) (E9D)   ;
;64;(0000111011010000) (7320) (3792) (ED0)    ;(0000111100000010) (7402) (3842) (F02)   ;(0000111100110100) (7464) (3892) (F34)   ;(0000111101100101) (7545) (3941) (F65)   ;(0000111110010110) (7626) (3990) (F96)   ;(0000111111000111) (7707) (4039) (FC7)   ;(0000111111110111) (7767) (4087) (FF7)   ;(0001000000100111) (10047) (4135) (1027)   ;
;72;(0001000001010111) (10127) (4183) (1057)    ;(0001000010000110) (10206) (4230) (1086)   ;(0001000010110101) (10265) (4277) (10B5)   ;(0001000011100011) (10343) (4323) (10E3)   ;(0001000100010001) (10421) (4369) (1111)   ;(0001000100111111) (10477) (4415) (113F)   ;(0001000101101100) (10554) (4460) (116C)   ;(0001000110011001) (10631) (4505) (1199)   ;
;80;(0001000111000110) (10706) (4550) (11C6)    ;(0001000111110010) (10762) (4594) (11F2)   ;(0001001000011110) (11036) (4638) (121E)   ;(0001001001001001) (11111) (4681) (1249)   ;(0001001001110100) (11164) (4724) (1274)   ;(0001001010011111) (11237) (4767) (129F)   ;(0001001011001001) (11311) (4809) (12C9)   ;(0001001011110011) (11363) (4851) (12F3)   ;
;88;(0001001100011100) (11434) (4892) (131C)    ;(0001001101000101) (11505) (4933) (1345)   ;(0001001101101110) (11556) (4974) (136E)   ;(0001001110010110) (11626) (5014) (1396)   ;(0001001110111110) (11676) (5054) (13BE)   ;(0001001111100110) (11746) (5094) (13E6)   ;(0001010000001101) (12015) (5133) (140D)   ;(0001010000110011) (12063) (5171) (1433)   ;
;96;(0001010001011010) (12132) (5210) (145A)    ;(0001010010000000) (12200) (5248) (1480)   ;(0001010010100101) (12245) (5285) (14A5)   ;(0001010011001011) (12313) (5323) (14CB)   ;(0001010011110000) (12360) (5360) (14F0)   ;(0001010100010100) (12424) (5396) (1514)   ;(0001010100111000) (12470) (5432) (1538)   ;(0001010101011100) (12534) (5468) (155C)   ;
;104;(0001010101111111) (12577) (5503) (157F)    ;(0001010110100010) (12642) (5538) (15A2)   ;(0001010111000101) (12705) (5573) (15C5)   ;(0001010111100111) (12747) (5607) (15E7)   ;(0001011000001001) (13011) (5641) (1609)   ;(0001011000101011) (13053) (5675) (162B)   ;(0001011001001100) (13114) (5708) (164C)   ;(0001011001101101) (13155) (5741) (166D)   ;
;112;(0001011010001101) (13215) (5773) (168D)    ;(0001011010101101) (13255) (5805) (16AD)   ;(0001011011001101) (13315) (5837) (16CD)   ;(0001011011101100) (13354) (5868) (16EC)   ;(0001011100001011) (13413) (5899) (170B)   ;(0001011100101010) (13452) (5930) (172A)   ;(0001011101001000) (13510) (5960) (1748)   ;(0001011101100110) (13546) (5990) (1766)   ;
;120;(0001011110000100) (13604) (6020) (1784)    ;(0001011110100001) (13641) (6049) (17A1)   ;(0001011110111110) (13676) (6078) (17BE)   ;(0001011111011011) (13733) (6107) (17DB)   ;(0001011111110111) (13767) (6135) (17F7)   ;(0001100000010011) (14023) (6163) (1813)   ;(0001100000101111) (14057) (6191) (182F)   ;(0001100001001010) (14112) (6218) (184A)   ;
;128;(0001100001100101) (14145) (6245) (1865)    ;(0001100010000000) (14200) (6272) (1880)   ;(0001100010011010) (14232) (6298) (189A)   ;(0001100010110100) (14264) (6324) (18B4)   ;(0001100011001110) (14316) (6350) (18CE)   ;(0001100011101000) (14350) (6376) (18E8)   ;(0001100100000001) (14401) (6401) (1901)   ;(0001100100011010) (14432) (6426) (191A)   ;
;136;(0001100100110010) (14462) (6450) (1932)    ;(0001100101001010) (14512) (6474) (194A)   ;(0001100101100010) (14542) (6498) (1962)   ;(0001100101111010) (14572) (6522) (197A)   ;(0001100110010001) (14621) (6545) (1991)   ;(0001100110101000) (14650) (6568) (19A8)   ;(0001100110111111) (14677) (6591) (19BF)   ;(0001100111010101) (14725) (6613) (19D5)   ;
;144;(0001100111101100) (14754) (6636) (19EC)    ;(0001101000000010) (15002) (6658) (1A02)   ;(0001101000010111) (15027) (6679) (1A17)   ;(0001101000101101) (15055) (6701) (1A2D)   ;(0001101001000010) (15102) (6722) (1A42)   ;(0001101001010110) (15126) (6742) (1A56)   ;(0001101001101011) (15153) (6763) (1A6B)   ;(0001101001111111) (15177) (6783) (1A7F)   ;
;152;(0001101010010011) (15223) (6803) (1A93)    ;(0001101010100111) (15247) (6823) (1AA7)   ;(0001101010111011) (15273) (6843) (1ABB)   ;(0001101011001110) (15316) (6862) (1ACE)   ;(0001101011100001) (15341) (6881) (1AE1)   ;(0001101011110100) (15364) (6900) (1AF4)   ;(0001101100000110) (15406) (6918) (1B06)   ;(0001101100011000) (15430) (6936) (1B18)   ;
;160;(0001101100101010) (15452) (6954) (1B2A)    ;(0001101100111100) (15474) (6972) (1B3C)   ;(0001101101001110) (15516) (6990) (1B4E)   ;(0001101101011111) (15537) (7007) (1B5F)   ;(0001101101110000) (15560) (7024) (1B70)   ;(0001101110000001) (15601) (7041) (1B81)   ;(0001101110010010) (15622) (7058) (1B92)   ;(0001101110100010) (15642) (7074) (1BA2)   ;
;168;(0001101110110010) (15662) (7090) (1BB2)    ;(0001101111000010) (15702) (7106) (1BC2)   ;(0001101111010010) (15722) (7122) (1BD2)   ;(0001101111100010) (15742) (7138) (1BE2)   ;(0001101111110001) (15761) (7153) (1BF1)   ;(0001110000000000) (16000) (7168) (1C00)   ;(0001110000001111) (16017) (7183) (1C0F)   ;(0001110000011110) (16036) (7198) (1C1E)   ;
;176;(0001110000101100) (16054) (7212) (1C2C)    ;(0001110000111011) (16073) (7227) (1C3B)   ;(0001110001001001) (16111) (7241) (1C49)   ;(0001110001010111) (16127) (7255) (1C57)   ;(0001110001100100) (16144) (7268) (1C64)   ;(0001110001110010) (16162) (7282) (1C72)   ;(0001110001111111) (16177) (7295) (1C7F)   ;(0001110010001100) (16214) (7308) (1C8C)   ;
;184;(0001110010011001) (16231) (7321) (1C99)    ;(0001110010100110) (16246) (7334) (1CA6)   ;(0001110010110011) (16263) (7347) (1CB3)   ;(0001110010111111) (16277) (7359) (1CBF)   ;(0001110011001100) (16314) (7372) (1CCC)   ;(0001110011011000) (16330) (7384) (1CD8)   ;(0001110011100100) (16344) (7396) (1CE4)   ;(0001110011101111) (16357) (7407) (1CEF)   ;
;192;(0001110011111011) (16373) (7419) (1CFB)    ;(0001110100000110) (16406) (7430) (1D06)   ;(0001110100010010) (16422) (7442) (1D12)   ;(0001110100011101) (16435) (7453) (1D1D)   ;(0001110100101000) (16450) (7464) (1D28)   ;(0001110100110011) (16463) (7475) (1D33)   ;(0001110100111101) (16475) (7485) (1D3D)   ;(0001110101001000) (16510) (7496) (1D48)   ;
;200;(0001110101010010) (16522) (7506) (1D52)    ;(0001110101011100) (16534) (7516) (1D5C)   ;(0001110101100110) (16546) (7526) (1D66)   ;(0001110101110000) (16560) (7536) (1D70)   ;(0001110101111010) (16572) (7546) (1D7A)   ;(0001110110000100) (16604) (7556) (1D84)   ;(0001110110001101) (16615) (7565) (1D8D)   ;(0001110110010111) (16627) (7575) (1D97)   ;
;208;(0001110110100000) (16640) (7584) (1DA0)    ;(0001110110101001) (16651) (7593) (1DA9)   ;(0001110110110010) (16662) (7602) (1DB2)   ;(0001110110111011) (16673) (7611) (1DBB)   ;(0001110111000100) (16704) (7620) (1DC4)   ;(0001110111001100) (16714) (7628) (1DCC)   ;(0001110111010101) (16725) (7637) (1DD5)   ;(0001110111011101) (16735) (7645) (1DDD)   ;
;216;(0001110111100101) (16745) (7653) (1DE5)    ;(0001110111101101) (16755) (7661) (1DED)   ;(0001110111110101) (16765) (7669) (1DF5)   ;(0001110111111101) (16775) (7677) (1DFD)   ;(0001111000000101) (17005) (7685) (1E05)   ;(0001111000001100) (17014) (7692) (1E0C)   ;(0001111000010100) (17024) (7700) (1E14)   ;(0001111000011011) (17033) (7707) (1E1B)   ;
;224;(0001111000100011) (17043) (7715) (1E23)    ;(0001111000101010) (17052) (7722) (1E2A)   ;(0001111000110001) (17061) (7729) (1E31)   ;(0001111000111000) (17070) (7736) (1E38)   ;(0001111000111111) (17077) (7743) (1E3F)   ;(0001111001000110) (17106) (7750) (1E46)   ;(0001111001001100) (17114) (7756) (1E4C)   ;(0001111001010011) (17123) (7763) (1E53)   ;
;232;(0001111001011001) (17131) (7769) (1E59)    ;(0001111001100000) (17140) (7776) (1E60)   ;(0001111001100110) (17146) (7782) (1E66)   ;(0001111001101100) (17154) (7788) (1E6C)   ;(0001111001110010) (17162) (7794) (1E72)   ;(0001111001111001) (17171) (7801) (1E79)   ;(0001111001111110) (17176) (7806) (1E7E)   ;(0001111010000100) (17204) (7812) (1E84)   ;
;240;(0001111010001010) (17212) (7818) (1E8A)    ;(0001111010010000) (17220) (7824) (1E90)   ;(0001111010010101) (17225) (7829) (1E95)   ;(0001111010011011) (17233) (7835) (1E9B)   ;(0001111010100000) (17240) (7840) (1EA0)   ;(0001111010100110) (17246) (7846) (1EA6)   ;(0001111010101011) (17253) (7851) (1EAB)   ;(0001111010110000) (17260) (7856) (1EB0)   ;
;248;(0001111010110101) (17265) (7861) (1EB5)    ;(0001111010111010) (17272) (7866) (1EBA)   ;(0001111010111111) (17277) (7871) (1EBF)   ;(0001111011000100) (17304) (7876) (1EC4)   ;(0001111011001001) (17311) (7881) (1EC9)   ;(0001111011001110) (17316) (7886) (1ECE)   ;(0001111011010010) (17322) (7890) (1ED2)   ;(0001111011010111) (17327) (7895) (1ED7)   ;
;256;(0001111011011011) (17333) (7899) (1EDB)    ;(0001111011100000) (17340) (7904) (1EE0)   ;(0001111011100100) (17344) (7908) (1EE4)   ;(0001111011101001) (17351) (7913) (1EE9)   ;(0001111011101101) (17355) (7917) (1EED)   ;(0001111011110001) (17361) (7921) (1EF1)   ;(0001111011110101) (17365) (7925) (1EF5)   ;(0001111011111001) (17371) (7929) (1EF9)   ;
;264;(0001111011111101) (17375) (7933) (1EFD)    ;(0001111100000001) (17401) (7937) (1F01)   ;(0001111100000101) (17405) (7941) (1F05)   ;(0001111100001001) (17411) (7945) (1F09)   ;(0001111100001101) (17415) (7949) (1F0D)   ;(0001111100010001) (17421) (7953) (1F11)   ;(0001111100010100) (17424) (7956) (1F14)   ;(0001111100011000) (17430) (7960) (1F18)   ;
;272;(0001111100011011) (17433) (7963) (1F1B)    ;(0001111100011111) (17437) (7967) (1F1F)   ;(0001111100100010) (17442) (7970) (1F22)   ;(0001111100100110) (17446) (7974) (1F26)   ;(0001111100101001) (17451) (7977) (1F29)   ;(0001111100101100) (17454) (7980) (1F2C)   ;(0001111100110000) (17460) (7984) (1F30)   ;(0001111100110011) (17463) (7987) (1F33)   ;
;280;(0001111100110110) (17466) (7990) (1F36)    ;(0001111100111001) (17471) (7993) (1F39)   ;(0001111100111100) (17474) (7996) (1F3C)   ;(0001111100111111) (17477) (7999) (1F3F)   ;(0001111101000010) (17502) (8002) (1F42)   ;(0001111101000101) (17505) (8005) (1F45)   ;(0001111101001000) (17510) (8008) (1F48)   ;(0001111101001011) (17513) (8011) (1F4B)   ;
;288;(0001111101001101) (17515) (8013) (1F4D)    ;(0001111101010000) (17520) (8016) (1F50)   ;(0001111101010011) (17523) (8019) (1F53)   ;(0001111101010110) (17526) (8022) (1F56)   ;(0001111101011000) (17530) (8024) (1F58)   ;(0001111101011011) (17533) (8027) (1F5B)   ;(0001111101011101) (17535) (8029) (1F5D)   ;(0001111101100000) (17540) (8032) (1F60)   ;
;296;(0001111101100010) (17542) (8034) (1F62)    ;(0001111101100101) (17545) (8037) (1F65)   ;(0001111101100111) (17547) (8039) (1F67)   ;(0001111101101001) (17551) (8041) (1F69)   ;(0001111101101100) (17554) (8044) (1F6C)   ;(0001111101101110) (17556) (8046) (1F6E)   ;(0001111101110000) (17560) (8048) (1F70)   ;(0001111101110010) (17562) (8050) (1F72)   ;
;304;(0001111101110101) (17565) (8053) (1F75)    ;(0001111101110111) (17567) (8055) (1F77)   ;(0001111101111001) (17571) (8057) (1F79)   ;(0001111101111011) (17573) (8059) (1F7B)   ;(0001111101111101) (17575) (8061) (1F7D)   ;(0001111101111111) (17577) (8063) (1F7F)   ;(0001111110000001) (17601) (8065) (1F81)   ;(0001111110000011) (17603) (8067) (1F83)   ;
;312;(0001111110000101) (17605) (8069) (1F85)    ;(0001111110000111) (17607) (8071) (1F87)   ;(0001111110001001) (17611) (8073) (1F89)   ;(0001111110001011) (17613) (8075) (1F8B)   ;(0001111110001100) (17614) (8076) (1F8C)   ;(0001111110001110) (17616) (8078) (1F8E)   ;(0001111110010000) (17620) (8080) (1F90)   ;(0001111110010010) (17622) (8082) (1F92)   ;
;320;(0001111110010011) (17623) (8083) (1F93)    ;(0001111110010101) (17625) (8085) (1F95)   ;(0001111110010111) (17627) (8087) (1F97)   ;(0001111110011000) (17630) (8088) (1F98)   ;(0001111110011010) (17632) (8090) (1F9A)   ;(0001111110011011) (17633) (8091) (1F9B)   ;(0001111110011101) (17635) (8093) (1F9D)   ;(0001111110011111) (17637) (8095) (1F9F)   ;
;328;(0001111110100000) (17640) (8096) (1FA0)    ;(0001111110100010) (17642) (8098) (1FA2)   ;(0001111110100011) (17643) (8099) (1FA3)   ;(0001111110100100) (17644) (8100) (1FA4)   ;(0001111110100110) (17646) (8102) (1FA6)   ;(0001111110100111) (17647) (8103) (1FA7)   ;(0001111110101001) (17651) (8105) (1FA9)   ;(0001111110101010) (17652) (8106) (1FAA)   ;
;336;(0001111110101011) (17653) (8107) (1FAB)    ;(0001111110101101) (17655) (8109) (1FAD)   ;(0001111110101110) (17656) (8110) (1FAE)   ;(0001111110101111) (17657) (8111) (1FAF)   ;(0001111110110000) (17660) (8112) (1FB0)   ;(0001111110110010) (17662) (8114) (1FB2)   ;(0001111110110011) (17663) (8115) (1FB3)   ;(0001111110110100) (17664) (8116) (1FB4)   ;
;344;(0001111110110101) (17665) (8117) (1FB5)    ;(0001111110110110) (17666) (8118) (1FB6)   ;(0001111110111000) (17670) (8120) (1FB8)   ;(0001111110111001) (17671) (8121) (1FB9)   ;(0001111110111010) (17672) (8122) (1FBA)   ;(0001111110111011) (17673) (8123) (1FBB)   ;(0001111110111100) (17674) (8124) (1FBC)   ;(0001111110111101) (17675) (8125) (1FBD)   ;
;352;(0001111110111110) (17676) (8126) (1FBE)    ;(0001111110111111) (17677) (8127) (1FBF)   ;(0001111111000000) (17700) (8128) (1FC0)   ;(0001111111000001) (17701) (8129) (1FC1)   ;(0001111111000010) (17702) (8130) (1FC2)   ;(0001111111000011) (17703) (8131) (1FC3)   ;(0001111111000100) (17704) (8132) (1FC4)   ;(0001111111000101) (17705) (8133) (1FC5)   ;
;360;(0001111111000110) (17706) (8134) (1FC6)    ;(0001111111000111) (17707) (8135) (1FC7)   ;(0001111111001000) (17710) (8136) (1FC8)   ;(0001111111001000) (17710) (8136) (1FC8)   ;(0001111111001001) (17711) (8137) (1FC9)   ;(0001111111001010) (17712) (8138) (1FCA)   ;(0001111111001011) (17713) (8139) (1FCB)   ;(0001111111001100) (17714) (8140) (1FCC)   ;
;368;(0001111111001101) (17715) (8141) (1FCD)    ;(0001111111001101) (17715) (8141) (1FCD)   ;(0001111111001110) (17716) (8142) (1FCE)   ;(0001111111001111) (17717) (8143) (1FCF)   ;(0001111111010000) (17720) (8144) (1FD0)   ;(0001111111010000) (17720) (8144) (1FD0)   ;(0001111111010001) (17721) (8145) (1FD1)   ;(0001111111010010) (17722) (8146) (1FD2)   ;
;376;(0001111111010011) (17723) (8147) (1FD3)    ;(0001111111010011) (17723) (8147) (1FD3)   ;(0001111111010100) (17724) (8148) (1FD4)   ;(0001111111010101) (17725) (8149) (1FD5)   ;(0001111111010101) (17725) (8149) (1FD5)   ;(0001111111010110) (17726) (8150) (1FD6)   ;(0001111111010111) (17727) (8151) (1FD7)   ;(0001111111010111) (17727) (8151) (1FD7)   ;
;384;(0001111111011000) (17730) (8152) (1FD8)    ;(0001111111011001) (17731) (8153) (1FD9)   ;(0001111111011001) (17731) (8153) (1FD9)   ;(0001111111011010) (17732) (8154) (1FDA)   ;(0001111111011010) (17732) (8154) (1FDA)   ;(0001111111011011) (17733) (8155) (1FDB)   ;(0001111111011100) (17734) (8156) (1FDC)   ;(0001111111011100) (17734) (8156) (1FDC)   ;
;392;(0001111111011101) (17735) (8157) (1FDD)    ;(0001111111011101) (17735) (8157) (1FDD)   ;(0001111111011110) (17736) (8158) (1FDE)   ;(0001111111011110) (17736) (8158) (1FDE)   ;(0001111111011111) (17737) (8159) (1FDF)   ;(0001111111011111) (17737) (8159) (1FDF)   ;(0001111111100000) (17740) (8160) (1FE0)   ;(0001111111100000) (17740) (8160) (1FE0)   ;
;400;(0001111111100001) (17741) (8161) (1FE1)    ;(0001111111100001) (17741) (8161) (1FE1)   ;(0001111111100010) (17742) (8162) (1FE2)   ;(0001111111100010) (17742) (8162) (1FE2)   ;(0001111111100011) (17743) (8163) (1FE3)   ;(0001111111100011) (17743) (8163) (1FE3)   ;(0001111111100100) (17744) (8164) (1FE4)   ;(0001111111100100) (17744) (8164) (1FE4)   ;
;408;(0001111111100100) (17744) (8164) (1FE4)    ;(0001111111100101) (17745) (8165) (1FE5)   ;(0001111111100101) (17745) (8165) (1FE5)   ;(0001111111100110) (17746) (8166) (1FE6)   ;(0001111111100110) (17746) (8166) (1FE6)   ;(0001111111100111) (17747) (8167) (1FE7)   ;(0001111111100111) (17747) (8167) (1FE7)   ;(0001111111100111) (17747) (8167) (1FE7)   ;
;416;(0001111111101000) (17750) (8168) (1FE8)    ;(0001111111101000) (17750) (8168) (1FE8)   ;(0001111111101000) (17750) (8168) (1FE8)   ;(0001111111101001) (17751) (8169) (1FE9)   ;(0001111111101001) (17751) (8169) (1FE9)   ;(0001111111101010) (17752) (8170) (1FEA)   ;(0001111111101010) (17752) (8170) (1FEA)   ;(0001111111101010) (17752) (8170) (1FEA)   ;
;424;(0001111111101011) (17753) (8171) (1FEB)    ;(0001111111101011) (17753) (8171) (1FEB)   ;(0001111111101011) (17753) (8171) (1FEB)   ;(0001111111101100) (17754) (8172) (1FEC)   ;(0001111111101100) (17754) (8172) (1FEC)   ;(0001111111101100) (17754) (8172) (1FEC)   ;(0001111111101100) (17754) (8172) (1FEC)   ;(0001111111101101) (17755) (8173) (1FED)   ;
;432;(0001111111101101) (17755) (8173) (1FED)    ;(0001111111101101) (17755) (8173) (1FED)   ;(0001111111101110) (17756) (8174) (1FEE)   ;(0001111111101110) (17756) (8174) (1FEE)   ;(0001111111101110) (17756) (8174) (1FEE)   ;(0001111111101110) (17756) (8174) (1FEE)   ;(0001111111101111) (17757) (8175) (1FEF)   ;(0001111111101111) (17757) (8175) (1FEF)   ;
;440;(0001111111101111) (17757) (8175) (1FEF)    ;(0001111111110000) (17760) (8176) (1FF0)   ;(0001111111110000) (17760) (8176) (1FF0)   ;(0001111111110000) (17760) (8176) (1FF0)   ;(0001111111110000) (17760) (8176) (1FF0)   ;(0001111111110001) (17761) (8177) (1FF1)   ;(0001111111110001) (17761) (8177) (1FF1)   ;(0001111111110001) (17761) (8177) (1FF1)   ;
;448;(0001111111110001) (17761) (8177) (1FF1)    ;(0001111111110001) (17761) (8177) (1FF1)   ;(0001111111110010) (17762) (8178) (1FF2)   ;(0001111111110010) (17762) (8178) (1FF2)   ;(0001111111110010) (17762) (8178) (1FF2)   ;(0001111111110010) (17762) (8178) (1FF2)   ;(0001111111110011) (17763) (8179) (1FF3)   ;(0001111111110011) (17763) (8179) (1FF3)   ;
;456;(0001111111110011) (17763) (8179) (1FF3)    ;(0001111111110011) (17763) (8179) (1FF3)   ;(0001111111110011) (17763) (8179) (1FF3)   ;(0001111111110100) (17764) (8180) (1FF4)   ;(0001111111110100) (17764) (8180) (1FF4)   ;(0001111111110100) (17764) (8180) (1FF4)   ;(0001111111110100) (17764) (8180) (1FF4)   ;(0001111111110100) (17764) (8180) (1FF4)   ;
;464;(0001111111110101) (17765) (8181) (1FF5)    ;(0001111111110101) (17765) (8181) (1FF5)   ;(0001111111110101) (17765) (8181) (1FF5)   ;(0001111111110101) (17765) (8181) (1FF5)   ;(0001111111110101) (17765) (8181) (1FF5)   ;(0001111111110101) (17765) (8181) (1FF5)   ;(0001111111110110) (17766) (8182) (1FF6)   ;(0001111111110110) (17766) (8182) (1FF6)   ;
;472;(0001111111110110) (17766) (8182) (1FF6)    ;(0001111111110110) (17766) (8182) (1FF6)   ;(0001111111110110) (17766) (8182) (1FF6)   ;(0001111111110110) (17766) (8182) (1FF6)   ;(0001111111110110) (17766) (8182) (1FF6)   ;(0001111111110111) (17767) (8183) (1FF7)   ;(0001111111110111) (17767) (8183) (1FF7)   ;(0001111111110111) (17767) (8183) (1FF7)   ;
;480;(0001111111110111) (17767) (8183) (1FF7)    ;(0001111111110111) (17767) (8183) (1FF7)   ;(0001111111110111) (17767) (8183) (1FF7)   ;(0001111111110111) (17767) (8183) (1FF7)   ;(0001111111111000) (17770) (8184) (1FF8)   ;(0001111111111000) (17770) (8184) (1FF8)   ;(0001111111111000) (17770) (8184) (1FF8)   ;(0001111111111000) (17770) (8184) (1FF8)   ;
;488;(0001111111111000) (17770) (8184) (1FF8)    ;(0001111111111000) (17770) (8184) (1FF8)   ;(0001111111111000) (17770) (8184) (1FF8)   ;(0001111111111000) (17770) (8184) (1FF8)   ;(0001111111111001) (17771) (8185) (1FF9)   ;(0001111111111001) (17771) (8185) (1FF9)   ;(0001111111111001) (17771) (8185) (1FF9)   ;(0001111111111001) (17771) (8185) (1FF9)   ;
;496;(0001111111111001) (17771) (8185) (1FF9)    ;(0001111111111001) (17771) (8185) (1FF9)   ;(0001111111111001) (17771) (8185) (1FF9)   ;(0001111111111001) (17771) (8185) (1FF9)   ;(0001111111111001) (17771) (8185) (1FF9)   ;(0001111111111010) (17772) (8186) (1FFA)   ;(0001111111111010) (17772) (8186) (1FFA)   ;(0001111111111010) (17772) (8186) (1FFA)   ;
;504;(0001111111111010) (17772) (8186) (1FFA)    ;(0001111111111010) (17772) (8186) (1FFA)   ;(0001111111111010) (17772) (8186) (1FFA)   ;(0001111111111010) (17772) (8186) (1FFA)   ;(0001111111111010) (17772) (8186) (1FFA)   ;(0001111111111010) (17772) (8186) (1FFA)   ;(0001111111111010) (17772) (8186) (1FFA)   ;(0001111111111011) (17773) (8187) (1FFB)   ;


+--------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                 ;
+--------------------------------------------------------------------------------+
Statistic           : Simple Multipliers (9-bit)
Number Used         : 0
Available per Block : 2
Maximum Available   : 30

Statistic           : Simple Multipliers (18-bit)
Number Used         : 4
Available per Block : 1
Maximum Available   : 15

Statistic           : Embedded Multiplier Blocks
Number Used         : 4
Available per Block : --
Maximum Available   : 15

Statistic           : Embedded Multiplier 9-bit elements
Number Used         : 8
Available per Block : 2
Maximum Available   : 30

Statistic           : Signed Embedded Multipliers
Number Used         : 4
Available per Block : --
Maximum Available   : --

Statistic           : Unsigned Embedded Multipliers
Number Used         : 0
Available per Block : --
Maximum Available   : --

Statistic           : Mixed Sign Embedded Multipliers
Number Used         : 0
Available per Block : --
Maximum Available   : --

Statistic           : Variable Sign Embedded Multipliers
Number Used         : 0
Available per Block : --
Maximum Available   : --

Statistic           : Dedicated Input Shift Register Chains
Number Used         : 0
Available per Block : --
Maximum Available   : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; DSP Block Details                                                              ;
+--------------------------------------------------------------------------------+
Name                           : LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Mode                           : Simple Multiplier (18-bit)
Location                       : DSPOUT_X20_Y14_N2
Sign Representation            : 
Has Input Shift Register Chain : No
Data A Input Register          :  
Data B Input Register          :  
Pipeline Register              :  
Output Register                : yes

Name                           :    LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Mode                           :  
Location                       : DSPMULT_X20_Y14_N0
Sign Representation            : Signed
Has Input Shift Register Chain : 
Data A Input Register          : no
Data B Input Register          : no
Pipeline Register              : no
Output Register                :  

Name                           : LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Mode                           : Simple Multiplier (18-bit)
Location                       : DSPOUT_X20_Y15_N2
Sign Representation            : 
Has Input Shift Register Chain : No
Data A Input Register          :  
Data B Input Register          :  
Pipeline Register              :  
Output Register                : no

Name                           :    LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Mode                           :  
Location                       : DSPMULT_X20_Y15_N0
Sign Representation            : Signed
Has Input Shift Register Chain : 
Data A Input Register          : yes
Data B Input Register          : no
Pipeline Register              : no
Output Register                :  

Name                           : LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Mode                           : Simple Multiplier (18-bit)
Location                       : DSPOUT_X20_Y10_N2
Sign Representation            : 
Has Input Shift Register Chain : No
Data A Input Register          :  
Data B Input Register          :  
Pipeline Register              :  
Output Register                : no

Name                           :    LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Mode                           :  
Location                       : DSPMULT_X20_Y10_N0
Sign Representation            : Signed
Has Input Shift Register Chain : 
Data A Input Register          : yes
Data B Input Register          : no
Pipeline Register              : no
Output Register                :  

Name                           : LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2
Mode                           : Simple Multiplier (18-bit)
Location                       : DSPOUT_X20_Y17_N2
Sign Representation            : 
Has Input Shift Register Chain : No
Data A Input Register          :  
Data B Input Register          :  
Pipeline Register              :  
Output Register                : no

Name                           :    LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
Mode                           :  
Location                       : DSPMULT_X20_Y17_N0
Sign Representation            : Signed
Has Input Shift Register Chain : 
Data A Input Register          : no
Data B Input Register          : no
Pipeline Register              : no
Output Register                :  
+--------------------------------------------------------------------------------+



+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,934 / 32,401 ( 6 % ) ;
; C16 interconnects     ; 48 / 1,326 ( 4 % )     ;
; C4 interconnects      ; 726 / 21,816 ( 3 % )   ;
; Direct links          ; 500 / 32,401 ( 2 % )   ;
; Global clocks         ; 2 / 10 ( 20 % )        ;
; Local interconnects   ; 391 / 10,320 ( 4 % )   ;
; R24 interconnects     ; 41 / 1,289 ( 3 % )     ;
; R4 interconnects      ; 1,002 / 28,186 ( 4 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.70) ; Number of LABs  (Total = 108) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 4                             ;
; 2                                           ; 3                             ;
; 3                                           ; 2                             ;
; 4                                           ; 0                             ;
; 5                                           ; 0                             ;
; 6                                           ; 2                             ;
; 7                                           ; 0                             ;
; 8                                           ; 0                             ;
; 9                                           ; 3                             ;
; 10                                          ; 7                             ;
; 11                                          ; 2                             ;
; 12                                          ; 1                             ;
; 13                                          ; 2                             ;
; 14                                          ; 5                             ;
; 15                                          ; 7                             ;
; 16                                          ; 70                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.78) ; Number of LABs  (Total = 108) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 52                            ;
; 1 Clock                            ; 68                            ;
; 1 Clock enable                     ; 42                            ;
; 1 Sync. clear                      ; 25                            ;
; 2 Clock enables                    ; 5                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.88) ; Number of LABs  (Total = 108) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 5                             ;
; 3                                            ; 2                             ;
; 4                                            ; 0                             ;
; 5                                            ; 1                             ;
; 6                                            ; 2                             ;
; 7                                            ; 1                             ;
; 8                                            ; 2                             ;
; 9                                            ; 0                             ;
; 10                                           ; 5                             ;
; 11                                           ; 1                             ;
; 12                                           ; 9                             ;
; 13                                           ; 2                             ;
; 14                                           ; 1                             ;
; 15                                           ; 2                             ;
; 16                                           ; 20                            ;
; 17                                           ; 3                             ;
; 18                                           ; 2                             ;
; 19                                           ; 6                             ;
; 20                                           ; 3                             ;
; 21                                           ; 6                             ;
; 22                                           ; 1                             ;
; 23                                           ; 2                             ;
; 24                                           ; 2                             ;
; 25                                           ; 5                             ;
; 26                                           ; 1                             ;
; 27                                           ; 1                             ;
; 28                                           ; 6                             ;
; 29                                           ; 2                             ;
; 30                                           ; 4                             ;
; 31                                           ; 1                             ;
; 32                                           ; 8                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 11.15) ; Number of LABs  (Total = 108) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 4                             ;
; 2                                                ; 4                             ;
; 3                                                ; 3                             ;
; 4                                                ; 6                             ;
; 5                                                ; 4                             ;
; 6                                                ; 6                             ;
; 7                                                ; 3                             ;
; 8                                                ; 3                             ;
; 9                                                ; 6                             ;
; 10                                               ; 6                             ;
; 11                                               ; 6                             ;
; 12                                               ; 4                             ;
; 13                                               ; 2                             ;
; 14                                               ; 10                            ;
; 15                                               ; 6                             ;
; 16                                               ; 29                            ;
; 17                                               ; 3                             ;
; 18                                               ; 1                             ;
; 19                                               ; 0                             ;
; 20                                               ; 1                             ;
; 21                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.01) ; Number of LABs  (Total = 108) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 1                             ;
; 3                                            ; 4                             ;
; 4                                            ; 5                             ;
; 5                                            ; 1                             ;
; 6                                            ; 1                             ;
; 7                                            ; 2                             ;
; 8                                            ; 6                             ;
; 9                                            ; 6                             ;
; 10                                           ; 5                             ;
; 11                                           ; 2                             ;
; 12                                           ; 3                             ;
; 13                                           ; 9                             ;
; 14                                           ; 4                             ;
; 15                                           ; 8                             ;
; 16                                           ; 6                             ;
; 17                                           ; 7                             ;
; 18                                           ; 2                             ;
; 19                                           ; 2                             ;
; 20                                           ; 7                             ;
; 21                                           ; 2                             ;
; 22                                           ; 1                             ;
; 23                                           ; 4                             ;
; 24                                           ; 1                             ;
; 25                                           ; 2                             ;
; 26                                           ; 4                             ;
; 27                                           ; 1                             ;
; 28                                           ; 2                             ;
; 29                                           ; 2                             ;
; 30                                           ; 1                             ;
; 31                                           ; 0                             ;
; 32                                           ; 0                             ;
; 33                                           ; 6                             ;
; 34                                           ; 0                             ;
; 35                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------+
; I/O Rules Details                                                              ;
+--------------------------------------------------------------------------------+
Status            : Inapplicable
ID                : IO_000001
Category          : Capacity Checks
Rule Description  : Number of pins in an I/O bank should not exceed the number of locations available.
Severity          : Critical
Information       : No Location assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000002
Category          : Capacity Checks
Rule Description  : Number of clocks in an I/O bank should not exceed the number of clocks available.
Severity          : Critical
Information       : No Global Signal assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000003
Category          : Capacity Checks
Rule Description  : Number of pins in a Vrefgroup should not exceed the number of locations available.
Severity          : Critical
Information       : No Location assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000004
Category          : Voltage Compatibility Checks
Rule Description  : The I/O bank should support the requested VCCIO.
Severity          : Critical
Information       : No IOBANK_VCCIO assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000005
Category          : Voltage Compatibility Checks
Rule Description  : The I/O bank should not have competing VREF values.
Severity          : Critical
Information       : No VREF I/O Standard assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000006
Category          : Voltage Compatibility Checks
Rule Description  : The I/O bank should not have competing VCCIO values.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000007
Category          : Valid Location Checks
Rule Description  : Checks for unavailable locations.
Severity          : Critical
Information       : No Location assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000008
Category          : Valid Location Checks
Rule Description  : Checks for reserved locations.
Severity          : Critical
Information       : No reserved LogicLock region found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000009
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested I/O standard.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000010
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested I/O direction.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000011
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested Current Strength.
Severity          : Critical
Information       : No Current Strength assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000012
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested On Chip Termination value.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000013
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested Bus Hold value.
Severity          : Critical
Information       : No Enable Bus-Hold Circuitry assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000014
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested Weak Pull Up value.
Severity          : Critical
Information       : No Weak Pull-Up Resistor assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000015
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested PCI Clamp Diode.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000018
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested Current Strength.
Severity          : Critical
Information       : No Current Strength assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000019
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested On Chip Termination value.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000020
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested PCI Clamp Diode.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000021
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested Weak Pull Up value.
Severity          : Critical
Information       : No Weak Pull-Up Resistor assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000022
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested Bus Hold value.
Severity          : Critical
Information       : No Enable Bus-Hold Circuitry assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000023
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the Open Drain value.
Severity          : Critical
Information       : No open drain assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000024
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O direction should support the On Chip Termination value.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000026
Category          : I/O Properties Checks for One I/O
Rule Description  : On Chip Termination and Current Strength should not be used at the same time.
Severity          : Critical
Information       : No Current Strength assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000027
Category          : I/O Properties Checks for One I/O
Rule Description  : Weak Pull Up and Bus Hold should not be used at the same time.
Severity          : Critical
Information       : No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000045
Category          : I/O Properties Checks for One I/O
Rule Description  : The I/O standard should support the requested Slew Rate value.
Severity          : Critical
Information       : No Slew Rate assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000046
Category          : I/O Properties Checks for One I/O
Rule Description  : The location should support the requested Slew Rate value.
Severity          : Critical
Information       : No Slew Rate assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000047
Category          : I/O Properties Checks for One I/O
Rule Description  : On Chip Termination and Slew Rate should not be used at the same time.
Severity          : Critical
Information       : No Slew Rate assignments found.
Area              : I/O
Extra Information : 

Status            : Pass
ID                : IO_000033
Category          : Electromigration Checks
Rule Description  : Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.
Severity          : Critical
Information       : 0 such failures found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000034
Category          : SI Related Distance Checks
Rule Description  : Single-ended outputs should be 5 LAB row(s) away from a differential I/O.
Severity          : High
Information       : No Differential I/O Standard assignments found.
Area              : I/O
Extra Information : 

Status            : Inapplicable
ID                : IO_000042
Category          : SI Related SSO Limit Checks
Rule Description  : No more than 20 outputs are allowed in a VREF group when VREF is being read from.
Severity          : High
Information       : No VREF I/O Standard assignments found.
Area              : I/O
Extra Information : 

Status            : ----
ID                : ----
Category          : Disclaimer
Rule Description  : OCT rules are checked but not reported.
Severity          : None
Information       : ----
Area              : On Chip Termination
Extra Information : 
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; I/O Rules Matrix                                                               ;
+--------------------------------------------------------------------------------+
Pin/Rules : Total Pass
IO_000001 : 0
IO_000002 : 0
IO_000003 : 0
IO_000004 : 0
IO_000005 : 0
IO_000006 : 112
IO_000007 : 0
IO_000008 : 0
IO_000009 : 112
IO_000010 : 112
IO_000011 : 0
IO_000012 : 23
IO_000013 : 0
IO_000014 : 0
IO_000015 : 89
IO_000018 : 0
IO_000019 : 23
IO_000020 : 89
IO_000021 : 0
IO_000022 : 0
IO_000023 : 0
IO_000024 : 23
IO_000026 : 0
IO_000027 : 0
IO_000045 : 0
IO_000046 : 0
IO_000047 : 0
IO_000033 : 112
IO_000034 : 0
IO_000042 : 0

Pin/Rules : Total Unchecked
IO_000001 : 0
IO_000002 : 0
IO_000003 : 0
IO_000004 : 0
IO_000005 : 0
IO_000006 : 0
IO_000007 : 0
IO_000008 : 0
IO_000009 : 0
IO_000010 : 0
IO_000011 : 0
IO_000012 : 0
IO_000013 : 0
IO_000014 : 0
IO_000015 : 0
IO_000018 : 0
IO_000019 : 0
IO_000020 : 0
IO_000021 : 0
IO_000022 : 0
IO_000023 : 0
IO_000024 : 0
IO_000026 : 0
IO_000027 : 0
IO_000045 : 0
IO_000046 : 0
IO_000047 : 0
IO_000033 : 0
IO_000034 : 0
IO_000042 : 0

Pin/Rules : Total Inapplicable
IO_000001 : 112
IO_000002 : 112
IO_000003 : 112
IO_000004 : 112
IO_000005 : 112
IO_000006 : 0
IO_000007 : 112
IO_000008 : 112
IO_000009 : 0
IO_000010 : 0
IO_000011 : 112
IO_000012 : 89
IO_000013 : 112
IO_000014 : 112
IO_000015 : 23
IO_000018 : 112
IO_000019 : 89
IO_000020 : 23
IO_000021 : 112
IO_000022 : 112
IO_000023 : 112
IO_000024 : 89
IO_000026 : 112
IO_000027 : 112
IO_000045 : 112
IO_000046 : 112
IO_000047 : 112
IO_000033 : 0
IO_000034 : 112
IO_000042 : 112

Pin/Rules : Total Fail
IO_000001 : 0
IO_000002 : 0
IO_000003 : 0
IO_000004 : 0
IO_000005 : 0
IO_000006 : 0
IO_000007 : 0
IO_000008 : 0
IO_000009 : 0
IO_000010 : 0
IO_000011 : 0
IO_000012 : 0
IO_000013 : 0
IO_000014 : 0
IO_000015 : 0
IO_000018 : 0
IO_000019 : 0
IO_000020 : 0
IO_000021 : 0
IO_000022 : 0
IO_000023 : 0
IO_000024 : 0
IO_000026 : 0
IO_000027 : 0
IO_000045 : 0
IO_000046 : 0
IO_000047 : 0
IO_000033 : 0
IO_000034 : 0
IO_000042 : 0

Pin/Rules : w_ad[0]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : w_ad[1]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : w_ad[2]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : w_ad[3]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : w_ad[4]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[0]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[1]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[2]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[3]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[4]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[5]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[6]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[7]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[8]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[9]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[10]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[11]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[12]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[13]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[14]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : output[15]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : ready
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : done
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Pass
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Inapplicable
IO_000018 : Inapplicable
IO_000019 : Pass
IO_000020 : Inapplicable
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Pass
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : b_ad[0]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : b_ad[1]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : b_ad[2]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : b_ad[3]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : b_ad[4]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : clock
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : reset
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : start
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : clear
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[6]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[5]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[4]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[3]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[2]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[1]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[0]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[6]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[5]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[4]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[3]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[2]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[1]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[0]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[15]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[14]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[13]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[12]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[11]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[10]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[9]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[8]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bh[7]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[15]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[14]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[13]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[12]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[11]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[10]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[9]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[8]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.bx[7]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[0]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[1]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[2]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[3]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[4]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[5]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[6]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[7]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[8]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[9]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[10]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[11]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[12]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[13]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[14]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wh[15]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[0]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[1]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[2]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[3]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[4]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[5]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[6]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[7]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[8]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[9]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[10]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[11]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[12]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[13]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[14]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : wbxh.wx[15]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[0]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[1]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[2]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[3]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[4]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[5]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[6]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[7]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[8]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[9]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[10]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[11]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[12]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[13]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[14]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable

Pin/Rules : input[15]
IO_000001 : Inapplicable
IO_000002 : Inapplicable
IO_000003 : Inapplicable
IO_000004 : Inapplicable
IO_000005 : Inapplicable
IO_000006 : Pass
IO_000007 : Inapplicable
IO_000008 : Inapplicable
IO_000009 : Pass
IO_000010 : Pass
IO_000011 : Inapplicable
IO_000012 : Inapplicable
IO_000013 : Inapplicable
IO_000014 : Inapplicable
IO_000015 : Pass
IO_000018 : Inapplicable
IO_000019 : Inapplicable
IO_000020 : Pass
IO_000021 : Inapplicable
IO_000022 : Inapplicable
IO_000023 : Inapplicable
IO_000024 : Inapplicable
IO_000026 : Inapplicable
IO_000027 : Inapplicable
IO_000045 : Inapplicable
IO_000046 : Inapplicable
IO_000047 : Inapplicable
IO_000033 : Pass
IO_000034 : Inapplicable
IO_000042 : Inapplicable
+--------------------------------------------------------------------------------+



+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                  ;
+--------------------------------------------------------------------------------+
Source Clock(s)      : I/O
Destination Clock(s) : clock
Delay Added in ns    : 7.1
+--------------------------------------------------------------------------------+

Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                  ;
+--------------------------------------------------------------------------------+
Source Register      : clear
Destination Register : output_layer:u1|nReg:r1d|Q[15]
Delay Added in ns    : 0.504

Source Register      : input[5]
Destination Register : shiftReg:l0|reg[0][5]
Delay Added in ns    : 0.416

Source Register      : input[8]
Destination Register : shiftReg:l0|reg[0][8]
Delay Added in ns    : 0.404

Source Register      : input[7]
Destination Register : shiftReg:l0|reg[0][7]
Delay Added in ns    : 0.338

Source Register      : input[4]
Destination Register : shiftReg:l0|reg[0][4]
Delay Added in ns    : 0.320
+--------------------------------------------------------------------------------+

Note: This table only shows the top 5 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (119004): Automatically selected device 10CL006YU256C6G for design HLSTM_FIXED
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10CL010YU256C6G is compatible
    Info (176445): Device 10CL016YU256C6G is compatible
    Info (176445): Device 10CL025YU256C6G is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 112 pins of 112 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'src/SDC1.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000        clock
Info (176353): Automatically promoted node clock~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 11
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node reset~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/src/network.vhd Line: 12
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 16 registers into blocks of type Embedded multiplier output
    Extra Info (176220): Created 16 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 110 (unused VREF, 2.5V VCCIO, 87 input, 23 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 1.03 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/output_files/HLSTM_FIXED.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5469 megabytes
    Info: Processing ended: Wed Jun 05 14:41:56 2024
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:08


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/output_files/HLSTM_FIXED.fit.smsg.


+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Wed Jun 05 14:41:59 2024 ;
; Revision Name         ; HLSTM_FIXED                           ;
; Top-level Entity Name ; network                               ;
; Family                ; Cyclone 10 LP                         ;
; Device                ; 10CL006YU256C6G                       ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------+
; Assembler Settings                                                             ;
+--------------------------------------------------------------------------------+
+--------------------------------------------------------------------------------+



+-----------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                 ;
+-----------------------------------------------------------------------------------------------------------+
; File Name                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------+
; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/output_files/HLSTM_FIXED.sof ;
+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/output_files/HLSTM_FIXED.sof ;
+----------------+--------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                            ;
+----------------+--------------------------------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x0016EAC0                                                                                                         ;
; Checksum       ; 0x0016EAC0                                                                                                         ;
+----------------+--------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jun 05 14:41:58 2024
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off HLSTM_FIXED -c HLSTM_FIXED
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4688 megabytes
    Info: Processing ended: Wed Jun 05 14:42:00 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; HLSTM_FIXED                                         ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL006YU256C6G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.29        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   9.5%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; SDC File List                                                                  ;
+--------------------------------------------------------------------------------+
SDC File Path : src/SDC1.sdc
Status        : OK
Read at       : Wed Jun 05 14:42:03 2024
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clocks                                                                         ;
+--------------------------------------------------------------------------------+
Clock Name  : clock
Type        : Base
Period      : 10.000
Frequency   : 100.0 MHz
Rise        : 0.000
Fall        : 5.000
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { clock }
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                             ;
+--------------------------------------------------------------------------------+
Fmax            : 102.86 MHz
Restricted Fmax : 102.86 MHz
Clock Name      : clock
Note            : 
+--------------------------------------------------------------------------------+

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 0.278
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 0.370
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                         ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 8.605
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                          ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 0.412
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 4.423
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                           ;
+--------------------------------------------------------------------------------+
Slack        : 0.278
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.069
Data Delay   : 9.583

Slack        : 0.414
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.069
Data Delay   : 9.447

Slack        : 0.545
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.069
Data Delay   : 9.316

Slack        : 0.627
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 9.228

Slack        : 0.678
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.071
Data Delay   : 9.181

Slack        : 0.682
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.528

Slack        : 0.702
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.069
Data Delay   : 9.159

Slack        : 0.743
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.467

Slack        : 0.776
From Node    : shiftReg:l0|reg[4][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.071
Data Delay   : 9.083

Slack        : 0.788
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.071
Data Delay   : 9.071

Slack        : 0.798
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.412

Slack        : 0.818
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.392

Slack        : 0.851
From Node    : shiftReg:l0|reg[5][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.073
Data Delay   : 9.006

Slack        : 0.859
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.351

Slack        : 0.879
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.331

Slack        : 0.914
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.296

Slack        : 0.917
From Node    : shiftReg:l0|reg[8][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.073
Data Delay   : 8.940

Slack        : 0.934
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.276

Slack        : 0.936
From Node    : shiftReg:l0|reg[6][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.919

Slack        : 0.936
From Node    : shiftReg:l0|reg[4][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.073
Data Delay   : 8.921

Slack        : 0.940
From Node    : shiftReg:l0|reg[8][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.915

Slack        : 0.949
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.261

Slack        : 0.966
From Node    : shiftReg:l0|reg[3][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.071
Data Delay   : 8.893

Slack        : 0.975
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.235

Slack        : 0.981
From Node    : shiftReg:l0|reg[5][3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 8.884

Slack        : 0.988
From Node    : shiftReg:l0|reg[5][11]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.867

Slack        : 0.995
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.215

Slack        : 1.010
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.200

Slack        : 1.030
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.180

Slack        : 1.031
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.274
Data Delay   : 9.173

Slack        : 1.050
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.160

Slack        : 1.060
From Node    : b_ad[0]
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 7.855

Slack        : 1.065
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.145

Slack        : 1.080
From Node    : shiftReg:l0|reg[8][11]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.775

Slack        : 1.080
From Node    : shiftReg:l0|reg[4][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.775

Slack        : 1.082
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 9.126

Slack        : 1.091
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.119

Slack        : 1.092
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.274
Data Delay   : 9.112

Slack        : 1.103
From Node    : shiftReg:l0|reg[8][6]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.068
Data Delay   : 8.759

Slack        : 1.106
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.104

Slack        : 1.109
From Node    : shiftReg:l0|reg[5][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.746

Slack        : 1.111
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.099

Slack        : 1.126
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.084

Slack        : 1.130
From Node    : shiftReg:l0|reg[4][4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.071
Data Delay   : 8.729

Slack        : 1.138
From Node    : shiftReg:l0|reg[3][3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 8.727

Slack        : 1.139
From Node    : shiftReg:l0|reg[3][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.073
Data Delay   : 8.718

Slack        : 1.143
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 9.065

Slack        : 1.146
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.064

Slack        : 1.147
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.274
Data Delay   : 9.057

Slack        : 1.158
From Node    : shiftReg:l0|reg[8][4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.071
Data Delay   : 8.701

Slack        : 1.162
From Node    : shiftReg:l0|reg[5][4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.071
Data Delay   : 8.697

Slack        : 1.166
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.044

Slack        : 1.167
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.043

Slack        : 1.180
From Node    : shiftReg:l0|reg[4][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 9.028

Slack        : 1.181
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.029

Slack        : 1.185
From Node    : shiftReg:l0|reg[8][13]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.070
Data Delay   : 8.675

Slack        : 1.192
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 9.016

Slack        : 1.198
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 9.010

Slack        : 1.207
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 9.003

Slack        : 1.208
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.274
Data Delay   : 8.996

Slack        : 1.222
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 8.988

Slack        : 1.227
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 8.983

Slack        : 1.231
From Node    : shiftReg:l0|reg[8][15]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.624

Slack        : 1.240
From Node    : shiftReg:l0|reg[7][8]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.073
Data Delay   : 8.617

Slack        : 1.241
From Node    : shiftReg:l0|reg[4][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 8.967

Slack        : 1.242
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 8.968

Slack        : 1.253
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 8.955

Slack        : 1.255
From Node    : shiftReg:l0|reg[5][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.276
Data Delay   : 8.951

Slack        : 1.259
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 8.949

Slack        : 1.262
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 8.948

Slack        : 1.263
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.274
Data Delay   : 8.941

Slack        : 1.264
From Node    : shiftReg:l0|reg[3][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.591

Slack        : 1.269
From Node    : shiftReg:l0|reg[8][9]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.073
Data Delay   : 8.588

Slack        : 1.275
From Node    : shiftReg:l0|reg[4][3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 8.590

Slack        : 1.280
From Node    : shiftReg:l0|reg[6][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.073
Data Delay   : 8.577

Slack        : 1.282
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 8.928

Slack        : 1.283
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 8.927

Slack        : 1.287
From Node    : shiftReg:l0|reg[9][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.073
Data Delay   : 8.570

Slack        : 1.290
From Node    : shiftReg:l0|reg[9][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.071
Data Delay   : 8.569

Slack        : 1.296
From Node    : shiftReg:l0|reg[4][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 8.912

Slack        : 1.297
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 8.913

Slack        : 1.303
From Node    : flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff|q
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -2.042
Data Delay   : 6.070

Slack        : 1.306
From Node    : shiftReg:l0|reg[9][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.549

Slack        : 1.306
From Node    : shiftReg:l0|reg[6][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.549

Slack        : 1.308
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 8.900

Slack        : 1.312
From Node    : shiftReg:l0|reg[8][3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 8.553

Slack        : 1.312
From Node    : shiftReg:l0|reg[5][7]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.068
Data Delay   : 8.550

Slack        : 1.312
From Node    : shiftReg:l0|reg[3][4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.071
Data Delay   : 8.547

Slack        : 1.313
From Node    : shiftReg:l0|reg[3][11]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.542

Slack        : 1.314
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.278
Data Delay   : 8.894

Slack        : 1.315
From Node    : shiftReg:l0|reg[6][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.071
Data Delay   : 8.544

Slack        : 1.315
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:0:ff|q
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -2.042
Data Delay   : 6.058

Slack        : 1.316
From Node    : shiftReg:l0|reg[5][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.539

Slack        : 1.316
From Node    : shiftReg:l0|reg[5][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.276
Data Delay   : 8.890

Slack        : 1.321
From Node    : shiftReg:l0|reg[8][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.276
Data Delay   : 8.885

Slack        : 1.322
From Node    : shiftReg:l0|reg[5][9]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.073
Data Delay   : 8.535

Slack        : 1.323
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.280
Data Delay   : 8.887

Slack        : 1.324
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.274
Data Delay   : 8.880

Slack        : 1.330
From Node    : shiftReg:l0|reg[4][11]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.075
Data Delay   : 8.525

Slack        : 1.333
From Node    : shiftReg:l0|reg[8][8]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.070
Data Delay   : 8.527
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                            ;
+--------------------------------------------------------------------------------+
Slack        : 0.370
From Node    : shiftReg:l0|reg[7][11]
To Node      : shiftReg:l0|reg[8][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.591

Slack        : 0.371
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:14:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:15:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.591

Slack        : 0.372
From Node    : shiftReg:l0|reg[2][11]
To Node      : shiftReg:l0|reg[3][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.593

Slack        : 0.372
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.593

Slack        : 0.372
From Node    : shiftReg:l0|reg[2][1]
To Node      : shiftReg:l0|reg[3][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.592

Slack        : 0.372
From Node    : shiftReg:l0|reg[7][12]
To Node      : shiftReg:l0|reg[8][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.593

Slack        : 0.372
From Node    : shiftReg:l0|reg[7][3]
To Node      : shiftReg:l0|reg[8][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.592

Slack        : 0.372
From Node    : shiftReg:l0|reg[7][6]
To Node      : shiftReg:l0|reg[8][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.592

Slack        : 0.372
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:13:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:14:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.592

Slack        : 0.372
From Node    : shiftReg:l0|reg[7][15]
To Node      : shiftReg:l0|reg[8][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.593

Slack        : 0.372
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.593

Slack        : 0.372
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.593

Slack        : 0.373
From Node    : shiftReg:l0|reg[7][13]
To Node      : shiftReg:l0|reg[8][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.593

Slack        : 0.373
From Node    : shiftReg:l0|reg[2][9]
To Node      : shiftReg:l0|reg[3][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.593

Slack        : 0.374
From Node    : shiftReg:l0|reg[2][4]
To Node      : shiftReg:l0|reg[3][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.594

Slack        : 0.374
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:11:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:12:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.594

Slack        : 0.375
From Node    : shiftReg:l0|reg[0][7]
To Node      : shiftReg:l0|reg[1][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.595

Slack        : 0.380
From Node    : shiftReg:l0|reg[5][2]
To Node      : shiftReg:l0|reg[6][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.600

Slack        : 0.380
From Node    : shiftReg:l0|reg[5][4]
To Node      : shiftReg:l0|reg[6][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.600

Slack        : 0.380
From Node    : shiftReg:l0|reg[5][7]
To Node      : shiftReg:l0|reg[6][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.600

Slack        : 0.381
From Node    : shiftReg:l0|reg[5][0]
To Node      : shiftReg:l0|reg[6][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.601

Slack        : 0.393
From Node    : shiftReg:l0|reg[5][11]
To Node      : shiftReg:l0|reg[6][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.614

Slack        : 0.477
From Node    : LSTM_cell2:u0|nReg:r7|Q[5]~_Duplicate_1
To Node      : nReg:r0|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.697

Slack        : 0.477
From Node    : LSTM_cell2:u0|nReg:r7|Q[6]~_Duplicate_1
To Node      : nReg:r0|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.697

Slack        : 0.478
From Node    : LSTM_cell2:u0|nReg:r7|Q[4]~_Duplicate_1
To Node      : nReg:r0|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.698

Slack        : 0.479
From Node    : LSTM_cell2:u0|nReg:r7|Q[7]~_Duplicate_1
To Node      : nReg:r0|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.699

Slack        : 0.505
From Node    : shiftReg:l0|reg[7][2]
To Node      : shiftReg:l0|reg[8][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.725

Slack        : 0.506
From Node    : shiftReg:l0|reg[4][13]
To Node      : shiftReg:l0|reg[5][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.726

Slack        : 0.508
From Node    : shiftReg:l0|reg[2][8]
To Node      : shiftReg:l0|reg[3][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.728

Slack        : 0.509
From Node    : shiftReg:l0|reg[0][9]
To Node      : shiftReg:l0|reg[1][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.729

Slack        : 0.514
From Node    : shiftReg:l0|reg[3][11]
To Node      : shiftReg:l0|reg[4][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.735

Slack        : 0.514
From Node    : shiftReg:l0|reg[3][15]
To Node      : shiftReg:l0|reg[4][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.734

Slack        : 0.514
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.735

Slack        : 0.514
From Node    : shiftReg:l0|reg[3][10]
To Node      : shiftReg:l0|reg[4][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.734

Slack        : 0.515
From Node    : shiftReg:l0|reg[7][1]
To Node      : shiftReg:l0|reg[8][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.735

Slack        : 0.515
From Node    : shiftReg:l0|reg[0][1]
To Node      : shiftReg:l0|reg[1][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.735

Slack        : 0.515
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.736

Slack        : 0.515
From Node    : shiftReg:l0|reg[0][4]
To Node      : shiftReg:l0|reg[1][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.735

Slack        : 0.515
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.736

Slack        : 0.515
From Node    : shiftReg:l0|reg[3][6]
To Node      : shiftReg:l0|reg[4][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.735

Slack        : 0.516
From Node    : shiftReg:l0|reg[3][1]
To Node      : shiftReg:l0|reg[4][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[3][0]
To Node      : shiftReg:l0|reg[4][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[1][0]
To Node      : shiftReg:l0|reg[2][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.737

Slack        : 0.516
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:8:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:9:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[3][2]
To Node      : shiftReg:l0|reg[4][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[0][2]
To Node      : shiftReg:l0|reg[1][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[3][14]
To Node      : shiftReg:l0|reg[4][14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[2][5]
To Node      : shiftReg:l0|reg[3][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[3][5]
To Node      : shiftReg:l0|reg[4][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.737

Slack        : 0.516
From Node    : shiftReg:l0|reg[3][7]
To Node      : shiftReg:l0|reg[4][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[0][8]
To Node      : shiftReg:l0|reg[1][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[3][8]
To Node      : shiftReg:l0|reg[4][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[7][9]
To Node      : shiftReg:l0|reg[8][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[3][9]
To Node      : shiftReg:l0|reg[4][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : shiftReg:l0|reg[0][10]
To Node      : shiftReg:l0|reg[1][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.516
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:2:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.736

Slack        : 0.517
From Node    : shiftReg:l0|reg[3][12]
To Node      : shiftReg:l0|reg[4][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.737

Slack        : 0.517
From Node    : shiftReg:l0|reg[5][1]
To Node      : shiftReg:l0|reg[6][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.737

Slack        : 0.517
From Node    : shiftReg:l0|reg[3][4]
To Node      : shiftReg:l0|reg[4][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.737

Slack        : 0.517
From Node    : shiftReg:l0|reg[2][3]
To Node      : shiftReg:l0|reg[3][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.737

Slack        : 0.517
From Node    : shiftReg:l0|reg[7][5]
To Node      : shiftReg:l0|reg[8][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.737

Slack        : 0.521
From Node    : shiftReg:l0|reg[8][11]
To Node      : shiftReg:l0|reg[9][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.742

Slack        : 0.522
From Node    : shiftReg:l0|reg[6][11]
To Node      : shiftReg:l0|reg[7][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.743

Slack        : 0.522
From Node    : shiftReg:l0|reg[8][13]
To Node      : shiftReg:l0|reg[9][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.742

Slack        : 0.522
From Node    : shiftReg:l0|reg[8][3]
To Node      : shiftReg:l0|reg[9][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.742

Slack        : 0.522
From Node    : shiftReg:l0|reg[6][4]
To Node      : shiftReg:l0|reg[7][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.742

Slack        : 0.522
From Node    : shiftReg:l0|reg[6][14]
To Node      : shiftReg:l0|reg[7][14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.742

Slack        : 0.522
From Node    : shiftReg:l0|reg[1][15]
To Node      : shiftReg:l0|reg[2][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.742

Slack        : 0.522
From Node    : shiftReg:l0|reg[4][15]
To Node      : shiftReg:l0|reg[5][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.742

Slack        : 0.522
From Node    : shiftReg:l0|reg[8][15]
To Node      : shiftReg:l0|reg[9][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.743

Slack        : 0.523
From Node    : shiftReg:l0|reg[0][3]
To Node      : shiftReg:l0|reg[1][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.743

Slack        : 0.523
From Node    : shiftReg:l0|reg[0][5]
To Node      : shiftReg:l0|reg[1][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.743

Slack        : 0.523
From Node    : shiftReg:l0|reg[6][6]
To Node      : shiftReg:l0|reg[7][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.743

Slack        : 0.523
From Node    : shiftReg:l0|reg[6][7]
To Node      : shiftReg:l0|reg[7][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.743

Slack        : 0.523
From Node    : shiftReg:l0|reg[5][8]
To Node      : shiftReg:l0|reg[6][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.743

Slack        : 0.524
From Node    : shiftReg:l0|reg[1][6]
To Node      : shiftReg:l0|reg[2][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.744

Slack        : 0.524
From Node    : shiftReg:l0|reg[1][7]
To Node      : shiftReg:l0|reg[2][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.744

Slack        : 0.524
From Node    : shiftReg:l0|reg[8][7]
To Node      : shiftReg:l0|reg[9][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.744

Slack        : 0.524
From Node    : shiftReg:l0|reg[1][10]
To Node      : shiftReg:l0|reg[2][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.744

Slack        : 0.524
From Node    : shiftReg:l0|reg[5][10]
To Node      : shiftReg:l0|reg[6][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.744

Slack        : 0.525
From Node    : shiftReg:l0|reg[6][0]
To Node      : shiftReg:l0|reg[7][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.745

Slack        : 0.525
From Node    : shiftReg:l0|reg[8][2]
To Node      : shiftReg:l0|reg[9][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.745

Slack        : 0.525
From Node    : shiftReg:l0|reg[5][14]
To Node      : shiftReg:l0|reg[6][14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.745

Slack        : 0.525
From Node    : shiftReg:l0|reg[8][6]
To Node      : shiftReg:l0|reg[9][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.745

Slack        : 0.525
From Node    : shiftReg:l0|reg[5][15]
To Node      : shiftReg:l0|reg[6][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.746

Slack        : 0.526
From Node    : shiftReg:l0|reg[8][0]
To Node      : shiftReg:l0|reg[9][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.746

Slack        : 0.527
From Node    : LSTM_cell2:u0|nReg:r1|Q[15]
To Node      : LSTM_cell2:u0|fixed_adder:u2|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.747

Slack        : 0.535
From Node    : shiftReg:l0|reg[6][12]
To Node      : shiftReg:l0|reg[7][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.756

Slack        : 0.535
From Node    : shiftReg:l0|reg[5][3]
To Node      : shiftReg:l0|reg[6][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.755

Slack        : 0.535
From Node    : shiftReg:l0|reg[5][5]
To Node      : shiftReg:l0|reg[6][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.755

Slack        : 0.536
From Node    : shiftReg:l0|reg[8][12]
To Node      : shiftReg:l0|reg[9][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.757

Slack        : 0.536
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:7:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:8:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.756

Slack        : 0.538
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:1:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:2:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.758

Slack        : 0.545
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:15:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:16:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.765

Slack        : 0.545
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:0:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:1:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.765

Slack        : 0.550
From Node    : input[8]
To Node      : shiftReg:l0|reg[0][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.036
Data Delay   : 2.243

Slack        : 0.553
From Node    : shiftReg:l0|reg[5][13]
To Node      : shiftReg:l0|reg[6][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.773

Slack        : 0.619
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.839
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock'                                        ;
+--------------------------------------------------------------------------------+
Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.605
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.849
Data Delay   : 2.482

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 8.607
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.834
Data Delay   : 2.465

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.965
Data Delay   : 2.377

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.988
Data Delay   : 2.400

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.965
Data Delay   : 2.377

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.965
Data Delay   : 2.377

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.988
Data Delay   : 2.400

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.988
Data Delay   : 2.400

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.965
Data Delay   : 2.377

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.967
Data Delay   : 2.379

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.967
Data Delay   : 2.379

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.965
Data Delay   : 2.377

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.967
Data Delay   : 2.379

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.981
Data Delay   : 2.393

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.967
Data Delay   : 2.379

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.983
Data Delay   : 2.395

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.961
Data Delay   : 2.373

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.961
Data Delay   : 2.373

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.961
Data Delay   : 2.373

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.984
Data Delay   : 2.396

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.984
Data Delay   : 2.396

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.989
Data Delay   : 2.401

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.984
Data Delay   : 2.396

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.984
Data Delay   : 2.396

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.989
Data Delay   : 2.401

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.989
Data Delay   : 2.401

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.989
Data Delay   : 2.401

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.989
Data Delay   : 2.401

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.967
Data Delay   : 2.379

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.962
Data Delay   : 2.374

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.962
Data Delay   : 2.374

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.962
Data Delay   : 2.374

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.961
Data Delay   : 2.373

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.961
Data Delay   : 2.373

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.961
Data Delay   : 2.373

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.961
Data Delay   : 2.373

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.962
Data Delay   : 2.374

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.962
Data Delay   : 2.374

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.963
Data Delay   : 2.375

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.967
Data Delay   : 2.379

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.963
Data Delay   : 2.375

Slack        : 9.018
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.963
Data Delay   : 2.375
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock'                                         ;
+--------------------------------------------------------------------------------+
Slack        : 0.412
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.134

Slack        : 0.412
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.134

Slack        : 0.412
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.134

Slack        : 0.412
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.134

Slack        : 0.412
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.134

Slack        : 0.412
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.134

Slack        : 0.412
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.134

Slack        : 0.412
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.134

Slack        : 0.412
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.134

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.068
Data Delay   : 2.147

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.064
Data Delay   : 2.143

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.144

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.065
Data Delay   : 2.144

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.063
Data Delay   : 2.142

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.063
Data Delay   : 2.142

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.063
Data Delay   : 2.142

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.062
Data Delay   : 2.141

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.066
Data Delay   : 2.145

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.060
Data Delay   : 2.139

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.059
Data Delay   : 2.138

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.060
Data Delay   : 2.139

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.063
Data Delay   : 2.142

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.066
Data Delay   : 2.145

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.066
Data Delay   : 2.145

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.066
Data Delay   : 2.145

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.060
Data Delay   : 2.139

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.052
Data Delay   : 2.131

Slack        : 0.422
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.049
Data Delay   : 2.128

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.060
Data Delay   : 2.139

Slack        : 0.422
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 2.057
Data Delay   : 2.136
+--------------------------------------------------------------------------------+



-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                              ;
+--------------------------------------------------------------------------------+
Fmax            : 114.53 MHz
Restricted Fmax : 114.53 MHz
Clock Name      : clock
Note            : 
+--------------------------------------------------------------------------------+

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 1.269
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 0.336
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                          ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 8.697
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                           ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 0.411
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 4.478
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                            ;
+--------------------------------------------------------------------------------+
Slack        : 1.269
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.062
Data Delay   : 8.599

Slack        : 1.403
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.062
Data Delay   : 8.465

Slack        : 1.530
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.062
Data Delay   : 8.338

Slack        : 1.615
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 8.250

Slack        : 1.635
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 8.230

Slack        : 1.681
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.511

Slack        : 1.682
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.062
Data Delay   : 8.186

Slack        : 1.693
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.499

Slack        : 1.733
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 8.132

Slack        : 1.770
From Node    : shiftReg:l0|reg[4][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 8.095

Slack        : 1.781
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.411

Slack        : 1.793
From Node    : shiftReg:l0|reg[5][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.067
Data Delay   : 8.070

Slack        : 1.793
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.399

Slack        : 1.815
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.377

Slack        : 1.827
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.365

Slack        : 1.843
From Node    : shiftReg:l0|reg[8][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.067
Data Delay   : 8.020

Slack        : 1.879
From Node    : shiftReg:l0|reg[8][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.066
Data Delay   : 7.985

Slack        : 1.881
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.311

Slack        : 1.885
From Node    : shiftReg:l0|reg[3][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.980

Slack        : 1.893
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.299

Slack        : 1.898
From Node    : b_ad[0]
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 7.017

Slack        : 1.912
From Node    : shiftReg:l0|reg[6][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.953

Slack        : 1.913
From Node    : shiftReg:l0|reg[4][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.067
Data Delay   : 7.950

Slack        : 1.915
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.277

Slack        : 1.921
From Node    : shiftReg:l0|reg[5][3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.058
Data Delay   : 7.951

Slack        : 1.927
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.265

Slack        : 1.929
From Node    : shiftReg:l0|reg[5][11]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.936

Slack        : 1.942
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.250

Slack        : 1.954
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.238

Slack        : 1.981
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.211

Slack        : 1.993
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.199

Slack        : 2.014
From Node    : shiftReg:l0|reg[8][11]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.851

Slack        : 2.015
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.177

Slack        : 2.027
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.162

Slack        : 2.027
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.165

Slack        : 2.034
From Node    : shiftReg:l0|reg[8][6]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.061
Data Delay   : 7.835

Slack        : 2.039
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.150

Slack        : 2.041
From Node    : shiftReg:l0|reg[3][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.067
Data Delay   : 7.822

Slack        : 2.042
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.150

Slack        : 2.047
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.142

Slack        : 2.054
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.138

Slack        : 2.058
From Node    : shiftReg:l0|reg[4][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.066
Data Delay   : 7.806

Slack        : 2.059
From Node    : shiftReg:l0|reg[3][3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.058
Data Delay   : 7.813

Slack        : 2.059
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.130

Slack        : 2.081
From Node    : shiftReg:l0|reg[5][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.066
Data Delay   : 7.783

Slack        : 2.081
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.111

Slack        : 2.093
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.099

Slack        : 2.094
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.098

Slack        : 2.105
From Node    : shiftReg:l0|reg[8][4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.760

Slack        : 2.106
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.086

Slack        : 2.115
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.077

Slack        : 2.124
From Node    : shiftReg:l0|reg[8][13]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.063
Data Delay   : 7.743

Slack        : 2.127
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.062

Slack        : 2.127
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.065

Slack        : 2.133
From Node    : shiftReg:l0|reg[4][4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.732

Slack        : 2.139
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.050

Slack        : 2.142
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.050

Slack        : 2.145
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.044

Slack        : 2.147
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.042

Slack        : 2.154
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.038

Slack        : 2.155
From Node    : shiftReg:l0|reg[5][4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.710

Slack        : 2.156
From Node    : shiftReg:l0|reg[7][8]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.066
Data Delay   : 7.708

Slack        : 2.157
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.032

Slack        : 2.159
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.030

Slack        : 2.166
From Node    : shiftReg:l0|reg[8][15]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.699

Slack        : 2.174
From Node    : shiftReg:l0|reg[9][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.067
Data Delay   : 7.689

Slack        : 2.180
From Node    : shiftReg:l0|reg[9][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.685

Slack        : 2.181
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 8.011

Slack        : 2.182
From Node    : shiftReg:l0|reg[4][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 8.007

Slack        : 2.193
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 7.999

Slack        : 2.194
From Node    : shiftReg:l0|reg[4][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 7.995

Slack        : 2.194
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 7.998

Slack        : 2.201
From Node    : flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff|q
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -1.851
Data Delay   : 5.363

Slack        : 2.205
From Node    : shiftReg:l0|reg[5][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.257
Data Delay   : 7.982

Slack        : 2.206
From Node    : shiftReg:l0|reg[9][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.066
Data Delay   : 7.658

Slack        : 2.206
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 7.986

Slack        : 2.207
From Node    : shiftReg:l0|reg[6][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.067
Data Delay   : 7.656

Slack        : 2.209
From Node    : shiftReg:l0|reg[8][3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.058
Data Delay   : 7.663

Slack        : 2.210
From Node    : shiftReg:l0|reg[3][11]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.655

Slack        : 2.213
From Node    : shiftReg:l0|reg[3][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.066
Data Delay   : 7.651

Slack        : 2.215
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 7.977

Slack        : 2.217
From Node    : shiftReg:l0|reg[5][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.257
Data Delay   : 7.970

Slack        : 2.219
From Node    : shiftReg:l0|reg[8][9]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.067
Data Delay   : 7.644

Slack        : 2.227
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 7.962

Slack        : 2.227
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 7.965

Slack        : 2.232
From Node    : shiftReg:l0|reg[8][8]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.064
Data Delay   : 7.634

Slack        : 2.234
From Node    : shiftReg:l0|reg[4][3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.058
Data Delay   : 7.638

Slack        : 2.234
From Node    : shiftReg:l0|reg[6][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.066
Data Delay   : 7.630

Slack        : 2.239
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 7.950

Slack        : 2.242
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 7.950

Slack        : 2.245
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 7.944

Slack        : 2.245
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:0:ff|q
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -1.851
Data Delay   : 5.319

Slack        : 2.246
From Node    : shiftReg:l0|reg[5][7]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.061
Data Delay   : 7.623

Slack        : 2.247
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 7.942

Slack        : 2.251
From Node    : shiftReg:l0|reg[6][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.065
Data Delay   : 7.614

Slack        : 2.254
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.262
Data Delay   : 7.938

Slack        : 2.255
From Node    : shiftReg:l0|reg[8][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.257
Data Delay   : 7.932

Slack        : 2.256
From Node    : shiftReg:l0|reg[5][9]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.067
Data Delay   : 7.607

Slack        : 2.257
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.259
Data Delay   : 7.932

Slack        : 2.259
From Node    : shiftReg:l0|reg[5][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.066
Data Delay   : 7.605
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                             ;
+--------------------------------------------------------------------------------+
Slack        : 0.336
From Node    : shiftReg:l0|reg[2][1]
To Node      : shiftReg:l0|reg[3][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.537

Slack        : 0.337
From Node    : shiftReg:l0|reg[7][11]
To Node      : shiftReg:l0|reg[8][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.537

Slack        : 0.337
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.538

Slack        : 0.337
From Node    : shiftReg:l0|reg[7][6]
To Node      : shiftReg:l0|reg[8][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.537

Slack        : 0.337
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.538

Slack        : 0.337
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:14:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:15:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.537

Slack        : 0.337
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.538

Slack        : 0.338
From Node    : shiftReg:l0|reg[7][12]
To Node      : shiftReg:l0|reg[8][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.538

Slack        : 0.338
From Node    : shiftReg:l0|reg[7][3]
To Node      : shiftReg:l0|reg[8][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.538

Slack        : 0.338
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:13:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:14:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.538

Slack        : 0.338
From Node    : shiftReg:l0|reg[2][9]
To Node      : shiftReg:l0|reg[3][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.539

Slack        : 0.339
From Node    : shiftReg:l0|reg[2][11]
To Node      : shiftReg:l0|reg[3][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.539

Slack        : 0.339
From Node    : shiftReg:l0|reg[7][13]
To Node      : shiftReg:l0|reg[8][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.539

Slack        : 0.339
From Node    : shiftReg:l0|reg[2][4]
To Node      : shiftReg:l0|reg[3][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.539

Slack        : 0.339
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:11:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:12:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.539

Slack        : 0.339
From Node    : shiftReg:l0|reg[7][15]
To Node      : shiftReg:l0|reg[8][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.539

Slack        : 0.340
From Node    : shiftReg:l0|reg[0][7]
To Node      : shiftReg:l0|reg[1][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.540

Slack        : 0.343
From Node    : shiftReg:l0|reg[5][4]
To Node      : shiftReg:l0|reg[6][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.543

Slack        : 0.344
From Node    : shiftReg:l0|reg[5][7]
To Node      : shiftReg:l0|reg[6][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.544

Slack        : 0.345
From Node    : shiftReg:l0|reg[5][2]
To Node      : shiftReg:l0|reg[6][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.545

Slack        : 0.346
From Node    : shiftReg:l0|reg[5][0]
To Node      : shiftReg:l0|reg[6][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.546

Slack        : 0.358
From Node    : shiftReg:l0|reg[5][11]
To Node      : shiftReg:l0|reg[6][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.558

Slack        : 0.430
From Node    : LSTM_cell2:u0|nReg:r7|Q[6]~_Duplicate_1
To Node      : nReg:r0|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.630

Slack        : 0.431
From Node    : LSTM_cell2:u0|nReg:r7|Q[4]~_Duplicate_1
To Node      : nReg:r0|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.631

Slack        : 0.431
From Node    : LSTM_cell2:u0|nReg:r7|Q[5]~_Duplicate_1
To Node      : nReg:r0|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.631

Slack        : 0.432
From Node    : LSTM_cell2:u0|nReg:r7|Q[7]~_Duplicate_1
To Node      : nReg:r0|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.632

Slack        : 0.461
From Node    : shiftReg:l0|reg[7][2]
To Node      : shiftReg:l0|reg[8][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.661

Slack        : 0.462
From Node    : shiftReg:l0|reg[4][13]
To Node      : shiftReg:l0|reg[5][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.662

Slack        : 0.463
From Node    : shiftReg:l0|reg[7][1]
To Node      : shiftReg:l0|reg[8][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.664

Slack        : 0.464
From Node    : shiftReg:l0|reg[3][1]
To Node      : shiftReg:l0|reg[4][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.665

Slack        : 0.464
From Node    : shiftReg:l0|reg[3][11]
To Node      : shiftReg:l0|reg[4][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.664

Slack        : 0.464
From Node    : shiftReg:l0|reg[0][1]
To Node      : shiftReg:l0|reg[1][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.664

Slack        : 0.464
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.665

Slack        : 0.464
From Node    : shiftReg:l0|reg[0][4]
To Node      : shiftReg:l0|reg[1][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.664

Slack        : 0.464
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.665

Slack        : 0.464
From Node    : shiftReg:l0|reg[3][6]
To Node      : shiftReg:l0|reg[4][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.664

Slack        : 0.464
From Node    : shiftReg:l0|reg[3][15]
To Node      : shiftReg:l0|reg[4][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.664

Slack        : 0.464
From Node    : shiftReg:l0|reg[2][8]
To Node      : shiftReg:l0|reg[3][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.664

Slack        : 0.464
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.665

Slack        : 0.464
From Node    : shiftReg:l0|reg[7][9]
To Node      : shiftReg:l0|reg[8][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.665

Slack        : 0.464
From Node    : shiftReg:l0|reg[3][9]
To Node      : shiftReg:l0|reg[4][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.665

Slack        : 0.464
From Node    : shiftReg:l0|reg[3][10]
To Node      : shiftReg:l0|reg[4][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.664

Slack        : 0.465
From Node    : shiftReg:l0|reg[1][0]
To Node      : shiftReg:l0|reg[2][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.665

Slack        : 0.465
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.666

Slack        : 0.465
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:8:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:9:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.665

Slack        : 0.465
From Node    : shiftReg:l0|reg[0][2]
To Node      : shiftReg:l0|reg[1][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.665

Slack        : 0.465
From Node    : shiftReg:l0|reg[3][14]
To Node      : shiftReg:l0|reg[4][14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.665

Slack        : 0.465
From Node    : shiftReg:l0|reg[2][5]
To Node      : shiftReg:l0|reg[3][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.665

Slack        : 0.465
From Node    : shiftReg:l0|reg[3][5]
To Node      : shiftReg:l0|reg[4][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.665

Slack        : 0.465
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.666

Slack        : 0.465
From Node    : shiftReg:l0|reg[3][7]
To Node      : shiftReg:l0|reg[4][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.665

Slack        : 0.465
From Node    : shiftReg:l0|reg[3][8]
To Node      : shiftReg:l0|reg[4][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.665

Slack        : 0.465
From Node    : shiftReg:l0|reg[0][9]
To Node      : shiftReg:l0|reg[1][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.665

Slack        : 0.465
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:2:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.665

Slack        : 0.466
From Node    : shiftReg:l0|reg[3][12]
To Node      : shiftReg:l0|reg[4][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.666

Slack        : 0.466
From Node    : shiftReg:l0|reg[3][0]
To Node      : shiftReg:l0|reg[4][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.666

Slack        : 0.466
From Node    : shiftReg:l0|reg[2][3]
To Node      : shiftReg:l0|reg[3][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.666

Slack        : 0.466
From Node    : shiftReg:l0|reg[3][2]
To Node      : shiftReg:l0|reg[4][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.666

Slack        : 0.466
From Node    : shiftReg:l0|reg[3][4]
To Node      : shiftReg:l0|reg[4][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.666

Slack        : 0.466
From Node    : shiftReg:l0|reg[7][5]
To Node      : shiftReg:l0|reg[8][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.666

Slack        : 0.466
From Node    : shiftReg:l0|reg[0][8]
To Node      : shiftReg:l0|reg[1][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.666

Slack        : 0.466
From Node    : shiftReg:l0|reg[0][10]
To Node      : shiftReg:l0|reg[1][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.666

Slack        : 0.469
From Node    : shiftReg:l0|reg[6][4]
To Node      : shiftReg:l0|reg[7][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.669

Slack        : 0.469
From Node    : shiftReg:l0|reg[1][15]
To Node      : shiftReg:l0|reg[2][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.669

Slack        : 0.470
From Node    : shiftReg:l0|reg[8][13]
To Node      : shiftReg:l0|reg[9][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.670

Slack        : 0.470
From Node    : shiftReg:l0|reg[8][3]
To Node      : shiftReg:l0|reg[9][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.670

Slack        : 0.470
From Node    : shiftReg:l0|reg[6][7]
To Node      : shiftReg:l0|reg[7][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.670

Slack        : 0.470
From Node    : shiftReg:l0|reg[5][8]
To Node      : shiftReg:l0|reg[6][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.670

Slack        : 0.471
From Node    : shiftReg:l0|reg[8][11]
To Node      : shiftReg:l0|reg[9][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.671

Slack        : 0.471
From Node    : shiftReg:l0|reg[6][11]
To Node      : shiftReg:l0|reg[7][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.671

Slack        : 0.471
From Node    : shiftReg:l0|reg[6][14]
To Node      : shiftReg:l0|reg[7][14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.671

Slack        : 0.471
From Node    : shiftReg:l0|reg[4][15]
To Node      : shiftReg:l0|reg[5][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.671

Slack        : 0.471
From Node    : shiftReg:l0|reg[5][10]
To Node      : shiftReg:l0|reg[6][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.671

Slack        : 0.472
From Node    : shiftReg:l0|reg[0][3]
To Node      : shiftReg:l0|reg[1][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.672

Slack        : 0.472
From Node    : shiftReg:l0|reg[0][5]
To Node      : shiftReg:l0|reg[1][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.672

Slack        : 0.472
From Node    : shiftReg:l0|reg[5][14]
To Node      : shiftReg:l0|reg[6][14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.672

Slack        : 0.472
From Node    : shiftReg:l0|reg[6][6]
To Node      : shiftReg:l0|reg[7][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.672

Slack        : 0.472
From Node    : shiftReg:l0|reg[8][6]
To Node      : shiftReg:l0|reg[9][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.672

Slack        : 0.472
From Node    : shiftReg:l0|reg[8][15]
To Node      : shiftReg:l0|reg[9][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.672

Slack        : 0.473
From Node    : shiftReg:l0|reg[8][2]
To Node      : shiftReg:l0|reg[9][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.673

Slack        : 0.473
From Node    : shiftReg:l0|reg[1][6]
To Node      : shiftReg:l0|reg[2][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.673

Slack        : 0.473
From Node    : shiftReg:l0|reg[1][7]
To Node      : shiftReg:l0|reg[2][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.673

Slack        : 0.473
From Node    : shiftReg:l0|reg[8][7]
To Node      : shiftReg:l0|reg[9][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.673

Slack        : 0.473
From Node    : shiftReg:l0|reg[1][10]
To Node      : shiftReg:l0|reg[2][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.673

Slack        : 0.474
From Node    : shiftReg:l0|reg[8][0]
To Node      : shiftReg:l0|reg[9][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.674

Slack        : 0.474
From Node    : shiftReg:l0|reg[6][0]
To Node      : shiftReg:l0|reg[7][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.674

Slack        : 0.479
From Node    : LSTM_cell2:u0|nReg:r1|Q[15]
To Node      : LSTM_cell2:u0|fixed_adder:u2|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.679

Slack        : 0.480
From Node    : shiftReg:l0|reg[5][1]
To Node      : shiftReg:l0|reg[6][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.057
Data Delay   : 0.681

Slack        : 0.482
From Node    : shiftReg:l0|reg[5][3]
To Node      : shiftReg:l0|reg[6][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.682

Slack        : 0.482
From Node    : shiftReg:l0|reg[5][5]
To Node      : shiftReg:l0|reg[6][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.682

Slack        : 0.482
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:1:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:2:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.682

Slack        : 0.483
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:7:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:8:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.683

Slack        : 0.483
From Node    : shiftReg:l0|reg[6][12]
To Node      : shiftReg:l0|reg[7][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.683

Slack        : 0.484
From Node    : shiftReg:l0|reg[8][12]
To Node      : shiftReg:l0|reg[9][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.684

Slack        : 0.484
From Node    : shiftReg:l0|reg[5][15]
To Node      : shiftReg:l0|reg[6][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.684

Slack        : 0.492
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:15:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:16:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.692

Slack        : 0.492
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:0:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:1:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.692

Slack        : 0.510
From Node    : shiftReg:l0|reg[5][13]
To Node      : shiftReg:l0|reg[6][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.055
Data Delay   : 0.709

Slack        : 0.551
From Node    : input[8]
To Node      : shiftReg:l0|reg[0][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.848
Data Delay   : 2.043

Slack        : 0.555
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.056
Data Delay   : 0.755
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock'                                         ;
+--------------------------------------------------------------------------------+
Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.697
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.671
Data Delay   : 2.228

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 8.700
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.659
Data Delay   : 2.213

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.807
Data Delay   : 2.165

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.811
Data Delay   : 2.169

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.786
Data Delay   : 2.144

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.807
Data Delay   : 2.165

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.787
Data Delay   : 2.145

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.807
Data Delay   : 2.165

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.786
Data Delay   : 2.144

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.786
Data Delay   : 2.144

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.786
Data Delay   : 2.144

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.787
Data Delay   : 2.145

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.786
Data Delay   : 2.144

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.787
Data Delay   : 2.145

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.800
Data Delay   : 2.158

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.787
Data Delay   : 2.145

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.806
Data Delay   : 2.164

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.806
Data Delay   : 2.164

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.806
Data Delay   : 2.164

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.806
Data Delay   : 2.164

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.809
Data Delay   : 2.167

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.803
Data Delay   : 2.161

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.809
Data Delay   : 2.167

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.809
Data Delay   : 2.167

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.809
Data Delay   : 2.167

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.809
Data Delay   : 2.167

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.787
Data Delay   : 2.145

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.782
Data Delay   : 2.140

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.782
Data Delay   : 2.140

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.782
Data Delay   : 2.140

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.782
Data Delay   : 2.140

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.782
Data Delay   : 2.140

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.784
Data Delay   : 2.142

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.787
Data Delay   : 2.145

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.784
Data Delay   : 2.142

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.784
Data Delay   : 2.142

Slack        : 9.072
From Node    : reset
To Node      : nReg:r0|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.782
Data Delay   : 2.140

Slack        : 9.072
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.807
Data Delay   : 2.165
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock'                                          ;
+--------------------------------------------------------------------------------+
Slack        : 0.411
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.875
Data Delay   : 1.930

Slack        : 0.411
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.875
Data Delay   : 1.930

Slack        : 0.411
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.875
Data Delay   : 1.930

Slack        : 0.411
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.875
Data Delay   : 1.930

Slack        : 0.411
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.875
Data Delay   : 1.930

Slack        : 0.411
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.875
Data Delay   : 1.930

Slack        : 0.411
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.875
Data Delay   : 1.930

Slack        : 0.411
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.875
Data Delay   : 1.930

Slack        : 0.411
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.875
Data Delay   : 1.930

Slack        : 0.420
From Node    : reset
To Node      : shiftReg:l0|reg[7][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.851
Data Delay   : 1.915

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : shiftReg:l0|reg[5][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.851
Data Delay   : 1.915

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : shiftReg:l0|reg[9][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.851
Data Delay   : 1.915

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : shiftReg:l0|reg[3][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.851
Data Delay   : 1.915

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.878
Data Delay   : 1.942

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : shiftReg:l0|reg[2][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.851
Data Delay   : 1.915

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.854
Data Delay   : 1.918

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : shiftReg:l0|reg[8][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.851
Data Delay   : 1.915

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.874
Data Delay   : 1.938

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.854
Data Delay   : 1.918

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.873
Data Delay   : 1.937

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.873
Data Delay   : 1.937

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r5|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.863
Data Delay   : 1.927

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.876
Data Delay   : 1.940

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.876
Data Delay   : 1.940

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.876
Data Delay   : 1.940

Slack        : 0.420
From Node    : reset
To Node      : shiftReg:l0|reg[7][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.851
Data Delay   : 1.915

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.859
Data Delay   : 1.923

Slack        : 0.420
From Node    : reset
To Node      : shiftReg:l0|reg[8][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.851
Data Delay   : 1.915

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.867
Data Delay   : 1.931

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.872
Data Delay   : 1.936

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.854
Data Delay   : 1.918

Slack        : 0.420
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.870
Data Delay   : 1.934

Slack        : 0.420
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.860
Data Delay   : 1.924
+--------------------------------------------------------------------------------+



----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 3.824
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 0.192
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                          ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 8.667
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                           ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 0.456
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------------------------------+
Clock         : clock
Slack         : 4.345
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                            ;
+--------------------------------------------------------------------------------+
Slack        : 3.824
From Node    : b_ad[0]
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 5.091

Slack        : 4.124
From Node    : b_ad[1]
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 4.791

Slack        : 4.424
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.043
Data Delay   : 5.455

Slack        : 4.453
From Node    : flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff|q
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -1.170
Data Delay   : 3.792

Slack        : 4.473
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:0:ff|q
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -1.170
Data Delay   : 3.772

Slack        : 4.507
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.043
Data Delay   : 5.372

Slack        : 4.565
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.043
Data Delay   : 5.314

Slack        : 4.590
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:1:ff|q
To Node      : w_ad[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -1.170
Data Delay   : 3.655

Slack        : 4.620
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.451

Slack        : 4.657
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.049
Data Delay   : 5.216

Slack        : 4.657
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.043
Data Delay   : 5.222

Slack        : 4.684
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.387

Slack        : 4.688
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.383

Slack        : 4.690
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.045
Data Delay   : 5.187

Slack        : 4.703
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.368

Slack        : 4.724
From Node    : shiftReg:l0|reg[4][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.045
Data Delay   : 5.153

Slack        : 4.742
From Node    : b_ad[0]
To Node      : w_ad[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 4.173

Slack        : 4.752
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.045
Data Delay   : 5.125

Slack        : 4.752
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.319

Slack        : 4.756
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.315

Slack        : 4.761
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.310

Slack        : 4.767
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.304

Slack        : 4.771
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.300

Slack        : 4.788
From Node    : b_ad[0]
To Node      : w_ad[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 4.127

Slack        : 4.791
From Node    : b_ad[1]
To Node      : w_ad[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 4.124

Slack        : 4.800
From Node    : shiftReg:l0|reg[5][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.047
Data Delay   : 5.075

Slack        : 4.820
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.251

Slack        : 4.822
From Node    : shiftReg:l0|reg[6][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.049
Data Delay   : 5.051

Slack        : 4.824
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.247

Slack        : 4.825
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.246

Slack        : 4.828
From Node    : wbxh.wx[12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.706

Slack        : 4.829
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.242

Slack        : 4.830
From Node    : shiftReg:l0|reg[8][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.049
Data Delay   : 5.043

Slack        : 4.832
From Node    : shiftReg:l0|reg[4][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.047
Data Delay   : 5.043

Slack        : 4.835
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.236

Slack        : 4.837
From Node    : b_ad[1]
To Node      : w_ad[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 4.078

Slack        : 4.839
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.232

Slack        : 4.845
From Node    : wbxh.wx[10]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.689

Slack        : 4.851
From Node    : wbxh.wx[5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.683

Slack        : 4.851
From Node    : wbxh.wx[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.683

Slack        : 4.853
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.143
Data Delay   : 5.212

Slack        : 4.853
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.218

Slack        : 4.856
From Node    : wbxh.wx[8]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.678

Slack        : 4.857
From Node    : shiftReg:l0|reg[8][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.047
Data Delay   : 5.018

Slack        : 4.858
From Node    : shiftReg:l0|reg[3][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.045
Data Delay   : 5.019

Slack        : 4.868
From Node    : shiftReg:l0|reg[5][11]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.049
Data Delay   : 5.005

Slack        : 4.868
From Node    : b_ad[1]
To Node      : w_ad[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 4.047

Slack        : 4.869
From Node    : wbxh.wx[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.665

Slack        : 4.886
From Node    : shiftReg:l0|reg[5][3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.040
Data Delay   : 4.996

Slack        : 4.886
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.147
Data Delay   : 5.183

Slack        : 4.888
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.183

Slack        : 4.892
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.179

Slack        : 4.893
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.178

Slack        : 4.895
From Node    : wbxh.wx[6]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.639

Slack        : 4.896
From Node    : shiftReg:l0|reg[4][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.049
Data Delay   : 4.977

Slack        : 4.897
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.174

Slack        : 4.903
From Node    : wbxh.wx[14]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.631

Slack        : 4.903
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.168

Slack        : 4.907
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.164

Slack        : 4.908
From Node    : wbxh.wx[7]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.626

Slack        : 4.909
From Node    : b_ad[0]
To Node      : w_ad[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 4.006

Slack        : 4.910
From Node    : wbxh.wx[4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.624

Slack        : 4.910
From Node    : flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff|q
To Node      : w_ad[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -1.170
Data Delay   : 3.335

Slack        : 4.912
From Node    : shiftReg:l0|reg[8][6]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.042
Data Delay   : 4.968

Slack        : 4.914
From Node    : wbxh.wx[15]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.620

Slack        : 4.916
From Node    : wbxh.wx[11]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.618

Slack        : 4.917
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.143
Data Delay   : 5.148

Slack        : 4.917
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.154

Slack        : 4.920
From Node    : shiftReg:l0|reg[8][11]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.049
Data Delay   : 4.953

Slack        : 4.920
From Node    : shiftReg:l0|reg[4][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.147
Data Delay   : 5.149

Slack        : 4.921
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.143
Data Delay   : 5.144

Slack        : 4.921
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.150

Slack        : 4.930
From Node    : shiftReg:l0|reg[5][0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.049
Data Delay   : 4.943

Slack        : 4.930
From Node    : b_ad[3]
To Node      : w_ad[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 3.985

Slack        : 4.934
From Node    : wbxh.wx[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.600

Slack        : 4.938
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:0:ff|q
To Node      : w_ad[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -1.170
Data Delay   : 3.307

Slack        : 4.942
From Node    : b_ad[2]
To Node      : w_ad[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 3.973

Slack        : 4.947
From Node    : shiftReg:l0|reg[4][4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.045
Data Delay   : 4.930

Slack        : 4.948
From Node    : shiftReg:l0|reg[8][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.147
Data Delay   : 5.121

Slack        : 4.948
From Node    : wbxh.wx[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.586

Slack        : 4.950
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.147
Data Delay   : 5.119

Slack        : 4.951
From Node    : wbxh.wx[13]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.112
Data Delay   : 5.583

Slack        : 4.954
From Node    : shiftReg:l0|reg[5][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.147
Data Delay   : 5.115

Slack        : 4.956
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.115

Slack        : 4.960
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.111

Slack        : 4.961
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.110

Slack        : 4.961
From Node    : wbxh.wh[14]
To Node      : LSTM_cell2:u0|mac_pe:u1|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.119
Data Delay   : 5.580

Slack        : 4.965
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.106

Slack        : 4.965
From Node    : wbxh.wh[14]
To Node      : LSTM_cell2:u0|mac_pe:u1|res[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.119
Data Delay   : 5.576

Slack        : 4.967
From Node    : shiftReg:l0|reg[3][1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.047
Data Delay   : 4.908

Slack        : 4.971
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.100

Slack        : 4.975
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.096

Slack        : 4.977
From Node    : shiftReg:l0|reg[3][3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.040
Data Delay   : 4.905

Slack        : 4.979
From Node    : shiftReg:l0|reg[5][4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.045
Data Delay   : 4.898

Slack        : 4.983
From Node    : shiftReg:l0|reg[8][4]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : -0.045
Data Delay   : 4.894

Slack        : 4.983
From Node    : wbxh.wh[9]
To Node      : LSTM_cell2:u0|mac_pe:u1|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.119
Data Delay   : 5.558

Slack        : 4.984
From Node    : shiftReg:l0|reg[4][5]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.147
Data Delay   : 5.085

Slack        : 4.984
From Node    : b_ad[2]
To Node      : w_ad[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.000
Data Delay   : 3.931

Slack        : 4.985
From Node    : shiftReg:l0|reg[8][12]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.143
Data Delay   : 5.080

Slack        : 4.985
From Node    : counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
To Node      : LSTM_cell2:u0|mac_pe:u0|res[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 0.149
Data Delay   : 5.086
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                             ;
+--------------------------------------------------------------------------------+
Slack        : 0.192
From Node    : shiftReg:l0|reg[7][11]
To Node      : shiftReg:l0|reg[8][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.313

Slack        : 0.193
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.314

Slack        : 0.193
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:14:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:15:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.313

Slack        : 0.193
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.314

Slack        : 0.194
From Node    : shiftReg:l0|reg[2][11]
To Node      : shiftReg:l0|reg[3][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.315

Slack        : 0.194
From Node    : shiftReg:l0|reg[2][1]
To Node      : shiftReg:l0|reg[3][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.314

Slack        : 0.194
From Node    : shiftReg:l0|reg[7][13]
To Node      : shiftReg:l0|reg[8][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.314

Slack        : 0.194
From Node    : shiftReg:l0|reg[7][3]
To Node      : shiftReg:l0|reg[8][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.314

Slack        : 0.194
From Node    : shiftReg:l0|reg[7][6]
To Node      : shiftReg:l0|reg[8][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.314

Slack        : 0.194
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:13:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:14:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.314

Slack        : 0.194
From Node    : shiftReg:l0|reg[7][15]
To Node      : shiftReg:l0|reg[8][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.315

Slack        : 0.194
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.315

Slack        : 0.195
From Node    : shiftReg:l0|reg[7][12]
To Node      : shiftReg:l0|reg[8][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.316

Slack        : 0.195
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:11:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:12:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.315

Slack        : 0.195
From Node    : shiftReg:l0|reg[2][9]
To Node      : shiftReg:l0|reg[3][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.315

Slack        : 0.196
From Node    : shiftReg:l0|reg[2][4]
To Node      : shiftReg:l0|reg[3][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.316

Slack        : 0.196
From Node    : shiftReg:l0|reg[0][7]
To Node      : shiftReg:l0|reg[1][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.316

Slack        : 0.199
From Node    : shiftReg:l0|reg[5][2]
To Node      : shiftReg:l0|reg[6][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.319

Slack        : 0.199
From Node    : shiftReg:l0|reg[5][7]
To Node      : shiftReg:l0|reg[6][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.319

Slack        : 0.200
From Node    : shiftReg:l0|reg[5][0]
To Node      : shiftReg:l0|reg[6][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.320

Slack        : 0.200
From Node    : shiftReg:l0|reg[5][4]
To Node      : shiftReg:l0|reg[6][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.320

Slack        : 0.207
From Node    : shiftReg:l0|reg[5][11]
To Node      : shiftReg:l0|reg[6][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.328

Slack        : 0.253
From Node    : LSTM_cell2:u0|nReg:r7|Q[5]~_Duplicate_1
To Node      : nReg:r0|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.373

Slack        : 0.253
From Node    : LSTM_cell2:u0|nReg:r7|Q[6]~_Duplicate_1
To Node      : nReg:r0|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.373

Slack        : 0.255
From Node    : LSTM_cell2:u0|nReg:r7|Q[4]~_Duplicate_1
To Node      : nReg:r0|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.375

Slack        : 0.255
From Node    : LSTM_cell2:u0|nReg:r7|Q[7]~_Duplicate_1
To Node      : nReg:r0|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.375

Slack        : 0.260
From Node    : shiftReg:l0|reg[4][13]
To Node      : shiftReg:l0|reg[5][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.381

Slack        : 0.260
From Node    : shiftReg:l0|reg[7][2]
To Node      : shiftReg:l0|reg[8][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.380

Slack        : 0.260
From Node    : shiftReg:l0|reg[2][8]
To Node      : shiftReg:l0|reg[3][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.381

Slack        : 0.261
From Node    : shiftReg:l0|reg[0][9]
To Node      : shiftReg:l0|reg[1][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.382

Slack        : 0.266
From Node    : shiftReg:l0|reg[3][11]
To Node      : shiftReg:l0|reg[4][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.387

Slack        : 0.266
From Node    : shiftReg:l0|reg[0][1]
To Node      : shiftReg:l0|reg[1][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.386

Slack        : 0.266
From Node    : shiftReg:l0|reg[3][15]
To Node      : shiftReg:l0|reg[4][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.386

Slack        : 0.266
From Node    : shiftReg:l0|reg[3][8]
To Node      : shiftReg:l0|reg[4][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.387

Slack        : 0.266
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.387

Slack        : 0.267
From Node    : shiftReg:l0|reg[7][1]
To Node      : shiftReg:l0|reg[8][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.387

Slack        : 0.267
From Node    : shiftReg:l0|reg[5][1]
To Node      : shiftReg:l0|reg[6][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.387

Slack        : 0.267
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.388

Slack        : 0.267
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.388

Slack        : 0.267
From Node    : shiftReg:l0|reg[0][4]
To Node      : shiftReg:l0|reg[1][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.387

Slack        : 0.267
From Node    : shiftReg:l0|reg[3][14]
To Node      : shiftReg:l0|reg[4][14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.388

Slack        : 0.267
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.388

Slack        : 0.267
From Node    : shiftReg:l0|reg[2][5]
To Node      : shiftReg:l0|reg[3][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.387

Slack        : 0.267
From Node    : shiftReg:l0|reg[3][6]
To Node      : shiftReg:l0|reg[4][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.387

Slack        : 0.267
From Node    : shiftReg:l0|reg[3][7]
To Node      : shiftReg:l0|reg[4][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.387

Slack        : 0.267
From Node    : shiftReg:l0|reg[0][8]
To Node      : shiftReg:l0|reg[1][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.388

Slack        : 0.267
From Node    : shiftReg:l0|reg[7][9]
To Node      : shiftReg:l0|reg[8][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.387

Slack        : 0.267
From Node    : shiftReg:l0|reg[3][9]
To Node      : shiftReg:l0|reg[4][9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.387

Slack        : 0.267
From Node    : shiftReg:l0|reg[3][10]
To Node      : shiftReg:l0|reg[4][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.387

Slack        : 0.267
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:2:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.387

Slack        : 0.268
From Node    : shiftReg:l0|reg[3][0]
To Node      : shiftReg:l0|reg[4][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.388

Slack        : 0.268
From Node    : shiftReg:l0|reg[1][0]
To Node      : shiftReg:l0|reg[2][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.388

Slack        : 0.268
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:8:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:9:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.388

Slack        : 0.268
From Node    : shiftReg:l0|reg[3][2]
To Node      : shiftReg:l0|reg[4][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.388

Slack        : 0.268
From Node    : shiftReg:l0|reg[3][5]
To Node      : shiftReg:l0|reg[4][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.388

Slack        : 0.268
From Node    : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.389

Slack        : 0.268
From Node    : shiftReg:l0|reg[0][10]
To Node      : shiftReg:l0|reg[1][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.388

Slack        : 0.269
From Node    : shiftReg:l0|reg[3][1]
To Node      : shiftReg:l0|reg[4][1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.389

Slack        : 0.269
From Node    : shiftReg:l0|reg[3][12]
To Node      : shiftReg:l0|reg[4][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.389

Slack        : 0.269
From Node    : shiftReg:l0|reg[0][2]
To Node      : shiftReg:l0|reg[1][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.389

Slack        : 0.269
From Node    : shiftReg:l0|reg[2][3]
To Node      : shiftReg:l0|reg[3][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.389

Slack        : 0.269
From Node    : shiftReg:l0|reg[3][4]
To Node      : shiftReg:l0|reg[4][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.389

Slack        : 0.269
From Node    : shiftReg:l0|reg[7][5]
To Node      : shiftReg:l0|reg[8][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.389

Slack        : 0.270
From Node    : shiftReg:l0|reg[1][15]
To Node      : shiftReg:l0|reg[2][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.390

Slack        : 0.270
From Node    : shiftReg:l0|reg[5][15]
To Node      : shiftReg:l0|reg[6][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.038
Data Delay   : 0.392

Slack        : 0.270
From Node    : shiftReg:l0|reg[5][8]
To Node      : shiftReg:l0|reg[6][8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.391

Slack        : 0.271
From Node    : shiftReg:l0|reg[8][11]
To Node      : shiftReg:l0|reg[9][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.392

Slack        : 0.271
From Node    : shiftReg:l0|reg[6][11]
To Node      : shiftReg:l0|reg[7][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.392

Slack        : 0.271
From Node    : shiftReg:l0|reg[8][3]
To Node      : shiftReg:l0|reg[9][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.391

Slack        : 0.271
From Node    : shiftReg:l0|reg[6][4]
To Node      : shiftReg:l0|reg[7][4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.391

Slack        : 0.271
From Node    : shiftReg:l0|reg[6][14]
To Node      : shiftReg:l0|reg[7][14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.392

Slack        : 0.271
From Node    : shiftReg:l0|reg[8][15]
To Node      : shiftReg:l0|reg[9][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.392

Slack        : 0.272
From Node    : shiftReg:l0|reg[0][3]
To Node      : shiftReg:l0|reg[1][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.392

Slack        : 0.272
From Node    : LSTM_cell2:u0|nReg:r1|Q[15]
To Node      : LSTM_cell2:u0|fixed_adder:u2|res[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.035
Data Delay   : 0.391

Slack        : 0.272
From Node    : shiftReg:l0|reg[0][5]
To Node      : shiftReg:l0|reg[1][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.392

Slack        : 0.272
From Node    : shiftReg:l0|reg[4][15]
To Node      : shiftReg:l0|reg[5][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.392

Slack        : 0.272
From Node    : shiftReg:l0|reg[6][7]
To Node      : shiftReg:l0|reg[7][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.392

Slack        : 0.272
From Node    : shiftReg:l0|reg[5][10]
To Node      : shiftReg:l0|reg[6][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.392

Slack        : 0.273
From Node    : shiftReg:l0|reg[8][13]
To Node      : shiftReg:l0|reg[9][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.393

Slack        : 0.273
From Node    : shiftReg:l0|reg[5][14]
To Node      : shiftReg:l0|reg[6][14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.394

Slack        : 0.273
From Node    : shiftReg:l0|reg[1][6]
To Node      : shiftReg:l0|reg[2][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.393

Slack        : 0.273
From Node    : shiftReg:l0|reg[1][7]
To Node      : shiftReg:l0|reg[2][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.393

Slack        : 0.273
From Node    : shiftReg:l0|reg[1][10]
To Node      : shiftReg:l0|reg[2][10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.393

Slack        : 0.274
From Node    : shiftReg:l0|reg[8][2]
To Node      : shiftReg:l0|reg[9][2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.394

Slack        : 0.275
From Node    : shiftReg:l0|reg[6][6]
To Node      : shiftReg:l0|reg[7][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.395

Slack        : 0.275
From Node    : shiftReg:l0|reg[8][6]
To Node      : shiftReg:l0|reg[9][6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.395

Slack        : 0.275
From Node    : shiftReg:l0|reg[8][7]
To Node      : shiftReg:l0|reg[9][7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.395

Slack        : 0.276
From Node    : shiftReg:l0|reg[8][0]
To Node      : shiftReg:l0|reg[9][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.396

Slack        : 0.276
From Node    : shiftReg:l0|reg[6][0]
To Node      : shiftReg:l0|reg[7][0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.396

Slack        : 0.278
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:7:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:8:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.398

Slack        : 0.278
From Node    : shiftReg:l0|reg[5][3]
To Node      : shiftReg:l0|reg[6][3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.398

Slack        : 0.278
From Node    : shiftReg:l0|reg[5][5]
To Node      : shiftReg:l0|reg[6][5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.398

Slack        : 0.279
From Node    : shiftReg:l0|reg[8][12]
To Node      : shiftReg:l0|reg[9][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.400

Slack        : 0.279
From Node    : shiftReg:l0|reg[6][12]
To Node      : shiftReg:l0|reg[7][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.037
Data Delay   : 0.400

Slack        : 0.281
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:1:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:2:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.401

Slack        : 0.284
From Node    : shiftReg:l0|reg[5][13]
To Node      : shiftReg:l0|reg[6][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.404

Slack        : 0.287
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:15:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:16:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.407

Slack        : 0.290
From Node    : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:0:ff|q
To Node      : LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:1:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.410

Slack        : 0.333
From Node    : output_layer:u1|mac_pe:u5|res[10]
To Node      : output_layer:u1|nReg:r5|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.038
Data Delay   : 0.455

Slack        : 0.333
From Node    : output_layer:u1|mac_pe:u2|res[3]
To Node      : output_layer:u1|nReg:r2|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 0.036
Data Delay   : 0.453
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock'                                         ;
+--------------------------------------------------------------------------------+
Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.667
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r8|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.065
Data Delay   : 1.705

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.668
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r7|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.056
Data Delay   : 1.695

Slack        : 8.897
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.141
Data Delay   : 1.666

Slack        : 8.897
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.138
Data Delay   : 1.663

Slack        : 8.897
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.138
Data Delay   : 1.663

Slack        : 8.897
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.138
Data Delay   : 1.663

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.138
Data Delay   : 1.662

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.126
Data Delay   : 1.650

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.126
Data Delay   : 1.650

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.126
Data Delay   : 1.650

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1b|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.125
Data Delay   : 1.649

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.125
Data Delay   : 1.649

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.126
Data Delay   : 1.650

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.139
Data Delay   : 1.663

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.118
Data Delay   : 1.642

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.138
Data Delay   : 1.662

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.118
Data Delay   : 1.642

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r3|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.129
Data Delay   : 1.653

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.139
Data Delay   : 1.663

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.137
Data Delay   : 1.661

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.118
Data Delay   : 1.642

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.118
Data Delay   : 1.642

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.126
Data Delay   : 1.650

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.139
Data Delay   : 1.663

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.132
Data Delay   : 1.656

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.139
Data Delay   : 1.663

Slack        : 8.898
From Node    : reset
To Node      : output_layer:u1|nReg:r1c|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 10.000
Clock Skew   : 1.118
Data Delay   : 1.642
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock'                                          ;
+--------------------------------------------------------------------------------+
Slack        : 0.456
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.223

Slack        : 0.456
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.223

Slack        : 0.456
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.223

Slack        : 0.456
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.223

Slack        : 0.456
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.223

Slack        : 0.456
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.223

Slack        : 0.456
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.223

Slack        : 0.456
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.223

Slack        : 0.456
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.186
Data Delay   : 1.232

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[6][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.229

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[7][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[8][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[9][15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r1|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[9]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[8]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.229

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : LSTM_cell2:u0|nReg:r0|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.173
Data Delay   : 1.219

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.229

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[6][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r4|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[7][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[14]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.184
Data Delay   : 1.230

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.184
Data Delay   : 1.230

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.184
Data Delay   : 1.230

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[8][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[10]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.184
Data Delay   : 1.230

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[7]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[6]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[9][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.185
Data Delay   : 1.231

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[5]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[4][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[4]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.177
Data Delay   : 1.223

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.185
Data Delay   : 1.231

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.185
Data Delay   : 1.231

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[15]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.185
Data Delay   : 1.231

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[5][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.229

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1d|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.185
Data Delay   : 1.231

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.229

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[2][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[3][11]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.229

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.181
Data Delay   : 1.227

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[1]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.181
Data Delay   : 1.227

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[3]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.181
Data Delay   : 1.227

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r1a|Q[2]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.181
Data Delay   : 1.227

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|nReg:r2|Q[0]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.182
Data Delay   : 1.228

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[6][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[7][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[8][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.229

Slack        : 0.462
From Node    : reset
To Node      : output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff|q
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.183
Data Delay   : 1.229

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[9][12]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.169
Data Delay   : 1.215

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[3][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.165
Data Delay   : 1.211

Slack        : 0.462
From Node    : reset
To Node      : shiftReg:l0|reg[4][13]
Launch Clock : clock
Latch Clock  : clock
Relationship : 0.000
Clock Skew   : 1.165
Data Delay   : 1.211
+--------------------------------------------------------------------------------+



----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+--------------------------------------------------------------------------------+
Clock               : Worst-case Slack
Setup               : 0.278
Hold                : 0.192
Recovery            : 8.605
Removal             : 0.411
Minimum Pulse Width : 4.345

Clock               :  clock
Setup               : 0.278
Hold                : 0.192
Recovery            : 8.605
Removal             : 0.411
Minimum Pulse Width : 4.345

Clock               : Design-wide TNS
Setup               : 0.0
Hold                : 0.0
Recovery            : 0.0
Removal             : 0.0
Minimum Pulse Width : 0.0

Clock               :  clock
Setup               : 0.000
Hold                : 0.000
Recovery            : 0.000
Removal             : 0.000
Minimum Pulse Width : 0.000
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                  ;
+--------------------------------------------------------------------------------+
Pin                     : w_ad[0]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : w_ad[1]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : w_ad[2]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : w_ad[3]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : w_ad[4]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[0]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[1]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[2]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[3]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[4]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[5]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[6]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[7]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[8]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[9]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[10]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[11]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[12]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[13]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[14]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : output[15]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : ready
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : done
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : ~ALTERA_DCLK~
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : ~ALTERA_nCEO~
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Input Transition Times                                                         ;
+--------------------------------------------------------------------------------+
Pin             : b_ad[0]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b_ad[1]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b_ad[2]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b_ad[3]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b_ad[4]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : clock
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : reset
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : start
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : clear
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[6]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[5]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[4]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[3]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[2]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[1]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[0]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[6]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[5]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[4]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[3]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[2]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[1]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[0]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[15]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[14]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[13]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[12]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[11]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[10]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[9]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[8]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bh[7]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[15]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[14]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[13]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[12]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[11]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[10]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[9]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[8]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.bx[7]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[0]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[1]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[2]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[3]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[4]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[5]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[6]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[7]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[8]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[9]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[10]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[11]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[12]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[13]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[14]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wh[15]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[0]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[1]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[2]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[3]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[4]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[5]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[6]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[7]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[8]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[9]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[10]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[11]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[12]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[13]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[14]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : wbxh.wx[15]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[0]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[1]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[2]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[3]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[4]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[5]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[6]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[7]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[8]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[9]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[10]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[11]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[12]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[13]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[14]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : input[15]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_ASDO_DATA1~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_FLASH_nCE_nCSO~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_DATA0~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                ;
+--------------------------------------------------------------------------------+
Pin                                  : w_ad[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00616 V
Ringback Voltage on Rise at FPGA Pin : 0.191 V
Ringback Voltage on Fall at FPGA Pin : 0.099 V
10-90 Rise Time at FPGA Pin          : 2.83e-09 s
90-10 Fall Time at FPGA Pin          : 2.56e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00616 V
Ringback Voltage on Rise at Far-end  : 0.191 V
Ringback Voltage on Fall at Far-end  : 0.099 V
10-90 Rise Time at Far-end           : 2.83e-09 s
90-10 Fall Time at Far-end           : 2.56e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.44e-09 V
Voh Max at FPGA Pin                  : 2.39 V
Vol Min at FPGA Pin                  : -0.0265 V
Ringback Voltage on Rise at FPGA Pin : 0.2 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 2.94e-10 s
90-10 Fall Time at FPGA Pin          : 3.12e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.44e-09 V
Voh Max at Far-end                   : 2.39 V
Vol Min at Far-end                   : -0.0265 V
Ringback Voltage on Rise at Far-end  : 0.2 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 2.94e-10 s
90-10 Fall Time at Far-end           : 3.12e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.95e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.016 V
Ringback Voltage on Rise at FPGA Pin : 0.22 V
Ringback Voltage on Fall at FPGA Pin : 0.025 V
10-90 Rise Time at FPGA Pin          : 3.06e-10 s
90-10 Fall Time at FPGA Pin          : 3.3e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.95e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.016 V
Ringback Voltage on Rise at Far-end  : 0.22 V
Ringback Voltage on Fall at Far-end  : 0.025 V
10-90 Rise Time at Far-end           : 3.06e-10 s
90-10 Fall Time at Far-end           : 3.3e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ready
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.44e-09 V
Voh Max at FPGA Pin                  : 2.39 V
Vol Min at FPGA Pin                  : -0.0265 V
Ringback Voltage on Rise at FPGA Pin : 0.2 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 2.94e-10 s
90-10 Fall Time at FPGA Pin          : 3.12e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.44e-09 V
Voh Max at Far-end                   : 2.39 V
Vol Min at Far-end                   : -0.0265 V
Ringback Voltage on Rise at Far-end  : 0.2 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 2.94e-10 s
90-10 Fall Time at Far-end           : 3.12e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : done
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.44e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.0145 V
Ringback Voltage on Rise at FPGA Pin : 0.169 V
Ringback Voltage on Fall at FPGA Pin : 0.026 V
10-90 Rise Time at FPGA Pin          : 4.83e-10 s
90-10 Fall Time at FPGA Pin          : 4.71e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.44e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.0145 V
Ringback Voltage on Rise at Far-end  : 0.169 V
Ringback Voltage on Fall at Far-end  : 0.026 V
10-90 Rise Time at Far-end           : 4.83e-10 s
90-10 Fall Time at Far-end           : 4.71e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.45e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.0609 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.095 V
10-90 Rise Time at FPGA Pin          : 2.82e-10 s
90-10 Fall Time at FPGA Pin          : 2.59e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.45e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.0609 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.095 V
10-90 Rise Time at Far-end           : 2.82e-10 s
90-10 Fall Time at Far-end           : 2.59e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.61e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00274 V
Ringback Voltage on Rise at FPGA Pin : 0.141 V
Ringback Voltage on Fall at FPGA Pin : 0.006 V
10-90 Rise Time at FPGA Pin          : 4.7e-10 s
90-10 Fall Time at FPGA Pin          : 6.02e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.61e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00274 V
Ringback Voltage on Rise at Far-end  : 0.141 V
Ringback Voltage on Fall at Far-end  : 0.006 V
10-90 Rise Time at Far-end           : 4.7e-10 s
90-10 Fall Time at Far-end           : 6.02e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                               ;
+--------------------------------------------------------------------------------+
Pin                                  : w_ad[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00344 V
Ringback Voltage on Rise at FPGA Pin : 0.134 V
Ringback Voltage on Fall at FPGA Pin : 0.075 V
10-90 Rise Time at FPGA Pin          : 3.33e-09 s
90-10 Fall Time at FPGA Pin          : 3.16e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00344 V
Ringback Voltage on Rise at Far-end  : 0.134 V
Ringback Voltage on Fall at Far-end  : 0.075 V
10-90 Rise Time at Far-end           : 3.33e-09 s
90-10 Fall Time at Far-end           : 3.16e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 7.16e-07 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00476 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.013 V
10-90 Rise Time at FPGA Pin          : 4.39e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 7.16e-07 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00476 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.013 V
10-90 Rise Time at Far-end           : 4.39e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 1.06e-06 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00724 V
Ringback Voltage on Rise at FPGA Pin : 0.107 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 4.5e-10 s
90-10 Fall Time at FPGA Pin          : 4.25e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 1.06e-06 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00724 V
Ringback Voltage on Rise at Far-end  : 0.107 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 4.5e-10 s
90-10 Fall Time at Far-end           : 4.25e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ready
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 7.16e-07 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.00476 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.013 V
10-90 Rise Time at FPGA Pin          : 4.39e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 7.16e-07 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.00476 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.013 V
10-90 Rise Time at Far-end           : 4.39e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : done
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 7.16e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00832 V
Ringback Voltage on Rise at FPGA Pin : 0.101 V
Ringback Voltage on Fall at FPGA Pin : 0.024 V
10-90 Rise Time at FPGA Pin          : 6.39e-10 s
90-10 Fall Time at FPGA Pin          : 6e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 7.16e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00832 V
Ringback Voltage on Rise at Far-end  : 0.101 V
Ringback Voltage on Fall at Far-end  : 0.024 V
10-90 Rise Time at Far-end           : 6.39e-10 s
90-10 Fall Time at Far-end           : 6e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 5.74e-07 V
Voh Max at FPGA Pin                  : 2.36 V
Vol Min at FPGA Pin                  : -0.0201 V
Ringback Voltage on Rise at FPGA Pin : 0.072 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 4.04e-10 s
90-10 Fall Time at FPGA Pin          : 3.29e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 5.74e-07 V
Voh Max at Far-end                   : 2.36 V
Vol Min at Far-end                   : -0.0201 V
Ringback Voltage on Rise at Far-end  : 0.072 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 4.04e-10 s
90-10 Fall Time at Far-end           : 3.29e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 9.45e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00643 V
Ringback Voltage on Rise at FPGA Pin : 0.081 V
Ringback Voltage on Fall at FPGA Pin : 0.031 V
10-90 Rise Time at FPGA Pin          : 5.31e-10 s
90-10 Fall Time at FPGA Pin          : 7.59e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 9.45e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00643 V
Ringback Voltage on Rise at Far-end  : 0.081 V
Ringback Voltage on Fall at Far-end  : 0.031 V
10-90 Rise Time at Far-end           : 5.31e-10 s
90-10 Fall Time at Far-end           : 7.59e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                ;
+--------------------------------------------------------------------------------+
Pin                                  : w_ad[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.64 V
Vol Min at FPGA Pin                  : -0.0113 V
Ringback Voltage on Rise at FPGA Pin : 0.208 V
Ringback Voltage on Fall at FPGA Pin : 0.179 V
10-90 Rise Time at FPGA Pin          : 2.38e-09 s
90-10 Fall Time at FPGA Pin          : 2.23e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.64 V
Vol Min at Far-end                   : -0.0113 V
Ringback Voltage on Rise at Far-end  : 0.208 V
Ringback Voltage on Fall at Far-end  : 0.179 V
10-90 Rise Time at Far-end           : 2.38e-09 s
90-10 Fall Time at Far-end           : 2.23e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.73 V
Vol Min at FPGA Pin                  : -0.0384 V
Ringback Voltage on Rise at FPGA Pin : 0.169 V
Ringback Voltage on Fall at FPGA Pin : 0.089 V
10-90 Rise Time at FPGA Pin          : 2.7e-10 s
90-10 Fall Time at FPGA Pin          : 2.62e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.73 V
Vol Min at Far-end                   : -0.0384 V
Ringback Voltage on Rise at Far-end  : 0.169 V
Ringback Voltage on Fall at Far-end  : 0.089 V
10-90 Rise Time at Far-end           : 2.7e-10 s
90-10 Fall Time at Far-end           : 2.62e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : w_ad[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : output[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ready
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.73 V
Vol Min at FPGA Pin                  : -0.0384 V
Ringback Voltage on Rise at FPGA Pin : 0.169 V
Ringback Voltage on Fall at FPGA Pin : 0.089 V
10-90 Rise Time at FPGA Pin          : 2.7e-10 s
90-10 Fall Time at FPGA Pin          : 2.62e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.73 V
Vol Min at Far-end                   : -0.0384 V
Ringback Voltage on Rise at Far-end  : 0.169 V
Ringback Voltage on Fall at Far-end  : 0.089 V
10-90 Rise Time at Far-end           : 2.7e-10 s
90-10 Fall Time at Far-end           : 2.62e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : done
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.22e-08 V
Voh Max at FPGA Pin                  : 2.74 V
Vol Min at FPGA Pin                  : -0.06 V
Ringback Voltage on Rise at FPGA Pin : 0.158 V
Ringback Voltage on Fall at FPGA Pin : 0.08 V
10-90 Rise Time at FPGA Pin          : 2.68e-10 s
90-10 Fall Time at FPGA Pin          : 2.19e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.22e-08 V
Voh Max at Far-end                   : 2.74 V
Vol Min at Far-end                   : -0.06 V
Ringback Voltage on Rise at Far-end  : 0.158 V
Ringback Voltage on Fall at Far-end  : 0.08 V
10-90 Rise Time at Far-end           : 2.68e-10 s
90-10 Fall Time at Far-end           : 2.19e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 3.54e-08 V
Voh Max at FPGA Pin                  : 2.7 V
Vol Min at FPGA Pin                  : -0.00943 V
Ringback Voltage on Rise at FPGA Pin : 0.276 V
Ringback Voltage on Fall at FPGA Pin : 0.035 V
10-90 Rise Time at FPGA Pin          : 3.19e-10 s
90-10 Fall Time at FPGA Pin          : 4.99e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 3.54e-08 V
Voh Max at Far-end                   : 2.7 V
Vol Min at Far-end                   : -0.00943 V
Ringback Voltage on Rise at Far-end  : 0.276 V
Ringback Voltage on Fall at Far-end  : 0.035 V
10-90 Rise Time at Far-end           : 3.19e-10 s
90-10 Fall Time at Far-end           : 4.99e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Transfers                                                                ;
+--------------------------------------------------------------------------------+
From Clock : clock
To Clock   : clock
RR Paths   : 1038698
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------+
; Hold Transfers                                                                 ;
+--------------------------------------------------------------------------------+
From Clock : clock
To Clock   : clock
RR Paths   : 1038698
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------+
; Recovery Transfers                                                             ;
+--------------------------------------------------------------------------------+
From Clock : clock
To Clock   : clock
RR Paths   : 500
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------+
; Removal Transfers                                                              ;
+--------------------------------------------------------------------------------+
From Clock : clock
To Clock   : clock
RR Paths   : 500
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+--------------------------------------------------------------------------------+
; Unconstrained Paths Summary                                                    ;
+--------------------------------------------------------------------------------+
Property : Illegal Clocks
Setup    : 0
Hold     : 0

Property : Unconstrained Clocks
Setup    : 0
Hold     : 0

Property : Unconstrained Input Ports
Setup    : 0
Hold     : 0

Property : Unconstrained Input Port Paths
Setup    : 0
Hold     : 0

Property : Unconstrained Output Ports
Setup    : 0
Hold     : 0

Property : Unconstrained Output Port Paths
Setup    : 0
Hold     : 0
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock Status Summary                                                           ;
+--------------------------------------------------------------------------------+
Target : clock
Clock  : clock
Type   : Base
Status : Constrained
+--------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jun 05 14:42:01 2024
Info: Command: quartus_sta HLSTM_FIXED -c HLSTM_FIXED
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'src/SDC1.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.278               0.000 clock 
Info (332146): Worst-case hold slack is 0.370
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.370               0.000 clock 
Info (332146): Worst-case recovery slack is 8.605
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.605               0.000 clock 
Info (332146): Worst-case removal slack is 0.412
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.412               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is 4.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.423               0.000 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 1.269
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.269               0.000 clock 
Info (332146): Worst-case hold slack is 0.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.336               0.000 clock 
Info (332146): Worst-case recovery slack is 8.697
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.697               0.000 clock 
Info (332146): Worst-case removal slack is 0.411
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.411               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is 4.478
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.478               0.000 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 3.824
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.824               0.000 clock 
Info (332146): Worst-case hold slack is 0.192
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.192               0.000 clock 
Info (332146): Worst-case recovery slack is 8.667
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.667               0.000 clock 
Info (332146): Worst-case removal slack is 0.456
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.456               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is 4.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.345               0.000 clock 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4793 megabytes
    Info: Processing ended: Wed Jun 05 14:42:05 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Wed Jun 05 14:42:08 2024 ;
; Revision Name             ; HLSTM_FIXED                           ;
; Top-level Entity Name     ; network                               ;
; Family                    ; Cyclone 10 LP                         ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                        ;
+---------------------------------------------------------------------------------------------------+------------------------+
; Option                                                                                            ; Setting                ;
+---------------------------------------------------------------------------------------------------+------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (VHDL) ;
; Generate functional simulation netlist                                                            ; On                     ;
; Truncate long hierarchy paths                                                                     ; Off                    ;
; Map illegal HDL characters                                                                        ; Off                    ;
; Flatten buses into individual nodes                                                               ; Off                    ;
; Maintain hierarchy                                                                                ; Off                    ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                    ;
; Enable glitch filtering                                                                           ; Off                    ;
; Do not write top level VHDL entity                                                                ; Off                    ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                    ;
; Architecture name in VHDL output netlist                                                          ; structure              ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                    ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                    ;
+---------------------------------------------------------------------------------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                       ;
+------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------+
; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/simulation/modelsim/HLSTM_FIXED.vho ;
+------------------------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jun 05 14:42:08 2024
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off HLSTM_FIXED -c HLSTM_FIXED
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file HLSTM_FIXED.vho in folder "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FIXED/simulation/modelsim/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4649 megabytes
    Info: Processing ended: Wed Jun 05 14:42:09 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


