###############################################################
#  Generated by:      Cadence Innovus 23.32-s091_1
#  OS:                Linux x86_64(Host ID cadmicro-inf-el8-623207)
#  Generated on:      Wed Apr  9 12:46:23 2025
#  Design:            carry_select_adder_8888_32bits
#  Command:           report_timing > reports/report_timing.rpt
###############################################################
Path 1: MET Path Delay Check
Endpoint:   S[26] (v)
Beginpoint: A[9]  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: default_emulate_view
- External Delay                0.000
+ Path Delay                    4.350
= Required Time                 4.350
- Arrival Time                  4.343
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |           Cell            | Delay | Arrival | Required | 
     |                                                    |                 |                           |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+---------------------------+-------+---------+----------| 
     |                                                    | A[9] v          |                           |       |   0.000 |    0.007 | 
     | CSA_BLOCKS[1].RCA_C0/full_adder_loop[1].FA/g2      | A v -> COUT v   | sky130_fd_sc_hd__fahcin_1 | 0.670 |   0.670 |    0.678 | 
     | CSA_BLOCKS[1].RCA_C0/full_adder_loop[2].FA/g66     | CI v -> COUT v  | sky130_fd_sc_hd__fah_1    | 0.290 |   0.960 |    0.968 | 
     | CSA_BLOCKS[1].RCA_C0/full_adder_loop[3].FA/g57__82 | CIN v -> COUT v | sky130_fd_sc_hd__fa_1     | 0.391 |   1.352 |    1.359 | 
     | 46                                                 |                 |                           |       |         |          | 
     | CSA_BLOCKS[1].RCA_C0/full_adder_loop[4].FA/g57__70 | CIN v -> COUT v | sky130_fd_sc_hd__fa_1     | 0.403 |   1.754 |    1.762 | 
     | 98                                                 |                 |                           |       |         |          | 
     | CSA_BLOCKS[1].RCA_C0/full_adder_loop[5].FA/g57__61 | CIN v -> COUT v | sky130_fd_sc_hd__fa_1     | 0.405 |   2.159 |    2.166 | 
     | 31                                                 |                 |                           |       |         |          | 
     | CSA_BLOCKS[1].RCA_C0/full_adder_loop[6].FA/g57__18 | CIN v -> COUT v | sky130_fd_sc_hd__fa_2     | 0.368 |   2.527 |    2.535 | 
     | 81                                                 |                 |                           |       |         |          | 
     | CSA_BLOCKS[1].RCA_C0/full_adder_loop[7].FA/g57__51 | CIN v -> COUT v | sky130_fd_sc_hd__fa_2     | 0.364 |   2.892 |    2.899 | 
     | 15                                                 |                 |                           |       |         |          | 
     | g522__8428                                         | A0 v -> Y ^     | sky130_fd_sc_hd__mux2i_4  | 0.345 |   3.236 |    3.244 | 
     | g513__2346                                         | S ^ -> Y ^      | sky130_fd_sc_hd__mux2i_2  | 0.564 |   3.800 |    3.808 | 
     | g507__7482                                         | S ^ -> X v      | sky130_fd_sc_hd__mux2_2   | 0.541 |   4.342 |    4.349 | 
     |                                                    | S[26] v         |                           | 0.001 |   4.343 |    4.350 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 

