Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Thu Oct 03 00:24:16 2019
| Host             : Computer-PC running 64-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.821  |
| Dynamic (W)              | 1.652  |
| Device Static (W)        | 0.169  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 64.0   |
| Junction Temperature (C) | 46.0   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.007 |        6 |       --- |             --- |
| Slice Logic             |     0.002 |     2135 |       --- |             --- |
|   LUT as Logic          |     0.001 |      890 |     53200 |            1.67 |
|   Register              |    <0.001 |      554 |    106400 |            0.52 |
|   CARRY4                |    <0.001 |       11 |     13300 |            0.08 |
|   LUT as Shift Register |    <0.001 |       42 |     17400 |            0.24 |
|   Others                |     0.000 |      463 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |       72 |     53200 |            0.14 |
| Signals                 |     0.004 |     2075 |       --- |             --- |
| Block RAM               |     0.002 |    103.5 |       140 |           73.93 |
| MMCM                    |     0.116 |        1 |         4 |           25.00 |
| DSPs                    |    <0.001 |        1 |       220 |            0.45 |
| I/O                     |    <0.001 |       14 |       200 |            7.00 |
| PS7                     |     1.521 |        1 |       --- |             --- |
| Static Power            |     0.169 |          |           |                 |
| Total                   |     1.821 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.034 |       0.014 |      0.019 |
| Vccaux    |       1.800 |     0.085 |       0.064 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.000 |      0.008 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.751 |       0.719 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                      | Constraint (ns) |
+-------------------------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0     |            40.0 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0     |            10.0 |
+-------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------+-----------+
| Name                                                | Power (W) |
+-----------------------------------------------------+-----------+
| design_1_wrapper                                    |     1.652 |
|   design_1_i                                        |     1.652 |
|     clk_wiz_0                                       |     0.117 |
|       inst                                          |     0.117 |
|     processing_system7_0                            |     1.523 |
|       inst                                          |     1.523 |
|         xlnx_axi_wrshim_unwrap_inst_gp0             |     0.000 |
|         xlnx_axi_wrshim_unwrap_inst_gp1             |     0.000 |
|     processing_system7_0_axi_periph                 |     0.005 |
|       s00_couplers                                  |     0.005 |
|         auto_pc                                     |     0.005 |
|           inst                                      |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s    |     0.005 |
|               RD.ar_channel_0                       |     0.001 |
|                 ar_cmd_fsm_0                        |    <0.001 |
|                 cmd_translator_0                    |    <0.001 |
|                   incr_cmd_0                        |    <0.001 |
|                   wrap_cmd_0                        |    <0.001 |
|               RD.r_channel_0                        |     0.001 |
|                 rd_data_fifo_0                      |    <0.001 |
|                 transaction_fifo_0                  |    <0.001 |
|               SI_REG                                |     0.001 |
|                 ar_pipe                             |    <0.001 |
|                 aw_pipe                             |    <0.001 |
|                 b_pipe                              |    <0.001 |
|                 r_pipe                              |    <0.001 |
|               WR.aw_channel_0                       |    <0.001 |
|                 aw_cmd_fsm_0                        |    <0.001 |
|                 cmd_translator_0                    |    <0.001 |
|                   incr_cmd_0                        |    <0.001 |
|                   wrap_cmd_0                        |    <0.001 |
|               WR.b_channel_0                        |    <0.001 |
|                 bid_fifo_0                          |    <0.001 |
|                 bresp_fifo_0                        |    <0.001 |
|     rst_processing_system7_0_50M                    |    <0.001 |
|       U0                                            |    <0.001 |
|         EXT_LPF                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                 |    <0.001 |
|         SEQ                                         |    <0.001 |
|           SEQ_COUNTER                               |    <0.001 |
|     vga640x480_v1_1_0                               |     0.007 |
|       inst                                          |     0.007 |
|         vga640x480_v1_0_S00_AXI_inst                |     0.007 |
|           vga_drv                                   |     0.005 |
|             VGA_BRAM                                |     0.004 |
|               vga_buff_i                            |     0.004 |
|                 blk_mem_gen_0                       |     0.004 |
|                   U0                                |     0.004 |
|                     inst_blk_mem_gen                |     0.004 |
|                       gnativebmg.native_blk_mem_gen |     0.004 |
|                         valid.cstr                  |     0.004 |
|                           has_mux_b.B               |    <0.001 |
|                           ramloop[0].ram.r          |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[10].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[11].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[12].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[13].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[14].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[15].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[16].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[17].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[18].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[19].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[1].ram.r          |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[20].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[21].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[22].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[23].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[24].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[25].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[26].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[27].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[28].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[29].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[2].ram.r          |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[30].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[31].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[32].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[33].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[34].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[35].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[36].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[37].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[38].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[39].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[3].ram.r          |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[40].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[41].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[42].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[43].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[44].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[45].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[46].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[47].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[48].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[49].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[4].ram.r          |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[50].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[51].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[52].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[53].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[54].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[55].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[56].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[57].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[58].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[59].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[5].ram.r          |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[60].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[61].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[62].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[63].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[64].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[65].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[66].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[67].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[68].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[69].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[6].ram.r          |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[70].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[71].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[72].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[73].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[74].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[75].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[76].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[77].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[78].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[79].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[7].ram.r          |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[80].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[81].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[82].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[83].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[84].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[85].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[86].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[87].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[88].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[89].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[8].ram.r          |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[90].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[91].ram.r         |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|                           ramloop[9].ram.r          |    <0.001 |
|                             prim_noinit.ram         |    <0.001 |
|             my_vga_syn                              |    <0.001 |
+-----------------------------------------------------+-----------+


