Info: constrained 'LED' to bel 'X13/Y11/io1'
Info: constrained 'clk' to bel 'X0/Y8/io1'
Info: constrained 'RX' to bel 'X7/Y17/io0'
Info: constrained 'TX' to bel 'X6/Y17/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      210 LCs used as LUT4 only
Info:      111 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      163 LCs used as DFF only
Info: Packing carries..
Info:        2 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        1 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk$SB_IO_IN (fanout 276)
Info: promoting put_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I2[1] [reset] (fanout 16)
Info: Constraining chains...
Info:       12 LCs used to legalise carry chains.
Info: Checksum: 0x003323f1

Info: Device utilisation:
Info: 	         ICESTORM_LC:     499/   1280    38%
Info: 	        ICESTORM_RAM:       1/     16     6%
Info: 	               SB_IO:       4/    112     3%
Info: 	               SB_GB:       2/      8    25%
Info: 	        ICESTORM_PLL:       0/      1     0%
Info: 	         SB_WARMBOOT:       0/      1     0%

Info: Placed 4 cells based on constraints.
Info: Creating initial analytic placement for 424 cells, random placement wirelen = 5536.
Info:     at initial placer iter 0, wirelen = 17
Info:     at initial placer iter 1, wirelen = 14
Info:     at initial placer iter 2, wirelen = 16
Info:     at initial placer iter 3, wirelen = 14
Info: Running main analytical placer, max placement attempts per cell = 32004.
Info:     at iteration #1, type ALL: wirelen solved = 16, spread = 1628, legal = 1992; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 70, spread = 1056, legal = 1698; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 94, spread = 1081, legal = 1996; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 147, spread = 1091, legal = 1557; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 155, spread = 1244, legal = 1780; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 206, spread = 1152, legal = 1802; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 297, spread = 1150, legal = 1826; time = 0.01s
Info:     at iteration #8, type ALL: wirelen solved = 332, spread = 1022, legal = 1646; time = 0.01s
Info:     at iteration #9, type ALL: wirelen solved = 368, spread = 972, legal = 1660; time = 0.01s
Info: HeAP Placer Time: 0.12s
Info:   of which solving equations: 0.07s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.03s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 236, wirelen = 1557
Info:   at iteration #5: temp = 0.000000, timing cost = 215, wirelen = 1257
Info:   at iteration #10: temp = 0.000000, timing cost = 207, wirelen = 1175
Info:   at iteration #15: temp = 0.000000, timing cost = 186, wirelen = 1146
Info:   at iteration #19: temp = 0.000000, timing cost = 186, wirelen = 1110 
Info: SA placement time 0.16s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 54.98 MHz (PASS at 48.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 2.45 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 4.29 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [  2645,   3497) |**+
Info: [  3497,   4349) |*+
Info: [  4349,   5201) |******+
Info: [  5201,   6053) |*****+
Info: [  6053,   6905) |+
Info: [  6905,   7757) |+
Info: [  7757,   8609) | 
Info: [  8609,   9461) | 
Info: [  9461,  10313) |+
Info: [ 10313,  11165) |**+
Info: [ 11165,  12017) |**+
Info: [ 12017,  12869) |*****************+
Info: [ 12869,  13721) |**********************************+
Info: [ 13721,  14573) |********************************+
Info: [ 14573,  15425) |*********************************+
Info: [ 15425,  16277) |****************************+
Info: [ 16277,  17129) |******************************************************+
Info: [ 17129,  17981) |*************************************************+
Info: [ 17981,  18833) |************************************************************ 
Info: [ 18833,  19685) |*****+
Info: Checksum: 0xf08cc565

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1484 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      226        773 |  226   773 |       787|       0.10       0.10|
Info:       1913 |      323       1526 |   97   753 |         0|       0.06       0.16|
Info: Routing complete.
Info: Router1 time 0.16s
Info: Checksum: 0x1f229b3b

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.80  0.80 Source rxb._b_SB_DFFE_Q_3_D_SB_LUT4_O_LC.O
Info:    routing  1.80  2.59 Net put_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0] (5,9) -> (11,9)
Info:                          Sink tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_LC.I2
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.56  3.15 Source tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_LC.O
Info:    routing  1.88  5.03 Net tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3] (11,9) -> (8,8)
Info:                          Sink tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  5.49 Source tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_LC.O
Info:    routing  0.87  6.36 Net tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[2] (8,8) -> (8,8)
Info:                          Sink tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_LC.I2
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.56  6.92 Source tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:    routing  2.34  9.26 Net tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1] (8,8) -> (4,7)
Info:                          Sink tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  9.73 Source tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:    routing  1.41  11.14 Net tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1] (4,7) -> (4,10)
Info:                          Sink tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I1
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.59  11.73 Source tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:    routing  0.87  12.60 Net tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] (4,10) -> (4,11)
Info:                          Sink tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  13.06 Source tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:    routing  1.88  14.94 Net ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2] (4,11) -> (2,10)
Info:                          Sink put_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  15.41 Source put_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_LC.O
Info:    routing  2.70  18.11 Net line_len_SB_DFFESR_Q_E (2,10) -> (1,9)
Info:                          Sink line_len_SB_DFFESR_Q_1_D_SB_LUT4_O_LC.CEN
Info:      setup  0.10  18.21 Source line_len_SB_DFFESR_Q_1_D_SB_LUT4_O_LC.CEN
Info: 4.46 ns logic, 13.75 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source RX$sb_io.D_IN_0
Info:    routing  1.89  1.89 Net RX$SB_IO_IN (7,17) -> (9,15)
Info:                          Sink RX_SB_LUT4_I3_LC.I3
Info:                          Defined in:
Info:                               ../../lib/uart/uart_rx.v:30.8-30.10
Info:      setup  0.50  2.38 Source RX_SB_LUT4_I3_LC.I3
Info: 0.50 ns logic, 1.89 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.80  0.80 Source txb.utx1.tx_state_SB_DFFESR_Q_3_D_SB_LUT4_O_LC.O
Info:    routing  0.87  1.66 Net txb.utx1.tx_state[3] (1,16) -> (2,16)
Info:                          Sink TX_SB_LUT4_O_LC.I1
Info:                          Defined in:
Info:                               ../../lib/uart/uart_tx.v:47.11-47.19
Info:      logic  0.59  2.25 Source TX_SB_LUT4_O_LC.O
Info:    routing  2.36  4.61 Net TX$SB_IO_OUT (2,16) -> (6,17)
Info:                          Sink TX$sb_io.D_OUT_0
Info:                          Defined in:
Info:                               ../../lib/uart/uart_tx.v:30.13-30.15
Info: 1.38 ns logic, 3.23 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 54.91 MHz (PASS at 48.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 2.38 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 4.61 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [  2621,   3444) |***+
Info: [  3444,   4267) |+
Info: [  4267,   5090) |**+
Info: [  5090,   5913) |**+
Info: [  5913,   6736) |*+
Info: [  6736,   7559) |******+
Info: [  7559,   8382) | 
Info: [  8382,   9205) | 
Info: [  9205,  10028) |+
Info: [ 10028,  10851) |*+
Info: [ 10851,  11674) |**+
Info: [ 11674,  12497) |***********+
Info: [ 12497,  13320) |*****************+
Info: [ 13320,  14143) |***************************************************+
Info: [ 14143,  14966) |*************************+
Info: [ 14966,  15789) |************************+
Info: [ 15789,  16612) |********************+
Info: [ 16612,  17435) |*****************************************+
Info: [ 17435,  18258) |************************************************************ 
Info: [ 18258,  19081) |***************************************************+

Info: Program finished normally.
