vhdl proc_common_v3_00_a C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd
vhdl proc_common_v3_00_a C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd
vhdl proc_common_v3_00_a C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\proc_common_v3_00_a/hdl/vhdl/family_support.vhd
vhdl proc_common_v3_00_a C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd
vhdl proc_common_v3_00_a C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd
vhdl proc_common_v3_00_a C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd
vhdl proc_common_v3_00_a C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\proc_common_v3_00_a/hdl/vhdl/counter_f.vhd
vhdl plbv46_slave_single_v1_01_a C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd
vhdl plbv46_slave_single_v1_01_a C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd
verilog ssg_decoder_v1_00_a C:\PFC\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a/hdl/verilog/Ssg_decoder_core.v
vhdl plbv46_slave_single_v1_01_a C:\Xilinx\13.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd
vhdl ssg_decoder_v1_00_a C:\PFC\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a/hdl/vhdl/user_logic.vhd
vhdl ssg_decoder_v1_00_a C:\PFC\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a/hdl/vhdl/ssg_decoder.vhd
vhdl work ../hdl/digilent_sevseg_disp_wrapper.vhd
