Version 1.0
	-Master:
		-read: done
		-write: done
		-excercise all commands, confirm status: done
	-Master Interface: Sim
	-2 Slaves
		-DRT slave: done
		-GPIO slave: done
	-Interconnect: done
	-Master Wishbone bus
		-Verification:
			-Simulation Top
				-sim master handler
					-write
					-read
			-wishbone master
				-exercise all commands and recieve all expected status
				-communication with slave
					-sim slave
					-GPIO slave

	-Master Interfaces
		-UART: Hard verification
		-FSMC
		-PCIE

