
---------- Begin Simulation Statistics ----------
final_tick                               417562937500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 200618                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702352                       # Number of bytes of host memory used
host_op_rate                                   384024                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1511.74                       # Real time elapsed on the host
host_tick_rate                              276213118                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   303282191                       # Number of instructions simulated
sim_ops                                     580544933                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.417563                       # Number of seconds simulated
sim_ticks                                417562937500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                50210                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             50209                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             50222                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50181                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50210                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               29                       # Number of indirect misses.
system.cpu.branchPred.lookups                   50222                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        50199                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   303282191                       # Number of instructions committed
system.cpu.committedOps                     580544933                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.753626                       # CPI: cycles per instruction
system.cpu.discardedOps                     124964376                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                    78652158                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       1136548                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    45959658                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2071                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              50228                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        40879896                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.363157                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   120736988                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            61                       # TLB misses on write requests
system.cpu.numCycles                        835125875                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2445360      0.42%      0.42% # Class of committed instruction
system.cpu.op_class_0::IntAlu               465170586     80.13%     80.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                2967004      0.51%     81.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                  350035      0.06%     81.12% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1068262      0.18%     81.30% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     81.30% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     81.30% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     81.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     81.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     81.30% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     81.30% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     81.30% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    374      0.00%     81.30% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     81.30% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                1200082      0.21%     81.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     81.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                 800128      0.14%     81.65% # Class of committed instruction
system.cpu.op_class_0::SimdMisc               1950238      0.34%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  186      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            100000      0.02%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            918249      0.16%     82.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult           150000      0.03%     82.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt            50000      0.01%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               59040626     10.17%     92.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite              36019172      6.20%     98.57% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead           5050390      0.87%     99.44% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          3264241      0.56%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                580544933                       # Class of committed instruction
system.cpu.tickCycles                       794245979                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                 50210                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       109000                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        235096                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2063031                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          979                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4127824                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            979                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 417562937500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              62643                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        85808                       # Transaction distribution
system.membus.trans_dist::CleanEvict            23191                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63454                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63454                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         62643                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       361193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       361193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 361193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13561920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     13561920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13561920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            126097                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  126097    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              126097                       # Request fanout histogram
system.membus.reqLayer2.occupancy           616724500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          673330250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 417562937500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1863303                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       454326                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1650188                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           68368                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           201490                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          201490                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1650928                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       212376                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4952043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1240574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6192617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    211271360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     50072512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              261343872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          109852                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5491776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2174646                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000452                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021245                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2173664     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    982      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2174646                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4082617000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         620799000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2476390500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 417562937500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst              1650009                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               288687                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1938696                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1650009                       # number of overall hits
system.l2.overall_hits::.cpu.data              288687                       # number of overall hits
system.l2.overall_hits::total                 1938696                       # number of overall hits
system.l2.demand_misses::.cpu.inst                919                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             125179                       # number of demand (read+write) misses
system.l2.demand_misses::total                 126098                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               919                       # number of overall misses
system.l2.overall_misses::.cpu.data            125179                       # number of overall misses
system.l2.overall_misses::total                126098                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     71787500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  10281582000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10353369500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     71787500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  10281582000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10353369500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1650928                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           413866                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2064794                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1650928                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          413866                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2064794                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000557                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.302463                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061070                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000557                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.302463                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061070                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78114.798694                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82135.038625                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82105.739187                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78114.798694                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82135.038625                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82105.739187                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               85809                       # number of writebacks
system.l2.writebacks::total                     85809                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        125179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            126098                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       125179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           126098                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     62607500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9029792000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9092399500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     62607500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9029792000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9092399500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.302463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061070                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.302463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.061070                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68125.680087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72135.038625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72105.818490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68125.680087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72135.038625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72105.818490                       # average overall mshr miss latency
system.l2.replacements                         109852                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       368517                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           368517                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       368517                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       368517                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1650188                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1650188                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1650188                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1650188                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          127                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           127                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            138036                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                138036                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           63454                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63454                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5240259500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5240259500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        201490                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            201490                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.314924                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.314924                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82583.595991                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82583.595991                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        63454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4605719500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4605719500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.314924                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.314924                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72583.595991                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72583.595991                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1650009                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1650009                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          919                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              919                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     71787500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     71787500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1650928                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1650928                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000557                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000557                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78114.798694                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78114.798694                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          919                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          919                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     62607500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62607500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000557                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000557                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68125.680087                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68125.680087                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        150651                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            150651                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        61725                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           61725                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5041322500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5041322500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       212376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        212376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.290640                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.290640                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81673.916565                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81673.916565                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        61725                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        61725                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4424072500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4424072500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.290640                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.290640                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71673.916565                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71673.916565                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 417562937500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 13392.133117                       # Cycle average of tags in use
system.l2.tags.total_refs                     4127694                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    126236                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     32.698232                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.716420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       259.339010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     13122.077687                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.015829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.800908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.817391                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15001                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  33148812                       # Number of tag accesses
system.l2.tags.data_accesses                 33148812                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 417562937500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          58752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        8011456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8070208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5491712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5491712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          125179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              126097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        85808                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              85808                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            140702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19186224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              19326926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       140702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           140702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       13151819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13151819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       13151819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           140702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19186224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             32478745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     85808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       918.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    125080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.254773200500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4989                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4989                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              440843                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              80943                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      126097                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      85808                       # Number of write requests accepted
system.mem_ctrls.readBursts                    126097                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    85808                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     99                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5381                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1539947250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  629990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3902409750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12222.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30972.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    81463                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   77066                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                126097                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                85808                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  108792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        53242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.550317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.523687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   326.172972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32264     60.60%     60.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6012     11.29%     71.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2650      4.98%     76.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2147      4.03%     80.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1501      2.82%     83.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1100      2.07%     85.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1151      2.16%     87.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          764      1.43%     89.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5653     10.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        53242                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.253558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.090844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    238.389283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          4983     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4989                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.193626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.163842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.005893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2044     40.97%     40.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      0.46%     41.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2836     56.85%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               84      1.68%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4989                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8063872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5489856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8070208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5491712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        19.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        13.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     19.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  417562918000                       # Total gap between requests
system.mem_ctrls.avgGap                    1970519.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      8005120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5489856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 140702.142656039709                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19171050.112655173987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 13147373.741712888703                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          918                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       125179                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        85808                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25021500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3877388250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6789950545750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27256.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30974.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  79129574.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            190752240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            101368245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           450505440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          223504740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32961913920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      40375584060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     126343676160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       200647304805                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        480.519909                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 327973680500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13943280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  75645977000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            189438480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            100685145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           449120280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          224261640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32961913920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38964167730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     127532237280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       200421824475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        479.979918                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 331072082250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13943280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  72547575250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    417562937500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 417562937500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    119086060                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        119086060                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    119086060                       # number of overall hits
system.cpu.icache.overall_hits::total       119086060                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1650928                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1650928                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1650928                       # number of overall misses
system.cpu.icache.overall_misses::total       1650928                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  22424218500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  22424218500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  22424218500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  22424218500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    120736988                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    120736988                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    120736988                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    120736988                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013674                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013674                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013674                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013674                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13582.796161                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13582.796161                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13582.796161                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13582.796161                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1650188                       # number of writebacks
system.cpu.icache.writebacks::total           1650188                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1650928                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1650928                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1650928                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1650928                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  20773291500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20773291500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  20773291500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20773291500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013674                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013674                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013674                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013674                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12582.796766                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12582.796766                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12582.796766                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12582.796766                       # average overall mshr miss latency
system.cpu.icache.replacements                1650188                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    119086060                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       119086060                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1650928                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1650928                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  22424218500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  22424218500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    120736988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    120736988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013674                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013674                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13582.796161                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13582.796161                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1650928                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1650928                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  20773291500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20773291500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013674                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013674                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12582.796766                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12582.796766                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 417562937500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           632.588129                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           120736987                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1650927                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             73.132844                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   632.588129                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.617762                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.617762                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          739                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          676                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.721680                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         243124903                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        243124903                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 417562937500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 417562937500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 417562937500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 417562937500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 417562937500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 417562937500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    114876139                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        114876139                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    115245222                       # number of overall hits
system.cpu.dcache.overall_hits::total       115245222                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       512366                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         512366                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       597100                       # number of overall misses
system.cpu.dcache.overall_misses::total        597100                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  18349429000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18349429000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  18349429000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18349429000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    115388505                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    115388505                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    115842322                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    115842322                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004440                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004440                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005154                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005154                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35813.127725                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35813.127725                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30730.914420                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30730.914420                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       368517                       # number of writebacks
system.cpu.dcache.writebacks::total            368517                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       182435                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       182435                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       182435                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       182435                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       329931                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       329931                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       413866                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       413866                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11835933500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11835933500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13934840500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13934840500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002859                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002859                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003573                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003573                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35873.966072                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35873.966072                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33669.933022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33669.933022                       # average overall mshr miss latency
system.cpu.dcache.replacements                 412842                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     75966199                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        75966199                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       138890                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        138890                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5819978000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5819978000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     76105089                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     76105089                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001825                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001825                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41903.506372                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41903.506372                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       128441                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       128441                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4844040000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4844040000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001688                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001688                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37714.125552                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37714.125552                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     38909940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       38909940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       373476                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       373476                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12529451000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12529451000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     39283416                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     39283416                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009507                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009507                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 33548.209256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33548.209256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       171986                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       171986                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       201490                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       201490                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6991893500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6991893500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 34700.945456                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34700.945456                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       369083                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        369083                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        84734                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        84734                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       453817                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       453817                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.186714                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.186714                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        83935                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        83935                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   2098907000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   2098907000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.184953                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.184953                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25006.338238                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25006.338238                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 417562937500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1016.905848                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           115659088                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            413866                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            279.460231                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1016.905848                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993072                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993072                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          833                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         232098510                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        232098510                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 417562937500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
