

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_INTT_LOOP5'
================================================================
* Date:           Thu Dec 29 02:39:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      167|      200|  1.670 us|  2.000 us|  167|  200|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_INTT_LOOP5  |      165|      198|        34|         33|          1|  5 ~ 6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 33, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 33, D = 34, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 37 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 38 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 40 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln47_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln47"   --->   Operation 41 'read' 'trunc_ln47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%call_ret48_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %call_ret48"   --->   Operation 42 'read' 'call_ret48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%this_1_30_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_1_30_reload"   --->   Operation 43 'read' 'this_1_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%this_4_31_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_4_31_reload"   --->   Operation 44 'read' 'this_4_31_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%this_3_31_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_3_31_reload"   --->   Operation 45 'read' 'this_3_31_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_3_31_reload_read, i8192 %this_3_32_out"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_4_31_reload_read, i8192 %this_4_32_out"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_1_30_reload_read, i8192 %this_1_31_out"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %call_ret48_read, i8192 %this_2_17_out"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc451"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%i_66 = load i3 %i" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 52 'load' 'i_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.56ns)   --->   "%icmp_ln381 = icmp_eq  i3 %i_66, i3 %trunc_ln47_read" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 54 'icmp' 'icmp_ln381' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.71ns)   --->   "%i_67 = add i3 %i_66, i3 1" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 56 'add' 'i_67' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln381 = br i1 %icmp_ln381, void %for.inc451.split, void %for.inc454.exitStub" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 57 'br' 'br_ln381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln381 = store i3 %i_67, i3 %i" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 58 'store' 'store_ln381' <Predicate = (!icmp_ln381)> <Delay = 0.46>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (icmp_ln381)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln383 = zext i3 %i_66" [HLS_Final_vitis_src/dpu.cpp:383]   --->   Operation 59 'zext' 'zext_ln383' <Predicate = (!icmp_ln381)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln383_1 = zext i3 %i_66" [HLS_Final_vitis_src/dpu.cpp:383]   --->   Operation 60 'zext' 'zext_ln383_1' <Predicate = (!icmp_ln381)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.85ns)   --->   "%add_ln383 = add i7 %zext_ln383_1, i7 82" [HLS_Final_vitis_src/dpu.cpp:383]   --->   Operation 61 'add' 'add_ln383' <Predicate = (!icmp_ln381)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln383_2 = zext i7 %add_ln383" [HLS_Final_vitis_src/dpu.cpp:383]   --->   Operation 62 'zext' 'zext_ln383_2' <Predicate = (!icmp_ln381)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (1.29ns)   --->   "%call_ret25 = call i8192 @read_p1, i8192 %this_0, i8 %zext_ln383_2" [HLS_Final_vitis_src/dpu.cpp:383]   --->   Operation 63 'call' 'call_ret25' <Predicate = (!icmp_ln381)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 64 [1/1] (0.87ns)   --->   "%add_ln386 = add i8 %zext_ln383, i8 %addr1_read" [HLS_Final_vitis_src/dpu.cpp:386]   --->   Operation 64 'add' 'add_ln386' <Predicate = (!icmp_ln381)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 65 [1/2] (1.29ns)   --->   "%call_ret25 = call i8192 @read_p1, i8192 %this_0, i8 %zext_ln383_2" [HLS_Final_vitis_src/dpu.cpp:383]   --->   Operation 65 'call' 'call_ret25' <Predicate = (!icmp_ln381)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 66 [1/1] (0.85ns)   --->   "%add_ln384 = add i7 %zext_ln383_1, i7 76" [HLS_Final_vitis_src/dpu.cpp:384]   --->   Operation 66 'add' 'add_ln384' <Predicate = (!icmp_ln381)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln384 = zext i7 %add_ln384" [HLS_Final_vitis_src/dpu.cpp:384]   --->   Operation 67 'zext' 'zext_ln384' <Predicate = (!icmp_ln381)> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (1.29ns)   --->   "%call_ret26 = call i8192 @read_p2, i8192 %this_0, i8 %zext_ln384" [HLS_Final_vitis_src/dpu.cpp:384]   --->   Operation 68 'call' 'call_ret26' <Predicate = (!icmp_ln381)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 69 [1/2] (1.29ns)   --->   "%call_ret26 = call i8192 @read_p2, i8192 %this_0, i8 %zext_ln384" [HLS_Final_vitis_src/dpu.cpp:384]   --->   Operation 69 'call' 'call_ret26' <Predicate = (!icmp_ln381)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 70 [1/1] (0.46ns)   --->   "%store_ln381 = store i8192 %call_ret26, i8192 %this_2_17_out" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 70 'store' 'store_ln381' <Predicate = (!icmp_ln381)> <Delay = 0.46>

State 6 <SV = 5> <Delay = 6.13>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%this_4_32_out_load = load i8192 %this_4_32_out" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 71 'load' 'this_4_32_out_load' <Predicate = (!icmp_ln381)> <Delay = 0.00>
ST_6 : Operation 72 [29/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 72 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 6.13>
ST_7 : Operation 73 [28/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 73 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.13>
ST_8 : Operation 74 [27/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 74 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 6.13>
ST_9 : Operation 75 [26/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 75 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 6.13>
ST_10 : Operation 76 [25/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 76 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 6.13>
ST_11 : Operation 77 [24/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 77 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 6.13>
ST_12 : Operation 78 [23/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 78 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 6.13>
ST_13 : Operation 79 [22/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 79 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 6.13>
ST_14 : Operation 80 [21/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 80 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 6.13>
ST_15 : Operation 81 [20/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 81 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 6.13>
ST_16 : Operation 82 [19/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 82 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 6.13>
ST_17 : Operation 83 [18/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 83 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.13>
ST_18 : Operation 84 [17/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 84 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 6.13>
ST_19 : Operation 85 [16/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 85 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 6.13>
ST_20 : Operation 86 [15/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 86 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 6.13>
ST_21 : Operation 87 [14/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 87 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 6.13>
ST_22 : Operation 88 [13/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 88 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 6.13>
ST_23 : Operation 89 [12/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 89 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 6.13>
ST_24 : Operation 90 [11/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 90 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 6.13>
ST_25 : Operation 91 [10/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 91 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 6.13>
ST_26 : Operation 92 [9/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 92 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 6.13>
ST_27 : Operation 93 [8/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 93 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 6.13>
ST_28 : Operation 94 [7/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 94 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 6.13>
ST_29 : Operation 95 [6/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 95 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 6.13>
ST_30 : Operation 96 [5/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 96 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 6.13>
ST_31 : Operation 97 [4/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 97 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 6.13>
ST_32 : Operation 98 [3/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 98 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 6.13>
ST_33 : Operation 99 [2/29] (6.13ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 99 'call' 'call_ret' <Predicate = (!icmp_ln381)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.12>
ST_34 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln381 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 100 'specloopname' 'specloopname_ln381' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 101 [1/29] (5.82ns)   --->   "%call_ret = call i16384 @dpu_unit, i8192 %call_ret25, i8192 %call_ret26, i8192 %this_4_32_out_load, i8 1" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 101 'call' 'call_ret' <Predicate = true> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 102 [1/1] (0.00ns)   --->   "%this_3_ret = extractvalue i16384 %call_ret" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 102 'extractvalue' 'this_3_ret' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 103 [1/1] (0.00ns)   --->   "%this_4_ret = extractvalue i16384 %call_ret" [HLS_Final_vitis_src/dpu.cpp:385]   --->   Operation 103 'extractvalue' 'this_4_ret' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 104 [1/1] (1.29ns)   --->   "%call_ln386 = call void @write_p3, i8192 %this_0, i8192 %this_3_ret, i8 %add_ln386" [HLS_Final_vitis_src/dpu.cpp:386]   --->   Operation 104 'call' 'call_ln386' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 105 [1/1] (0.46ns)   --->   "%store_ln381 = store i8192 %this_3_ret, i8192 %this_3_32_out" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 105 'store' 'store_ln381' <Predicate = true> <Delay = 0.46>
ST_34 : Operation 106 [1/1] (0.46ns)   --->   "%store_ln381 = store i8192 %this_4_ret, i8192 %this_4_32_out" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 106 'store' 'store_ln381' <Predicate = true> <Delay = 0.46>
ST_34 : Operation 107 [1/1] (0.46ns)   --->   "%store_ln381 = store i8192 %call_ret25, i8192 %this_1_31_out" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 107 'store' 'store_ln381' <Predicate = true> <Delay = 0.46>
ST_34 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln381 = br void %for.inc451" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 108 'br' 'br_ln381' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	'alloca' operation ('i') [12]  (0 ns)
	'load' operation ('i', HLS_Final_vitis_src/dpu.cpp:381) on local variable 'i' [28]  (0 ns)
	'add' operation ('i', HLS_Final_vitis_src/dpu.cpp:381) [32]  (0.715 ns)
	'store' operation ('store_ln381', HLS_Final_vitis_src/dpu.cpp:381) of variable 'i', HLS_Final_vitis_src/dpu.cpp:381 on local variable 'i' [54]  (0.46 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'add' operation ('add_ln383', HLS_Final_vitis_src/dpu.cpp:383) [39]  (0.856 ns)
	'call' operation ('call_ret25', HLS_Final_vitis_src/dpu.cpp:383) to 'read_p1' [41]  (1.3 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret25', HLS_Final_vitis_src/dpu.cpp:383) to 'read_p1' [41]  (1.3 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'add' operation ('add_ln384', HLS_Final_vitis_src/dpu.cpp:384) [42]  (0.856 ns)
	'call' operation ('call_ret26', HLS_Final_vitis_src/dpu.cpp:384) to 'read_p2' [44]  (1.3 ns)

 <State 5>: 1.76ns
The critical path consists of the following:
	'call' operation ('call_ret26', HLS_Final_vitis_src/dpu.cpp:384) to 'read_p2' [44]  (1.3 ns)
	'store' operation ('store_ln381', HLS_Final_vitis_src/dpu.cpp:381) of variable 'call_ret26', HLS_Final_vitis_src/dpu.cpp:384 on local variable 'this_2_17_out' [53]  (0.46 ns)

 <State 6>: 6.13ns
The critical path consists of the following:
	'load' operation ('this_4_32_out_load', HLS_Final_vitis_src/dpu.cpp:385) on local variable 'this_4_32_out' [35]  (0 ns)
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 7>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 8>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 9>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 10>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 11>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 12>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 13>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 14>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 15>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 16>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 17>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 18>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 19>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 20>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 21>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 22>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 23>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 24>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 25>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 26>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 27>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 28>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 29>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 30>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 31>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 32>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 33>: 6.13ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (6.13 ns)

 <State 34>: 7.12ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:385) to 'dpu_unit' [45]  (5.82 ns)
	'call' operation ('call_ln386', HLS_Final_vitis_src/dpu.cpp:386) to 'write_p3' [49]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
