// Seed: 15128591
module module_0 (
    input wor id_0,
    input supply1 id_1,
    output supply1 id_2,
    input supply1 id_3,
    output tri id_4
);
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output wand id_2,
    output supply1 id_3,
    output tri0 id_4,
    input supply0 id_5
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output tri1 id_0,
    output supply1 id_1,
    input tri id_2,
    output wire id_3,
    input tri1 id_4,
    output uwire id_5
    , id_13,
    input uwire id_6,
    input tri0 id_7,
    output tri1 id_8,
    output wor id_9,
    input tri id_10,
    input wor id_11
);
  logic [1 : 1] id_14;
  ;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_5,
      id_7,
      id_5
  );
  assign modCall_1.id_0 = 0;
  wire id_15, id_16;
  wire id_17;
endmodule
