Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o G:/HK7/IClab/W3/lab/Divide50M/test50m_isim_beh.exe -prj G:/HK7/IClab/W3/lab/Divide50M/test50m_beh.prj work.test50m work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "G:/HK7/IClab/W3/lab/Divide50M/divide50m.v" into library work
Analyzing Verilog file "G:/HK7/IClab/W3/lab/Divide50M/test50m.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "G:/HK7/IClab/W3/lab/Divide50M/test50m.v" Line 38: Size mismatch in connection of port <q>. Formal port size is 3-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module divide50m
Compiling module test50m
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable G:/HK7/IClab/W3/lab/Divide50M/test50m_isim_beh.exe
Fuse Memory Usage: 28008 KB
Fuse CPU Usage: 264 ms
