// Seed: 3464128704
macromodule module_0 ();
  wire id_1, id_2;
  wire id_3;
  assign module_1.id_6 = 0;
  supply1 id_4 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output tri id_2,
    inout tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output supply0 id_6
);
  assign id_2 = id_4 + id_1;
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd56,
    parameter id_4 = 32'd43
) (
    output uwire id_0,
    output wire  id_1
);
  defparam id_3 = -1, id_4 = ^1;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
endmodule
