Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Fri Feb  7 14:26:58 2020
| Host         : ThinkPad-L560 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_methodology -file design_ps_pl_wrapper_methodology_drc_routed.rpt -pb design_ps_pl_wrapper_methodology_drc_routed.pb -rpx design_ps_pl_wrapper_methodology_drc_routed.rpx
| Design       : design_ps_pl_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 19
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 1          |
| TIMING-20 | Warning  | Non-clocked latch             | 18         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on pwm_out relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_ps_pl_i/PL_BRAM_read/U0/led_tmp_reg[0] cannot be properly analyzed as its control pin design_ps_pl_i/PL_BRAM_read/U0/led_tmp_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_ps_pl_i/PL_BRAM_read/U0/led_tmp_reg[1] cannot be properly analyzed as its control pin design_ps_pl_i/PL_BRAM_read/U0/led_tmp_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_ps_pl_i/PL_BRAM_read/U0/led_tmp_reg[2] cannot be properly analyzed as its control pin design_ps_pl_i/PL_BRAM_read/U0/led_tmp_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_ps_pl_i/PL_BRAM_read/U0/led_tmp_reg[3] cannot be properly analyzed as its control pin design_ps_pl_i/PL_BRAM_read/U0/led_tmp_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[0] cannot be properly analyzed as its control pin design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[10] cannot be properly analyzed as its control pin design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[11] cannot be properly analyzed as its control pin design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[12] cannot be properly analyzed as its control pin design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[13] cannot be properly analyzed as its control pin design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[1] cannot be properly analyzed as its control pin design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[2] cannot be properly analyzed as its control pin design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[3] cannot be properly analyzed as its control pin design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[4] cannot be properly analyzed as its control pin design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[5] cannot be properly analyzed as its control pin design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[6] cannot be properly analyzed as its control pin design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[7] cannot be properly analyzed as its control pin design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[8] cannot be properly analyzed as its control pin design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[9] cannot be properly analyzed as its control pin design_ps_pl_i/PL_BRAM_read/U0/pwm_tmp_reg[9]/G is not reached by a timing clock
Related violations: <none>


