============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Oct 27 2024  11:13:42 am
  Module:                 alu
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Late External Delay Assertion
Endpoint:   carry_out16 (^) checked with leading edge of 'func_clk'
Beginpoint: cin         (^) triggered by leading edge of 'func_clk'
Other End Arrival Time          10000
- External Delay                  600
= Required Time                  9400
- Arrival Time                    928
= Slack Time                     8472
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
----------------------------------------------------------------------------------------------
                Pin             Edge      Cell       Fanout Load Slew Delay  Arrival Required 
                                                            (fF) (ps)  (ps) Time(ps) Time(ps) 
----------------------------------------------------------------------------------------------
       cin                  (u) ^                         2  3.0    0    +0      400     8872 
       carry_unit1/g1/in_1      ^                                        +0      400     8872 
       carry_unit1/g1/z     (u) ^     unmapped_and2       1  1.5    0   +15      415     8888 
       carry_unit1/g2/in_1      ^                                        +0      415     8888 
       carry_unit1/g2/z     (u) ^     unmapped_or2        2  3.0    0   +18      433     8906 
       carry_unit1/g3/in_1      ^                                        +0      433     8906 
       carry_unit1/g3/z     (u) ^     unmapped_and2       1  1.5    0   +15      448     8921 
       carry_unit1/g4/in_1      ^                                        +0      448     8921 
       carry_unit1/g4/z     (u) ^     unmapped_or2        2  3.0    0   +18      466     8939 
       carry_unit2/g1/in_1      ^                                        +0      466     8939 
       carry_unit2/g1/z     (u) ^     unmapped_and2       1  1.5    0   +15      482     8954 
       carry_unit2/g2/in_1      ^                                        +0      482     8954 
       carry_unit2/g2/z     (u) ^     unmapped_or2        2  3.0    0   +18      500     8972 
       carry_unit2/g3/in_1      ^                                        +0      500     8972 
       carry_unit2/g3/z     (u) ^     unmapped_and2       1  1.5    0   +15      515     8987 
       carry_unit2/g4/in_1      ^                                        +0      515     8987 
       carry_unit2/g4/z     (u) ^     unmapped_or2        2  3.0    0   +18      533     9005 
       carry_unit3/g1/in_1      ^                                        +0      533     9005 
       carry_unit3/g1/z     (u) ^     unmapped_and2       1  1.5    0   +15      548     9020 
       carry_unit3/g2/in_1      ^                                        +0      548     9020 
       carry_unit3/g2/z     (u) ^     unmapped_or2        2  3.0    0   +18      566     9038 
       carry_unit3/g3/in_1      ^                                        +0      566     9038 
       carry_unit3/g3/z     (u) ^     unmapped_and2       1  1.5    0   +15      581     9054 
       carry_unit3/g4/in_1      ^                                        +0      581     9054 
       carry_unit3/g4/z     (u) ^     unmapped_or2        2  3.0    0   +18      599     9072 
       carry_unit3/g5/in_1      ^                                        +0      599     9072 
       carry_unit3/g5/z     (u) ^     unmapped_and2       1  1.5    0   +15      614     9087 
       carry_unit3/g6/in_1      ^                                        +0      614     9087 
       carry_unit3/g6/z     (u) ^     unmapped_or2        2  3.0    0   +18      632     9105 
       carry_unit3/g7/in_1      ^                                        +0      632     9105 
       carry_unit3/g7/z     (u) ^     unmapped_and2       1  1.5    0   +15      648     9120 
       carry_unit3/g8/in_1      ^                                        +0      648     9120 
       carry_unit3/g8/z     (u) ^     unmapped_or2        2  3.0    0   +18      666     9138 
       carry_unit4/g1/in_1      ^                                        +0      666     9138 
       carry_unit4/g1/z     (u) ^     unmapped_and2       1  1.5    0   +15      681     9153 
       carry_unit4/g2/in_1      ^                                        +0      681     9153 
       carry_unit4/g2/z     (u) ^     unmapped_or2        2  3.0    0   +18      699     9171 
       carry_unit4/g3/in_1      ^                                        +0      699     9171 
       carry_unit4/g3/z     (u) ^     unmapped_and2       1  1.5    0   +15      714     9186 
       carry_unit4/g4/in_1      ^                                        +0      714     9186 
       carry_unit4/g4/z     (u) ^     unmapped_or2        2  3.0    0   +18      732     9204 
       carry_unit4/g5/in_1      ^                                        +0      732     9204 
       carry_unit4/g5/z     (u) ^     unmapped_and2       1  1.5    0   +15      747     9220 
       carry_unit4/g6/in_1      ^                                        +0      747     9220 
       carry_unit4/g6/z     (u) ^     unmapped_or2        2  3.0    0   +18      765     9238 
       carry_unit4/g7/in_1      ^                                        +0      765     9238 
       carry_unit4/g7/z     (u) ^     unmapped_and2       1  1.5    0   +15      780     9253 
       carry_unit4/g8/in_1      ^                                        +0      780     9253 
       carry_unit4/g8/z     (u) ^     unmapped_or2        2  3.0    0   +18      798     9271 
       carry_unit4/g9/in_1      ^                                        +0      798     9271 
       carry_unit4/g9/z     (u) ^     unmapped_and2       1  1.5    0   +15      814     9286 
       carry_unit4/g10/in_1     ^                                        +0      814     9286 
       carry_unit4/g10/z    (u) ^     unmapped_or2        2  3.0    0   +18      832     9304 
       carry_unit4/g11/in_1     ^                                        +0      832     9304 
       carry_unit4/g11/z    (u) ^     unmapped_and2       1  1.5    0   +15      847     9319 
       carry_unit4/g12/in_1     ^                                        +0      847     9319 
       carry_unit4/g12/z    (u) ^     unmapped_or2        2  3.0    0   +18      865     9337 
       carry_unit4/g13/in_1     ^                                        +0      865     9337 
       carry_unit4/g13/z    (u) ^     unmapped_and2       1  1.5    0   +15      880     9352 
       carry_unit4/g14/in_1     ^                                        +0      880     9352 
       carry_unit4/g14/z    (u) ^     unmapped_or2        2  3.0    0   +18      898     9370 
       carry_unit4/g15/in_1     ^                                        +0      898     9370 
       carry_unit4/g15/z    (u) ^     unmapped_and2       1  1.5    0   +15      913     9386 
       carry_unit4/g16/in_1     ^                                        +0      913     9386 
       carry_unit4/g16/z    (u) ^     unmapped_or2        1  0.0    0   +14      928     9400 
       carry_out16          <<< ^                                        +0      928     9400 
----------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')

(u) : Net has unmapped pin(s).
