URL: http://ballade.cs.ucla.edu:8080/~cong/papers/msws_todaes.ps.gz
Refering-URL: http://ballade.cs.ucla.edu/~cong/publications.html
Root-URL: http://www.cs.ucla.edu
Title: "Buffered Steiner Tree Construction with Wire Sizing for Interconnect Layout Optimization", "Signal Delay in RC
Author: [] T. Okamoto and J. Cong, J. Rubinstein, P. Penfield, and M. A. Horowitz, T. Xue and E. S. Kuh, "Post T. Xue, E. S. Kuh and Q. Yu, 
Note: to appear on Proc. IEEE Int'l. Conf. on Computer-Aided Design, 1996. [30]  IEEE Trans. on CAD, 2(3) (1983) pp. 202-211. [31]  Wiresizing", Proc. IEEE Int'l Conf. on Computer-Aided Design, 1995, pp. 575-580. [32]  Proc. IEEE MCM Conference, 1996, pp. 117-121. 30  
Abstract-found: 0
Intro-found: 1
Reference: [1] <author> C. J. Alpert, T. C. Hu, J. H. Huang, and A. B. Kahng, </author> <title> "A Direct Combination of the Prim and Dijkstra Constructions for Improved Performance-Driven Routing", </title> <booktitle> Proc. IEEE Int'l Symp. on Circuits and Systems, </booktitle> <month> May </month> <year> 1993, </year> <pages> pp. 1869-1872. </pages>
Reference: [2] <author> K. D. Boese, A. B. Kahng, and G. Robins, </author> <title> "High-Performance Routing Trees With Identified Critical Sinks", </title> <booktitle> Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1993, </year> <pages> pp. 182-187. </pages>
Reference: [3] <author> H. Chan, </author> <title> Private Communication, </title> <year> 1995. </year>
Reference: [4] <author> C. P. Chen, Y. W. Chang and D. F. Wong, </author> <title> "Fast Performance-Driven Optimization for Buffered Clock Trees Based on Lagrangian Relaxation," </title> <booktitle> Proc. ACM/IEEE DAC, </booktitle> <year> 1996, </year> <pages> pp. 405-408. </pages>
Reference: [5] <author> C. P. Chen, Y. P. Chen and D. F. Wong, </author> <title> "Optimal Wire-Sizing Formula Under the Elmore Delay Model," </title> <booktitle> Proc. ACM/IEEE DAC, </booktitle> <year> 1996, </year> <pages> pp. 487-490. </pages>
Reference: [6] <author> J. Cong and L. </author> <title> He, "Optimal Wiresizing for Interconnects with Multiple Sources", </title> <booktitle> Proc. IEEE Int'l. Conf. on Computer Design, </booktitle> <month> Nov. </month> <year> 1995. </year>
Reference: [7] <author> J. Cong and L. </author> <title> He, "Optimal Wiresizing for Interconnects with Multiple Sources", </title> <institution> UCLA Computer Science, </institution> <type> Technical Report 95-00031, </type> <month> August </month> <year> 1995. </year>
Reference: [8] <author> J. Cong and L. </author> <title> He, "An Efficient Approach to Simultaneous Transistor and Interconnect Sizing", </title> <booktitle> to appear in Proc. IEEE Int'l Conf. on Computer-Aided Design, </booktitle> <month> Nov. </month> <note> 1996 (also available as UCLA Computer Science, Technical Report 95-00046, </note> <month> Dec. </month> <year> 1995, </year> <title> under title "Simultaneous Transistor and Interconnect Sizing Based on the General Dominance Property"). </title>
Reference: [9] <author> J. Cong, A. B. Kahng, G. Robins, M. Sarrafzadeh, and C. K. Wong, </author> <title> "Provably Good Performance-Driven Global Routing", </title> <journal> IEEE Trans. on CAD, </journal> <volume> 11(6), </volume> <month> June </month> <year> 1992, </year> <pages> pp. 739-752. </pages>
Reference: [10] <author> J. Cong, and C.-K. Koh, </author> <title> "Simultaneous Driver and Wire Sizing for Performance and Power Optimization", </title> <journal> IEEE Trans. on VLSI, </journal> <volume> 2(4), </volume> <month> December </month> <year> 1994, </year> <pages> pp. 408-423. </pages>
Reference: [11] <author> J. Cong, and P. H. Madden, </author> <title> "Performance-Driven Routing with Multiple Sources", </title> <booktitle> Proc. IEEE ISCAS, </booktitle> <year> 1995. </year>
Reference: [12] <author> J. Cong, K. S. Leung, and D. Zhou, </author> <title> "Performance-Driven Interconnect Design Based on Distributed RC Delay Model", </title> <booktitle> Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1993, </year> <pages> pp. 606-611. </pages>

References-found: 12

