# Compile of arm_single.sv was successful.
vsim -gui ab_work_trabalho.testbench
# vsim -gui ab_work_trabalho.testbench 
# Start time: 00:17:34 on Oct 28,2020
# Loading sv_std.std
# Loading ab_work_trabalho.testbench
# Loading ab_work_trabalho.top
# Loading ab_work_trabalho.arm
# Loading ab_work_trabalho.controller
# Loading ab_work_trabalho.decoder
# Loading ab_work_trabalho.condlogic
# Loading ab_work_trabalho.flopenr
# Loading ab_work_trabalho.condcheck
# Loading ab_work_trabalho.datapath
# Loading ab_work_trabalho.mux2
# Loading ab_work_trabalho.flopr
# Loading ab_work_trabalho.adder
# Loading ab_work_trabalho.regfile
# Loading ab_work_trabalho.extend
# Loading ab_work_trabalho.alu
# Loading ab_work_trabalho.imem
# Loading ab_work_trabalho.dmem
# ** Error (suppressible): (vsim-PLI-3029) Expected a system function, not system task '$display'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/arm/dp/alu File: D:/IFES/ARQ/TRABALHO/arm_single.sv Line: 538
# Error loading design
add wave -position end  sim:/testbench/dut/arm/clk
# End time: 00:17:34 on Oct 28,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Unrecognized dataset prefix: sim
add wave -position end  sim:/testbench/dut/arm/Instr
# Unrecognized dataset prefix: sim
add wave -position end sim:/testbench/dut/arm/ALUControl
# Unrecognized dataset prefix: sim
add wave -position end  sim:/testbench/dut/arm/dp/rf/r15
# Unrecognized dataset prefix: sim
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
# Unrecognized dataset prefix: sim
add wave -position end  sim:/testbench/dut/arm/dp/alu/a
# Unrecognized dataset prefix: sim
add wave -position end  sim:/testbench/dut/arm/dp/alu/b
# Unrecognized dataset prefix: sim
add wave -position end  sim:/testbench/dut/arm/ALUResult
# Unrecognized dataset prefix: sim
add wave -position end  sim:/testbench/dut/arm/ALUFlags
# Unrecognized dataset prefix: sim
add wave -position end  sim:/testbench/dut/arm/c/cl/Flags
# Unrecognized dataset prefix: sim
run
# No Design Loaded!
# Compile of arm_single.sv was successful.
vsim -gui ab_work_trabalho.testbench
# vsim -gui ab_work_trabalho.testbench 
# Start time: 00:20:11 on Oct 28,2020
# Loading sv_std.std
# Loading ab_work_trabalho.testbench
# Loading ab_work_trabalho.top
# Loading ab_work_trabalho.arm
# Loading ab_work_trabalho.controller
# Loading ab_work_trabalho.decoder
# Loading ab_work_trabalho.condlogic
# Loading ab_work_trabalho.flopenr
# Loading ab_work_trabalho.condcheck
# Loading ab_work_trabalho.datapath
# Loading ab_work_trabalho.mux2
# Loading ab_work_trabalho.flopr
# Loading ab_work_trabalho.adder
# Loading ab_work_trabalho.regfile
# Loading ab_work_trabalho.extend
# Loading ab_work_trabalho.alu
# Loading ab_work_trabalho.imem
# Loading ab_work_trabalho.dmem
# ** Error (suppressible): (vsim-PLI-3029) Expected a system function, not system task '$display'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/arm/dp/alu File: D:/IFES/ARQ/TRABALHO/arm_single.sv Line: 538
# Error loading design
# End time: 00:20:11 on Oct 28,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of arm_single.sv was successful.
# Compile of arm_single.sv was successful.
vsim -gui ab_work_trabalho.testbench
# vsim -gui ab_work_trabalho.testbench 
# Start time: 00:23:44 on Oct 28,2020
# Loading sv_std.std
# Loading ab_work_trabalho.testbench
# Loading ab_work_trabalho.top
# Loading ab_work_trabalho.arm
# Loading ab_work_trabalho.controller
# Loading ab_work_trabalho.decoder
# Loading ab_work_trabalho.condlogic
# Loading ab_work_trabalho.flopenr
# Loading ab_work_trabalho.condcheck
# Loading ab_work_trabalho.datapath
# Loading ab_work_trabalho.mux2
# Loading ab_work_trabalho.flopr
# Loading ab_work_trabalho.adder
# Loading ab_work_trabalho.regfile
# Loading ab_work_trabalho.extend
# Loading ab_work_trabalho.alu
# Loading ab_work_trabalho.imem
# Loading ab_work_trabalho.dmem
add wave -position end  sim:/testbench/dut/arm/clk
add wave -position end  sim:/testbench/dut/arm/Instr
add wave -position end sim:/testbench/dut/arm/ALUControl
add wave -position end  sim:/testbench/dut/arm/dp/rf/r15
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
add wave -position end  sim:/testbench/dut/arm/dp/alu/a
add wave -position end  sim:/testbench/dut/arm/dp/alu/b
add wave -position end  sim:/testbench/dut/arm/ALUResult
add wave -position end  sim:/testbench/dut/arm/ALUFlags
add wave -position end  sim:/testbench/dut/arm/c/cl/Flags
run
#  105
#        132
#        900
# Compile of arm_single.sv was successful.
# Compile of arm_single.sv was successful.
vsim -gui ab_work_trabalho.testbench
# End time: 00:27:37 on Oct 28,2020, Elapsed time: 0:03:53
# Errors: 0, Warnings: 5
# vsim -gui ab_work_trabalho.testbench 
# Start time: 00:27:37 on Oct 28,2020
# Loading sv_std.std
# Loading ab_work_trabalho.testbench
# Loading ab_work_trabalho.top
# Loading ab_work_trabalho.arm
# Loading ab_work_trabalho.controller
# Loading ab_work_trabalho.decoder
# Loading ab_work_trabalho.condlogic
# Loading ab_work_trabalho.flopenr
# Loading ab_work_trabalho.condcheck
# Loading ab_work_trabalho.datapath
# Loading ab_work_trabalho.mux2
# Loading ab_work_trabalho.flopr
# Loading ab_work_trabalho.adder
# Loading ab_work_trabalho.regfile
# Loading ab_work_trabalho.extend
# Loading ab_work_trabalho.alu
# Loading ab_work_trabalho.imem
# Loading ab_work_trabalho.dmem
add wave -position end  sim:/testbench/dut/arm/clk
add wave -position end  sim:/testbench/dut/arm/Instr
add wave -position end sim:/testbench/dut/arm/ALUControl
add wave -position end  sim:/testbench/dut/arm/dp/rf/r15
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
add wave -position end  sim:/testbench/dut/arm/dp/alu/a
add wave -position end  sim:/testbench/dut/arm/dp/alu/b
add wave -position end  sim:/testbench/dut/arm/ALUResult
add wave -position end  sim:/testbench/dut/arm/ALUFlags
add wave -position end  sim:/testbench/dut/arm/c/cl/Flags
run
# Compile of arm_single.sv failed with 1 errors.
# Compile of arm_single.sv was successful.
vsim -gui ab_work_trabalho.testbench
# End time: 00:31:09 on Oct 28,2020, Elapsed time: 0:03:32
# Errors: 0, Warnings: 3
# vsim -gui ab_work_trabalho.testbench 
# Start time: 00:31:09 on Oct 28,2020
# Loading sv_std.std
# Loading ab_work_trabalho.testbench
# Loading ab_work_trabalho.top
# Loading ab_work_trabalho.arm
# Loading ab_work_trabalho.controller
# Loading ab_work_trabalho.decoder
# Loading ab_work_trabalho.condlogic
# Loading ab_work_trabalho.flopenr
# Loading ab_work_trabalho.condcheck
# Loading ab_work_trabalho.datapath
# Loading ab_work_trabalho.mux2
# Loading ab_work_trabalho.flopr
# Loading ab_work_trabalho.adder
# Loading ab_work_trabalho.regfile
# Loading ab_work_trabalho.extend
# Loading ab_work_trabalho.alu
# Loading ab_work_trabalho.imem
# Loading ab_work_trabalho.dmem
add wave -position end  sim:/testbench/dut/arm/clk
add wave -position end  sim:/testbench/dut/arm/Instr
add wave -position end sim:/testbench/dut/arm/ALUControl
add wave -position end  sim:/testbench/dut/arm/dp/rf/r15
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
add wave -position end  sim:/testbench/dut/arm/dp/alu/a
add wave -position end  sim:/testbench/dut/arm/dp/alu/b
add wave -position end  sim:/testbench/dut/arm/ALUResult
add wave -position end  sim:/testbench/dut/arm/ALUFlags
add wave -position end  sim:/testbench/dut/arm/c/cl/Flags
run
#        132
#        900
# Compile of arm_single.sv was successful.
vsim -gui ab_work_trabalho.testbench
# End time: 00:34:12 on Oct 28,2020, Elapsed time: 0:03:03
# Errors: 0, Warnings: 2
# vsim -gui ab_work_trabalho.testbench 
# Start time: 00:34:12 on Oct 28,2020
# Loading sv_std.std
# Loading ab_work_trabalho.testbench
# Loading ab_work_trabalho.top
# Loading ab_work_trabalho.arm
# Loading ab_work_trabalho.controller
# Loading ab_work_trabalho.decoder
# Loading ab_work_trabalho.condlogic
# Loading ab_work_trabalho.flopenr
# Loading ab_work_trabalho.condcheck
# Loading ab_work_trabalho.datapath
# Loading ab_work_trabalho.mux2
# Loading ab_work_trabalho.flopr
# Loading ab_work_trabalho.adder
# Loading ab_work_trabalho.regfile
# Loading ab_work_trabalho.extend
# Loading ab_work_trabalho.alu
# Loading ab_work_trabalho.imem
# Loading ab_work_trabalho.dmem
add wave -position end  sim:/testbench/dut/arm/clk
add wave -position end  sim:/testbench/dut/arm/Instr
add wave -position end sim:/testbench/dut/arm/ALUControl
add wave -position end  sim:/testbench/dut/arm/dp/rf/r15
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
add wave -position end  sim:/testbench/dut/arm/dp/alu/a
add wave -position end  sim:/testbench/dut/arm/dp/alu/b
add wave -position end  sim:/testbench/dut/arm/ALUResult
add wave -position end  sim:/testbench/dut/arm/ALUFlags
add wave -position end  sim:/testbench/dut/arm/c/cl/Flags
run
#        132
#        900
# Compile of arm_single.sv was successful.
vsim -gui ab_work_trabalho.testbench
# End time: 00:56:16 on Oct 28,2020, Elapsed time: 0:22:04
# Errors: 0, Warnings: 2
# vsim -gui ab_work_trabalho.testbench 
# Start time: 00:56:16 on Oct 28,2020
# Loading sv_std.std
# Loading ab_work_trabalho.testbench
# Loading ab_work_trabalho.top
# Loading ab_work_trabalho.arm
# Loading ab_work_trabalho.controller
# Loading ab_work_trabalho.decoder
# Loading ab_work_trabalho.condlogic
# Loading ab_work_trabalho.flopenr
# Loading ab_work_trabalho.condcheck
# Loading ab_work_trabalho.datapath
# Loading ab_work_trabalho.mux2
# Loading ab_work_trabalho.flopr
# Loading ab_work_trabalho.adder
# Loading ab_work_trabalho.regfile
# Loading ab_work_trabalho.extend
# Loading ab_work_trabalho.alu
# Loading ab_work_trabalho.imem
# Loading ab_work_trabalho.dmem
add wave -position end  sim:/testbench/dut/arm/clk
add wave -position end  sim:/testbench/dut/arm/Instr
add wave -position end sim:/testbench/dut/arm/ALUControl
add wave -position end  sim:/testbench/dut/arm/dp/rf/r15
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
add wave -position end  sim:/testbench/dut/arm/dp/alu/a
add wave -position end  sim:/testbench/dut/arm/dp/alu/b
add wave -position end  sim:/testbench/dut/arm/ALUResult
add wave -position end  sim:/testbench/dut/arm/ALUFlags
add wave -position end  sim:/testbench/dut/arm/c/cl/Flags
run
#         10
#          x
vsim -gui ab_work_trabalho.testbench
# End time: 01:08:15 on Oct 28,2020, Elapsed time: 0:11:59
# Errors: 0, Warnings: 1
# vsim -gui ab_work_trabalho.testbench 
# Start time: 01:08:15 on Oct 28,2020
# Loading sv_std.std
# Loading ab_work_trabalho.testbench
# Loading ab_work_trabalho.top
# Loading ab_work_trabalho.arm
# Loading ab_work_trabalho.controller
# Loading ab_work_trabalho.decoder
# Loading ab_work_trabalho.condlogic
# Loading ab_work_trabalho.flopenr
# Loading ab_work_trabalho.condcheck
# Loading ab_work_trabalho.datapath
# Loading ab_work_trabalho.mux2
# Loading ab_work_trabalho.flopr
# Loading ab_work_trabalho.adder
# Loading ab_work_trabalho.regfile
# Loading ab_work_trabalho.extend
# Loading ab_work_trabalho.alu
# Loading ab_work_trabalho.imem
# Loading ab_work_trabalho.dmem
add wave -position end  sim:/testbench/dut/arm/clk
add wave -position end  sim:/testbench/dut/arm/Instr
add wave -position end sim:/testbench/dut/arm/ALUControl
add wave -position end  sim:/testbench/dut/arm/dp/rf/r15
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
add wave -position end  sim:/testbench/dut/arm/dp/alu/a
add wave -position end  sim:/testbench/dut/arm/dp/alu/b
add wave -position end  sim:/testbench/dut/arm/ALUResult
add wave -position end  sim:/testbench/dut/arm/ALUFlags
add wave -position end  sim:/testbench/dut/arm/c/cl/Flags
run
#         10
#          x
# Compile of arm_single.sv was successful.
vsim -gui ab_work_trabalho.testbench
# End time: 01:09:35 on Oct 28,2020, Elapsed time: 0:01:20
# Errors: 0, Warnings: 2
# vsim -gui ab_work_trabalho.testbench 
# Start time: 01:09:35 on Oct 28,2020
# Loading sv_std.std
# Loading ab_work_trabalho.testbench
# Loading ab_work_trabalho.top
# Loading ab_work_trabalho.arm
# Loading ab_work_trabalho.controller
# Loading ab_work_trabalho.decoder
# Loading ab_work_trabalho.condlogic
# Loading ab_work_trabalho.flopenr
# Loading ab_work_trabalho.condcheck
# Loading ab_work_trabalho.datapath
# Loading ab_work_trabalho.mux2
# Loading ab_work_trabalho.flopr
# Loading ab_work_trabalho.adder
# Loading ab_work_trabalho.regfile
# Loading ab_work_trabalho.extend
# Loading ab_work_trabalho.alu
# Loading ab_work_trabalho.imem
# Loading ab_work_trabalho.dmem
add wave -position end  sim:/testbench/dut/arm/clk
add wave -position end  sim:/testbench/dut/arm/Instr
add wave -position end sim:/testbench/dut/arm/ALUControl
add wave -position end  sim:/testbench/dut/arm/dp/rf/r15
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
add wave -position end  sim:/testbench/dut/arm/dp/alu/a
add wave -position end  sim:/testbench/dut/arm/dp/alu/b
add wave -position end  sim:/testbench/dut/arm/ALUResult
add wave -position end  sim:/testbench/dut/arm/ALUFlags
add wave -position end  sim:/testbench/dut/arm/c/cl/Flags
run
#         10
# Estendendo o extend
#          x
# Estendendo o extend
# Compile of arm_single.sv failed with 1 errors.
# Compile of arm_single.sv was successful.
# Compile of arm_single.sv was successful.
# Compile of arm_single.sv was successful.
# Compile of arm_single.sv was successful.
vsim -gui ab_work_trabalho.testbench
# End time: 02:03:53 on Oct 28,2020, Elapsed time: 0:54:18
# Errors: 0, Warnings: 6
# vsim -gui ab_work_trabalho.testbench 
# Start time: 02:03:53 on Oct 28,2020
# Loading sv_std.std
# Loading ab_work_trabalho.testbench
# Loading ab_work_trabalho.top
# Loading ab_work_trabalho.arm
# Loading ab_work_trabalho.controller
# Loading ab_work_trabalho.decoder
# Loading ab_work_trabalho.condlogic
# Loading ab_work_trabalho.flopenr
# Loading ab_work_trabalho.condcheck
# Loading ab_work_trabalho.datapath
# Loading ab_work_trabalho.mux2
# Loading ab_work_trabalho.flopr
# Loading ab_work_trabalho.adder
# Loading ab_work_trabalho.regfile
# Loading ab_work_trabalho.extend
# Loading ab_work_trabalho.shift
# Loading ab_work_trabalho.alu
# Loading ab_work_trabalho.imem
# Loading ab_work_trabalho.dmem
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'd0'. The port definition is at: D:/IFES/ARQ/TRABALHO/arm_single.sv(524).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/arm/dp/shift1 File: D:/IFES/ARQ/TRABALHO/arm_single.sv Line: 439
add wave -position end  sim:/testbench/dut/arm/clk
add wave -position end  sim:/testbench/dut/arm/Instr
add wave -position end sim:/testbench/dut/arm/ALUControl
add wave -position end  sim:/testbench/dut/arm/dp/rf/r15
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
add wave -position end  sim:/testbench/dut/arm/dp/alu/a
add wave -position end  sim:/testbench/dut/arm/dp/alu/b
add wave -position end  sim:/testbench/dut/arm/ALUResult
add wave -position end  sim:/testbench/dut/arm/ALUFlags
add wave -position end  sim:/testbench/dut/arm/c/cl/Flags
run
#          z
#          x
# Estendendo o extend
#          7
#          x
# Estendendo o extend
# Compile of arm_single.sv was successful.
vsim -gui ab_work_trabalho.testbench
# End time: 02:11:02 on Oct 28,2020, Elapsed time: 0:07:09
# Errors: 0, Warnings: 3
# vsim -gui ab_work_trabalho.testbench 
# Start time: 02:11:02 on Oct 28,2020
# Loading sv_std.std
# Loading ab_work_trabalho.testbench
# Loading ab_work_trabalho.top
# Loading ab_work_trabalho.arm
# Loading ab_work_trabalho.controller
# Loading ab_work_trabalho.decoder
# Loading ab_work_trabalho.condlogic
# Loading ab_work_trabalho.flopenr
# Loading ab_work_trabalho.condcheck
# Loading ab_work_trabalho.datapath
# Loading ab_work_trabalho.mux2
# Loading ab_work_trabalho.flopr
# Loading ab_work_trabalho.adder
# Loading ab_work_trabalho.regfile
# Loading ab_work_trabalho.extend
# Loading ab_work_trabalho.shift
# Loading ab_work_trabalho.alu
# Loading ab_work_trabalho.imem
# Loading ab_work_trabalho.dmem
add wave -position end  sim:/testbench/dut/arm/clk
add wave -position end  sim:/testbench/dut/arm/Instr
add wave -position end sim:/testbench/dut/arm/ALUControl
add wave -position end  sim:/testbench/dut/arm/dp/rf/r15
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
add wave -position end  sim:/testbench/dut/arm/dp/alu/a
add wave -position end  sim:/testbench/dut/arm/dp/alu/b
add wave -position end  sim:/testbench/dut/arm/ALUResult
add wave -position end  sim:/testbench/dut/arm/ALUFlags
add wave -position end  sim:/testbench/dut/arm/c/cl/Flags
run
#          x
#         10
# Estendendo o extend
#          7
#         10
#          7
#          x
# Estendendo o extend
# Compile of arm_single.sv was successful.
vsim -gui ab_work_trabalho.testbench
# End time: 10:05:18 on Oct 28,2020, Elapsed time: 7:54:16
# Errors: 0, Warnings: 2
# vsim -gui ab_work_trabalho.testbench 
# Start time: 10:05:19 on Oct 28,2020
# Loading sv_std.std
# Loading ab_work_trabalho.testbench
# Loading ab_work_trabalho.top
# Loading ab_work_trabalho.arm
# Loading ab_work_trabalho.controller
# Loading ab_work_trabalho.decoder
# Loading ab_work_trabalho.condlogic
# Loading ab_work_trabalho.flopenr
# Loading ab_work_trabalho.condcheck
# Loading ab_work_trabalho.datapath
# Loading ab_work_trabalho.mux2
# Loading ab_work_trabalho.flopr
# Loading ab_work_trabalho.adder
# Loading ab_work_trabalho.regfile
# Loading ab_work_trabalho.extend
# Loading ab_work_trabalho.shift
# Loading ab_work_trabalho.alu
# Loading ab_work_trabalho.imem
# Loading ab_work_trabalho.dmem
add wave -position end  sim:/testbench/dut/arm/clk
add wave -position end  sim:/testbench/dut/arm/Instr
add wave -position end sim:/testbench/dut/arm/ALUControl
add wave -position end  sim:/testbench/dut/arm/dp/rf/r15
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
add wave -position end  sim:/testbench/dut/arm/dp/alu/a
add wave -position end  sim:/testbench/dut/arm/dp/alu/b
add wave -position end  sim:/testbench/dut/arm/ALUResult
add wave -position end  sim:/testbench/dut/arm/ALUFlags
add wave -position end  sim:/testbench/dut/arm/c/cl/Flags
run
#          x
#         10
# Estendendo o extend
#          7
#         10
#          7
#          x
# Estendendo o extend
# Compile of arm_single.sv failed with 2 errors.
# Compile of arm_single.sv was successful.
# Compile of arm_single.sv was successful.
vsim -gui ab_work_trabalho.testbench
# End time: 12:10:02 on Oct 28,2020, Elapsed time: 2:04:43
# Errors: 0, Warnings: 4
# vsim -gui ab_work_trabalho.testbench 
# Start time: 12:10:02 on Oct 28,2020
# Loading sv_std.std
# Loading ab_work_trabalho.testbench
# Loading ab_work_trabalho.top
# Loading ab_work_trabalho.arm
# Loading ab_work_trabalho.controller
# Loading ab_work_trabalho.decoder
# Loading ab_work_trabalho.condlogic
# Loading ab_work_trabalho.flopenr
# Loading ab_work_trabalho.condcheck
# Loading ab_work_trabalho.datapath
# Loading ab_work_trabalho.mux2
# Loading ab_work_trabalho.flopr
# Loading ab_work_trabalho.adder
# Loading ab_work_trabalho.regfile
# Loading ab_work_trabalho.extend
# Loading ab_work_trabalho.shift
# Loading ab_work_trabalho.alu
# Loading ab_work_trabalho.imem
# Loading ab_work_trabalho.dmem
add wave -position end  sim:/testbench/dut/arm/clk
add wave -position end  sim:/testbench/dut/arm/Instr
add wave -position end sim:/testbench/dut/arm/ALUControl
add wave -position end  sim:/testbench/dut/arm/dp/rf/r15
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
add wave -position end  sim:/testbench/dut/arm/dp/alu/a
add wave -position end  sim:/testbench/dut/arm/dp/alu/b
add wave -position end  sim:/testbench/dut/arm/ALUResult
add wave -position end  sim:/testbench/dut/arm/ALUFlags
add wave -position end  sim:/testbench/dut/arm/c/cl/Flags
run
# Simulation failed
# ** Note: $stop    : D:/IFES/ARQ/TRABALHO/arm_single.sv(159)
#    Time: 55 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at D:/IFES/ARQ/TRABALHO/arm_single.sv line 159
vsim -gui ab_work_trabalho.testbench
# End time: 12:10:15 on Oct 28,2020, Elapsed time: 0:00:13
# Errors: 0, Warnings: 1
# vsim -gui ab_work_trabalho.testbench 
# Start time: 12:10:15 on Oct 28,2020
# Loading sv_std.std
# Loading ab_work_trabalho.testbench
# Loading ab_work_trabalho.top
# Loading ab_work_trabalho.arm
# Loading ab_work_trabalho.controller
# Loading ab_work_trabalho.decoder
# Loading ab_work_trabalho.condlogic
# Loading ab_work_trabalho.flopenr
# Loading ab_work_trabalho.condcheck
# Loading ab_work_trabalho.datapath
# Loading ab_work_trabalho.mux2
# Loading ab_work_trabalho.flopr
# Loading ab_work_trabalho.adder
# Loading ab_work_trabalho.regfile
# Loading ab_work_trabalho.extend
# Loading ab_work_trabalho.shift
# Loading ab_work_trabalho.alu
# Loading ab_work_trabalho.imem
# Loading ab_work_trabalho.dmem
add wave -position end  sim:/testbench/dut/arm/clk
add wave -position end  sim:/testbench/dut/arm/Instr
add wave -position end sim:/testbench/dut/arm/ALUControl
add wave -position end  sim:/testbench/dut/arm/dp/rf/r15
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
add wave -position end  sim:/testbench/dut/arm/dp/alu/a
add wave -position end  sim:/testbench/dut/arm/dp/alu/b
add wave -position end  sim:/testbench/dut/arm/ALUResult
add wave -position end  sim:/testbench/dut/arm/ALUFlags
add wave -position end  sim:/testbench/dut/arm/c/cl/Flags

add wave -position end  sim:/testbench/dut/imem/RAM
add wave -position end  sim:/testbench/dut/dmem/RAM
run
# Simulation failed
# ** Note: $stop    : D:/IFES/ARQ/TRABALHO/arm_single.sv(159)
#    Time: 55 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at D:/IFES/ARQ/TRABALHO/arm_single.sv line 159
run -all
#          x
#         10
# Estendendo o extend
#          7
#         10
#          7
#          x
# Estendendo o extend
# Compile of arm_single.sv was successful.
# Compile of arm_single.sv was successful.
vsim -gui ab_work_trabalho.testbench
# End time: 12:20:56 on Oct 28,2020, Elapsed time: 0:10:41
# Errors: 0, Warnings: 3
# vsim -gui ab_work_trabalho.testbench 
# Start time: 12:20:56 on Oct 28,2020
# Loading sv_std.std
# Loading ab_work_trabalho.testbench
# Loading ab_work_trabalho.top
# Loading ab_work_trabalho.arm
# Loading ab_work_trabalho.controller
# Loading ab_work_trabalho.decoder
# Loading ab_work_trabalho.condlogic
# Loading ab_work_trabalho.flopenr
# Loading ab_work_trabalho.condcheck
# Loading ab_work_trabalho.datapath
# Loading ab_work_trabalho.mux2
# Loading ab_work_trabalho.flopr
# Loading ab_work_trabalho.adder
# Loading ab_work_trabalho.regfile
# Loading ab_work_trabalho.extend
# Loading ab_work_trabalho.shift
# Loading ab_work_trabalho.alu
# Loading ab_work_trabalho.imem
# Loading ab_work_trabalho.dmem
add wave -position end  sim:/testbench/dut/arm/clk
add wave -position end  sim:/testbench/dut/arm/Instr
add wave -position end sim:/testbench/dut/arm/ALUControl
add wave -position end  sim:/testbench/dut/arm/dp/rf/r15
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
add wave -position end  sim:/testbench/dut/arm/dp/alu/a
add wave -position end  sim:/testbench/dut/arm/dp/alu/b
add wave -position end  sim:/testbench/dut/arm/ALUResult
add wave -position end  sim:/testbench/dut/arm/ALUFlags
add wave -position end  sim:/testbench/dut/arm/c/cl/Flags
add wave -position end  sim:/testbench/dut/imem/RAM
add wave -position end  sim:/testbench/dut/dmem/RAM
run
# Simulation failed
# ** Note: $stop    : D:/IFES/ARQ/TRABALHO/arm_single.sv(159)
#    Time: 55 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at D:/IFES/ARQ/TRABALHO/arm_single.sv line 159
run
#          x
#         10
# Estendendo o extend
#          7
#         10
#          7
#          x
# Estendendo o extend
add wave -position 1  sim:/testbench/dut/reset
add wave -position 1  sim:/testbench/dut/PC
add wave -position 4  sim:/testbench/dut/arm/c/dec/Branch
add wave -position 5  sim:/testbench/dut/arm/c/cl/CondEx
add wave -position 6  sim:/testbench/dut/arm/WriteData
add wave -position 7  sim:/testbench/dut/arm/MemWrite
add wave -position 10  sim:/testbench/dut/arm/ReadData
# Compile of arm_single.sv was successful.
vsim -gui ab_work_trabalho.testbench
# End time: 14:40:31 on Oct 28,2020, Elapsed time: 2:19:35
# Errors: 0, Warnings: 2
# vsim -gui ab_work_trabalho.testbench 
# Start time: 14:40:31 on Oct 28,2020
# Loading sv_std.std
# Loading ab_work_trabalho.testbench
# Loading ab_work_trabalho.top
# Loading ab_work_trabalho.arm
# Loading ab_work_trabalho.controller
# Loading ab_work_trabalho.decoder
# Loading ab_work_trabalho.condlogic
# Loading ab_work_trabalho.flopenr
# Loading ab_work_trabalho.condcheck
# Loading ab_work_trabalho.datapath
# Loading ab_work_trabalho.mux2
# Loading ab_work_trabalho.flopr
# Loading ab_work_trabalho.adder
# Loading ab_work_trabalho.regfile
# Loading ab_work_trabalho.extend
# Loading ab_work_trabalho.shift
# Loading ab_work_trabalho.alu
# Loading ab_work_trabalho.imem
# Loading ab_work_trabalho.dmem
add wave -position end  sim:/testbench/dut/arm/clk
add wave -position end  sim:/testbench/dut/reset
add wave -position end  sim:/testbench/dut/PC
add wave -position end  sim:/testbench/dut/arm/Instr
add wave -position end  sim:/testbench/dut/arm/dp/alu/a
add wave -position end  sim:/testbench/dut/arm/dp/alu/b
add wave -position end  sim:/testbench/dut/arm/c/dec/Branch
add wave -position end  sim:/testbench/dut/arm/ALUResult
add wave -position end  sim:/testbench/dut/arm/c/cl/Flags
add wave -position end  sim:/testbench/dut/arm/c/cl/CondEx
add wave -position end  sim:/testbench/dut/arm/WriteData
add wave -position end  sim:/testbench/dut/arm/MemWrite
add wave -position 10  sim:/testbench/dut/arm/ReadData
add wave -position end  sim:/testbench/dut/arm/Instr
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
add wave -position end  sim:/testbench/dut/arm/dp/alu/a
add wave -position end  sim:/testbench/dut/arm/dp/alu/b
add wave -position end  sim:/testbench/dut/arm/ALUResult
add wave -position end  sim:/testbench/dut/arm/ALUFlags
add wave -position end  sim:/testbench/dut/arm/c/cl/Flags
add wave -position end  sim:/testbench/dut/imem/RAM
add wave -position end  sim:/testbench/dut/dmem/RAM
run
# Simulation failed
# ** Note: $stop    : D:/IFES/ARQ/TRABALHO/arm_single.sv(162)
#    Time: 55 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at D:/IFES/ARQ/TRABALHO/arm_single.sv line 162
run
#          x
#         10
# Estendendo o extend
#          7
#         10
#          7
#          x
# Estendendo o extend
# Compile of arm_single.sv was successful.
vsim -gui ab_work_trabalho.testbench
# End time: 17:03:26 on Oct 28,2020, Elapsed time: 2:22:55
# Errors: 0, Warnings: 2
# vsim -gui ab_work_trabalho.testbench 
# Start time: 17:03:26 on Oct 28,2020
# Loading sv_std.std
# Loading ab_work_trabalho.testbench
# Loading ab_work_trabalho.top
# Loading ab_work_trabalho.arm
# Loading ab_work_trabalho.controller
# Loading ab_work_trabalho.decoder
# Loading ab_work_trabalho.condlogic
# Loading ab_work_trabalho.flopenr
# Loading ab_work_trabalho.condcheck
# Loading ab_work_trabalho.datapath
# Loading ab_work_trabalho.mux2
# Loading ab_work_trabalho.flopr
# Loading ab_work_trabalho.adder
# Loading ab_work_trabalho.regfile
# Loading ab_work_trabalho.extend
# Loading ab_work_trabalho.shift
# Loading ab_work_trabalho.alu
# Loading ab_work_trabalho.imem
# Loading ab_work_trabalho.dmem
add wave -position end  sim:/testbench/dut/arm/clk
add wave -position end  sim:/testbench/dut/reset
add wave -position end  sim:/testbench/dut/PC
add wave -position end  sim:/testbench/dut/arm/Instr
add wave -position end  sim:/testbench/dut/arm/dp/alu/a
add wave -position end  sim:/testbench/dut/arm/dp/alu/b
add wave -position end  sim:/testbench/dut/arm/c/dec/Branch
add wave -position end  sim:/testbench/dut/arm/ALUResult
add wave -position end  sim:/testbench/dut/arm/c/cl/Flags
add wave -position end  sim:/testbench/dut/arm/c/cl/CondEx
add wave -position end  sim:/testbench/dut/arm/WriteData
add wave -position end  sim:/testbench/dut/arm/MemWrite
add wave -position 10  sim:/testbench/dut/arm/ReadData
add wave -position end  sim:/testbench/dut/arm/Instr
add wave -position end  sim:/testbench/dut/arm/dp/rf/rf
add wave -position end  sim:/testbench/dut/arm/dp/alu/a
add wave -position end  sim:/testbench/dut/arm/dp/alu/b
add wave -position end  sim:/testbench/dut/arm/ALUResult
add wave -position end  sim:/testbench/dut/arm/ALUFlags
add wave -position end  sim:/testbench/dut/arm/c/cl/Flags
add wave -position end  sim:/testbench/dut/imem/RAM
add wave -position end  sim:/testbench/dut/dmem/RAM
run
# Simulation failed
# ** Note: $stop    : D:/IFES/ARQ/TRABALHO/arm_single.sv(162)
#    Time: 55 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at D:/IFES/ARQ/TRABALHO/arm_single.sv line 162
run
#          x
#         10
# Estendendo o extend
#          7
#         10
#          7
#          x
# Estendendo o extend
