{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701377818778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701377818778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 15:56:58 2023 " "Processing started: Thu Nov 30 15:56:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701377818778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701377818778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off enguaduadp -c enguaduadp " "Command: quartus_map --read_settings_files=on --write_settings_files=off enguaduadp -c enguaduadp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701377818778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701377819653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701377819653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back.sv 1 1 " "Found 1 design units, including 1 entities, in source file write_back.sv" { { "Info" "ISGN_ENTITY_NAME" "1 write_back_stage " "Found entity 1: write_back_stage" {  } { { "write_back.sv" "" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/write_back.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701377838041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701377838041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "top_tb.sv" "" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/top_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701377838041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701377838041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 3 3 " "Found 3 design units, including 3 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdu " "Found entity 1: hdu" {  } { { "hdu/hdu.sv" "" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/hdu/hdu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701377838041 ""} { "Info" "ISGN_ENTITY_NAME" "2 fu " "Found entity 2: fu" {  } { { "fu/fu.sv" "" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/fu/fu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701377838041 ""} { "Info" "ISGN_ENTITY_NAME" "3 seg " "Found entity 3: seg" {  } { { "top.sv" "" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/top.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701377838041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701377838041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_stage " "Found entity 1: memory_stage" {  } { { "memory.sv" "" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701377838057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701377838057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.sv 1 1 " "Found 1 design units, including 1 entities, in source file io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dm_io " "Found entity 1: dm_io" {  } { { "io.sv" "" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/io.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701377838057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701377838057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.sv 3 3 " "Found 3 design units, including 3 entities, in source file fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iu " "Found entity 1: iu" {  } { { "iu/iu.sv" "" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/iu/iu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701377838072 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc " "Found entity 2: pc" {  } { { "pc/pc.sv" "" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/pc/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701377838072 ""} { "Info" "ISGN_ENTITY_NAME" "3 fetch_stage " "Found entity 3: fetch_stage" {  } { { "fetch.sv" "" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/fetch.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701377838072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701377838072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.sv 3 3 " "Found 3 design units, including 3 entities, in source file execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu/alu.sv" "" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/alu/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701377838072 ""} { "Info" "ISGN_ENTITY_NAME" "2 bu " "Found entity 2: bu" {  } { { "bu/bu.sv" "" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/bu/bu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701377838072 ""} { "Info" "ISGN_ENTITY_NAME" "3 execute_stage " "Found entity 3: execute_stage" {  } { { "execute.sv" "" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/execute.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701377838072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701377838072 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cu.sv(29) " "Verilog HDL information at cu.sv(29): always construct contains both blocking and non-blocking assignments" {  } { { "cu/cu.sv" "" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/cu/cu.sv" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701377838072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 4 4 " "Found 4 design units, including 4 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu/cu.sv" "" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/cu/cu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701377838072 ""} { "Info" "ISGN_ENTITY_NAME" "2 ru " "Found entity 2: ru" {  } { { "ru/ru.sv" "" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/ru/ru.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701377838072 ""} { "Info" "ISGN_ENTITY_NAME" "3 im " "Found entity 3: im" {  } { { "im/im.sv" "" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/im/im.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701377838072 ""} { "Info" "ISGN_ENTITY_NAME" "4 decode_stage " "Found entity 4: decode_stage" {  } { { "decode.sv" "" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/decode.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701377838072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701377838072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seg " "Elaborating entity \"seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701377838166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_stage fetch_stage:fetch_stage " "Elaborating entity \"fetch_stage\" for hierarchy \"fetch_stage:fetch_stage\"" {  } { { "top.sv" "fetch_stage" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/top.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701377838182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iu fetch_stage:fetch_stage\|iu:iu " "Elaborating entity \"iu\" for hierarchy \"fetch_stage:fetch_stage\|iu:iu\"" {  } { { "fetch.sv" "iu" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/fetch.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701377838197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_stage decode_stage:decode_stage " "Elaborating entity \"decode_stage\" for hierarchy \"decode_stage:decode_stage\"" {  } { { "top.sv" "decode_stage" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/top.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701377838588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu decode_stage:decode_stage\|cu:cu " "Elaborating entity \"cu\" for hierarchy \"decode_stage:decode_stage\|cu:cu\"" {  } { { "decode.sv" "cu" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/decode.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701377838588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "im decode_stage:decode_stage\|im:im " "Elaborating entity \"im\" for hierarchy \"decode_stage:decode_stage\|im:im\"" {  } { { "decode.sv" "im" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/decode.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701377838635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ru decode_stage:decode_stage\|ru:ru " "Elaborating entity \"ru\" for hierarchy \"decode_stage:decode_stage\|ru:ru\"" {  } { { "decode.sv" "ru" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/decode.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701377838635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdu hdu:hdu " "Elaborating entity \"hdu\" for hierarchy \"hdu:hdu\"" {  } { { "top.sv" "hdu" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/top.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701377838666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_stage execute_stage:execute_stage " "Elaborating entity \"execute_stage\" for hierarchy \"execute_stage:execute_stage\"" {  } { { "top.sv" "execute_stage" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/top.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701377838682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu execute_stage:execute_stage\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"execute_stage:execute_stage\|alu:alu\"" {  } { { "execute.sv" "alu" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/execute.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701377838682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bu execute_stage:execute_stage\|bu:bu " "Elaborating entity \"bu\" for hierarchy \"execute_stage:execute_stage\|bu:bu\"" {  } { { "execute.sv" "bu" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/execute.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701377838713 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "bu.sv(22) " "Verilog HDL Case Statement warning at bu.sv(22): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "bu/bu.sv" "" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/bu/bu.sv" 22 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1701377838713 "|seg|execute_stage:execute_stage|bu:bu"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "bu.sv(29) " "Verilog HDL Case Statement warning at bu.sv(29): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "bu/bu.sv" "" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/bu/bu.sv" 29 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1701377838713 "|seg|execute_stage:execute_stage|bu:bu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fu fu:fu " "Elaborating entity \"fu\" for hierarchy \"fu:fu\"" {  } { { "top.sv" "fu" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/top.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701377838728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_stage memory_stage:memory_stage " "Elaborating entity \"memory_stage\" for hierarchy \"memory_stage:memory_stage\"" {  } { { "top.sv" "memory_stage" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/top.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701377838744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm_io memory_stage:memory_stage\|dm_io:dm_io " "Elaborating entity \"dm_io\" for hierarchy \"memory_stage:memory_stage\|dm_io:dm_io\"" {  } { { "memory.sv" "dm_io" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/memory.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701377838744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_back_stage write_back_stage:write_back_stage " "Elaborating entity \"write_back_stage\" for hierarchy \"write_back_stage:write_back_stage\"" {  } { { "top.sv" "write_back_stage" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/top.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701377838791 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "dm dm " "Node instance \"dm\" instantiates undefined entity \"dm\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "io.sv" "dm" { Text "C:/Users/Portatil/Documents/veriloh/enguaduado/io.sv" 27 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701377838791 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Portatil/Documents/veriloh/enguaduado/output_files/enguaduadp.map.smsg " "Generated suppressed messages file C:/Users/Portatil/Documents/veriloh/enguaduado/output_files/enguaduadp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701377838869 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701377838947 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 30 15:57:18 2023 " "Processing ended: Thu Nov 30 15:57:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701377838947 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701377838947 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701377838947 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701377838947 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701377839697 ""}
