-- all messages logged in file C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_error.log
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd(9): INFO: analyzing package 'standard' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(15): INFO: analyzing package 'std_logic_1164' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(178): INFO: analyzing package body 'std_logic_1164' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(18): INFO: analyzing package 'qsim_logic' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(753): INFO: analyzing package body 'qsim_logic' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(54): INFO: analyzing package 'numeric_bit' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(834): INFO: analyzing package body 'numeric_bit' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(57): INFO: analyzing package 'numeric_std' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(874): INFO: analyzing package body 'numeric_std' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(13): INFO: analyzing package 'textio' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(114): INFO: analyzing package body 'textio' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(26): INFO: analyzing package 'std_logic_textio' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(72): INFO: analyzing package body 'std_logic_textio' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(30): INFO: analyzing package 'std_logic_misc' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(182): INFO: analyzing package body 'std_logic_misc' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(56): INFO: analyzing package 'math_real' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(685): INFO: analyzing package body 'math_real' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9): INFO: analyzing package 'vl_types' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88): INFO: analyzing package body 'vl_types' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(25): INFO: analyzing package 'std_logic_arith' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(206): INFO: analyzing package body 'std_logic_arith' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd(39): INFO: analyzing package 'attributes' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(35): INFO: analyzing package 'std_logic_signed' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(96): INFO: analyzing package body 'std_logic_signed' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(35): INFO: analyzing package 'std_logic_unsigned' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(94): INFO: analyzing package body 'std_logic_unsigned' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.vhd(27): INFO: analyzing package 'components' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/orca4.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/orca4.vhd(35): INFO: analyzing package 'orcacomp' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd(50): INFO: analyzing package 'attributes' (VHDL-1014)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(6): INFO: analyzing entity 'reveal_coretop' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(22): INFO: analyzing architecture 'one' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/Top.vhd' (VHDL-1481)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/Top.vhd(6): INFO: analyzing entity 'top' (VHDL-1012)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/Top.vhd(22): INFO: analyzing architecture 'rtl' (VHDL-1010)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/Top.vhd(6): INFO: elaborating 'Top(rtl)' (VHDL-1067)
INFO: input pin 'clk' has no actual or default value (VHDL-9000)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(8): INFO: 'clk' is declared here (VHDL-1259)
INFO: input pin 'reset_n' has no actual or default value (VHDL-9000)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(9): INFO: 'reset_n' is declared here (VHDL-1259)
INFO: input pin 'trigger_din' has no actual or default value (VHDL-9000)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(10): INFO: 'trigger_din' is declared here (VHDL-1259)
INFO: input pin 'trigger_en' has no actual or default value (VHDL-9000)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(11): INFO: 'trigger_en' is declared here (VHDL-1259)
INFO: input pin 'trace_din' has no actual or default value (VHDL-9000)
C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/tmpreveal/Top_reveal_coretop.vhd(13): INFO: 'trace_din' is declared here (VHDL-1259)
-- Pretty printing all units in library 'work' to file 'C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/Test403/impl1/reveal_workspace/tmpreveal/Top_rvl_top.vhd' (VHDL-1490)
