
USART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ceb0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  0800d040  0800d040  0000e040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d0c4  0800d0c4  0000f080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d0c4  0800d0c4  0000e0c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d0cc  0800d0cc  0000f080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d0cc  0800d0cc  0000e0cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d0d0  0800d0d0  0000e0d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800d0d4  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f080  2**0
                  CONTENTS
 10 .bss          000054c8  20000080  20000080  0000f080  2**2
                  ALLOC
 11 ._user_heap_stack 00000c00  20005548  20005548  0000f080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f080  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002a6d8  00000000  00000000  0000f0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006527  00000000  00000000  00039788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002230  00000000  00000000  0003fcb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001a66  00000000  00000000  00041ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028d05  00000000  00000000  00043946  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002d4af  00000000  00000000  0006c64b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2876  00000000  00000000  00099afa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0017c370  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009218  00000000  00000000  0017c3b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  001855cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d028 	.word	0x0800d028

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	0800d028 	.word	0x0800d028

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b988 	b.w	8000508 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	468e      	mov	lr, r1
 8000218:	4604      	mov	r4, r0
 800021a:	4688      	mov	r8, r1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d14a      	bne.n	80002b6 <__udivmoddi4+0xa6>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d962      	bls.n	80002ec <__udivmoddi4+0xdc>
 8000226:	fab2 f682 	clz	r6, r2
 800022a:	b14e      	cbz	r6, 8000240 <__udivmoddi4+0x30>
 800022c:	f1c6 0320 	rsb	r3, r6, #32
 8000230:	fa01 f806 	lsl.w	r8, r1, r6
 8000234:	fa20 f303 	lsr.w	r3, r0, r3
 8000238:	40b7      	lsls	r7, r6
 800023a:	ea43 0808 	orr.w	r8, r3, r8
 800023e:	40b4      	lsls	r4, r6
 8000240:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000244:	fa1f fc87 	uxth.w	ip, r7
 8000248:	fbb8 f1fe 	udiv	r1, r8, lr
 800024c:	0c23      	lsrs	r3, r4, #16
 800024e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000252:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000256:	fb01 f20c 	mul.w	r2, r1, ip
 800025a:	429a      	cmp	r2, r3
 800025c:	d909      	bls.n	8000272 <__udivmoddi4+0x62>
 800025e:	18fb      	adds	r3, r7, r3
 8000260:	f101 30ff 	add.w	r0, r1, #4294967295
 8000264:	f080 80ea 	bcs.w	800043c <__udivmoddi4+0x22c>
 8000268:	429a      	cmp	r2, r3
 800026a:	f240 80e7 	bls.w	800043c <__udivmoddi4+0x22c>
 800026e:	3902      	subs	r1, #2
 8000270:	443b      	add	r3, r7
 8000272:	1a9a      	subs	r2, r3, r2
 8000274:	b2a3      	uxth	r3, r4
 8000276:	fbb2 f0fe 	udiv	r0, r2, lr
 800027a:	fb0e 2210 	mls	r2, lr, r0, r2
 800027e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000282:	fb00 fc0c 	mul.w	ip, r0, ip
 8000286:	459c      	cmp	ip, r3
 8000288:	d909      	bls.n	800029e <__udivmoddi4+0x8e>
 800028a:	18fb      	adds	r3, r7, r3
 800028c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000290:	f080 80d6 	bcs.w	8000440 <__udivmoddi4+0x230>
 8000294:	459c      	cmp	ip, r3
 8000296:	f240 80d3 	bls.w	8000440 <__udivmoddi4+0x230>
 800029a:	443b      	add	r3, r7
 800029c:	3802      	subs	r0, #2
 800029e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002a2:	eba3 030c 	sub.w	r3, r3, ip
 80002a6:	2100      	movs	r1, #0
 80002a8:	b11d      	cbz	r5, 80002b2 <__udivmoddi4+0xa2>
 80002aa:	40f3      	lsrs	r3, r6
 80002ac:	2200      	movs	r2, #0
 80002ae:	e9c5 3200 	strd	r3, r2, [r5]
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d905      	bls.n	80002c6 <__udivmoddi4+0xb6>
 80002ba:	b10d      	cbz	r5, 80002c0 <__udivmoddi4+0xb0>
 80002bc:	e9c5 0100 	strd	r0, r1, [r5]
 80002c0:	2100      	movs	r1, #0
 80002c2:	4608      	mov	r0, r1
 80002c4:	e7f5      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002c6:	fab3 f183 	clz	r1, r3
 80002ca:	2900      	cmp	r1, #0
 80002cc:	d146      	bne.n	800035c <__udivmoddi4+0x14c>
 80002ce:	4573      	cmp	r3, lr
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xc8>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 8105 	bhi.w	80004e2 <__udivmoddi4+0x2d2>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb6e 0203 	sbc.w	r2, lr, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4690      	mov	r8, r2
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	d0e5      	beq.n	80002b2 <__udivmoddi4+0xa2>
 80002e6:	e9c5 4800 	strd	r4, r8, [r5]
 80002ea:	e7e2      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f000 8090 	beq.w	8000412 <__udivmoddi4+0x202>
 80002f2:	fab2 f682 	clz	r6, r2
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	f040 80a4 	bne.w	8000444 <__udivmoddi4+0x234>
 80002fc:	1a8a      	subs	r2, r1, r2
 80002fe:	0c03      	lsrs	r3, r0, #16
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	b280      	uxth	r0, r0
 8000306:	b2bc      	uxth	r4, r7
 8000308:	2101      	movs	r1, #1
 800030a:	fbb2 fcfe 	udiv	ip, r2, lr
 800030e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000312:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000316:	fb04 f20c 	mul.w	r2, r4, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d907      	bls.n	800032e <__udivmoddi4+0x11e>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000324:	d202      	bcs.n	800032c <__udivmoddi4+0x11c>
 8000326:	429a      	cmp	r2, r3
 8000328:	f200 80e0 	bhi.w	80004ec <__udivmoddi4+0x2dc>
 800032c:	46c4      	mov	ip, r8
 800032e:	1a9b      	subs	r3, r3, r2
 8000330:	fbb3 f2fe 	udiv	r2, r3, lr
 8000334:	fb0e 3312 	mls	r3, lr, r2, r3
 8000338:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800033c:	fb02 f404 	mul.w	r4, r2, r4
 8000340:	429c      	cmp	r4, r3
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x144>
 8000344:	18fb      	adds	r3, r7, r3
 8000346:	f102 30ff 	add.w	r0, r2, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x142>
 800034c:	429c      	cmp	r4, r3
 800034e:	f200 80ca 	bhi.w	80004e6 <__udivmoddi4+0x2d6>
 8000352:	4602      	mov	r2, r0
 8000354:	1b1b      	subs	r3, r3, r4
 8000356:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0x98>
 800035c:	f1c1 0620 	rsb	r6, r1, #32
 8000360:	408b      	lsls	r3, r1
 8000362:	fa22 f706 	lsr.w	r7, r2, r6
 8000366:	431f      	orrs	r7, r3
 8000368:	fa0e f401 	lsl.w	r4, lr, r1
 800036c:	fa20 f306 	lsr.w	r3, r0, r6
 8000370:	fa2e fe06 	lsr.w	lr, lr, r6
 8000374:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000378:	4323      	orrs	r3, r4
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	fa1f fc87 	uxth.w	ip, r7
 8000382:	fbbe f0f9 	udiv	r0, lr, r9
 8000386:	0c1c      	lsrs	r4, r3, #16
 8000388:	fb09 ee10 	mls	lr, r9, r0, lr
 800038c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000390:	fb00 fe0c 	mul.w	lr, r0, ip
 8000394:	45a6      	cmp	lr, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	d909      	bls.n	80003b0 <__udivmoddi4+0x1a0>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 3aff 	add.w	sl, r0, #4294967295
 80003a2:	f080 809c 	bcs.w	80004de <__udivmoddi4+0x2ce>
 80003a6:	45a6      	cmp	lr, r4
 80003a8:	f240 8099 	bls.w	80004de <__udivmoddi4+0x2ce>
 80003ac:	3802      	subs	r0, #2
 80003ae:	443c      	add	r4, r7
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	fa1f fe83 	uxth.w	lr, r3
 80003b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003bc:	fb09 4413 	mls	r4, r9, r3, r4
 80003c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c8:	45a4      	cmp	ip, r4
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x1ce>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80003d2:	f080 8082 	bcs.w	80004da <__udivmoddi4+0x2ca>
 80003d6:	45a4      	cmp	ip, r4
 80003d8:	d97f      	bls.n	80004da <__udivmoddi4+0x2ca>
 80003da:	3b02      	subs	r3, #2
 80003dc:	443c      	add	r4, r7
 80003de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003ea:	4564      	cmp	r4, ip
 80003ec:	4673      	mov	r3, lr
 80003ee:	46e1      	mov	r9, ip
 80003f0:	d362      	bcc.n	80004b8 <__udivmoddi4+0x2a8>
 80003f2:	d05f      	beq.n	80004b4 <__udivmoddi4+0x2a4>
 80003f4:	b15d      	cbz	r5, 800040e <__udivmoddi4+0x1fe>
 80003f6:	ebb8 0203 	subs.w	r2, r8, r3
 80003fa:	eb64 0409 	sbc.w	r4, r4, r9
 80003fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000402:	fa22 f301 	lsr.w	r3, r2, r1
 8000406:	431e      	orrs	r6, r3
 8000408:	40cc      	lsrs	r4, r1
 800040a:	e9c5 6400 	strd	r6, r4, [r5]
 800040e:	2100      	movs	r1, #0
 8000410:	e74f      	b.n	80002b2 <__udivmoddi4+0xa2>
 8000412:	fbb1 fcf2 	udiv	ip, r1, r2
 8000416:	0c01      	lsrs	r1, r0, #16
 8000418:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800041c:	b280      	uxth	r0, r0
 800041e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000422:	463b      	mov	r3, r7
 8000424:	4638      	mov	r0, r7
 8000426:	463c      	mov	r4, r7
 8000428:	46b8      	mov	r8, r7
 800042a:	46be      	mov	lr, r7
 800042c:	2620      	movs	r6, #32
 800042e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000432:	eba2 0208 	sub.w	r2, r2, r8
 8000436:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800043a:	e766      	b.n	800030a <__udivmoddi4+0xfa>
 800043c:	4601      	mov	r1, r0
 800043e:	e718      	b.n	8000272 <__udivmoddi4+0x62>
 8000440:	4610      	mov	r0, r2
 8000442:	e72c      	b.n	800029e <__udivmoddi4+0x8e>
 8000444:	f1c6 0220 	rsb	r2, r6, #32
 8000448:	fa2e f302 	lsr.w	r3, lr, r2
 800044c:	40b7      	lsls	r7, r6
 800044e:	40b1      	lsls	r1, r6
 8000450:	fa20 f202 	lsr.w	r2, r0, r2
 8000454:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000458:	430a      	orrs	r2, r1
 800045a:	fbb3 f8fe 	udiv	r8, r3, lr
 800045e:	b2bc      	uxth	r4, r7
 8000460:	fb0e 3318 	mls	r3, lr, r8, r3
 8000464:	0c11      	lsrs	r1, r2, #16
 8000466:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046a:	fb08 f904 	mul.w	r9, r8, r4
 800046e:	40b0      	lsls	r0, r6
 8000470:	4589      	cmp	r9, r1
 8000472:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000476:	b280      	uxth	r0, r0
 8000478:	d93e      	bls.n	80004f8 <__udivmoddi4+0x2e8>
 800047a:	1879      	adds	r1, r7, r1
 800047c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000480:	d201      	bcs.n	8000486 <__udivmoddi4+0x276>
 8000482:	4589      	cmp	r9, r1
 8000484:	d81f      	bhi.n	80004c6 <__udivmoddi4+0x2b6>
 8000486:	eba1 0109 	sub.w	r1, r1, r9
 800048a:	fbb1 f9fe 	udiv	r9, r1, lr
 800048e:	fb09 f804 	mul.w	r8, r9, r4
 8000492:	fb0e 1119 	mls	r1, lr, r9, r1
 8000496:	b292      	uxth	r2, r2
 8000498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800049c:	4542      	cmp	r2, r8
 800049e:	d229      	bcs.n	80004f4 <__udivmoddi4+0x2e4>
 80004a0:	18ba      	adds	r2, r7, r2
 80004a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004a6:	d2c4      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d2c2      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004ac:	f1a9 0102 	sub.w	r1, r9, #2
 80004b0:	443a      	add	r2, r7
 80004b2:	e7be      	b.n	8000432 <__udivmoddi4+0x222>
 80004b4:	45f0      	cmp	r8, lr
 80004b6:	d29d      	bcs.n	80003f4 <__udivmoddi4+0x1e4>
 80004b8:	ebbe 0302 	subs.w	r3, lr, r2
 80004bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004c0:	3801      	subs	r0, #1
 80004c2:	46e1      	mov	r9, ip
 80004c4:	e796      	b.n	80003f4 <__udivmoddi4+0x1e4>
 80004c6:	eba7 0909 	sub.w	r9, r7, r9
 80004ca:	4449      	add	r1, r9
 80004cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d4:	fb09 f804 	mul.w	r8, r9, r4
 80004d8:	e7db      	b.n	8000492 <__udivmoddi4+0x282>
 80004da:	4673      	mov	r3, lr
 80004dc:	e77f      	b.n	80003de <__udivmoddi4+0x1ce>
 80004de:	4650      	mov	r0, sl
 80004e0:	e766      	b.n	80003b0 <__udivmoddi4+0x1a0>
 80004e2:	4608      	mov	r0, r1
 80004e4:	e6fd      	b.n	80002e2 <__udivmoddi4+0xd2>
 80004e6:	443b      	add	r3, r7
 80004e8:	3a02      	subs	r2, #2
 80004ea:	e733      	b.n	8000354 <__udivmoddi4+0x144>
 80004ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f0:	443b      	add	r3, r7
 80004f2:	e71c      	b.n	800032e <__udivmoddi4+0x11e>
 80004f4:	4649      	mov	r1, r9
 80004f6:	e79c      	b.n	8000432 <__udivmoddi4+0x222>
 80004f8:	eba1 0109 	sub.w	r1, r1, r9
 80004fc:	46c4      	mov	ip, r8
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fb09 f804 	mul.w	r8, r9, r4
 8000506:	e7c4      	b.n	8000492 <__udivmoddi4+0x282>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 800050c:	b580      	push	{r7, lr}
 800050e:	af00      	add	r7, sp, #0
    /* USER CODE END RTOS_QUEUES */

    /* Create the thread(s) */
    /* creation of defaultTask */
    defaultTaskHandle =
        osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000510:	4a04      	ldr	r2, [pc, #16]	@ (8000524 <MX_FREERTOS_Init+0x18>)
 8000512:	2100      	movs	r1, #0
 8000514:	4804      	ldr	r0, [pc, #16]	@ (8000528 <MX_FREERTOS_Init+0x1c>)
 8000516:	f009 f92f 	bl	8009778 <osThreadNew>
 800051a:	4603      	mov	r3, r0
    defaultTaskHandle =
 800051c:	4a03      	ldr	r2, [pc, #12]	@ (800052c <MX_FREERTOS_Init+0x20>)
 800051e:	6013      	str	r3, [r2, #0]
    /* USER CODE END RTOS_THREADS */

    /* USER CODE BEGIN RTOS_EVENTS */
    /* add events, ... */
    /* USER CODE END RTOS_EVENTS */
}
 8000520:	bf00      	nop
 8000522:	bd80      	pop	{r7, pc}
 8000524:	0800d088 	.word	0x0800d088
 8000528:	08000531 	.word	0x08000531
 800052c:	2000009c 	.word	0x2000009c

08000530 <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void* argument) {
 8000530:	b5b0      	push	{r4, r5, r7, lr}
 8000532:	b088      	sub	sp, #32
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
    /* init code for USB_HOST */
    MX_USB_HOST_Init();
 8000538:	f00c f8ce 	bl	800c6d8 <MX_USB_HOST_Init>
    /* USER CODE BEGIN StartDefaultTask */
    /* Infinite loop */
    char msg[] = "Hello from STM32!\r\n";
 800053c:	4b16      	ldr	r3, [pc, #88]	@ (8000598 <StartDefaultTask+0x68>)
 800053e:	f107 040c 	add.w	r4, r7, #12
 8000542:	461d      	mov	r5, r3
 8000544:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000546:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000548:	682b      	ldr	r3, [r5, #0]
 800054a:	6023      	str	r3, [r4, #0]
    HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800054c:	f107 030c 	add.w	r3, r7, #12
 8000550:	4618      	mov	r0, r3
 8000552:	f7ff fe3d 	bl	80001d0 <strlen>
 8000556:	4603      	mov	r3, r0
 8000558:	b29a      	uxth	r2, r3
 800055a:	f107 010c 	add.w	r1, r7, #12
 800055e:	f04f 33ff 	mov.w	r3, #4294967295
 8000562:	480e      	ldr	r0, [pc, #56]	@ (800059c <StartDefaultTask+0x6c>)
 8000564:	f005 f8ee 	bl	8005744 <HAL_UART_Transmit>

    for (;;) {
        uint8_t rx;
        osDelay(1);
 8000568:	2001      	movs	r0, #1
 800056a:	f009 f997 	bl	800989c <osDelay>
        if (HAL_UART_Receive(&huart3, &rx, 1, HAL_MAX_DELAY) == HAL_OK) {
 800056e:	f107 010b 	add.w	r1, r7, #11
 8000572:	f04f 33ff 	mov.w	r3, #4294967295
 8000576:	2201      	movs	r2, #1
 8000578:	4808      	ldr	r0, [pc, #32]	@ (800059c <StartDefaultTask+0x6c>)
 800057a:	f005 f96e 	bl	800585a <HAL_UART_Receive>
 800057e:	4603      	mov	r3, r0
 8000580:	2b00      	cmp	r3, #0
 8000582:	d1f1      	bne.n	8000568 <StartDefaultTask+0x38>
            HAL_UART_Transmit(&huart3, &rx, 1, HAL_MAX_DELAY);  // echo 回傳
 8000584:	f107 010b 	add.w	r1, r7, #11
 8000588:	f04f 33ff 	mov.w	r3, #4294967295
 800058c:	2201      	movs	r2, #1
 800058e:	4803      	ldr	r0, [pc, #12]	@ (800059c <StartDefaultTask+0x6c>)
 8000590:	f005 f8d8 	bl	8005744 <HAL_UART_Transmit>
    for (;;) {
 8000594:	e7e8      	b.n	8000568 <StartDefaultTask+0x38>
 8000596:	bf00      	nop
 8000598:	0800d04c 	.word	0x0800d04c
 800059c:	200001e0 	.word	0x200001e0

080005a0 <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b08c      	sub	sp, #48	@ 0x30
 80005a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a6:	f107 031c 	add.w	r3, r7, #28
 80005aa:	2200      	movs	r2, #0
 80005ac:	601a      	str	r2, [r3, #0]
 80005ae:	605a      	str	r2, [r3, #4]
 80005b0:	609a      	str	r2, [r3, #8]
 80005b2:	60da      	str	r2, [r3, #12]
 80005b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80005b6:	2300      	movs	r3, #0
 80005b8:	61bb      	str	r3, [r7, #24]
 80005ba:	4b72      	ldr	r3, [pc, #456]	@ (8000784 <MX_GPIO_Init+0x1e4>)
 80005bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005be:	4a71      	ldr	r2, [pc, #452]	@ (8000784 <MX_GPIO_Init+0x1e4>)
 80005c0:	f043 0310 	orr.w	r3, r3, #16
 80005c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80005c6:	4b6f      	ldr	r3, [pc, #444]	@ (8000784 <MX_GPIO_Init+0x1e4>)
 80005c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ca:	f003 0310 	and.w	r3, r3, #16
 80005ce:	61bb      	str	r3, [r7, #24]
 80005d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005d2:	2300      	movs	r3, #0
 80005d4:	617b      	str	r3, [r7, #20]
 80005d6:	4b6b      	ldr	r3, [pc, #428]	@ (8000784 <MX_GPIO_Init+0x1e4>)
 80005d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005da:	4a6a      	ldr	r2, [pc, #424]	@ (8000784 <MX_GPIO_Init+0x1e4>)
 80005dc:	f043 0304 	orr.w	r3, r3, #4
 80005e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005e2:	4b68      	ldr	r3, [pc, #416]	@ (8000784 <MX_GPIO_Init+0x1e4>)
 80005e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005e6:	f003 0304 	and.w	r3, r3, #4
 80005ea:	617b      	str	r3, [r7, #20]
 80005ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005ee:	2300      	movs	r3, #0
 80005f0:	613b      	str	r3, [r7, #16]
 80005f2:	4b64      	ldr	r3, [pc, #400]	@ (8000784 <MX_GPIO_Init+0x1e4>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f6:	4a63      	ldr	r2, [pc, #396]	@ (8000784 <MX_GPIO_Init+0x1e4>)
 80005f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80005fe:	4b61      	ldr	r3, [pc, #388]	@ (8000784 <MX_GPIO_Init+0x1e4>)
 8000600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000602:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000606:	613b      	str	r3, [r7, #16]
 8000608:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800060a:	2300      	movs	r3, #0
 800060c:	60fb      	str	r3, [r7, #12]
 800060e:	4b5d      	ldr	r3, [pc, #372]	@ (8000784 <MX_GPIO_Init+0x1e4>)
 8000610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000612:	4a5c      	ldr	r2, [pc, #368]	@ (8000784 <MX_GPIO_Init+0x1e4>)
 8000614:	f043 0301 	orr.w	r3, r3, #1
 8000618:	6313      	str	r3, [r2, #48]	@ 0x30
 800061a:	4b5a      	ldr	r3, [pc, #360]	@ (8000784 <MX_GPIO_Init+0x1e4>)
 800061c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061e:	f003 0301 	and.w	r3, r3, #1
 8000622:	60fb      	str	r3, [r7, #12]
 8000624:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000626:	2300      	movs	r3, #0
 8000628:	60bb      	str	r3, [r7, #8]
 800062a:	4b56      	ldr	r3, [pc, #344]	@ (8000784 <MX_GPIO_Init+0x1e4>)
 800062c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800062e:	4a55      	ldr	r2, [pc, #340]	@ (8000784 <MX_GPIO_Init+0x1e4>)
 8000630:	f043 0302 	orr.w	r3, r3, #2
 8000634:	6313      	str	r3, [r2, #48]	@ 0x30
 8000636:	4b53      	ldr	r3, [pc, #332]	@ (8000784 <MX_GPIO_Init+0x1e4>)
 8000638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063a:	f003 0302 	and.w	r3, r3, #2
 800063e:	60bb      	str	r3, [r7, #8]
 8000640:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000642:	2300      	movs	r3, #0
 8000644:	607b      	str	r3, [r7, #4]
 8000646:	4b4f      	ldr	r3, [pc, #316]	@ (8000784 <MX_GPIO_Init+0x1e4>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064a:	4a4e      	ldr	r2, [pc, #312]	@ (8000784 <MX_GPIO_Init+0x1e4>)
 800064c:	f043 0308 	orr.w	r3, r3, #8
 8000650:	6313      	str	r3, [r2, #48]	@ 0x30
 8000652:	4b4c      	ldr	r3, [pc, #304]	@ (8000784 <MX_GPIO_Init+0x1e4>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000656:	f003 0308 	and.w	r3, r3, #8
 800065a:	607b      	str	r3, [r7, #4]
 800065c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800065e:	2200      	movs	r2, #0
 8000660:	2108      	movs	r1, #8
 8000662:	4849      	ldr	r0, [pc, #292]	@ (8000788 <MX_GPIO_Init+0x1e8>)
 8000664:	f000 ffe0 	bl	8001628 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000668:	2201      	movs	r2, #1
 800066a:	2101      	movs	r1, #1
 800066c:	4847      	ldr	r0, [pc, #284]	@ (800078c <MX_GPIO_Init+0x1ec>)
 800066e:	f000 ffdb 	bl	8001628 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000672:	2200      	movs	r2, #0
 8000674:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000678:	4845      	ldr	r0, [pc, #276]	@ (8000790 <MX_GPIO_Init+0x1f0>)
 800067a:	f000 ffd5 	bl	8001628 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800067e:	2308      	movs	r3, #8
 8000680:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000682:	2301      	movs	r3, #1
 8000684:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	2300      	movs	r3, #0
 8000688:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800068a:	2300      	movs	r3, #0
 800068c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800068e:	f107 031c 	add.w	r3, r7, #28
 8000692:	4619      	mov	r1, r3
 8000694:	483c      	ldr	r0, [pc, #240]	@ (8000788 <MX_GPIO_Init+0x1e8>)
 8000696:	f000 fe2b 	bl	80012f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800069a:	2301      	movs	r3, #1
 800069c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800069e:	2301      	movs	r3, #1
 80006a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a2:	2300      	movs	r3, #0
 80006a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a6:	2300      	movs	r3, #0
 80006a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80006aa:	f107 031c 	add.w	r3, r7, #28
 80006ae:	4619      	mov	r1, r3
 80006b0:	4836      	ldr	r0, [pc, #216]	@ (800078c <MX_GPIO_Init+0x1ec>)
 80006b2:	f000 fe1d 	bl	80012f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80006b6:	2308      	movs	r3, #8
 80006b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ba:	2302      	movs	r3, #2
 80006bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006be:	2300      	movs	r3, #0
 80006c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c2:	2300      	movs	r3, #0
 80006c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006c6:	2305      	movs	r3, #5
 80006c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80006ca:	f107 031c 	add.w	r3, r7, #28
 80006ce:	4619      	mov	r1, r3
 80006d0:	482e      	ldr	r0, [pc, #184]	@ (800078c <MX_GPIO_Init+0x1ec>)
 80006d2:	f000 fe0d 	bl	80012f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006d6:	2301      	movs	r3, #1
 80006d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006da:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80006de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e0:	2300      	movs	r3, #0
 80006e2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006e4:	f107 031c 	add.w	r3, r7, #28
 80006e8:	4619      	mov	r1, r3
 80006ea:	482a      	ldr	r0, [pc, #168]	@ (8000794 <MX_GPIO_Init+0x1f4>)
 80006ec:	f000 fe00 	bl	80012f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80006f0:	2304      	movs	r3, #4
 80006f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006f4:	2300      	movs	r3, #0
 80006f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f8:	2300      	movs	r3, #0
 80006fa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80006fc:	f107 031c 	add.w	r3, r7, #28
 8000700:	4619      	mov	r1, r3
 8000702:	4825      	ldr	r0, [pc, #148]	@ (8000798 <MX_GPIO_Init+0x1f8>)
 8000704:	f000 fdf4 	bl	80012f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000708:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800070c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800070e:	2302      	movs	r3, #2
 8000710:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000712:	2300      	movs	r3, #0
 8000714:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000716:	2300      	movs	r3, #0
 8000718:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800071a:	2305      	movs	r3, #5
 800071c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800071e:	f107 031c 	add.w	r3, r7, #28
 8000722:	4619      	mov	r1, r3
 8000724:	481c      	ldr	r0, [pc, #112]	@ (8000798 <MX_GPIO_Init+0x1f8>)
 8000726:	f000 fde3 	bl	80012f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800072a:	f24f 0310 	movw	r3, #61456	@ 0xf010
 800072e:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000730:	2301      	movs	r3, #1
 8000732:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000734:	2300      	movs	r3, #0
 8000736:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000738:	2300      	movs	r3, #0
 800073a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800073c:	f107 031c 	add.w	r3, r7, #28
 8000740:	4619      	mov	r1, r3
 8000742:	4813      	ldr	r0, [pc, #76]	@ (8000790 <MX_GPIO_Init+0x1f0>)
 8000744:	f000 fdd4 	bl	80012f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000748:	2320      	movs	r3, #32
 800074a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800074c:	2300      	movs	r3, #0
 800074e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000750:	2300      	movs	r3, #0
 8000752:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000754:	f107 031c 	add.w	r3, r7, #28
 8000758:	4619      	mov	r1, r3
 800075a:	480d      	ldr	r0, [pc, #52]	@ (8000790 <MX_GPIO_Init+0x1f0>)
 800075c:	f000 fdc8 	bl	80012f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000760:	2302      	movs	r3, #2
 8000762:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000764:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000768:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076a:	2300      	movs	r3, #0
 800076c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800076e:	f107 031c 	add.w	r3, r7, #28
 8000772:	4619      	mov	r1, r3
 8000774:	4804      	ldr	r0, [pc, #16]	@ (8000788 <MX_GPIO_Init+0x1e8>)
 8000776:	f000 fdbb 	bl	80012f0 <HAL_GPIO_Init>

}
 800077a:	bf00      	nop
 800077c:	3730      	adds	r7, #48	@ 0x30
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	40023800 	.word	0x40023800
 8000788:	40021000 	.word	0x40021000
 800078c:	40020800 	.word	0x40020800
 8000790:	40020c00 	.word	0x40020c00
 8000794:	40020000 	.word	0x40020000
 8000798:	40020400 	.word	0x40020400

0800079c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007a0:	4b12      	ldr	r3, [pc, #72]	@ (80007ec <MX_I2C1_Init+0x50>)
 80007a2:	4a13      	ldr	r2, [pc, #76]	@ (80007f0 <MX_I2C1_Init+0x54>)
 80007a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80007a6:	4b11      	ldr	r3, [pc, #68]	@ (80007ec <MX_I2C1_Init+0x50>)
 80007a8:	4a12      	ldr	r2, [pc, #72]	@ (80007f4 <MX_I2C1_Init+0x58>)
 80007aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007ac:	4b0f      	ldr	r3, [pc, #60]	@ (80007ec <MX_I2C1_Init+0x50>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007b2:	4b0e      	ldr	r3, [pc, #56]	@ (80007ec <MX_I2C1_Init+0x50>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007b8:	4b0c      	ldr	r3, [pc, #48]	@ (80007ec <MX_I2C1_Init+0x50>)
 80007ba:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007c0:	4b0a      	ldr	r3, [pc, #40]	@ (80007ec <MX_I2C1_Init+0x50>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007c6:	4b09      	ldr	r3, [pc, #36]	@ (80007ec <MX_I2C1_Init+0x50>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007cc:	4b07      	ldr	r3, [pc, #28]	@ (80007ec <MX_I2C1_Init+0x50>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007d2:	4b06      	ldr	r3, [pc, #24]	@ (80007ec <MX_I2C1_Init+0x50>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007d8:	4804      	ldr	r0, [pc, #16]	@ (80007ec <MX_I2C1_Init+0x50>)
 80007da:	f003 f84f 	bl	800387c <HAL_I2C_Init>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007e4:	f000 f994 	bl	8000b10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007e8:	bf00      	nop
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	200000a0 	.word	0x200000a0
 80007f0:	40005400 	.word	0x40005400
 80007f4:	000186a0 	.word	0x000186a0

080007f8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b08a      	sub	sp, #40	@ 0x28
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000800:	f107 0314 	add.w	r3, r7, #20
 8000804:	2200      	movs	r2, #0
 8000806:	601a      	str	r2, [r3, #0]
 8000808:	605a      	str	r2, [r3, #4]
 800080a:	609a      	str	r2, [r3, #8]
 800080c:	60da      	str	r2, [r3, #12]
 800080e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a19      	ldr	r2, [pc, #100]	@ (800087c <HAL_I2C_MspInit+0x84>)
 8000816:	4293      	cmp	r3, r2
 8000818:	d12c      	bne.n	8000874 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	613b      	str	r3, [r7, #16]
 800081e:	4b18      	ldr	r3, [pc, #96]	@ (8000880 <HAL_I2C_MspInit+0x88>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	4a17      	ldr	r2, [pc, #92]	@ (8000880 <HAL_I2C_MspInit+0x88>)
 8000824:	f043 0302 	orr.w	r3, r3, #2
 8000828:	6313      	str	r3, [r2, #48]	@ 0x30
 800082a:	4b15      	ldr	r3, [pc, #84]	@ (8000880 <HAL_I2C_MspInit+0x88>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	f003 0302 	and.w	r3, r3, #2
 8000832:	613b      	str	r3, [r7, #16]
 8000834:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000836:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800083a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800083c:	2312      	movs	r3, #18
 800083e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000840:	2301      	movs	r3, #1
 8000842:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000844:	2300      	movs	r3, #0
 8000846:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000848:	2304      	movs	r3, #4
 800084a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800084c:	f107 0314 	add.w	r3, r7, #20
 8000850:	4619      	mov	r1, r3
 8000852:	480c      	ldr	r0, [pc, #48]	@ (8000884 <HAL_I2C_MspInit+0x8c>)
 8000854:	f000 fd4c 	bl	80012f0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000858:	2300      	movs	r3, #0
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	4b08      	ldr	r3, [pc, #32]	@ (8000880 <HAL_I2C_MspInit+0x88>)
 800085e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000860:	4a07      	ldr	r2, [pc, #28]	@ (8000880 <HAL_I2C_MspInit+0x88>)
 8000862:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000866:	6413      	str	r3, [r2, #64]	@ 0x40
 8000868:	4b05      	ldr	r3, [pc, #20]	@ (8000880 <HAL_I2C_MspInit+0x88>)
 800086a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800086c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000870:	60fb      	str	r3, [r7, #12]
 8000872:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000874:	bf00      	nop
 8000876:	3728      	adds	r7, #40	@ 0x28
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	40005400 	.word	0x40005400
 8000880:	40023800 	.word	0x40023800
 8000884:	40020400 	.word	0x40020400

08000888 <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800088c:	4b13      	ldr	r3, [pc, #76]	@ (80008dc <MX_I2S3_Init+0x54>)
 800088e:	4a14      	ldr	r2, [pc, #80]	@ (80008e0 <MX_I2S3_Init+0x58>)
 8000890:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000892:	4b12      	ldr	r3, [pc, #72]	@ (80008dc <MX_I2S3_Init+0x54>)
 8000894:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000898:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800089a:	4b10      	ldr	r3, [pc, #64]	@ (80008dc <MX_I2S3_Init+0x54>)
 800089c:	2200      	movs	r2, #0
 800089e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80008a0:	4b0e      	ldr	r3, [pc, #56]	@ (80008dc <MX_I2S3_Init+0x54>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80008a6:	4b0d      	ldr	r3, [pc, #52]	@ (80008dc <MX_I2S3_Init+0x54>)
 80008a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008ac:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80008ae:	4b0b      	ldr	r3, [pc, #44]	@ (80008dc <MX_I2S3_Init+0x54>)
 80008b0:	4a0c      	ldr	r2, [pc, #48]	@ (80008e4 <MX_I2S3_Init+0x5c>)
 80008b2:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80008b4:	4b09      	ldr	r3, [pc, #36]	@ (80008dc <MX_I2S3_Init+0x54>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80008ba:	4b08      	ldr	r3, [pc, #32]	@ (80008dc <MX_I2S3_Init+0x54>)
 80008bc:	2200      	movs	r2, #0
 80008be:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80008c0:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <MX_I2S3_Init+0x54>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80008c6:	4805      	ldr	r0, [pc, #20]	@ (80008dc <MX_I2S3_Init+0x54>)
 80008c8:	f003 f91c 	bl	8003b04 <HAL_I2S_Init>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80008d2:	f000 f91d 	bl	8000b10 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80008d6:	bf00      	nop
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	200000f4 	.word	0x200000f4
 80008e0:	40003c00 	.word	0x40003c00
 80008e4:	00017700 	.word	0x00017700

080008e8 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b08e      	sub	sp, #56	@ 0x38
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]
 80008f8:	605a      	str	r2, [r3, #4]
 80008fa:	609a      	str	r2, [r3, #8]
 80008fc:	60da      	str	r2, [r3, #12]
 80008fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000900:	f107 0314 	add.w	r3, r7, #20
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	609a      	str	r2, [r3, #8]
 800090c:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4a31      	ldr	r2, [pc, #196]	@ (80009d8 <HAL_I2S_MspInit+0xf0>)
 8000914:	4293      	cmp	r3, r2
 8000916:	d15a      	bne.n	80009ce <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000918:	2301      	movs	r3, #1
 800091a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800091c:	23c0      	movs	r3, #192	@ 0xc0
 800091e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000920:	2302      	movs	r3, #2
 8000922:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000924:	f107 0314 	add.w	r3, r7, #20
 8000928:	4618      	mov	r0, r3
 800092a:	f004 fa55 	bl	8004dd8 <HAL_RCCEx_PeriphCLKConfig>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000934:	f000 f8ec 	bl	8000b10 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000938:	2300      	movs	r3, #0
 800093a:	613b      	str	r3, [r7, #16]
 800093c:	4b27      	ldr	r3, [pc, #156]	@ (80009dc <HAL_I2S_MspInit+0xf4>)
 800093e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000940:	4a26      	ldr	r2, [pc, #152]	@ (80009dc <HAL_I2S_MspInit+0xf4>)
 8000942:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000946:	6413      	str	r3, [r2, #64]	@ 0x40
 8000948:	4b24      	ldr	r3, [pc, #144]	@ (80009dc <HAL_I2S_MspInit+0xf4>)
 800094a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800094c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000950:	613b      	str	r3, [r7, #16]
 8000952:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000954:	2300      	movs	r3, #0
 8000956:	60fb      	str	r3, [r7, #12]
 8000958:	4b20      	ldr	r3, [pc, #128]	@ (80009dc <HAL_I2S_MspInit+0xf4>)
 800095a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095c:	4a1f      	ldr	r2, [pc, #124]	@ (80009dc <HAL_I2S_MspInit+0xf4>)
 800095e:	f043 0301 	orr.w	r3, r3, #1
 8000962:	6313      	str	r3, [r2, #48]	@ 0x30
 8000964:	4b1d      	ldr	r3, [pc, #116]	@ (80009dc <HAL_I2S_MspInit+0xf4>)
 8000966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000968:	f003 0301 	and.w	r3, r3, #1
 800096c:	60fb      	str	r3, [r7, #12]
 800096e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000970:	2300      	movs	r3, #0
 8000972:	60bb      	str	r3, [r7, #8]
 8000974:	4b19      	ldr	r3, [pc, #100]	@ (80009dc <HAL_I2S_MspInit+0xf4>)
 8000976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000978:	4a18      	ldr	r2, [pc, #96]	@ (80009dc <HAL_I2S_MspInit+0xf4>)
 800097a:	f043 0304 	orr.w	r3, r3, #4
 800097e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000980:	4b16      	ldr	r3, [pc, #88]	@ (80009dc <HAL_I2S_MspInit+0xf4>)
 8000982:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000984:	f003 0304 	and.w	r3, r3, #4
 8000988:	60bb      	str	r3, [r7, #8]
 800098a:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800098c:	2310      	movs	r3, #16
 800098e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000990:	2302      	movs	r3, #2
 8000992:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000994:	2300      	movs	r3, #0
 8000996:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000998:	2300      	movs	r3, #0
 800099a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800099c:	2306      	movs	r3, #6
 800099e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80009a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009a4:	4619      	mov	r1, r3
 80009a6:	480e      	ldr	r0, [pc, #56]	@ (80009e0 <HAL_I2S_MspInit+0xf8>)
 80009a8:	f000 fca2 	bl	80012f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80009ac:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80009b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b2:	2302      	movs	r3, #2
 80009b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b6:	2300      	movs	r3, #0
 80009b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ba:	2300      	movs	r3, #0
 80009bc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009be:	2306      	movs	r3, #6
 80009c0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009c6:	4619      	mov	r1, r3
 80009c8:	4806      	ldr	r0, [pc, #24]	@ (80009e4 <HAL_I2S_MspInit+0xfc>)
 80009ca:	f000 fc91 	bl	80012f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80009ce:	bf00      	nop
 80009d0:	3738      	adds	r7, #56	@ 0x38
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	40003c00 	.word	0x40003c00
 80009dc:	40023800 	.word	0x40023800
 80009e0:	40020000 	.word	0x40020000
 80009e4:	40020800 	.word	0x40020800

080009e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ec:	f000 fb38 	bl	8001060 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009f0:	f000 f812 	bl	8000a18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009f4:	f7ff fdd4 	bl	80005a0 <MX_GPIO_Init>
  MX_I2C1_Init();
 80009f8:	f7ff fed0 	bl	800079c <MX_I2C1_Init>
  MX_I2S3_Init();
 80009fc:	f7ff ff44 	bl	8000888 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000a00:	f000 f88c 	bl	8000b1c <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8000a04:	f000 fa28 	bl	8000e58 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000a08:	f008 fe6c 	bl	80096e4 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000a0c:	f7ff fd7e 	bl	800050c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000a10:	f008 fe8c 	bl	800972c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a14:	bf00      	nop
 8000a16:	e7fd      	b.n	8000a14 <main+0x2c>

08000a18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b094      	sub	sp, #80	@ 0x50
 8000a1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a1e:	f107 0320 	add.w	r3, r7, #32
 8000a22:	2230      	movs	r2, #48	@ 0x30
 8000a24:	2100      	movs	r1, #0
 8000a26:	4618      	mov	r0, r3
 8000a28:	f00c fa06 	bl	800ce38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a2c:	f107 030c 	add.w	r3, r7, #12
 8000a30:	2200      	movs	r2, #0
 8000a32:	601a      	str	r2, [r3, #0]
 8000a34:	605a      	str	r2, [r3, #4]
 8000a36:	609a      	str	r2, [r3, #8]
 8000a38:	60da      	str	r2, [r3, #12]
 8000a3a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	60bb      	str	r3, [r7, #8]
 8000a40:	4b28      	ldr	r3, [pc, #160]	@ (8000ae4 <SystemClock_Config+0xcc>)
 8000a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a44:	4a27      	ldr	r2, [pc, #156]	@ (8000ae4 <SystemClock_Config+0xcc>)
 8000a46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a4c:	4b25      	ldr	r3, [pc, #148]	@ (8000ae4 <SystemClock_Config+0xcc>)
 8000a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a54:	60bb      	str	r3, [r7, #8]
 8000a56:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a58:	2300      	movs	r3, #0
 8000a5a:	607b      	str	r3, [r7, #4]
 8000a5c:	4b22      	ldr	r3, [pc, #136]	@ (8000ae8 <SystemClock_Config+0xd0>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a21      	ldr	r2, [pc, #132]	@ (8000ae8 <SystemClock_Config+0xd0>)
 8000a62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a66:	6013      	str	r3, [r2, #0]
 8000a68:	4b1f      	ldr	r3, [pc, #124]	@ (8000ae8 <SystemClock_Config+0xd0>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a70:	607b      	str	r3, [r7, #4]
 8000a72:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a74:	2301      	movs	r3, #1
 8000a76:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a78:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a7c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a7e:	2302      	movs	r3, #2
 8000a80:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a82:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000a88:	2308      	movs	r3, #8
 8000a8a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000a8c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000a90:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a92:	2302      	movs	r3, #2
 8000a94:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000a96:	2307      	movs	r3, #7
 8000a98:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a9a:	f107 0320 	add.w	r3, r7, #32
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f003 fcd0 	bl	8004444 <HAL_RCC_OscConfig>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000aaa:	f000 f831 	bl	8000b10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aae:	230f      	movs	r3, #15
 8000ab0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000aba:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000abe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ac0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ac4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ac6:	f107 030c 	add.w	r3, r7, #12
 8000aca:	2105      	movs	r1, #5
 8000acc:	4618      	mov	r0, r3
 8000ace:	f003 ff31 	bl	8004934 <HAL_RCC_ClockConfig>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d001      	beq.n	8000adc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000ad8:	f000 f81a 	bl	8000b10 <Error_Handler>
  }
}
 8000adc:	bf00      	nop
 8000ade:	3750      	adds	r7, #80	@ 0x50
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	40023800 	.word	0x40023800
 8000ae8:	40007000 	.word	0x40007000

08000aec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a04      	ldr	r2, [pc, #16]	@ (8000b0c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000afa:	4293      	cmp	r3, r2
 8000afc:	d101      	bne.n	8000b02 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000afe:	f000 fad1 	bl	80010a4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b02:	bf00      	nop
 8000b04:	3708      	adds	r7, #8
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	40001000 	.word	0x40001000

08000b10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b14:	b672      	cpsid	i
}
 8000b16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b18:	bf00      	nop
 8000b1a:	e7fd      	b.n	8000b18 <Error_Handler+0x8>

08000b1c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000b20:	4b17      	ldr	r3, [pc, #92]	@ (8000b80 <MX_SPI1_Init+0x64>)
 8000b22:	4a18      	ldr	r2, [pc, #96]	@ (8000b84 <MX_SPI1_Init+0x68>)
 8000b24:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b26:	4b16      	ldr	r3, [pc, #88]	@ (8000b80 <MX_SPI1_Init+0x64>)
 8000b28:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b2c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b2e:	4b14      	ldr	r3, [pc, #80]	@ (8000b80 <MX_SPI1_Init+0x64>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b34:	4b12      	ldr	r3, [pc, #72]	@ (8000b80 <MX_SPI1_Init+0x64>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b3a:	4b11      	ldr	r3, [pc, #68]	@ (8000b80 <MX_SPI1_Init+0x64>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b40:	4b0f      	ldr	r3, [pc, #60]	@ (8000b80 <MX_SPI1_Init+0x64>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b46:	4b0e      	ldr	r3, [pc, #56]	@ (8000b80 <MX_SPI1_Init+0x64>)
 8000b48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b4c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b80 <MX_SPI1_Init+0x64>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b54:	4b0a      	ldr	r3, [pc, #40]	@ (8000b80 <MX_SPI1_Init+0x64>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b5a:	4b09      	ldr	r3, [pc, #36]	@ (8000b80 <MX_SPI1_Init+0x64>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b60:	4b07      	ldr	r3, [pc, #28]	@ (8000b80 <MX_SPI1_Init+0x64>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000b66:	4b06      	ldr	r3, [pc, #24]	@ (8000b80 <MX_SPI1_Init+0x64>)
 8000b68:	220a      	movs	r2, #10
 8000b6a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b6c:	4804      	ldr	r0, [pc, #16]	@ (8000b80 <MX_SPI1_Init+0x64>)
 8000b6e:	f004 fa75 	bl	800505c <HAL_SPI_Init>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000b78:	f7ff ffca 	bl	8000b10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b7c:	bf00      	nop
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	2000013c 	.word	0x2000013c
 8000b84:	40013000 	.word	0x40013000

08000b88 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b08a      	sub	sp, #40	@ 0x28
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b90:	f107 0314 	add.w	r3, r7, #20
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]
 8000b98:	605a      	str	r2, [r3, #4]
 8000b9a:	609a      	str	r2, [r3, #8]
 8000b9c:	60da      	str	r2, [r3, #12]
 8000b9e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a19      	ldr	r2, [pc, #100]	@ (8000c0c <HAL_SPI_MspInit+0x84>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d12b      	bne.n	8000c02 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000baa:	2300      	movs	r3, #0
 8000bac:	613b      	str	r3, [r7, #16]
 8000bae:	4b18      	ldr	r3, [pc, #96]	@ (8000c10 <HAL_SPI_MspInit+0x88>)
 8000bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bb2:	4a17      	ldr	r2, [pc, #92]	@ (8000c10 <HAL_SPI_MspInit+0x88>)
 8000bb4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000bb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bba:	4b15      	ldr	r3, [pc, #84]	@ (8000c10 <HAL_SPI_MspInit+0x88>)
 8000bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bbe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000bc2:	613b      	str	r3, [r7, #16]
 8000bc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	60fb      	str	r3, [r7, #12]
 8000bca:	4b11      	ldr	r3, [pc, #68]	@ (8000c10 <HAL_SPI_MspInit+0x88>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bce:	4a10      	ldr	r2, [pc, #64]	@ (8000c10 <HAL_SPI_MspInit+0x88>)
 8000bd0:	f043 0301 	orr.w	r3, r3, #1
 8000bd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bd6:	4b0e      	ldr	r3, [pc, #56]	@ (8000c10 <HAL_SPI_MspInit+0x88>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bda:	f003 0301 	and.w	r3, r3, #1
 8000bde:	60fb      	str	r3, [r7, #12]
 8000be0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000be2:	23e0      	movs	r3, #224	@ 0xe0
 8000be4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be6:	2302      	movs	r3, #2
 8000be8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bea:	2300      	movs	r3, #0
 8000bec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000bf2:	2305      	movs	r3, #5
 8000bf4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf6:	f107 0314 	add.w	r3, r7, #20
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	4805      	ldr	r0, [pc, #20]	@ (8000c14 <HAL_SPI_MspInit+0x8c>)
 8000bfe:	f000 fb77 	bl	80012f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000c02:	bf00      	nop
 8000c04:	3728      	adds	r7, #40	@ 0x28
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	40013000 	.word	0x40013000
 8000c10:	40023800 	.word	0x40023800
 8000c14:	40020000 	.word	0x40020000

08000c18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c1e:	2300      	movs	r3, #0
 8000c20:	607b      	str	r3, [r7, #4]
 8000c22:	4b12      	ldr	r3, [pc, #72]	@ (8000c6c <HAL_MspInit+0x54>)
 8000c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c26:	4a11      	ldr	r2, [pc, #68]	@ (8000c6c <HAL_MspInit+0x54>)
 8000c28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000c6c <HAL_MspInit+0x54>)
 8000c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c36:	607b      	str	r3, [r7, #4]
 8000c38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	603b      	str	r3, [r7, #0]
 8000c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000c6c <HAL_MspInit+0x54>)
 8000c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c42:	4a0a      	ldr	r2, [pc, #40]	@ (8000c6c <HAL_MspInit+0x54>)
 8000c44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c48:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c4a:	4b08      	ldr	r3, [pc, #32]	@ (8000c6c <HAL_MspInit+0x54>)
 8000c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	603b      	str	r3, [r7, #0]
 8000c54:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c56:	2200      	movs	r2, #0
 8000c58:	210f      	movs	r1, #15
 8000c5a:	f06f 0001 	mvn.w	r0, #1
 8000c5e:	f000 fb1d 	bl	800129c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c62:	bf00      	nop
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40023800 	.word	0x40023800

08000c70 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b08e      	sub	sp, #56	@ 0x38
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c80:	2300      	movs	r3, #0
 8000c82:	60fb      	str	r3, [r7, #12]
 8000c84:	4b33      	ldr	r3, [pc, #204]	@ (8000d54 <HAL_InitTick+0xe4>)
 8000c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c88:	4a32      	ldr	r2, [pc, #200]	@ (8000d54 <HAL_InitTick+0xe4>)
 8000c8a:	f043 0310 	orr.w	r3, r3, #16
 8000c8e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c90:	4b30      	ldr	r3, [pc, #192]	@ (8000d54 <HAL_InitTick+0xe4>)
 8000c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c94:	f003 0310 	and.w	r3, r3, #16
 8000c98:	60fb      	str	r3, [r7, #12]
 8000c9a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c9c:	f107 0210 	add.w	r2, r7, #16
 8000ca0:	f107 0314 	add.w	r3, r7, #20
 8000ca4:	4611      	mov	r1, r2
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f004 f864 	bl	8004d74 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000cac:	6a3b      	ldr	r3, [r7, #32]
 8000cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d103      	bne.n	8000cbe <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000cb6:	f004 f835 	bl	8004d24 <HAL_RCC_GetPCLK1Freq>
 8000cba:	6378      	str	r0, [r7, #52]	@ 0x34
 8000cbc:	e004      	b.n	8000cc8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000cbe:	f004 f831 	bl	8004d24 <HAL_RCC_GetPCLK1Freq>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	005b      	lsls	r3, r3, #1
 8000cc6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000cc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000cca:	4a23      	ldr	r2, [pc, #140]	@ (8000d58 <HAL_InitTick+0xe8>)
 8000ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8000cd0:	0c9b      	lsrs	r3, r3, #18
 8000cd2:	3b01      	subs	r3, #1
 8000cd4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000cd6:	4b21      	ldr	r3, [pc, #132]	@ (8000d5c <HAL_InitTick+0xec>)
 8000cd8:	4a21      	ldr	r2, [pc, #132]	@ (8000d60 <HAL_InitTick+0xf0>)
 8000cda:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000cdc:	4b1f      	ldr	r3, [pc, #124]	@ (8000d5c <HAL_InitTick+0xec>)
 8000cde:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ce2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000ce4:	4a1d      	ldr	r2, [pc, #116]	@ (8000d5c <HAL_InitTick+0xec>)
 8000ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ce8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000cea:	4b1c      	ldr	r3, [pc, #112]	@ (8000d5c <HAL_InitTick+0xec>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cf0:	4b1a      	ldr	r3, [pc, #104]	@ (8000d5c <HAL_InitTick+0xec>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cf6:	4b19      	ldr	r3, [pc, #100]	@ (8000d5c <HAL_InitTick+0xec>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000cfc:	4817      	ldr	r0, [pc, #92]	@ (8000d5c <HAL_InitTick+0xec>)
 8000cfe:	f004 fa36 	bl	800516e <HAL_TIM_Base_Init>
 8000d02:	4603      	mov	r3, r0
 8000d04:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000d08:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d11b      	bne.n	8000d48 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000d10:	4812      	ldr	r0, [pc, #72]	@ (8000d5c <HAL_InitTick+0xec>)
 8000d12:	f004 fa85 	bl	8005220 <HAL_TIM_Base_Start_IT>
 8000d16:	4603      	mov	r3, r0
 8000d18:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000d1c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d111      	bne.n	8000d48 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000d24:	2036      	movs	r0, #54	@ 0x36
 8000d26:	f000 fad5 	bl	80012d4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2b0f      	cmp	r3, #15
 8000d2e:	d808      	bhi.n	8000d42 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000d30:	2200      	movs	r2, #0
 8000d32:	6879      	ldr	r1, [r7, #4]
 8000d34:	2036      	movs	r0, #54	@ 0x36
 8000d36:	f000 fab1 	bl	800129c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d64 <HAL_InitTick+0xf4>)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	6013      	str	r3, [r2, #0]
 8000d40:	e002      	b.n	8000d48 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000d42:	2301      	movs	r3, #1
 8000d44:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000d48:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3738      	adds	r7, #56	@ 0x38
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	40023800 	.word	0x40023800
 8000d58:	431bde83 	.word	0x431bde83
 8000d5c:	20000194 	.word	0x20000194
 8000d60:	40001000 	.word	0x40001000
 8000d64:	20000004 	.word	0x20000004

08000d68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d6c:	bf00      	nop
 8000d6e:	e7fd      	b.n	8000d6c <NMI_Handler+0x4>

08000d70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d74:	bf00      	nop
 8000d76:	e7fd      	b.n	8000d74 <HardFault_Handler+0x4>

08000d78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d7c:	bf00      	nop
 8000d7e:	e7fd      	b.n	8000d7c <MemManage_Handler+0x4>

08000d80 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d84:	bf00      	nop
 8000d86:	e7fd      	b.n	8000d84 <BusFault_Handler+0x4>

08000d88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d8c:	bf00      	nop
 8000d8e:	e7fd      	b.n	8000d8c <UsageFault_Handler+0x4>

08000d90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d94:	bf00      	nop
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
	...

08000da0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000da4:	4802      	ldr	r0, [pc, #8]	@ (8000db0 <TIM6_DAC_IRQHandler+0x10>)
 8000da6:	f004 faab 	bl	8005300 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000daa:	bf00      	nop
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	20000194 	.word	0x20000194

08000db4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000db8:	4802      	ldr	r0, [pc, #8]	@ (8000dc4 <OTG_FS_IRQHandler+0x10>)
 8000dba:	f000 ff0b 	bl	8001bd4 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000dbe:	bf00      	nop
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	20005024 	.word	0x20005024

08000dc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b086      	sub	sp, #24
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dd0:	4a14      	ldr	r2, [pc, #80]	@ (8000e24 <_sbrk+0x5c>)
 8000dd2:	4b15      	ldr	r3, [pc, #84]	@ (8000e28 <_sbrk+0x60>)
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dd8:	697b      	ldr	r3, [r7, #20]
 8000dda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ddc:	4b13      	ldr	r3, [pc, #76]	@ (8000e2c <_sbrk+0x64>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d102      	bne.n	8000dea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000de4:	4b11      	ldr	r3, [pc, #68]	@ (8000e2c <_sbrk+0x64>)
 8000de6:	4a12      	ldr	r2, [pc, #72]	@ (8000e30 <_sbrk+0x68>)
 8000de8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dea:	4b10      	ldr	r3, [pc, #64]	@ (8000e2c <_sbrk+0x64>)
 8000dec:	681a      	ldr	r2, [r3, #0]
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	4413      	add	r3, r2
 8000df2:	693a      	ldr	r2, [r7, #16]
 8000df4:	429a      	cmp	r2, r3
 8000df6:	d207      	bcs.n	8000e08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000df8:	f00c f894 	bl	800cf24 <__errno>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	220c      	movs	r2, #12
 8000e00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e02:	f04f 33ff 	mov.w	r3, #4294967295
 8000e06:	e009      	b.n	8000e1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e08:	4b08      	ldr	r3, [pc, #32]	@ (8000e2c <_sbrk+0x64>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e0e:	4b07      	ldr	r3, [pc, #28]	@ (8000e2c <_sbrk+0x64>)
 8000e10:	681a      	ldr	r2, [r3, #0]
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	4413      	add	r3, r2
 8000e16:	4a05      	ldr	r2, [pc, #20]	@ (8000e2c <_sbrk+0x64>)
 8000e18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e1a:	68fb      	ldr	r3, [r7, #12]
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	3718      	adds	r7, #24
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	20020000 	.word	0x20020000
 8000e28:	00000800 	.word	0x00000800
 8000e2c:	200001dc 	.word	0x200001dc
 8000e30:	20005548 	.word	0x20005548

08000e34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e38:	4b06      	ldr	r3, [pc, #24]	@ (8000e54 <SystemInit+0x20>)
 8000e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e3e:	4a05      	ldr	r2, [pc, #20]	@ (8000e54 <SystemInit+0x20>)
 8000e40:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e48:	bf00      	nop
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	e000ed00 	.word	0xe000ed00

08000e58 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ea4 <MX_USART3_UART_Init+0x4c>)
 8000e5e:	4a12      	ldr	r2, [pc, #72]	@ (8000ea8 <MX_USART3_UART_Init+0x50>)
 8000e60:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e62:	4b10      	ldr	r3, [pc, #64]	@ (8000ea4 <MX_USART3_UART_Init+0x4c>)
 8000e64:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e68:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea4 <MX_USART3_UART_Init+0x4c>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e70:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea4 <MX_USART3_UART_Init+0x4c>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e76:	4b0b      	ldr	r3, [pc, #44]	@ (8000ea4 <MX_USART3_UART_Init+0x4c>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e7c:	4b09      	ldr	r3, [pc, #36]	@ (8000ea4 <MX_USART3_UART_Init+0x4c>)
 8000e7e:	220c      	movs	r2, #12
 8000e80:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e82:	4b08      	ldr	r3, [pc, #32]	@ (8000ea4 <MX_USART3_UART_Init+0x4c>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e88:	4b06      	ldr	r3, [pc, #24]	@ (8000ea4 <MX_USART3_UART_Init+0x4c>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e8e:	4805      	ldr	r0, [pc, #20]	@ (8000ea4 <MX_USART3_UART_Init+0x4c>)
 8000e90:	f004 fc08 	bl	80056a4 <HAL_UART_Init>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000e9a:	f7ff fe39 	bl	8000b10 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e9e:	bf00      	nop
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	200001e0 	.word	0x200001e0
 8000ea8:	40004800 	.word	0x40004800

08000eac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b08a      	sub	sp, #40	@ 0x28
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb4:	f107 0314 	add.w	r3, r7, #20
 8000eb8:	2200      	movs	r2, #0
 8000eba:	601a      	str	r2, [r3, #0]
 8000ebc:	605a      	str	r2, [r3, #4]
 8000ebe:	609a      	str	r2, [r3, #8]
 8000ec0:	60da      	str	r2, [r3, #12]
 8000ec2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a19      	ldr	r2, [pc, #100]	@ (8000f30 <HAL_UART_MspInit+0x84>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d12c      	bne.n	8000f28 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ece:	2300      	movs	r3, #0
 8000ed0:	613b      	str	r3, [r7, #16]
 8000ed2:	4b18      	ldr	r3, [pc, #96]	@ (8000f34 <HAL_UART_MspInit+0x88>)
 8000ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ed6:	4a17      	ldr	r2, [pc, #92]	@ (8000f34 <HAL_UART_MspInit+0x88>)
 8000ed8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000edc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ede:	4b15      	ldr	r3, [pc, #84]	@ (8000f34 <HAL_UART_MspInit+0x88>)
 8000ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ee2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000ee6:	613b      	str	r3, [r7, #16]
 8000ee8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	60fb      	str	r3, [r7, #12]
 8000eee:	4b11      	ldr	r3, [pc, #68]	@ (8000f34 <HAL_UART_MspInit+0x88>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	4a10      	ldr	r2, [pc, #64]	@ (8000f34 <HAL_UART_MspInit+0x88>)
 8000ef4:	f043 0308 	orr.w	r3, r3, #8
 8000ef8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efa:	4b0e      	ldr	r3, [pc, #56]	@ (8000f34 <HAL_UART_MspInit+0x88>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	f003 0308 	and.w	r3, r3, #8
 8000f02:	60fb      	str	r3, [r7, #12]
 8000f04:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f06:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f10:	2300      	movs	r3, #0
 8000f12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f14:	2303      	movs	r3, #3
 8000f16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f18:	2307      	movs	r3, #7
 8000f1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f1c:	f107 0314 	add.w	r3, r7, #20
 8000f20:	4619      	mov	r1, r3
 8000f22:	4805      	ldr	r0, [pc, #20]	@ (8000f38 <HAL_UART_MspInit+0x8c>)
 8000f24:	f000 f9e4 	bl	80012f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000f28:	bf00      	nop
 8000f2a:	3728      	adds	r7, #40	@ 0x28
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	40004800 	.word	0x40004800
 8000f34:	40023800 	.word	0x40023800
 8000f38:	40020c00 	.word	0x40020c00

08000f3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000f3c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f74 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000f40:	f7ff ff78 	bl	8000e34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f44:	480c      	ldr	r0, [pc, #48]	@ (8000f78 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f46:	490d      	ldr	r1, [pc, #52]	@ (8000f7c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f48:	4a0d      	ldr	r2, [pc, #52]	@ (8000f80 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f4c:	e002      	b.n	8000f54 <LoopCopyDataInit>

08000f4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f52:	3304      	adds	r3, #4

08000f54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f58:	d3f9      	bcc.n	8000f4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f84 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f5c:	4c0a      	ldr	r4, [pc, #40]	@ (8000f88 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f60:	e001      	b.n	8000f66 <LoopFillZerobss>

08000f62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f64:	3204      	adds	r2, #4

08000f66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f68:	d3fb      	bcc.n	8000f62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f6a:	f00b ffe1 	bl	800cf30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f6e:	f7ff fd3b 	bl	80009e8 <main>
  bx  lr    
 8000f72:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f74:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f7c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8000f80:	0800d0d4 	.word	0x0800d0d4
  ldr r2, =_sbss
 8000f84:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8000f88:	20005548 	.word	0x20005548

08000f8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f8c:	e7fe      	b.n	8000f8c <ADC_IRQHandler>

08000f8e <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8000f8e:	b580      	push	{r7, lr}
 8000f90:	b084      	sub	sp, #16
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d105      	bne.n	8000fa8 <stm32_lock_acquire+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8000f9c:	b672      	cpsid	i
}
 8000f9e:	bf00      	nop
 8000fa0:	f7ff fdb6 	bl	8000b10 <Error_Handler>
 8000fa4:	bf00      	nop
 8000fa6:	e7fd      	b.n	8000fa4 <stm32_lock_acquire+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8000fa8:	f3ef 8305 	mrs	r3, IPSR
 8000fac:	60fb      	str	r3, [r7, #12]
  return(result);
 8000fae:	68fb      	ldr	r3, [r7, #12]
  STM32_LOCK_BLOCK_IF_INTERRUPT_CONTEXT();
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d005      	beq.n	8000fc0 <stm32_lock_acquire+0x32>
  __ASM volatile ("cpsid i" : : : "memory");
 8000fb4:	b672      	cpsid	i
}
 8000fb6:	bf00      	nop
 8000fb8:	f7ff fdaa 	bl	8000b10 <Error_Handler>
 8000fbc:	bf00      	nop
 8000fbe:	e7fd      	b.n	8000fbc <stm32_lock_acquire+0x2e>
  vTaskSuspendAll();
 8000fc0:	f009 ff16 	bl	800adf0 <vTaskSuspendAll>
}
 8000fc4:	bf00      	nop
 8000fc6:	3710      	adds	r7, #16
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d105      	bne.n	8000fe6 <stm32_lock_release+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8000fda:	b672      	cpsid	i
}
 8000fdc:	bf00      	nop
 8000fde:	f7ff fd97 	bl	8000b10 <Error_Handler>
 8000fe2:	bf00      	nop
 8000fe4:	e7fd      	b.n	8000fe2 <stm32_lock_release+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8000fe6:	f3ef 8305 	mrs	r3, IPSR
 8000fea:	60fb      	str	r3, [r7, #12]
  return(result);
 8000fec:	68fb      	ldr	r3, [r7, #12]
  STM32_LOCK_BLOCK_IF_INTERRUPT_CONTEXT();
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d005      	beq.n	8000ffe <stm32_lock_release+0x32>
  __ASM volatile ("cpsid i" : : : "memory");
 8000ff2:	b672      	cpsid	i
}
 8000ff4:	bf00      	nop
 8000ff6:	f7ff fd8b 	bl	8000b10 <Error_Handler>
 8000ffa:	bf00      	nop
 8000ffc:	e7fd      	b.n	8000ffa <stm32_lock_release+0x2e>
  xTaskResumeAll();
 8000ffe:	f009 ff05 	bl	800ae0c <xTaskResumeAll>
}
 8001002:	bf00      	nop
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}

0800100a <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 800100a:	b580      	push	{r7, lr}
 800100c:	b082      	sub	sp, #8
 800100e:	af00      	add	r7, sp, #0
 8001010:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d105      	bne.n	8001024 <__retarget_lock_acquire_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001018:	b672      	cpsid	i
}
 800101a:	bf00      	nop
 800101c:	f7ff fd78 	bl	8000b10 <Error_Handler>
 8001020:	bf00      	nop
 8001022:	e7fd      	b.n	8001020 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff ffb1 	bl	8000f8e <stm32_lock_acquire>
}
 800102c:	bf00      	nop
 800102e:	3708      	adds	r7, #8
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d105      	bne.n	800104e <__retarget_lock_release_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001042:	b672      	cpsid	i
}
 8001044:	bf00      	nop
 8001046:	f7ff fd63 	bl	8000b10 <Error_Handler>
 800104a:	bf00      	nop
 800104c:	e7fd      	b.n	800104a <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	4618      	mov	r0, r3
 8001052:	f7ff ffbb 	bl	8000fcc <stm32_lock_release>
}
 8001056:	bf00      	nop
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
	...

08001060 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001064:	4b0e      	ldr	r3, [pc, #56]	@ (80010a0 <HAL_Init+0x40>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4a0d      	ldr	r2, [pc, #52]	@ (80010a0 <HAL_Init+0x40>)
 800106a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800106e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001070:	4b0b      	ldr	r3, [pc, #44]	@ (80010a0 <HAL_Init+0x40>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a0a      	ldr	r2, [pc, #40]	@ (80010a0 <HAL_Init+0x40>)
 8001076:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800107a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800107c:	4b08      	ldr	r3, [pc, #32]	@ (80010a0 <HAL_Init+0x40>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a07      	ldr	r2, [pc, #28]	@ (80010a0 <HAL_Init+0x40>)
 8001082:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001086:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001088:	2003      	movs	r0, #3
 800108a:	f000 f8fc 	bl	8001286 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800108e:	200f      	movs	r0, #15
 8001090:	f7ff fdee 	bl	8000c70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001094:	f7ff fdc0 	bl	8000c18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001098:	2300      	movs	r3, #0
}
 800109a:	4618      	mov	r0, r3
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	40023c00 	.word	0x40023c00

080010a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010a8:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <HAL_IncTick+0x20>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	461a      	mov	r2, r3
 80010ae:	4b06      	ldr	r3, [pc, #24]	@ (80010c8 <HAL_IncTick+0x24>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4413      	add	r3, r2
 80010b4:	4a04      	ldr	r2, [pc, #16]	@ (80010c8 <HAL_IncTick+0x24>)
 80010b6:	6013      	str	r3, [r2, #0]
}
 80010b8:	bf00      	nop
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	20000008 	.word	0x20000008
 80010c8:	2000022c 	.word	0x2000022c

080010cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  return uwTick;
 80010d0:	4b03      	ldr	r3, [pc, #12]	@ (80010e0 <HAL_GetTick+0x14>)
 80010d2:	681b      	ldr	r3, [r3, #0]
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	2000022c 	.word	0x2000022c

080010e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010ec:	f7ff ffee 	bl	80010cc <HAL_GetTick>
 80010f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010fc:	d005      	beq.n	800110a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001128 <HAL_Delay+0x44>)
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	461a      	mov	r2, r3
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	4413      	add	r3, r2
 8001108:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800110a:	bf00      	nop
 800110c:	f7ff ffde 	bl	80010cc <HAL_GetTick>
 8001110:	4602      	mov	r2, r0
 8001112:	68bb      	ldr	r3, [r7, #8]
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	68fa      	ldr	r2, [r7, #12]
 8001118:	429a      	cmp	r2, r3
 800111a:	d8f7      	bhi.n	800110c <HAL_Delay+0x28>
  {
  }
}
 800111c:	bf00      	nop
 800111e:	bf00      	nop
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	20000008 	.word	0x20000008

0800112c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800112c:	b480      	push	{r7}
 800112e:	b085      	sub	sp, #20
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	f003 0307 	and.w	r3, r3, #7
 800113a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800113c:	4b0c      	ldr	r3, [pc, #48]	@ (8001170 <__NVIC_SetPriorityGrouping+0x44>)
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001142:	68ba      	ldr	r2, [r7, #8]
 8001144:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001148:	4013      	ands	r3, r2
 800114a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001154:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001158:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800115c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800115e:	4a04      	ldr	r2, [pc, #16]	@ (8001170 <__NVIC_SetPriorityGrouping+0x44>)
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	60d3      	str	r3, [r2, #12]
}
 8001164:	bf00      	nop
 8001166:	3714      	adds	r7, #20
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr
 8001170:	e000ed00 	.word	0xe000ed00

08001174 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001178:	4b04      	ldr	r3, [pc, #16]	@ (800118c <__NVIC_GetPriorityGrouping+0x18>)
 800117a:	68db      	ldr	r3, [r3, #12]
 800117c:	0a1b      	lsrs	r3, r3, #8
 800117e:	f003 0307 	and.w	r3, r3, #7
}
 8001182:	4618      	mov	r0, r3
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr
 800118c:	e000ed00 	.word	0xe000ed00

08001190 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
 8001196:	4603      	mov	r3, r0
 8001198:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800119a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	db0b      	blt.n	80011ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	f003 021f 	and.w	r2, r3, #31
 80011a8:	4907      	ldr	r1, [pc, #28]	@ (80011c8 <__NVIC_EnableIRQ+0x38>)
 80011aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ae:	095b      	lsrs	r3, r3, #5
 80011b0:	2001      	movs	r0, #1
 80011b2:	fa00 f202 	lsl.w	r2, r0, r2
 80011b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	e000e100 	.word	0xe000e100

080011cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	6039      	str	r1, [r7, #0]
 80011d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	db0a      	blt.n	80011f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	b2da      	uxtb	r2, r3
 80011e4:	490c      	ldr	r1, [pc, #48]	@ (8001218 <__NVIC_SetPriority+0x4c>)
 80011e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ea:	0112      	lsls	r2, r2, #4
 80011ec:	b2d2      	uxtb	r2, r2
 80011ee:	440b      	add	r3, r1
 80011f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011f4:	e00a      	b.n	800120c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	b2da      	uxtb	r2, r3
 80011fa:	4908      	ldr	r1, [pc, #32]	@ (800121c <__NVIC_SetPriority+0x50>)
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	f003 030f 	and.w	r3, r3, #15
 8001202:	3b04      	subs	r3, #4
 8001204:	0112      	lsls	r2, r2, #4
 8001206:	b2d2      	uxtb	r2, r2
 8001208:	440b      	add	r3, r1
 800120a:	761a      	strb	r2, [r3, #24]
}
 800120c:	bf00      	nop
 800120e:	370c      	adds	r7, #12
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr
 8001218:	e000e100 	.word	0xe000e100
 800121c:	e000ed00 	.word	0xe000ed00

08001220 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001220:	b480      	push	{r7}
 8001222:	b089      	sub	sp, #36	@ 0x24
 8001224:	af00      	add	r7, sp, #0
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	f003 0307 	and.w	r3, r3, #7
 8001232:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	f1c3 0307 	rsb	r3, r3, #7
 800123a:	2b04      	cmp	r3, #4
 800123c:	bf28      	it	cs
 800123e:	2304      	movcs	r3, #4
 8001240:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	3304      	adds	r3, #4
 8001246:	2b06      	cmp	r3, #6
 8001248:	d902      	bls.n	8001250 <NVIC_EncodePriority+0x30>
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	3b03      	subs	r3, #3
 800124e:	e000      	b.n	8001252 <NVIC_EncodePriority+0x32>
 8001250:	2300      	movs	r3, #0
 8001252:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001254:	f04f 32ff 	mov.w	r2, #4294967295
 8001258:	69bb      	ldr	r3, [r7, #24]
 800125a:	fa02 f303 	lsl.w	r3, r2, r3
 800125e:	43da      	mvns	r2, r3
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	401a      	ands	r2, r3
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001268:	f04f 31ff 	mov.w	r1, #4294967295
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	fa01 f303 	lsl.w	r3, r1, r3
 8001272:	43d9      	mvns	r1, r3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001278:	4313      	orrs	r3, r2
         );
}
 800127a:	4618      	mov	r0, r3
 800127c:	3724      	adds	r7, #36	@ 0x24
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr

08001286 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001286:	b580      	push	{r7, lr}
 8001288:	b082      	sub	sp, #8
 800128a:	af00      	add	r7, sp, #0
 800128c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f7ff ff4c 	bl	800112c <__NVIC_SetPriorityGrouping>
}
 8001294:	bf00      	nop
 8001296:	3708      	adds	r7, #8
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}

0800129c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	607a      	str	r2, [r7, #4]
 80012a8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012aa:	2300      	movs	r3, #0
 80012ac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012ae:	f7ff ff61 	bl	8001174 <__NVIC_GetPriorityGrouping>
 80012b2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012b4:	687a      	ldr	r2, [r7, #4]
 80012b6:	68b9      	ldr	r1, [r7, #8]
 80012b8:	6978      	ldr	r0, [r7, #20]
 80012ba:	f7ff ffb1 	bl	8001220 <NVIC_EncodePriority>
 80012be:	4602      	mov	r2, r0
 80012c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012c4:	4611      	mov	r1, r2
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff ff80 	bl	80011cc <__NVIC_SetPriority>
}
 80012cc:	bf00      	nop
 80012ce:	3718      	adds	r7, #24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	4603      	mov	r3, r0
 80012dc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff ff54 	bl	8001190 <__NVIC_EnableIRQ>
}
 80012e8:	bf00      	nop
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b089      	sub	sp, #36	@ 0x24
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012fa:	2300      	movs	r3, #0
 80012fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012fe:	2300      	movs	r3, #0
 8001300:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001302:	2300      	movs	r3, #0
 8001304:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001306:	2300      	movs	r3, #0
 8001308:	61fb      	str	r3, [r7, #28]
 800130a:	e16b      	b.n	80015e4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800130c:	2201      	movs	r2, #1
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	697a      	ldr	r2, [r7, #20]
 800131c:	4013      	ands	r3, r2
 800131e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001320:	693a      	ldr	r2, [r7, #16]
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	429a      	cmp	r2, r3
 8001326:	f040 815a 	bne.w	80015de <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	f003 0303 	and.w	r3, r3, #3
 8001332:	2b01      	cmp	r3, #1
 8001334:	d005      	beq.n	8001342 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800133e:	2b02      	cmp	r3, #2
 8001340:	d130      	bne.n	80013a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001348:	69fb      	ldr	r3, [r7, #28]
 800134a:	005b      	lsls	r3, r3, #1
 800134c:	2203      	movs	r2, #3
 800134e:	fa02 f303 	lsl.w	r3, r2, r3
 8001352:	43db      	mvns	r3, r3
 8001354:	69ba      	ldr	r2, [r7, #24]
 8001356:	4013      	ands	r3, r2
 8001358:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	68da      	ldr	r2, [r3, #12]
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	fa02 f303 	lsl.w	r3, r2, r3
 8001366:	69ba      	ldr	r2, [r7, #24]
 8001368:	4313      	orrs	r3, r2
 800136a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	69ba      	ldr	r2, [r7, #24]
 8001370:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001378:	2201      	movs	r2, #1
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	fa02 f303 	lsl.w	r3, r2, r3
 8001380:	43db      	mvns	r3, r3
 8001382:	69ba      	ldr	r2, [r7, #24]
 8001384:	4013      	ands	r3, r2
 8001386:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	091b      	lsrs	r3, r3, #4
 800138e:	f003 0201 	and.w	r2, r3, #1
 8001392:	69fb      	ldr	r3, [r7, #28]
 8001394:	fa02 f303 	lsl.w	r3, r2, r3
 8001398:	69ba      	ldr	r2, [r7, #24]
 800139a:	4313      	orrs	r3, r2
 800139c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f003 0303 	and.w	r3, r3, #3
 80013ac:	2b03      	cmp	r3, #3
 80013ae:	d017      	beq.n	80013e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013b6:	69fb      	ldr	r3, [r7, #28]
 80013b8:	005b      	lsls	r3, r3, #1
 80013ba:	2203      	movs	r2, #3
 80013bc:	fa02 f303 	lsl.w	r3, r2, r3
 80013c0:	43db      	mvns	r3, r3
 80013c2:	69ba      	ldr	r2, [r7, #24]
 80013c4:	4013      	ands	r3, r2
 80013c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	689a      	ldr	r2, [r3, #8]
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	005b      	lsls	r3, r3, #1
 80013d0:	fa02 f303 	lsl.w	r3, r2, r3
 80013d4:	69ba      	ldr	r2, [r7, #24]
 80013d6:	4313      	orrs	r3, r2
 80013d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	69ba      	ldr	r2, [r7, #24]
 80013de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	f003 0303 	and.w	r3, r3, #3
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d123      	bne.n	8001434 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013ec:	69fb      	ldr	r3, [r7, #28]
 80013ee:	08da      	lsrs	r2, r3, #3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	3208      	adds	r2, #8
 80013f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013fa:	69fb      	ldr	r3, [r7, #28]
 80013fc:	f003 0307 	and.w	r3, r3, #7
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	220f      	movs	r2, #15
 8001404:	fa02 f303 	lsl.w	r3, r2, r3
 8001408:	43db      	mvns	r3, r3
 800140a:	69ba      	ldr	r2, [r7, #24]
 800140c:	4013      	ands	r3, r2
 800140e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	691a      	ldr	r2, [r3, #16]
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	f003 0307 	and.w	r3, r3, #7
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	fa02 f303 	lsl.w	r3, r2, r3
 8001420:	69ba      	ldr	r2, [r7, #24]
 8001422:	4313      	orrs	r3, r2
 8001424:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001426:	69fb      	ldr	r3, [r7, #28]
 8001428:	08da      	lsrs	r2, r3, #3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	3208      	adds	r2, #8
 800142e:	69b9      	ldr	r1, [r7, #24]
 8001430:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	005b      	lsls	r3, r3, #1
 800143e:	2203      	movs	r2, #3
 8001440:	fa02 f303 	lsl.w	r3, r2, r3
 8001444:	43db      	mvns	r3, r3
 8001446:	69ba      	ldr	r2, [r7, #24]
 8001448:	4013      	ands	r3, r2
 800144a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	f003 0203 	and.w	r2, r3, #3
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	fa02 f303 	lsl.w	r3, r2, r3
 800145c:	69ba      	ldr	r2, [r7, #24]
 800145e:	4313      	orrs	r3, r2
 8001460:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	69ba      	ldr	r2, [r7, #24]
 8001466:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001470:	2b00      	cmp	r3, #0
 8001472:	f000 80b4 	beq.w	80015de <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	60fb      	str	r3, [r7, #12]
 800147a:	4b60      	ldr	r3, [pc, #384]	@ (80015fc <HAL_GPIO_Init+0x30c>)
 800147c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800147e:	4a5f      	ldr	r2, [pc, #380]	@ (80015fc <HAL_GPIO_Init+0x30c>)
 8001480:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001484:	6453      	str	r3, [r2, #68]	@ 0x44
 8001486:	4b5d      	ldr	r3, [pc, #372]	@ (80015fc <HAL_GPIO_Init+0x30c>)
 8001488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800148a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800148e:	60fb      	str	r3, [r7, #12]
 8001490:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001492:	4a5b      	ldr	r2, [pc, #364]	@ (8001600 <HAL_GPIO_Init+0x310>)
 8001494:	69fb      	ldr	r3, [r7, #28]
 8001496:	089b      	lsrs	r3, r3, #2
 8001498:	3302      	adds	r3, #2
 800149a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800149e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014a0:	69fb      	ldr	r3, [r7, #28]
 80014a2:	f003 0303 	and.w	r3, r3, #3
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	220f      	movs	r2, #15
 80014aa:	fa02 f303 	lsl.w	r3, r2, r3
 80014ae:	43db      	mvns	r3, r3
 80014b0:	69ba      	ldr	r2, [r7, #24]
 80014b2:	4013      	ands	r3, r2
 80014b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4a52      	ldr	r2, [pc, #328]	@ (8001604 <HAL_GPIO_Init+0x314>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d02b      	beq.n	8001516 <HAL_GPIO_Init+0x226>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	4a51      	ldr	r2, [pc, #324]	@ (8001608 <HAL_GPIO_Init+0x318>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d025      	beq.n	8001512 <HAL_GPIO_Init+0x222>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	4a50      	ldr	r2, [pc, #320]	@ (800160c <HAL_GPIO_Init+0x31c>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d01f      	beq.n	800150e <HAL_GPIO_Init+0x21e>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	4a4f      	ldr	r2, [pc, #316]	@ (8001610 <HAL_GPIO_Init+0x320>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d019      	beq.n	800150a <HAL_GPIO_Init+0x21a>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4a4e      	ldr	r2, [pc, #312]	@ (8001614 <HAL_GPIO_Init+0x324>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d013      	beq.n	8001506 <HAL_GPIO_Init+0x216>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	4a4d      	ldr	r2, [pc, #308]	@ (8001618 <HAL_GPIO_Init+0x328>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d00d      	beq.n	8001502 <HAL_GPIO_Init+0x212>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4a4c      	ldr	r2, [pc, #304]	@ (800161c <HAL_GPIO_Init+0x32c>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d007      	beq.n	80014fe <HAL_GPIO_Init+0x20e>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4a4b      	ldr	r2, [pc, #300]	@ (8001620 <HAL_GPIO_Init+0x330>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d101      	bne.n	80014fa <HAL_GPIO_Init+0x20a>
 80014f6:	2307      	movs	r3, #7
 80014f8:	e00e      	b.n	8001518 <HAL_GPIO_Init+0x228>
 80014fa:	2308      	movs	r3, #8
 80014fc:	e00c      	b.n	8001518 <HAL_GPIO_Init+0x228>
 80014fe:	2306      	movs	r3, #6
 8001500:	e00a      	b.n	8001518 <HAL_GPIO_Init+0x228>
 8001502:	2305      	movs	r3, #5
 8001504:	e008      	b.n	8001518 <HAL_GPIO_Init+0x228>
 8001506:	2304      	movs	r3, #4
 8001508:	e006      	b.n	8001518 <HAL_GPIO_Init+0x228>
 800150a:	2303      	movs	r3, #3
 800150c:	e004      	b.n	8001518 <HAL_GPIO_Init+0x228>
 800150e:	2302      	movs	r3, #2
 8001510:	e002      	b.n	8001518 <HAL_GPIO_Init+0x228>
 8001512:	2301      	movs	r3, #1
 8001514:	e000      	b.n	8001518 <HAL_GPIO_Init+0x228>
 8001516:	2300      	movs	r3, #0
 8001518:	69fa      	ldr	r2, [r7, #28]
 800151a:	f002 0203 	and.w	r2, r2, #3
 800151e:	0092      	lsls	r2, r2, #2
 8001520:	4093      	lsls	r3, r2
 8001522:	69ba      	ldr	r2, [r7, #24]
 8001524:	4313      	orrs	r3, r2
 8001526:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001528:	4935      	ldr	r1, [pc, #212]	@ (8001600 <HAL_GPIO_Init+0x310>)
 800152a:	69fb      	ldr	r3, [r7, #28]
 800152c:	089b      	lsrs	r3, r3, #2
 800152e:	3302      	adds	r3, #2
 8001530:	69ba      	ldr	r2, [r7, #24]
 8001532:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001536:	4b3b      	ldr	r3, [pc, #236]	@ (8001624 <HAL_GPIO_Init+0x334>)
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	43db      	mvns	r3, r3
 8001540:	69ba      	ldr	r2, [r7, #24]
 8001542:	4013      	ands	r3, r2
 8001544:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d003      	beq.n	800155a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001552:	69ba      	ldr	r2, [r7, #24]
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	4313      	orrs	r3, r2
 8001558:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800155a:	4a32      	ldr	r2, [pc, #200]	@ (8001624 <HAL_GPIO_Init+0x334>)
 800155c:	69bb      	ldr	r3, [r7, #24]
 800155e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001560:	4b30      	ldr	r3, [pc, #192]	@ (8001624 <HAL_GPIO_Init+0x334>)
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	43db      	mvns	r3, r3
 800156a:	69ba      	ldr	r2, [r7, #24]
 800156c:	4013      	ands	r3, r2
 800156e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001578:	2b00      	cmp	r3, #0
 800157a:	d003      	beq.n	8001584 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800157c:	69ba      	ldr	r2, [r7, #24]
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	4313      	orrs	r3, r2
 8001582:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001584:	4a27      	ldr	r2, [pc, #156]	@ (8001624 <HAL_GPIO_Init+0x334>)
 8001586:	69bb      	ldr	r3, [r7, #24]
 8001588:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800158a:	4b26      	ldr	r3, [pc, #152]	@ (8001624 <HAL_GPIO_Init+0x334>)
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	43db      	mvns	r3, r3
 8001594:	69ba      	ldr	r2, [r7, #24]
 8001596:	4013      	ands	r3, r2
 8001598:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d003      	beq.n	80015ae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80015a6:	69ba      	ldr	r2, [r7, #24]
 80015a8:	693b      	ldr	r3, [r7, #16]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80015ae:	4a1d      	ldr	r2, [pc, #116]	@ (8001624 <HAL_GPIO_Init+0x334>)
 80015b0:	69bb      	ldr	r3, [r7, #24]
 80015b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80015b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001624 <HAL_GPIO_Init+0x334>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	43db      	mvns	r3, r3
 80015be:	69ba      	ldr	r2, [r7, #24]
 80015c0:	4013      	ands	r3, r2
 80015c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d003      	beq.n	80015d8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80015d0:	69ba      	ldr	r2, [r7, #24]
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	4313      	orrs	r3, r2
 80015d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80015d8:	4a12      	ldr	r2, [pc, #72]	@ (8001624 <HAL_GPIO_Init+0x334>)
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015de:	69fb      	ldr	r3, [r7, #28]
 80015e0:	3301      	adds	r3, #1
 80015e2:	61fb      	str	r3, [r7, #28]
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	2b0f      	cmp	r3, #15
 80015e8:	f67f ae90 	bls.w	800130c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015ec:	bf00      	nop
 80015ee:	bf00      	nop
 80015f0:	3724      	adds	r7, #36	@ 0x24
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	40023800 	.word	0x40023800
 8001600:	40013800 	.word	0x40013800
 8001604:	40020000 	.word	0x40020000
 8001608:	40020400 	.word	0x40020400
 800160c:	40020800 	.word	0x40020800
 8001610:	40020c00 	.word	0x40020c00
 8001614:	40021000 	.word	0x40021000
 8001618:	40021400 	.word	0x40021400
 800161c:	40021800 	.word	0x40021800
 8001620:	40021c00 	.word	0x40021c00
 8001624:	40013c00 	.word	0x40013c00

08001628 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	460b      	mov	r3, r1
 8001632:	807b      	strh	r3, [r7, #2]
 8001634:	4613      	mov	r3, r2
 8001636:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001638:	787b      	ldrb	r3, [r7, #1]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d003      	beq.n	8001646 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800163e:	887a      	ldrh	r2, [r7, #2]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001644:	e003      	b.n	800164e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001646:	887b      	ldrh	r3, [r7, #2]
 8001648:	041a      	lsls	r2, r3, #16
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	619a      	str	r2, [r3, #24]
}
 800164e:	bf00      	nop
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr

0800165a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800165a:	b580      	push	{r7, lr}
 800165c:	b086      	sub	sp, #24
 800165e:	af02      	add	r7, sp, #8
 8001660:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d101      	bne.n	800166c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e059      	b.n	8001720 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8001678:	b2db      	uxtb	r3, r3
 800167a:	2b00      	cmp	r3, #0
 800167c:	d106      	bne.n	800168c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2200      	movs	r2, #0
 8001682:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f00b f87a 	bl	800c780 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2203      	movs	r2, #3
 8001690:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800169a:	d102      	bne.n	80016a2 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2200      	movs	r2, #0
 80016a0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f004 fd13 	bl	80060d2 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6818      	ldr	r0, [r3, #0]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	7c1a      	ldrb	r2, [r3, #16]
 80016b4:	f88d 2000 	strb.w	r2, [sp]
 80016b8:	3304      	adds	r3, #4
 80016ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016bc:	f004 fc94 	bl	8005fe8 <USB_CoreInit>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d005      	beq.n	80016d2 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2202      	movs	r2, #2
 80016ca:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e026      	b.n	8001720 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2101      	movs	r1, #1
 80016d8:	4618      	mov	r0, r3
 80016da:	f004 fd0b 	bl	80060f4 <USB_SetCurrentMode>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d005      	beq.n	80016f0 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2202      	movs	r2, #2
 80016e8:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80016ec:	2301      	movs	r3, #1
 80016ee:	e017      	b.n	8001720 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6818      	ldr	r0, [r3, #0]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	7c1a      	ldrb	r2, [r3, #16]
 80016f8:	f88d 2000 	strb.w	r2, [sp]
 80016fc:	3304      	adds	r3, #4
 80016fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001700:	f004 feb4 	bl	800646c <USB_HostInit>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d005      	beq.n	8001716 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2202      	movs	r2, #2
 800170e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
 8001714:	e004      	b.n	8001720 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2201      	movs	r2, #1
 800171a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800171e:	2300      	movs	r3, #0
}
 8001720:	4618      	mov	r0, r3
 8001722:	3710      	adds	r7, #16
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001728:	b590      	push	{r4, r7, lr}
 800172a:	b08b      	sub	sp, #44	@ 0x2c
 800172c:	af04      	add	r7, sp, #16
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	4608      	mov	r0, r1
 8001732:	4611      	mov	r1, r2
 8001734:	461a      	mov	r2, r3
 8001736:	4603      	mov	r3, r0
 8001738:	70fb      	strb	r3, [r7, #3]
 800173a:	460b      	mov	r3, r1
 800173c:	70bb      	strb	r3, [r7, #2]
 800173e:	4613      	mov	r3, r2
 8001740:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8001742:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001744:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800174c:	2b01      	cmp	r3, #1
 800174e:	d101      	bne.n	8001754 <HAL_HCD_HC_Init+0x2c>
 8001750:	2302      	movs	r3, #2
 8001752:	e09d      	b.n	8001890 <HAL_HCD_HC_Init+0x168>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2201      	movs	r2, #1
 8001758:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 800175c:	78fa      	ldrb	r2, [r7, #3]
 800175e:	6879      	ldr	r1, [r7, #4]
 8001760:	4613      	mov	r3, r2
 8001762:	011b      	lsls	r3, r3, #4
 8001764:	1a9b      	subs	r3, r3, r2
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	440b      	add	r3, r1
 800176a:	3319      	adds	r3, #25
 800176c:	2200      	movs	r2, #0
 800176e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001770:	78fa      	ldrb	r2, [r7, #3]
 8001772:	6879      	ldr	r1, [r7, #4]
 8001774:	4613      	mov	r3, r2
 8001776:	011b      	lsls	r3, r3, #4
 8001778:	1a9b      	subs	r3, r3, r2
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	440b      	add	r3, r1
 800177e:	3314      	adds	r3, #20
 8001780:	787a      	ldrb	r2, [r7, #1]
 8001782:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001784:	78fa      	ldrb	r2, [r7, #3]
 8001786:	6879      	ldr	r1, [r7, #4]
 8001788:	4613      	mov	r3, r2
 800178a:	011b      	lsls	r3, r3, #4
 800178c:	1a9b      	subs	r3, r3, r2
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	440b      	add	r3, r1
 8001792:	3315      	adds	r3, #21
 8001794:	78fa      	ldrb	r2, [r7, #3]
 8001796:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001798:	78fa      	ldrb	r2, [r7, #3]
 800179a:	6879      	ldr	r1, [r7, #4]
 800179c:	4613      	mov	r3, r2
 800179e:	011b      	lsls	r3, r3, #4
 80017a0:	1a9b      	subs	r3, r3, r2
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	440b      	add	r3, r1
 80017a6:	3326      	adds	r3, #38	@ 0x26
 80017a8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80017ac:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80017ae:	78fa      	ldrb	r2, [r7, #3]
 80017b0:	78bb      	ldrb	r3, [r7, #2]
 80017b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80017b6:	b2d8      	uxtb	r0, r3
 80017b8:	6879      	ldr	r1, [r7, #4]
 80017ba:	4613      	mov	r3, r2
 80017bc:	011b      	lsls	r3, r3, #4
 80017be:	1a9b      	subs	r3, r3, r2
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	440b      	add	r3, r1
 80017c4:	3316      	adds	r3, #22
 80017c6:	4602      	mov	r2, r0
 80017c8:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80017ca:	78fb      	ldrb	r3, [r7, #3]
 80017cc:	4619      	mov	r1, r3
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f000 fba4 	bl	8001f1c <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80017d4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	da0a      	bge.n	80017f2 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80017dc:	78fa      	ldrb	r2, [r7, #3]
 80017de:	6879      	ldr	r1, [r7, #4]
 80017e0:	4613      	mov	r3, r2
 80017e2:	011b      	lsls	r3, r3, #4
 80017e4:	1a9b      	subs	r3, r3, r2
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	440b      	add	r3, r1
 80017ea:	3317      	adds	r3, #23
 80017ec:	2201      	movs	r2, #1
 80017ee:	701a      	strb	r2, [r3, #0]
 80017f0:	e009      	b.n	8001806 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80017f2:	78fa      	ldrb	r2, [r7, #3]
 80017f4:	6879      	ldr	r1, [r7, #4]
 80017f6:	4613      	mov	r3, r2
 80017f8:	011b      	lsls	r3, r3, #4
 80017fa:	1a9b      	subs	r3, r3, r2
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	440b      	add	r3, r1
 8001800:	3317      	adds	r3, #23
 8001802:	2200      	movs	r2, #0
 8001804:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4618      	mov	r0, r3
 800180c:	f004 ff92 	bl	8006734 <USB_GetHostSpeed>
 8001810:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8001812:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001816:	2b01      	cmp	r3, #1
 8001818:	d10b      	bne.n	8001832 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800181a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800181e:	2b01      	cmp	r3, #1
 8001820:	d107      	bne.n	8001832 <HAL_HCD_HC_Init+0x10a>
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d104      	bne.n	8001832 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	2bbc      	cmp	r3, #188	@ 0xbc
 800182c:	d901      	bls.n	8001832 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800182e:	23bc      	movs	r3, #188	@ 0xbc
 8001830:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8001832:	78fa      	ldrb	r2, [r7, #3]
 8001834:	6879      	ldr	r1, [r7, #4]
 8001836:	4613      	mov	r3, r2
 8001838:	011b      	lsls	r3, r3, #4
 800183a:	1a9b      	subs	r3, r3, r2
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	440b      	add	r3, r1
 8001840:	3318      	adds	r3, #24
 8001842:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001846:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001848:	78fa      	ldrb	r2, [r7, #3]
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	b298      	uxth	r0, r3
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	4613      	mov	r3, r2
 8001852:	011b      	lsls	r3, r3, #4
 8001854:	1a9b      	subs	r3, r3, r2
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	440b      	add	r3, r1
 800185a:	3328      	adds	r3, #40	@ 0x28
 800185c:	4602      	mov	r2, r0
 800185e:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6818      	ldr	r0, [r3, #0]
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	b29b      	uxth	r3, r3
 8001868:	787c      	ldrb	r4, [r7, #1]
 800186a:	78ba      	ldrb	r2, [r7, #2]
 800186c:	78f9      	ldrb	r1, [r7, #3]
 800186e:	9302      	str	r3, [sp, #8]
 8001870:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001874:	9301      	str	r3, [sp, #4]
 8001876:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800187a:	9300      	str	r3, [sp, #0]
 800187c:	4623      	mov	r3, r4
 800187e:	f004 ff81 	bl	8006784 <USB_HC_Init>
 8001882:	4603      	mov	r3, r0
 8001884:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2200      	movs	r2, #0
 800188a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800188e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001890:	4618      	mov	r0, r3
 8001892:	371c      	adds	r7, #28
 8001894:	46bd      	mov	sp, r7
 8001896:	bd90      	pop	{r4, r7, pc}

08001898 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	4608      	mov	r0, r1
 80018a2:	4611      	mov	r1, r2
 80018a4:	461a      	mov	r2, r3
 80018a6:	4603      	mov	r3, r0
 80018a8:	70fb      	strb	r3, [r7, #3]
 80018aa:	460b      	mov	r3, r1
 80018ac:	70bb      	strb	r3, [r7, #2]
 80018ae:	4613      	mov	r3, r2
 80018b0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80018b2:	78fa      	ldrb	r2, [r7, #3]
 80018b4:	6879      	ldr	r1, [r7, #4]
 80018b6:	4613      	mov	r3, r2
 80018b8:	011b      	lsls	r3, r3, #4
 80018ba:	1a9b      	subs	r3, r3, r2
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	440b      	add	r3, r1
 80018c0:	3317      	adds	r3, #23
 80018c2:	78ba      	ldrb	r2, [r7, #2]
 80018c4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80018c6:	78fa      	ldrb	r2, [r7, #3]
 80018c8:	6879      	ldr	r1, [r7, #4]
 80018ca:	4613      	mov	r3, r2
 80018cc:	011b      	lsls	r3, r3, #4
 80018ce:	1a9b      	subs	r3, r3, r2
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	440b      	add	r3, r1
 80018d4:	3326      	adds	r3, #38	@ 0x26
 80018d6:	787a      	ldrb	r2, [r7, #1]
 80018d8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80018da:	7c3b      	ldrb	r3, [r7, #16]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d114      	bne.n	800190a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80018e0:	78fa      	ldrb	r2, [r7, #3]
 80018e2:	6879      	ldr	r1, [r7, #4]
 80018e4:	4613      	mov	r3, r2
 80018e6:	011b      	lsls	r3, r3, #4
 80018e8:	1a9b      	subs	r3, r3, r2
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	440b      	add	r3, r1
 80018ee:	332a      	adds	r3, #42	@ 0x2a
 80018f0:	2203      	movs	r2, #3
 80018f2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80018f4:	78fa      	ldrb	r2, [r7, #3]
 80018f6:	6879      	ldr	r1, [r7, #4]
 80018f8:	4613      	mov	r3, r2
 80018fa:	011b      	lsls	r3, r3, #4
 80018fc:	1a9b      	subs	r3, r3, r2
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	440b      	add	r3, r1
 8001902:	3319      	adds	r3, #25
 8001904:	7f3a      	ldrb	r2, [r7, #28]
 8001906:	701a      	strb	r2, [r3, #0]
 8001908:	e009      	b.n	800191e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800190a:	78fa      	ldrb	r2, [r7, #3]
 800190c:	6879      	ldr	r1, [r7, #4]
 800190e:	4613      	mov	r3, r2
 8001910:	011b      	lsls	r3, r3, #4
 8001912:	1a9b      	subs	r3, r3, r2
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	440b      	add	r3, r1
 8001918:	332a      	adds	r3, #42	@ 0x2a
 800191a:	2202      	movs	r2, #2
 800191c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800191e:	787b      	ldrb	r3, [r7, #1]
 8001920:	2b03      	cmp	r3, #3
 8001922:	f200 8102 	bhi.w	8001b2a <HAL_HCD_HC_SubmitRequest+0x292>
 8001926:	a201      	add	r2, pc, #4	@ (adr r2, 800192c <HAL_HCD_HC_SubmitRequest+0x94>)
 8001928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800192c:	0800193d 	.word	0x0800193d
 8001930:	08001b15 	.word	0x08001b15
 8001934:	08001a01 	.word	0x08001a01
 8001938:	08001a8b 	.word	0x08001a8b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 800193c:	7c3b      	ldrb	r3, [r7, #16]
 800193e:	2b01      	cmp	r3, #1
 8001940:	f040 80f5 	bne.w	8001b2e <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8001944:	78bb      	ldrb	r3, [r7, #2]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d12d      	bne.n	80019a6 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800194a:	8b3b      	ldrh	r3, [r7, #24]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d109      	bne.n	8001964 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001950:	78fa      	ldrb	r2, [r7, #3]
 8001952:	6879      	ldr	r1, [r7, #4]
 8001954:	4613      	mov	r3, r2
 8001956:	011b      	lsls	r3, r3, #4
 8001958:	1a9b      	subs	r3, r3, r2
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	440b      	add	r3, r1
 800195e:	333d      	adds	r3, #61	@ 0x3d
 8001960:	2201      	movs	r2, #1
 8001962:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001964:	78fa      	ldrb	r2, [r7, #3]
 8001966:	6879      	ldr	r1, [r7, #4]
 8001968:	4613      	mov	r3, r2
 800196a:	011b      	lsls	r3, r3, #4
 800196c:	1a9b      	subs	r3, r3, r2
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	440b      	add	r3, r1
 8001972:	333d      	adds	r3, #61	@ 0x3d
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d10a      	bne.n	8001990 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800197a:	78fa      	ldrb	r2, [r7, #3]
 800197c:	6879      	ldr	r1, [r7, #4]
 800197e:	4613      	mov	r3, r2
 8001980:	011b      	lsls	r3, r3, #4
 8001982:	1a9b      	subs	r3, r3, r2
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	440b      	add	r3, r1
 8001988:	332a      	adds	r3, #42	@ 0x2a
 800198a:	2200      	movs	r2, #0
 800198c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 800198e:	e0ce      	b.n	8001b2e <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001990:	78fa      	ldrb	r2, [r7, #3]
 8001992:	6879      	ldr	r1, [r7, #4]
 8001994:	4613      	mov	r3, r2
 8001996:	011b      	lsls	r3, r3, #4
 8001998:	1a9b      	subs	r3, r3, r2
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	440b      	add	r3, r1
 800199e:	332a      	adds	r3, #42	@ 0x2a
 80019a0:	2202      	movs	r2, #2
 80019a2:	701a      	strb	r2, [r3, #0]
      break;
 80019a4:	e0c3      	b.n	8001b2e <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80019a6:	78fa      	ldrb	r2, [r7, #3]
 80019a8:	6879      	ldr	r1, [r7, #4]
 80019aa:	4613      	mov	r3, r2
 80019ac:	011b      	lsls	r3, r3, #4
 80019ae:	1a9b      	subs	r3, r3, r2
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	440b      	add	r3, r1
 80019b4:	331a      	adds	r3, #26
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	f040 80b8 	bne.w	8001b2e <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80019be:	78fa      	ldrb	r2, [r7, #3]
 80019c0:	6879      	ldr	r1, [r7, #4]
 80019c2:	4613      	mov	r3, r2
 80019c4:	011b      	lsls	r3, r3, #4
 80019c6:	1a9b      	subs	r3, r3, r2
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	440b      	add	r3, r1
 80019cc:	333c      	adds	r3, #60	@ 0x3c
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d10a      	bne.n	80019ea <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019d4:	78fa      	ldrb	r2, [r7, #3]
 80019d6:	6879      	ldr	r1, [r7, #4]
 80019d8:	4613      	mov	r3, r2
 80019da:	011b      	lsls	r3, r3, #4
 80019dc:	1a9b      	subs	r3, r3, r2
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	440b      	add	r3, r1
 80019e2:	332a      	adds	r3, #42	@ 0x2a
 80019e4:	2200      	movs	r2, #0
 80019e6:	701a      	strb	r2, [r3, #0]
      break;
 80019e8:	e0a1      	b.n	8001b2e <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019ea:	78fa      	ldrb	r2, [r7, #3]
 80019ec:	6879      	ldr	r1, [r7, #4]
 80019ee:	4613      	mov	r3, r2
 80019f0:	011b      	lsls	r3, r3, #4
 80019f2:	1a9b      	subs	r3, r3, r2
 80019f4:	009b      	lsls	r3, r3, #2
 80019f6:	440b      	add	r3, r1
 80019f8:	332a      	adds	r3, #42	@ 0x2a
 80019fa:	2202      	movs	r2, #2
 80019fc:	701a      	strb	r2, [r3, #0]
      break;
 80019fe:	e096      	b.n	8001b2e <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001a00:	78bb      	ldrb	r3, [r7, #2]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d120      	bne.n	8001a48 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001a06:	78fa      	ldrb	r2, [r7, #3]
 8001a08:	6879      	ldr	r1, [r7, #4]
 8001a0a:	4613      	mov	r3, r2
 8001a0c:	011b      	lsls	r3, r3, #4
 8001a0e:	1a9b      	subs	r3, r3, r2
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	440b      	add	r3, r1
 8001a14:	333d      	adds	r3, #61	@ 0x3d
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d10a      	bne.n	8001a32 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a1c:	78fa      	ldrb	r2, [r7, #3]
 8001a1e:	6879      	ldr	r1, [r7, #4]
 8001a20:	4613      	mov	r3, r2
 8001a22:	011b      	lsls	r3, r3, #4
 8001a24:	1a9b      	subs	r3, r3, r2
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	440b      	add	r3, r1
 8001a2a:	332a      	adds	r3, #42	@ 0x2a
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001a30:	e07e      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a32:	78fa      	ldrb	r2, [r7, #3]
 8001a34:	6879      	ldr	r1, [r7, #4]
 8001a36:	4613      	mov	r3, r2
 8001a38:	011b      	lsls	r3, r3, #4
 8001a3a:	1a9b      	subs	r3, r3, r2
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	440b      	add	r3, r1
 8001a40:	332a      	adds	r3, #42	@ 0x2a
 8001a42:	2202      	movs	r2, #2
 8001a44:	701a      	strb	r2, [r3, #0]
      break;
 8001a46:	e073      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001a48:	78fa      	ldrb	r2, [r7, #3]
 8001a4a:	6879      	ldr	r1, [r7, #4]
 8001a4c:	4613      	mov	r3, r2
 8001a4e:	011b      	lsls	r3, r3, #4
 8001a50:	1a9b      	subs	r3, r3, r2
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	440b      	add	r3, r1
 8001a56:	333c      	adds	r3, #60	@ 0x3c
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d10a      	bne.n	8001a74 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a5e:	78fa      	ldrb	r2, [r7, #3]
 8001a60:	6879      	ldr	r1, [r7, #4]
 8001a62:	4613      	mov	r3, r2
 8001a64:	011b      	lsls	r3, r3, #4
 8001a66:	1a9b      	subs	r3, r3, r2
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	440b      	add	r3, r1
 8001a6c:	332a      	adds	r3, #42	@ 0x2a
 8001a6e:	2200      	movs	r2, #0
 8001a70:	701a      	strb	r2, [r3, #0]
      break;
 8001a72:	e05d      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a74:	78fa      	ldrb	r2, [r7, #3]
 8001a76:	6879      	ldr	r1, [r7, #4]
 8001a78:	4613      	mov	r3, r2
 8001a7a:	011b      	lsls	r3, r3, #4
 8001a7c:	1a9b      	subs	r3, r3, r2
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	440b      	add	r3, r1
 8001a82:	332a      	adds	r3, #42	@ 0x2a
 8001a84:	2202      	movs	r2, #2
 8001a86:	701a      	strb	r2, [r3, #0]
      break;
 8001a88:	e052      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001a8a:	78bb      	ldrb	r3, [r7, #2]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d120      	bne.n	8001ad2 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001a90:	78fa      	ldrb	r2, [r7, #3]
 8001a92:	6879      	ldr	r1, [r7, #4]
 8001a94:	4613      	mov	r3, r2
 8001a96:	011b      	lsls	r3, r3, #4
 8001a98:	1a9b      	subs	r3, r3, r2
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	440b      	add	r3, r1
 8001a9e:	333d      	adds	r3, #61	@ 0x3d
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d10a      	bne.n	8001abc <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001aa6:	78fa      	ldrb	r2, [r7, #3]
 8001aa8:	6879      	ldr	r1, [r7, #4]
 8001aaa:	4613      	mov	r3, r2
 8001aac:	011b      	lsls	r3, r3, #4
 8001aae:	1a9b      	subs	r3, r3, r2
 8001ab0:	009b      	lsls	r3, r3, #2
 8001ab2:	440b      	add	r3, r1
 8001ab4:	332a      	adds	r3, #42	@ 0x2a
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001aba:	e039      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001abc:	78fa      	ldrb	r2, [r7, #3]
 8001abe:	6879      	ldr	r1, [r7, #4]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	011b      	lsls	r3, r3, #4
 8001ac4:	1a9b      	subs	r3, r3, r2
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	440b      	add	r3, r1
 8001aca:	332a      	adds	r3, #42	@ 0x2a
 8001acc:	2202      	movs	r2, #2
 8001ace:	701a      	strb	r2, [r3, #0]
      break;
 8001ad0:	e02e      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001ad2:	78fa      	ldrb	r2, [r7, #3]
 8001ad4:	6879      	ldr	r1, [r7, #4]
 8001ad6:	4613      	mov	r3, r2
 8001ad8:	011b      	lsls	r3, r3, #4
 8001ada:	1a9b      	subs	r3, r3, r2
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	440b      	add	r3, r1
 8001ae0:	333c      	adds	r3, #60	@ 0x3c
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d10a      	bne.n	8001afe <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ae8:	78fa      	ldrb	r2, [r7, #3]
 8001aea:	6879      	ldr	r1, [r7, #4]
 8001aec:	4613      	mov	r3, r2
 8001aee:	011b      	lsls	r3, r3, #4
 8001af0:	1a9b      	subs	r3, r3, r2
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	440b      	add	r3, r1
 8001af6:	332a      	adds	r3, #42	@ 0x2a
 8001af8:	2200      	movs	r2, #0
 8001afa:	701a      	strb	r2, [r3, #0]
      break;
 8001afc:	e018      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001afe:	78fa      	ldrb	r2, [r7, #3]
 8001b00:	6879      	ldr	r1, [r7, #4]
 8001b02:	4613      	mov	r3, r2
 8001b04:	011b      	lsls	r3, r3, #4
 8001b06:	1a9b      	subs	r3, r3, r2
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	440b      	add	r3, r1
 8001b0c:	332a      	adds	r3, #42	@ 0x2a
 8001b0e:	2202      	movs	r2, #2
 8001b10:	701a      	strb	r2, [r3, #0]
      break;
 8001b12:	e00d      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b14:	78fa      	ldrb	r2, [r7, #3]
 8001b16:	6879      	ldr	r1, [r7, #4]
 8001b18:	4613      	mov	r3, r2
 8001b1a:	011b      	lsls	r3, r3, #4
 8001b1c:	1a9b      	subs	r3, r3, r2
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	440b      	add	r3, r1
 8001b22:	332a      	adds	r3, #42	@ 0x2a
 8001b24:	2200      	movs	r2, #0
 8001b26:	701a      	strb	r2, [r3, #0]
      break;
 8001b28:	e002      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001b2a:	bf00      	nop
 8001b2c:	e000      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001b2e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001b30:	78fa      	ldrb	r2, [r7, #3]
 8001b32:	6879      	ldr	r1, [r7, #4]
 8001b34:	4613      	mov	r3, r2
 8001b36:	011b      	lsls	r3, r3, #4
 8001b38:	1a9b      	subs	r3, r3, r2
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	440b      	add	r3, r1
 8001b3e:	332c      	adds	r3, #44	@ 0x2c
 8001b40:	697a      	ldr	r2, [r7, #20]
 8001b42:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001b44:	78fa      	ldrb	r2, [r7, #3]
 8001b46:	8b39      	ldrh	r1, [r7, #24]
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	4613      	mov	r3, r2
 8001b4c:	011b      	lsls	r3, r3, #4
 8001b4e:	1a9b      	subs	r3, r3, r2
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	4403      	add	r3, r0
 8001b54:	3334      	adds	r3, #52	@ 0x34
 8001b56:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001b58:	78fa      	ldrb	r2, [r7, #3]
 8001b5a:	6879      	ldr	r1, [r7, #4]
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	011b      	lsls	r3, r3, #4
 8001b60:	1a9b      	subs	r3, r3, r2
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	440b      	add	r3, r1
 8001b66:	334c      	adds	r3, #76	@ 0x4c
 8001b68:	2200      	movs	r2, #0
 8001b6a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001b6c:	78fa      	ldrb	r2, [r7, #3]
 8001b6e:	6879      	ldr	r1, [r7, #4]
 8001b70:	4613      	mov	r3, r2
 8001b72:	011b      	lsls	r3, r3, #4
 8001b74:	1a9b      	subs	r3, r3, r2
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	440b      	add	r3, r1
 8001b7a:	3338      	adds	r3, #56	@ 0x38
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001b80:	78fa      	ldrb	r2, [r7, #3]
 8001b82:	6879      	ldr	r1, [r7, #4]
 8001b84:	4613      	mov	r3, r2
 8001b86:	011b      	lsls	r3, r3, #4
 8001b88:	1a9b      	subs	r3, r3, r2
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	440b      	add	r3, r1
 8001b8e:	3315      	adds	r3, #21
 8001b90:	78fa      	ldrb	r2, [r7, #3]
 8001b92:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001b94:	78fa      	ldrb	r2, [r7, #3]
 8001b96:	6879      	ldr	r1, [r7, #4]
 8001b98:	4613      	mov	r3, r2
 8001b9a:	011b      	lsls	r3, r3, #4
 8001b9c:	1a9b      	subs	r3, r3, r2
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	440b      	add	r3, r1
 8001ba2:	334d      	adds	r3, #77	@ 0x4d
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6818      	ldr	r0, [r3, #0]
 8001bac:	78fa      	ldrb	r2, [r7, #3]
 8001bae:	4613      	mov	r3, r2
 8001bb0:	011b      	lsls	r3, r3, #4
 8001bb2:	1a9b      	subs	r3, r3, r2
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	3310      	adds	r3, #16
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	4413      	add	r3, r2
 8001bbc:	1d19      	adds	r1, r3, #4
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	799b      	ldrb	r3, [r3, #6]
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	f004 ff0a 	bl	80069dc <USB_HC_StartXfer>
 8001bc8:	4603      	mov	r3, r0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop

08001bd4 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b086      	sub	sp, #24
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4618      	mov	r0, r3
 8001bec:	f004 fbf8 	bl	80063e0 <USB_GetMode>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	f040 80fb 	bne.w	8001dee <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f004 fbbb 	bl	8006378 <USB_ReadInterrupts>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	f000 80f1 	beq.w	8001dec <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f004 fbb2 	bl	8006378 <USB_ReadInterrupts>
 8001c14:	4603      	mov	r3, r0
 8001c16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c1a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001c1e:	d104      	bne.n	8001c2a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001c28:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f004 fba2 	bl	8006378 <USB_ReadInterrupts>
 8001c34:	4603      	mov	r3, r0
 8001c36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001c3e:	d104      	bne.n	8001c4a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001c48:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f004 fb92 	bl	8006378 <USB_ReadInterrupts>
 8001c54:	4603      	mov	r3, r0
 8001c56:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001c5a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001c5e:	d104      	bne.n	8001c6a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001c68:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f004 fb82 	bl	8006378 <USB_ReadInterrupts>
 8001c74:	4603      	mov	r3, r0
 8001c76:	f003 0302 	and.w	r3, r3, #2
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d103      	bne.n	8001c86 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2202      	movs	r2, #2
 8001c84:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f004 fb74 	bl	8006378 <USB_ReadInterrupts>
 8001c90:	4603      	mov	r3, r0
 8001c92:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001c96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001c9a:	d120      	bne.n	8001cde <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001ca4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d113      	bne.n	8001cde <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001cb6:	2110      	movs	r1, #16
 8001cb8:	6938      	ldr	r0, [r7, #16]
 8001cba:	f004 fa67 	bl	800618c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001cbe:	6938      	ldr	r0, [r7, #16]
 8001cc0:	f004 fa96 	bl	80061f0 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	7a5b      	ldrb	r3, [r3, #9]
 8001cc8:	2b02      	cmp	r3, #2
 8001cca:	d105      	bne.n	8001cd8 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2101      	movs	r1, #1
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f004 fc8e 	bl	80065f4 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	f00a fdcf 	bl	800c87c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f004 fb48 	bl	8006378 <USB_ReadInterrupts>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001cee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cf2:	d102      	bne.n	8001cfa <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f001 fd4d 	bl	8003794 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f004 fb3a 	bl	8006378 <USB_ReadInterrupts>
 8001d04:	4603      	mov	r3, r0
 8001d06:	f003 0308 	and.w	r3, r3, #8
 8001d0a:	2b08      	cmp	r3, #8
 8001d0c:	d106      	bne.n	8001d1c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f00a fd98 	bl	800c844 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2208      	movs	r2, #8
 8001d1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4618      	mov	r0, r3
 8001d22:	f004 fb29 	bl	8006378 <USB_ReadInterrupts>
 8001d26:	4603      	mov	r3, r0
 8001d28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d2c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001d30:	d139      	bne.n	8001da6 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f005 f8ca 	bl	8006ed0 <USB_HC_ReadInterrupt>
 8001d3c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001d3e:	2300      	movs	r3, #0
 8001d40:	617b      	str	r3, [r7, #20]
 8001d42:	e025      	b.n	8001d90 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	f003 030f 	and.w	r3, r3, #15
 8001d4a:	68ba      	ldr	r2, [r7, #8]
 8001d4c:	fa22 f303 	lsr.w	r3, r2, r3
 8001d50:	f003 0301 	and.w	r3, r3, #1
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d018      	beq.n	8001d8a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	015a      	lsls	r2, r3, #5
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4413      	add	r3, r2
 8001d60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d6e:	d106      	bne.n	8001d7e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	4619      	mov	r1, r3
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f000 f905 	bl	8001f86 <HCD_HC_IN_IRQHandler>
 8001d7c:	e005      	b.n	8001d8a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	4619      	mov	r1, r3
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	f000 ff67 	bl	8002c58 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	617b      	str	r3, [r7, #20]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	795b      	ldrb	r3, [r3, #5]
 8001d94:	461a      	mov	r2, r3
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d3d3      	bcc.n	8001d44 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001da4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4618      	mov	r0, r3
 8001dac:	f004 fae4 	bl	8006378 <USB_ReadInterrupts>
 8001db0:	4603      	mov	r3, r0
 8001db2:	f003 0310 	and.w	r3, r3, #16
 8001db6:	2b10      	cmp	r3, #16
 8001db8:	d101      	bne.n	8001dbe <HAL_HCD_IRQHandler+0x1ea>
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e000      	b.n	8001dc0 <HAL_HCD_IRQHandler+0x1ec>
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d014      	beq.n	8001dee <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	699a      	ldr	r2, [r3, #24]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f022 0210 	bic.w	r2, r2, #16
 8001dd2:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001dd4:	6878      	ldr	r0, [r7, #4]
 8001dd6:	f001 fbfe 	bl	80035d6 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	699a      	ldr	r2, [r3, #24]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f042 0210 	orr.w	r2, r2, #16
 8001de8:	619a      	str	r2, [r3, #24]
 8001dea:	e000      	b.n	8001dee <HAL_HCD_IRQHandler+0x21a>
      return;
 8001dec:	bf00      	nop
    }
  }
}
 8001dee:	3718      	adds	r7, #24
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d101      	bne.n	8001e0a <HAL_HCD_Start+0x16>
 8001e06:	2302      	movs	r3, #2
 8001e08:	e013      	b.n	8001e32 <HAL_HCD_Start+0x3e>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	2101      	movs	r1, #1
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f004 fc52 	bl	80066c2 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f004 f944 	bl	80060b0 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}

08001e3a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001e3a:	b580      	push	{r7, lr}
 8001e3c:	b082      	sub	sp, #8
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d101      	bne.n	8001e50 <HAL_HCD_Stop+0x16>
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	e00d      	b.n	8001e6c <HAL_HCD_Stop+0x32>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f005 f9a5 	bl	80071ac <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2200      	movs	r2, #0
 8001e66:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001e6a:	2300      	movs	r3, #0
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3708      	adds	r7, #8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4618      	mov	r0, r3
 8001e82:	f004 fbf4 	bl	800666e <USB_ResetPort>
 8001e86:	4603      	mov	r3, r0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	460b      	mov	r3, r1
 8001e9a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001e9c:	78fa      	ldrb	r2, [r7, #3]
 8001e9e:	6879      	ldr	r1, [r7, #4]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	011b      	lsls	r3, r3, #4
 8001ea4:	1a9b      	subs	r3, r3, r2
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	440b      	add	r3, r1
 8001eaa:	334c      	adds	r3, #76	@ 0x4c
 8001eac:	781b      	ldrb	r3, [r3, #0]
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	370c      	adds	r7, #12
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr

08001eba <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001eba:	b480      	push	{r7}
 8001ebc:	b083      	sub	sp, #12
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	6078      	str	r0, [r7, #4]
 8001ec2:	460b      	mov	r3, r1
 8001ec4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001ec6:	78fa      	ldrb	r2, [r7, #3]
 8001ec8:	6879      	ldr	r1, [r7, #4]
 8001eca:	4613      	mov	r3, r2
 8001ecc:	011b      	lsls	r3, r3, #4
 8001ece:	1a9b      	subs	r3, r3, r2
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	440b      	add	r3, r1
 8001ed4:	3338      	adds	r3, #56	@ 0x38
 8001ed6:	681b      	ldr	r3, [r3, #0]
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f004 fc36 	bl	8006762 <USB_GetCurrentFrame>
 8001ef6:	4603      	mov	r3, r0
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3708      	adds	r7, #8
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f004 fc11 	bl	8006734 <USB_GetHostSpeed>
 8001f12:	4603      	mov	r3, r0
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3708      	adds	r7, #8
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	460b      	mov	r3, r1
 8001f26:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8001f28:	78fa      	ldrb	r2, [r7, #3]
 8001f2a:	6879      	ldr	r1, [r7, #4]
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	011b      	lsls	r3, r3, #4
 8001f30:	1a9b      	subs	r3, r3, r2
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	440b      	add	r3, r1
 8001f36:	331a      	adds	r3, #26
 8001f38:	2200      	movs	r2, #0
 8001f3a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8001f3c:	78fa      	ldrb	r2, [r7, #3]
 8001f3e:	6879      	ldr	r1, [r7, #4]
 8001f40:	4613      	mov	r3, r2
 8001f42:	011b      	lsls	r3, r3, #4
 8001f44:	1a9b      	subs	r3, r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	440b      	add	r3, r1
 8001f4a:	331b      	adds	r3, #27
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001f50:	78fa      	ldrb	r2, [r7, #3]
 8001f52:	6879      	ldr	r1, [r7, #4]
 8001f54:	4613      	mov	r3, r2
 8001f56:	011b      	lsls	r3, r3, #4
 8001f58:	1a9b      	subs	r3, r3, r2
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	440b      	add	r3, r1
 8001f5e:	3325      	adds	r3, #37	@ 0x25
 8001f60:	2200      	movs	r2, #0
 8001f62:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001f64:	78fa      	ldrb	r2, [r7, #3]
 8001f66:	6879      	ldr	r1, [r7, #4]
 8001f68:	4613      	mov	r3, r2
 8001f6a:	011b      	lsls	r3, r3, #4
 8001f6c:	1a9b      	subs	r3, r3, r2
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	440b      	add	r3, r1
 8001f72:	3324      	adds	r3, #36	@ 0x24
 8001f74:	2200      	movs	r2, #0
 8001f76:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	370c      	adds	r7, #12
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr

08001f86 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b086      	sub	sp, #24
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	6078      	str	r0, [r7, #4]
 8001f8e:	460b      	mov	r3, r1
 8001f90:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	78fa      	ldrb	r2, [r7, #3]
 8001fa2:	4611      	mov	r1, r2
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f004 f9fa 	bl	800639e <USB_ReadChInterrupts>
 8001faa:	4603      	mov	r3, r0
 8001fac:	f003 0304 	and.w	r3, r3, #4
 8001fb0:	2b04      	cmp	r3, #4
 8001fb2:	d11a      	bne.n	8001fea <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001fb4:	78fb      	ldrb	r3, [r7, #3]
 8001fb6:	015a      	lsls	r2, r3, #5
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	4413      	add	r3, r2
 8001fbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	2304      	movs	r3, #4
 8001fc4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001fc6:	78fa      	ldrb	r2, [r7, #3]
 8001fc8:	6879      	ldr	r1, [r7, #4]
 8001fca:	4613      	mov	r3, r2
 8001fcc:	011b      	lsls	r3, r3, #4
 8001fce:	1a9b      	subs	r3, r3, r2
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	440b      	add	r3, r1
 8001fd4:	334d      	adds	r3, #77	@ 0x4d
 8001fd6:	2207      	movs	r2, #7
 8001fd8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	78fa      	ldrb	r2, [r7, #3]
 8001fe0:	4611      	mov	r1, r2
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f004 ff85 	bl	8006ef2 <USB_HC_Halt>
 8001fe8:	e09e      	b.n	8002128 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	78fa      	ldrb	r2, [r7, #3]
 8001ff0:	4611      	mov	r1, r2
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f004 f9d3 	bl	800639e <USB_ReadChInterrupts>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ffe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002002:	d11b      	bne.n	800203c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002004:	78fb      	ldrb	r3, [r7, #3]
 8002006:	015a      	lsls	r2, r3, #5
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	4413      	add	r3, r2
 800200c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002010:	461a      	mov	r2, r3
 8002012:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002016:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002018:	78fa      	ldrb	r2, [r7, #3]
 800201a:	6879      	ldr	r1, [r7, #4]
 800201c:	4613      	mov	r3, r2
 800201e:	011b      	lsls	r3, r3, #4
 8002020:	1a9b      	subs	r3, r3, r2
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	440b      	add	r3, r1
 8002026:	334d      	adds	r3, #77	@ 0x4d
 8002028:	2208      	movs	r2, #8
 800202a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	78fa      	ldrb	r2, [r7, #3]
 8002032:	4611      	mov	r1, r2
 8002034:	4618      	mov	r0, r3
 8002036:	f004 ff5c 	bl	8006ef2 <USB_HC_Halt>
 800203a:	e075      	b.n	8002128 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	78fa      	ldrb	r2, [r7, #3]
 8002042:	4611      	mov	r1, r2
 8002044:	4618      	mov	r0, r3
 8002046:	f004 f9aa 	bl	800639e <USB_ReadChInterrupts>
 800204a:	4603      	mov	r3, r0
 800204c:	f003 0308 	and.w	r3, r3, #8
 8002050:	2b08      	cmp	r3, #8
 8002052:	d11a      	bne.n	800208a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002054:	78fb      	ldrb	r3, [r7, #3]
 8002056:	015a      	lsls	r2, r3, #5
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	4413      	add	r3, r2
 800205c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002060:	461a      	mov	r2, r3
 8002062:	2308      	movs	r3, #8
 8002064:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002066:	78fa      	ldrb	r2, [r7, #3]
 8002068:	6879      	ldr	r1, [r7, #4]
 800206a:	4613      	mov	r3, r2
 800206c:	011b      	lsls	r3, r3, #4
 800206e:	1a9b      	subs	r3, r3, r2
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	440b      	add	r3, r1
 8002074:	334d      	adds	r3, #77	@ 0x4d
 8002076:	2206      	movs	r2, #6
 8002078:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	78fa      	ldrb	r2, [r7, #3]
 8002080:	4611      	mov	r1, r2
 8002082:	4618      	mov	r0, r3
 8002084:	f004 ff35 	bl	8006ef2 <USB_HC_Halt>
 8002088:	e04e      	b.n	8002128 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	78fa      	ldrb	r2, [r7, #3]
 8002090:	4611      	mov	r1, r2
 8002092:	4618      	mov	r0, r3
 8002094:	f004 f983 	bl	800639e <USB_ReadChInterrupts>
 8002098:	4603      	mov	r3, r0
 800209a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800209e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020a2:	d11b      	bne.n	80020dc <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80020a4:	78fb      	ldrb	r3, [r7, #3]
 80020a6:	015a      	lsls	r2, r3, #5
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	4413      	add	r3, r2
 80020ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020b0:	461a      	mov	r2, r3
 80020b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020b6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80020b8:	78fa      	ldrb	r2, [r7, #3]
 80020ba:	6879      	ldr	r1, [r7, #4]
 80020bc:	4613      	mov	r3, r2
 80020be:	011b      	lsls	r3, r3, #4
 80020c0:	1a9b      	subs	r3, r3, r2
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	440b      	add	r3, r1
 80020c6:	334d      	adds	r3, #77	@ 0x4d
 80020c8:	2209      	movs	r2, #9
 80020ca:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	78fa      	ldrb	r2, [r7, #3]
 80020d2:	4611      	mov	r1, r2
 80020d4:	4618      	mov	r0, r3
 80020d6:	f004 ff0c 	bl	8006ef2 <USB_HC_Halt>
 80020da:	e025      	b.n	8002128 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	78fa      	ldrb	r2, [r7, #3]
 80020e2:	4611      	mov	r1, r2
 80020e4:	4618      	mov	r0, r3
 80020e6:	f004 f95a 	bl	800639e <USB_ReadChInterrupts>
 80020ea:	4603      	mov	r3, r0
 80020ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020f0:	2b80      	cmp	r3, #128	@ 0x80
 80020f2:	d119      	bne.n	8002128 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80020f4:	78fb      	ldrb	r3, [r7, #3]
 80020f6:	015a      	lsls	r2, r3, #5
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	4413      	add	r3, r2
 80020fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002100:	461a      	mov	r2, r3
 8002102:	2380      	movs	r3, #128	@ 0x80
 8002104:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002106:	78fa      	ldrb	r2, [r7, #3]
 8002108:	6879      	ldr	r1, [r7, #4]
 800210a:	4613      	mov	r3, r2
 800210c:	011b      	lsls	r3, r3, #4
 800210e:	1a9b      	subs	r3, r3, r2
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	440b      	add	r3, r1
 8002114:	334d      	adds	r3, #77	@ 0x4d
 8002116:	2207      	movs	r2, #7
 8002118:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	78fa      	ldrb	r2, [r7, #3]
 8002120:	4611      	mov	r1, r2
 8002122:	4618      	mov	r0, r3
 8002124:	f004 fee5 	bl	8006ef2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	78fa      	ldrb	r2, [r7, #3]
 800212e:	4611      	mov	r1, r2
 8002130:	4618      	mov	r0, r3
 8002132:	f004 f934 	bl	800639e <USB_ReadChInterrupts>
 8002136:	4603      	mov	r3, r0
 8002138:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800213c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002140:	d112      	bne.n	8002168 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	78fa      	ldrb	r2, [r7, #3]
 8002148:	4611      	mov	r1, r2
 800214a:	4618      	mov	r0, r3
 800214c:	f004 fed1 	bl	8006ef2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002150:	78fb      	ldrb	r3, [r7, #3]
 8002152:	015a      	lsls	r2, r3, #5
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	4413      	add	r3, r2
 8002158:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800215c:	461a      	mov	r2, r3
 800215e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002162:	6093      	str	r3, [r2, #8]
 8002164:	f000 bd75 	b.w	8002c52 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	78fa      	ldrb	r2, [r7, #3]
 800216e:	4611      	mov	r1, r2
 8002170:	4618      	mov	r0, r3
 8002172:	f004 f914 	bl	800639e <USB_ReadChInterrupts>
 8002176:	4603      	mov	r3, r0
 8002178:	f003 0301 	and.w	r3, r3, #1
 800217c:	2b01      	cmp	r3, #1
 800217e:	f040 8128 	bne.w	80023d2 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002182:	78fb      	ldrb	r3, [r7, #3]
 8002184:	015a      	lsls	r2, r3, #5
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	4413      	add	r3, r2
 800218a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800218e:	461a      	mov	r2, r3
 8002190:	2320      	movs	r3, #32
 8002192:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002194:	78fa      	ldrb	r2, [r7, #3]
 8002196:	6879      	ldr	r1, [r7, #4]
 8002198:	4613      	mov	r3, r2
 800219a:	011b      	lsls	r3, r3, #4
 800219c:	1a9b      	subs	r3, r3, r2
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	440b      	add	r3, r1
 80021a2:	331b      	adds	r3, #27
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d119      	bne.n	80021de <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80021aa:	78fa      	ldrb	r2, [r7, #3]
 80021ac:	6879      	ldr	r1, [r7, #4]
 80021ae:	4613      	mov	r3, r2
 80021b0:	011b      	lsls	r3, r3, #4
 80021b2:	1a9b      	subs	r3, r3, r2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	440b      	add	r3, r1
 80021b8:	331b      	adds	r3, #27
 80021ba:	2200      	movs	r2, #0
 80021bc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80021be:	78fb      	ldrb	r3, [r7, #3]
 80021c0:	015a      	lsls	r2, r3, #5
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	4413      	add	r3, r2
 80021c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	78fa      	ldrb	r2, [r7, #3]
 80021ce:	0151      	lsls	r1, r2, #5
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	440a      	add	r2, r1
 80021d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80021d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021dc:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	799b      	ldrb	r3, [r3, #6]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d01b      	beq.n	800221e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80021e6:	78fa      	ldrb	r2, [r7, #3]
 80021e8:	6879      	ldr	r1, [r7, #4]
 80021ea:	4613      	mov	r3, r2
 80021ec:	011b      	lsls	r3, r3, #4
 80021ee:	1a9b      	subs	r3, r3, r2
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	440b      	add	r3, r1
 80021f4:	3330      	adds	r3, #48	@ 0x30
 80021f6:	6819      	ldr	r1, [r3, #0]
 80021f8:	78fb      	ldrb	r3, [r7, #3]
 80021fa:	015a      	lsls	r2, r3, #5
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	4413      	add	r3, r2
 8002200:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002204:	691b      	ldr	r3, [r3, #16]
 8002206:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800220a:	78fa      	ldrb	r2, [r7, #3]
 800220c:	1ac9      	subs	r1, r1, r3
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	4613      	mov	r3, r2
 8002212:	011b      	lsls	r3, r3, #4
 8002214:	1a9b      	subs	r3, r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	4403      	add	r3, r0
 800221a:	3338      	adds	r3, #56	@ 0x38
 800221c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800221e:	78fa      	ldrb	r2, [r7, #3]
 8002220:	6879      	ldr	r1, [r7, #4]
 8002222:	4613      	mov	r3, r2
 8002224:	011b      	lsls	r3, r3, #4
 8002226:	1a9b      	subs	r3, r3, r2
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	440b      	add	r3, r1
 800222c:	334d      	adds	r3, #77	@ 0x4d
 800222e:	2201      	movs	r2, #1
 8002230:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002232:	78fa      	ldrb	r2, [r7, #3]
 8002234:	6879      	ldr	r1, [r7, #4]
 8002236:	4613      	mov	r3, r2
 8002238:	011b      	lsls	r3, r3, #4
 800223a:	1a9b      	subs	r3, r3, r2
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	440b      	add	r3, r1
 8002240:	3344      	adds	r3, #68	@ 0x44
 8002242:	2200      	movs	r2, #0
 8002244:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002246:	78fb      	ldrb	r3, [r7, #3]
 8002248:	015a      	lsls	r2, r3, #5
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	4413      	add	r3, r2
 800224e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002252:	461a      	mov	r2, r3
 8002254:	2301      	movs	r3, #1
 8002256:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002258:	78fa      	ldrb	r2, [r7, #3]
 800225a:	6879      	ldr	r1, [r7, #4]
 800225c:	4613      	mov	r3, r2
 800225e:	011b      	lsls	r3, r3, #4
 8002260:	1a9b      	subs	r3, r3, r2
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	440b      	add	r3, r1
 8002266:	3326      	adds	r3, #38	@ 0x26
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d00a      	beq.n	8002284 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800226e:	78fa      	ldrb	r2, [r7, #3]
 8002270:	6879      	ldr	r1, [r7, #4]
 8002272:	4613      	mov	r3, r2
 8002274:	011b      	lsls	r3, r3, #4
 8002276:	1a9b      	subs	r3, r3, r2
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	440b      	add	r3, r1
 800227c:	3326      	adds	r3, #38	@ 0x26
 800227e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002280:	2b02      	cmp	r3, #2
 8002282:	d110      	bne.n	80022a6 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	78fa      	ldrb	r2, [r7, #3]
 800228a:	4611      	mov	r1, r2
 800228c:	4618      	mov	r0, r3
 800228e:	f004 fe30 	bl	8006ef2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002292:	78fb      	ldrb	r3, [r7, #3]
 8002294:	015a      	lsls	r2, r3, #5
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	4413      	add	r3, r2
 800229a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800229e:	461a      	mov	r2, r3
 80022a0:	2310      	movs	r3, #16
 80022a2:	6093      	str	r3, [r2, #8]
 80022a4:	e03d      	b.n	8002322 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80022a6:	78fa      	ldrb	r2, [r7, #3]
 80022a8:	6879      	ldr	r1, [r7, #4]
 80022aa:	4613      	mov	r3, r2
 80022ac:	011b      	lsls	r3, r3, #4
 80022ae:	1a9b      	subs	r3, r3, r2
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	440b      	add	r3, r1
 80022b4:	3326      	adds	r3, #38	@ 0x26
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	2b03      	cmp	r3, #3
 80022ba:	d00a      	beq.n	80022d2 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80022bc:	78fa      	ldrb	r2, [r7, #3]
 80022be:	6879      	ldr	r1, [r7, #4]
 80022c0:	4613      	mov	r3, r2
 80022c2:	011b      	lsls	r3, r3, #4
 80022c4:	1a9b      	subs	r3, r3, r2
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	440b      	add	r3, r1
 80022ca:	3326      	adds	r3, #38	@ 0x26
 80022cc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d127      	bne.n	8002322 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80022d2:	78fb      	ldrb	r3, [r7, #3]
 80022d4:	015a      	lsls	r2, r3, #5
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	4413      	add	r3, r2
 80022da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	78fa      	ldrb	r2, [r7, #3]
 80022e2:	0151      	lsls	r1, r2, #5
 80022e4:	693a      	ldr	r2, [r7, #16]
 80022e6:	440a      	add	r2, r1
 80022e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80022ec:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80022f0:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80022f2:	78fa      	ldrb	r2, [r7, #3]
 80022f4:	6879      	ldr	r1, [r7, #4]
 80022f6:	4613      	mov	r3, r2
 80022f8:	011b      	lsls	r3, r3, #4
 80022fa:	1a9b      	subs	r3, r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	440b      	add	r3, r1
 8002300:	334c      	adds	r3, #76	@ 0x4c
 8002302:	2201      	movs	r2, #1
 8002304:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002306:	78fa      	ldrb	r2, [r7, #3]
 8002308:	6879      	ldr	r1, [r7, #4]
 800230a:	4613      	mov	r3, r2
 800230c:	011b      	lsls	r3, r3, #4
 800230e:	1a9b      	subs	r3, r3, r2
 8002310:	009b      	lsls	r3, r3, #2
 8002312:	440b      	add	r3, r1
 8002314:	334c      	adds	r3, #76	@ 0x4c
 8002316:	781a      	ldrb	r2, [r3, #0]
 8002318:	78fb      	ldrb	r3, [r7, #3]
 800231a:	4619      	mov	r1, r3
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f00a fabb 	bl	800c898 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	799b      	ldrb	r3, [r3, #6]
 8002326:	2b01      	cmp	r3, #1
 8002328:	d13b      	bne.n	80023a2 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800232a:	78fa      	ldrb	r2, [r7, #3]
 800232c:	6879      	ldr	r1, [r7, #4]
 800232e:	4613      	mov	r3, r2
 8002330:	011b      	lsls	r3, r3, #4
 8002332:	1a9b      	subs	r3, r3, r2
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	440b      	add	r3, r1
 8002338:	3338      	adds	r3, #56	@ 0x38
 800233a:	6819      	ldr	r1, [r3, #0]
 800233c:	78fa      	ldrb	r2, [r7, #3]
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	4613      	mov	r3, r2
 8002342:	011b      	lsls	r3, r3, #4
 8002344:	1a9b      	subs	r3, r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	4403      	add	r3, r0
 800234a:	3328      	adds	r3, #40	@ 0x28
 800234c:	881b      	ldrh	r3, [r3, #0]
 800234e:	440b      	add	r3, r1
 8002350:	1e59      	subs	r1, r3, #1
 8002352:	78fa      	ldrb	r2, [r7, #3]
 8002354:	6878      	ldr	r0, [r7, #4]
 8002356:	4613      	mov	r3, r2
 8002358:	011b      	lsls	r3, r3, #4
 800235a:	1a9b      	subs	r3, r3, r2
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	4403      	add	r3, r0
 8002360:	3328      	adds	r3, #40	@ 0x28
 8002362:	881b      	ldrh	r3, [r3, #0]
 8002364:	fbb1 f3f3 	udiv	r3, r1, r3
 8002368:	f003 0301 	and.w	r3, r3, #1
 800236c:	2b00      	cmp	r3, #0
 800236e:	f000 8470 	beq.w	8002c52 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002372:	78fa      	ldrb	r2, [r7, #3]
 8002374:	6879      	ldr	r1, [r7, #4]
 8002376:	4613      	mov	r3, r2
 8002378:	011b      	lsls	r3, r3, #4
 800237a:	1a9b      	subs	r3, r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	440b      	add	r3, r1
 8002380:	333c      	adds	r3, #60	@ 0x3c
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	78fa      	ldrb	r2, [r7, #3]
 8002386:	f083 0301 	eor.w	r3, r3, #1
 800238a:	b2d8      	uxtb	r0, r3
 800238c:	6879      	ldr	r1, [r7, #4]
 800238e:	4613      	mov	r3, r2
 8002390:	011b      	lsls	r3, r3, #4
 8002392:	1a9b      	subs	r3, r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	440b      	add	r3, r1
 8002398:	333c      	adds	r3, #60	@ 0x3c
 800239a:	4602      	mov	r2, r0
 800239c:	701a      	strb	r2, [r3, #0]
 800239e:	f000 bc58 	b.w	8002c52 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80023a2:	78fa      	ldrb	r2, [r7, #3]
 80023a4:	6879      	ldr	r1, [r7, #4]
 80023a6:	4613      	mov	r3, r2
 80023a8:	011b      	lsls	r3, r3, #4
 80023aa:	1a9b      	subs	r3, r3, r2
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	440b      	add	r3, r1
 80023b0:	333c      	adds	r3, #60	@ 0x3c
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	78fa      	ldrb	r2, [r7, #3]
 80023b6:	f083 0301 	eor.w	r3, r3, #1
 80023ba:	b2d8      	uxtb	r0, r3
 80023bc:	6879      	ldr	r1, [r7, #4]
 80023be:	4613      	mov	r3, r2
 80023c0:	011b      	lsls	r3, r3, #4
 80023c2:	1a9b      	subs	r3, r3, r2
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	440b      	add	r3, r1
 80023c8:	333c      	adds	r3, #60	@ 0x3c
 80023ca:	4602      	mov	r2, r0
 80023cc:	701a      	strb	r2, [r3, #0]
 80023ce:	f000 bc40 	b.w	8002c52 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	78fa      	ldrb	r2, [r7, #3]
 80023d8:	4611      	mov	r1, r2
 80023da:	4618      	mov	r0, r3
 80023dc:	f003 ffdf 	bl	800639e <USB_ReadChInterrupts>
 80023e0:	4603      	mov	r3, r0
 80023e2:	f003 0320 	and.w	r3, r3, #32
 80023e6:	2b20      	cmp	r3, #32
 80023e8:	d131      	bne.n	800244e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80023ea:	78fb      	ldrb	r3, [r7, #3]
 80023ec:	015a      	lsls	r2, r3, #5
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	4413      	add	r3, r2
 80023f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023f6:	461a      	mov	r2, r3
 80023f8:	2320      	movs	r3, #32
 80023fa:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80023fc:	78fa      	ldrb	r2, [r7, #3]
 80023fe:	6879      	ldr	r1, [r7, #4]
 8002400:	4613      	mov	r3, r2
 8002402:	011b      	lsls	r3, r3, #4
 8002404:	1a9b      	subs	r3, r3, r2
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	440b      	add	r3, r1
 800240a:	331a      	adds	r3, #26
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	2b01      	cmp	r3, #1
 8002410:	f040 841f 	bne.w	8002c52 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002414:	78fa      	ldrb	r2, [r7, #3]
 8002416:	6879      	ldr	r1, [r7, #4]
 8002418:	4613      	mov	r3, r2
 800241a:	011b      	lsls	r3, r3, #4
 800241c:	1a9b      	subs	r3, r3, r2
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	440b      	add	r3, r1
 8002422:	331b      	adds	r3, #27
 8002424:	2201      	movs	r2, #1
 8002426:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002428:	78fa      	ldrb	r2, [r7, #3]
 800242a:	6879      	ldr	r1, [r7, #4]
 800242c:	4613      	mov	r3, r2
 800242e:	011b      	lsls	r3, r3, #4
 8002430:	1a9b      	subs	r3, r3, r2
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	440b      	add	r3, r1
 8002436:	334d      	adds	r3, #77	@ 0x4d
 8002438:	2203      	movs	r2, #3
 800243a:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	78fa      	ldrb	r2, [r7, #3]
 8002442:	4611      	mov	r1, r2
 8002444:	4618      	mov	r0, r3
 8002446:	f004 fd54 	bl	8006ef2 <USB_HC_Halt>
 800244a:	f000 bc02 	b.w	8002c52 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	78fa      	ldrb	r2, [r7, #3]
 8002454:	4611      	mov	r1, r2
 8002456:	4618      	mov	r0, r3
 8002458:	f003 ffa1 	bl	800639e <USB_ReadChInterrupts>
 800245c:	4603      	mov	r3, r0
 800245e:	f003 0302 	and.w	r3, r3, #2
 8002462:	2b02      	cmp	r3, #2
 8002464:	f040 8305 	bne.w	8002a72 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002468:	78fb      	ldrb	r3, [r7, #3]
 800246a:	015a      	lsls	r2, r3, #5
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	4413      	add	r3, r2
 8002470:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002474:	461a      	mov	r2, r3
 8002476:	2302      	movs	r3, #2
 8002478:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800247a:	78fa      	ldrb	r2, [r7, #3]
 800247c:	6879      	ldr	r1, [r7, #4]
 800247e:	4613      	mov	r3, r2
 8002480:	011b      	lsls	r3, r3, #4
 8002482:	1a9b      	subs	r3, r3, r2
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	440b      	add	r3, r1
 8002488:	334d      	adds	r3, #77	@ 0x4d
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	2b01      	cmp	r3, #1
 800248e:	d114      	bne.n	80024ba <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002490:	78fa      	ldrb	r2, [r7, #3]
 8002492:	6879      	ldr	r1, [r7, #4]
 8002494:	4613      	mov	r3, r2
 8002496:	011b      	lsls	r3, r3, #4
 8002498:	1a9b      	subs	r3, r3, r2
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	440b      	add	r3, r1
 800249e:	334d      	adds	r3, #77	@ 0x4d
 80024a0:	2202      	movs	r2, #2
 80024a2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80024a4:	78fa      	ldrb	r2, [r7, #3]
 80024a6:	6879      	ldr	r1, [r7, #4]
 80024a8:	4613      	mov	r3, r2
 80024aa:	011b      	lsls	r3, r3, #4
 80024ac:	1a9b      	subs	r3, r3, r2
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	440b      	add	r3, r1
 80024b2:	334c      	adds	r3, #76	@ 0x4c
 80024b4:	2201      	movs	r2, #1
 80024b6:	701a      	strb	r2, [r3, #0]
 80024b8:	e2cc      	b.n	8002a54 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80024ba:	78fa      	ldrb	r2, [r7, #3]
 80024bc:	6879      	ldr	r1, [r7, #4]
 80024be:	4613      	mov	r3, r2
 80024c0:	011b      	lsls	r3, r3, #4
 80024c2:	1a9b      	subs	r3, r3, r2
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	440b      	add	r3, r1
 80024c8:	334d      	adds	r3, #77	@ 0x4d
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	2b06      	cmp	r3, #6
 80024ce:	d114      	bne.n	80024fa <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80024d0:	78fa      	ldrb	r2, [r7, #3]
 80024d2:	6879      	ldr	r1, [r7, #4]
 80024d4:	4613      	mov	r3, r2
 80024d6:	011b      	lsls	r3, r3, #4
 80024d8:	1a9b      	subs	r3, r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	440b      	add	r3, r1
 80024de:	334d      	adds	r3, #77	@ 0x4d
 80024e0:	2202      	movs	r2, #2
 80024e2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80024e4:	78fa      	ldrb	r2, [r7, #3]
 80024e6:	6879      	ldr	r1, [r7, #4]
 80024e8:	4613      	mov	r3, r2
 80024ea:	011b      	lsls	r3, r3, #4
 80024ec:	1a9b      	subs	r3, r3, r2
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	440b      	add	r3, r1
 80024f2:	334c      	adds	r3, #76	@ 0x4c
 80024f4:	2205      	movs	r2, #5
 80024f6:	701a      	strb	r2, [r3, #0]
 80024f8:	e2ac      	b.n	8002a54 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80024fa:	78fa      	ldrb	r2, [r7, #3]
 80024fc:	6879      	ldr	r1, [r7, #4]
 80024fe:	4613      	mov	r3, r2
 8002500:	011b      	lsls	r3, r3, #4
 8002502:	1a9b      	subs	r3, r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	440b      	add	r3, r1
 8002508:	334d      	adds	r3, #77	@ 0x4d
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	2b07      	cmp	r3, #7
 800250e:	d00b      	beq.n	8002528 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002510:	78fa      	ldrb	r2, [r7, #3]
 8002512:	6879      	ldr	r1, [r7, #4]
 8002514:	4613      	mov	r3, r2
 8002516:	011b      	lsls	r3, r3, #4
 8002518:	1a9b      	subs	r3, r3, r2
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	440b      	add	r3, r1
 800251e:	334d      	adds	r3, #77	@ 0x4d
 8002520:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002522:	2b09      	cmp	r3, #9
 8002524:	f040 80a6 	bne.w	8002674 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002528:	78fa      	ldrb	r2, [r7, #3]
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	4613      	mov	r3, r2
 800252e:	011b      	lsls	r3, r3, #4
 8002530:	1a9b      	subs	r3, r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	440b      	add	r3, r1
 8002536:	334d      	adds	r3, #77	@ 0x4d
 8002538:	2202      	movs	r2, #2
 800253a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800253c:	78fa      	ldrb	r2, [r7, #3]
 800253e:	6879      	ldr	r1, [r7, #4]
 8002540:	4613      	mov	r3, r2
 8002542:	011b      	lsls	r3, r3, #4
 8002544:	1a9b      	subs	r3, r3, r2
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	440b      	add	r3, r1
 800254a:	3344      	adds	r3, #68	@ 0x44
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	1c59      	adds	r1, r3, #1
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	4613      	mov	r3, r2
 8002554:	011b      	lsls	r3, r3, #4
 8002556:	1a9b      	subs	r3, r3, r2
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	4403      	add	r3, r0
 800255c:	3344      	adds	r3, #68	@ 0x44
 800255e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002560:	78fa      	ldrb	r2, [r7, #3]
 8002562:	6879      	ldr	r1, [r7, #4]
 8002564:	4613      	mov	r3, r2
 8002566:	011b      	lsls	r3, r3, #4
 8002568:	1a9b      	subs	r3, r3, r2
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	440b      	add	r3, r1
 800256e:	3344      	adds	r3, #68	@ 0x44
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	2b02      	cmp	r3, #2
 8002574:	d943      	bls.n	80025fe <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002576:	78fa      	ldrb	r2, [r7, #3]
 8002578:	6879      	ldr	r1, [r7, #4]
 800257a:	4613      	mov	r3, r2
 800257c:	011b      	lsls	r3, r3, #4
 800257e:	1a9b      	subs	r3, r3, r2
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	440b      	add	r3, r1
 8002584:	3344      	adds	r3, #68	@ 0x44
 8002586:	2200      	movs	r2, #0
 8002588:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800258a:	78fa      	ldrb	r2, [r7, #3]
 800258c:	6879      	ldr	r1, [r7, #4]
 800258e:	4613      	mov	r3, r2
 8002590:	011b      	lsls	r3, r3, #4
 8002592:	1a9b      	subs	r3, r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	440b      	add	r3, r1
 8002598:	331a      	adds	r3, #26
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	2b01      	cmp	r3, #1
 800259e:	d123      	bne.n	80025e8 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80025a0:	78fa      	ldrb	r2, [r7, #3]
 80025a2:	6879      	ldr	r1, [r7, #4]
 80025a4:	4613      	mov	r3, r2
 80025a6:	011b      	lsls	r3, r3, #4
 80025a8:	1a9b      	subs	r3, r3, r2
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	440b      	add	r3, r1
 80025ae:	331b      	adds	r3, #27
 80025b0:	2200      	movs	r2, #0
 80025b2:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80025b4:	78fa      	ldrb	r2, [r7, #3]
 80025b6:	6879      	ldr	r1, [r7, #4]
 80025b8:	4613      	mov	r3, r2
 80025ba:	011b      	lsls	r3, r3, #4
 80025bc:	1a9b      	subs	r3, r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	440b      	add	r3, r1
 80025c2:	331c      	adds	r3, #28
 80025c4:	2200      	movs	r2, #0
 80025c6:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80025c8:	78fb      	ldrb	r3, [r7, #3]
 80025ca:	015a      	lsls	r2, r3, #5
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	4413      	add	r3, r2
 80025d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	78fa      	ldrb	r2, [r7, #3]
 80025d8:	0151      	lsls	r1, r2, #5
 80025da:	693a      	ldr	r2, [r7, #16]
 80025dc:	440a      	add	r2, r1
 80025de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80025e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025e6:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80025e8:	78fa      	ldrb	r2, [r7, #3]
 80025ea:	6879      	ldr	r1, [r7, #4]
 80025ec:	4613      	mov	r3, r2
 80025ee:	011b      	lsls	r3, r3, #4
 80025f0:	1a9b      	subs	r3, r3, r2
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	440b      	add	r3, r1
 80025f6:	334c      	adds	r3, #76	@ 0x4c
 80025f8:	2204      	movs	r2, #4
 80025fa:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80025fc:	e229      	b.n	8002a52 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80025fe:	78fa      	ldrb	r2, [r7, #3]
 8002600:	6879      	ldr	r1, [r7, #4]
 8002602:	4613      	mov	r3, r2
 8002604:	011b      	lsls	r3, r3, #4
 8002606:	1a9b      	subs	r3, r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	440b      	add	r3, r1
 800260c:	334c      	adds	r3, #76	@ 0x4c
 800260e:	2202      	movs	r2, #2
 8002610:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002612:	78fa      	ldrb	r2, [r7, #3]
 8002614:	6879      	ldr	r1, [r7, #4]
 8002616:	4613      	mov	r3, r2
 8002618:	011b      	lsls	r3, r3, #4
 800261a:	1a9b      	subs	r3, r3, r2
 800261c:	009b      	lsls	r3, r3, #2
 800261e:	440b      	add	r3, r1
 8002620:	3326      	adds	r3, #38	@ 0x26
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d00b      	beq.n	8002640 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002628:	78fa      	ldrb	r2, [r7, #3]
 800262a:	6879      	ldr	r1, [r7, #4]
 800262c:	4613      	mov	r3, r2
 800262e:	011b      	lsls	r3, r3, #4
 8002630:	1a9b      	subs	r3, r3, r2
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	440b      	add	r3, r1
 8002636:	3326      	adds	r3, #38	@ 0x26
 8002638:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800263a:	2b02      	cmp	r3, #2
 800263c:	f040 8209 	bne.w	8002a52 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002640:	78fb      	ldrb	r3, [r7, #3]
 8002642:	015a      	lsls	r2, r3, #5
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	4413      	add	r3, r2
 8002648:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002656:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800265e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002660:	78fb      	ldrb	r3, [r7, #3]
 8002662:	015a      	lsls	r2, r3, #5
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	4413      	add	r3, r2
 8002668:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800266c:	461a      	mov	r2, r3
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002672:	e1ee      	b.n	8002a52 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002674:	78fa      	ldrb	r2, [r7, #3]
 8002676:	6879      	ldr	r1, [r7, #4]
 8002678:	4613      	mov	r3, r2
 800267a:	011b      	lsls	r3, r3, #4
 800267c:	1a9b      	subs	r3, r3, r2
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	440b      	add	r3, r1
 8002682:	334d      	adds	r3, #77	@ 0x4d
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	2b05      	cmp	r3, #5
 8002688:	f040 80c8 	bne.w	800281c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800268c:	78fa      	ldrb	r2, [r7, #3]
 800268e:	6879      	ldr	r1, [r7, #4]
 8002690:	4613      	mov	r3, r2
 8002692:	011b      	lsls	r3, r3, #4
 8002694:	1a9b      	subs	r3, r3, r2
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	440b      	add	r3, r1
 800269a:	334d      	adds	r3, #77	@ 0x4d
 800269c:	2202      	movs	r2, #2
 800269e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80026a0:	78fa      	ldrb	r2, [r7, #3]
 80026a2:	6879      	ldr	r1, [r7, #4]
 80026a4:	4613      	mov	r3, r2
 80026a6:	011b      	lsls	r3, r3, #4
 80026a8:	1a9b      	subs	r3, r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	440b      	add	r3, r1
 80026ae:	331b      	adds	r3, #27
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	f040 81ce 	bne.w	8002a54 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80026b8:	78fa      	ldrb	r2, [r7, #3]
 80026ba:	6879      	ldr	r1, [r7, #4]
 80026bc:	4613      	mov	r3, r2
 80026be:	011b      	lsls	r3, r3, #4
 80026c0:	1a9b      	subs	r3, r3, r2
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	440b      	add	r3, r1
 80026c6:	3326      	adds	r3, #38	@ 0x26
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	2b03      	cmp	r3, #3
 80026cc:	d16b      	bne.n	80027a6 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80026ce:	78fa      	ldrb	r2, [r7, #3]
 80026d0:	6879      	ldr	r1, [r7, #4]
 80026d2:	4613      	mov	r3, r2
 80026d4:	011b      	lsls	r3, r3, #4
 80026d6:	1a9b      	subs	r3, r3, r2
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	440b      	add	r3, r1
 80026dc:	3348      	adds	r3, #72	@ 0x48
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	1c59      	adds	r1, r3, #1
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	4613      	mov	r3, r2
 80026e6:	011b      	lsls	r3, r3, #4
 80026e8:	1a9b      	subs	r3, r3, r2
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	4403      	add	r3, r0
 80026ee:	3348      	adds	r3, #72	@ 0x48
 80026f0:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80026f2:	78fa      	ldrb	r2, [r7, #3]
 80026f4:	6879      	ldr	r1, [r7, #4]
 80026f6:	4613      	mov	r3, r2
 80026f8:	011b      	lsls	r3, r3, #4
 80026fa:	1a9b      	subs	r3, r3, r2
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	440b      	add	r3, r1
 8002700:	3348      	adds	r3, #72	@ 0x48
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	2b02      	cmp	r3, #2
 8002706:	d943      	bls.n	8002790 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8002708:	78fa      	ldrb	r2, [r7, #3]
 800270a:	6879      	ldr	r1, [r7, #4]
 800270c:	4613      	mov	r3, r2
 800270e:	011b      	lsls	r3, r3, #4
 8002710:	1a9b      	subs	r3, r3, r2
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	440b      	add	r3, r1
 8002716:	3348      	adds	r3, #72	@ 0x48
 8002718:	2200      	movs	r2, #0
 800271a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 800271c:	78fa      	ldrb	r2, [r7, #3]
 800271e:	6879      	ldr	r1, [r7, #4]
 8002720:	4613      	mov	r3, r2
 8002722:	011b      	lsls	r3, r3, #4
 8002724:	1a9b      	subs	r3, r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	440b      	add	r3, r1
 800272a:	331b      	adds	r3, #27
 800272c:	2200      	movs	r2, #0
 800272e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8002730:	78fa      	ldrb	r2, [r7, #3]
 8002732:	6879      	ldr	r1, [r7, #4]
 8002734:	4613      	mov	r3, r2
 8002736:	011b      	lsls	r3, r3, #4
 8002738:	1a9b      	subs	r3, r3, r2
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	440b      	add	r3, r1
 800273e:	3344      	adds	r3, #68	@ 0x44
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	2b02      	cmp	r3, #2
 8002744:	d809      	bhi.n	800275a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8002746:	78fa      	ldrb	r2, [r7, #3]
 8002748:	6879      	ldr	r1, [r7, #4]
 800274a:	4613      	mov	r3, r2
 800274c:	011b      	lsls	r3, r3, #4
 800274e:	1a9b      	subs	r3, r3, r2
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	440b      	add	r3, r1
 8002754:	331c      	adds	r3, #28
 8002756:	2201      	movs	r2, #1
 8002758:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800275a:	78fb      	ldrb	r3, [r7, #3]
 800275c:	015a      	lsls	r2, r3, #5
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	4413      	add	r3, r2
 8002762:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	78fa      	ldrb	r2, [r7, #3]
 800276a:	0151      	lsls	r1, r2, #5
 800276c:	693a      	ldr	r2, [r7, #16]
 800276e:	440a      	add	r2, r1
 8002770:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002774:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002778:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800277a:	78fa      	ldrb	r2, [r7, #3]
 800277c:	6879      	ldr	r1, [r7, #4]
 800277e:	4613      	mov	r3, r2
 8002780:	011b      	lsls	r3, r3, #4
 8002782:	1a9b      	subs	r3, r3, r2
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	440b      	add	r3, r1
 8002788:	334c      	adds	r3, #76	@ 0x4c
 800278a:	2204      	movs	r2, #4
 800278c:	701a      	strb	r2, [r3, #0]
 800278e:	e014      	b.n	80027ba <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002790:	78fa      	ldrb	r2, [r7, #3]
 8002792:	6879      	ldr	r1, [r7, #4]
 8002794:	4613      	mov	r3, r2
 8002796:	011b      	lsls	r3, r3, #4
 8002798:	1a9b      	subs	r3, r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	440b      	add	r3, r1
 800279e:	334c      	adds	r3, #76	@ 0x4c
 80027a0:	2202      	movs	r2, #2
 80027a2:	701a      	strb	r2, [r3, #0]
 80027a4:	e009      	b.n	80027ba <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80027a6:	78fa      	ldrb	r2, [r7, #3]
 80027a8:	6879      	ldr	r1, [r7, #4]
 80027aa:	4613      	mov	r3, r2
 80027ac:	011b      	lsls	r3, r3, #4
 80027ae:	1a9b      	subs	r3, r3, r2
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	440b      	add	r3, r1
 80027b4:	334c      	adds	r3, #76	@ 0x4c
 80027b6:	2202      	movs	r2, #2
 80027b8:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80027ba:	78fa      	ldrb	r2, [r7, #3]
 80027bc:	6879      	ldr	r1, [r7, #4]
 80027be:	4613      	mov	r3, r2
 80027c0:	011b      	lsls	r3, r3, #4
 80027c2:	1a9b      	subs	r3, r3, r2
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	440b      	add	r3, r1
 80027c8:	3326      	adds	r3, #38	@ 0x26
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d00b      	beq.n	80027e8 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80027d0:	78fa      	ldrb	r2, [r7, #3]
 80027d2:	6879      	ldr	r1, [r7, #4]
 80027d4:	4613      	mov	r3, r2
 80027d6:	011b      	lsls	r3, r3, #4
 80027d8:	1a9b      	subs	r3, r3, r2
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	440b      	add	r3, r1
 80027de:	3326      	adds	r3, #38	@ 0x26
 80027e0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	f040 8136 	bne.w	8002a54 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80027e8:	78fb      	ldrb	r3, [r7, #3]
 80027ea:	015a      	lsls	r2, r3, #5
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	4413      	add	r3, r2
 80027f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80027fe:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002806:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002808:	78fb      	ldrb	r3, [r7, #3]
 800280a:	015a      	lsls	r2, r3, #5
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	4413      	add	r3, r2
 8002810:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002814:	461a      	mov	r2, r3
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	6013      	str	r3, [r2, #0]
 800281a:	e11b      	b.n	8002a54 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800281c:	78fa      	ldrb	r2, [r7, #3]
 800281e:	6879      	ldr	r1, [r7, #4]
 8002820:	4613      	mov	r3, r2
 8002822:	011b      	lsls	r3, r3, #4
 8002824:	1a9b      	subs	r3, r3, r2
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	440b      	add	r3, r1
 800282a:	334d      	adds	r3, #77	@ 0x4d
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	2b03      	cmp	r3, #3
 8002830:	f040 8081 	bne.w	8002936 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002834:	78fa      	ldrb	r2, [r7, #3]
 8002836:	6879      	ldr	r1, [r7, #4]
 8002838:	4613      	mov	r3, r2
 800283a:	011b      	lsls	r3, r3, #4
 800283c:	1a9b      	subs	r3, r3, r2
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	440b      	add	r3, r1
 8002842:	334d      	adds	r3, #77	@ 0x4d
 8002844:	2202      	movs	r2, #2
 8002846:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002848:	78fa      	ldrb	r2, [r7, #3]
 800284a:	6879      	ldr	r1, [r7, #4]
 800284c:	4613      	mov	r3, r2
 800284e:	011b      	lsls	r3, r3, #4
 8002850:	1a9b      	subs	r3, r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	440b      	add	r3, r1
 8002856:	331b      	adds	r3, #27
 8002858:	781b      	ldrb	r3, [r3, #0]
 800285a:	2b01      	cmp	r3, #1
 800285c:	f040 80fa 	bne.w	8002a54 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002860:	78fa      	ldrb	r2, [r7, #3]
 8002862:	6879      	ldr	r1, [r7, #4]
 8002864:	4613      	mov	r3, r2
 8002866:	011b      	lsls	r3, r3, #4
 8002868:	1a9b      	subs	r3, r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	440b      	add	r3, r1
 800286e:	334c      	adds	r3, #76	@ 0x4c
 8002870:	2202      	movs	r2, #2
 8002872:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002874:	78fb      	ldrb	r3, [r7, #3]
 8002876:	015a      	lsls	r2, r3, #5
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	4413      	add	r3, r2
 800287c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	78fa      	ldrb	r2, [r7, #3]
 8002884:	0151      	lsls	r1, r2, #5
 8002886:	693a      	ldr	r2, [r7, #16]
 8002888:	440a      	add	r2, r1
 800288a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800288e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002892:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002894:	78fb      	ldrb	r3, [r7, #3]
 8002896:	015a      	lsls	r2, r3, #5
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	4413      	add	r3, r2
 800289c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028a0:	68db      	ldr	r3, [r3, #12]
 80028a2:	78fa      	ldrb	r2, [r7, #3]
 80028a4:	0151      	lsls	r1, r2, #5
 80028a6:	693a      	ldr	r2, [r7, #16]
 80028a8:	440a      	add	r2, r1
 80028aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80028ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028b2:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80028b4:	78fb      	ldrb	r3, [r7, #3]
 80028b6:	015a      	lsls	r2, r3, #5
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	4413      	add	r3, r2
 80028bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028c0:	68db      	ldr	r3, [r3, #12]
 80028c2:	78fa      	ldrb	r2, [r7, #3]
 80028c4:	0151      	lsls	r1, r2, #5
 80028c6:	693a      	ldr	r2, [r7, #16]
 80028c8:	440a      	add	r2, r1
 80028ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80028ce:	f023 0320 	bic.w	r3, r3, #32
 80028d2:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80028d4:	78fa      	ldrb	r2, [r7, #3]
 80028d6:	6879      	ldr	r1, [r7, #4]
 80028d8:	4613      	mov	r3, r2
 80028da:	011b      	lsls	r3, r3, #4
 80028dc:	1a9b      	subs	r3, r3, r2
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	440b      	add	r3, r1
 80028e2:	3326      	adds	r3, #38	@ 0x26
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d00b      	beq.n	8002902 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80028ea:	78fa      	ldrb	r2, [r7, #3]
 80028ec:	6879      	ldr	r1, [r7, #4]
 80028ee:	4613      	mov	r3, r2
 80028f0:	011b      	lsls	r3, r3, #4
 80028f2:	1a9b      	subs	r3, r3, r2
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	440b      	add	r3, r1
 80028f8:	3326      	adds	r3, #38	@ 0x26
 80028fa:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80028fc:	2b02      	cmp	r3, #2
 80028fe:	f040 80a9 	bne.w	8002a54 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002902:	78fb      	ldrb	r3, [r7, #3]
 8002904:	015a      	lsls	r2, r3, #5
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	4413      	add	r3, r2
 800290a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002918:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002920:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002922:	78fb      	ldrb	r3, [r7, #3]
 8002924:	015a      	lsls	r2, r3, #5
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	4413      	add	r3, r2
 800292a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800292e:	461a      	mov	r2, r3
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	6013      	str	r3, [r2, #0]
 8002934:	e08e      	b.n	8002a54 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002936:	78fa      	ldrb	r2, [r7, #3]
 8002938:	6879      	ldr	r1, [r7, #4]
 800293a:	4613      	mov	r3, r2
 800293c:	011b      	lsls	r3, r3, #4
 800293e:	1a9b      	subs	r3, r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	440b      	add	r3, r1
 8002944:	334d      	adds	r3, #77	@ 0x4d
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	2b04      	cmp	r3, #4
 800294a:	d143      	bne.n	80029d4 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800294c:	78fa      	ldrb	r2, [r7, #3]
 800294e:	6879      	ldr	r1, [r7, #4]
 8002950:	4613      	mov	r3, r2
 8002952:	011b      	lsls	r3, r3, #4
 8002954:	1a9b      	subs	r3, r3, r2
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	440b      	add	r3, r1
 800295a:	334d      	adds	r3, #77	@ 0x4d
 800295c:	2202      	movs	r2, #2
 800295e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002960:	78fa      	ldrb	r2, [r7, #3]
 8002962:	6879      	ldr	r1, [r7, #4]
 8002964:	4613      	mov	r3, r2
 8002966:	011b      	lsls	r3, r3, #4
 8002968:	1a9b      	subs	r3, r3, r2
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	440b      	add	r3, r1
 800296e:	334c      	adds	r3, #76	@ 0x4c
 8002970:	2202      	movs	r2, #2
 8002972:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002974:	78fa      	ldrb	r2, [r7, #3]
 8002976:	6879      	ldr	r1, [r7, #4]
 8002978:	4613      	mov	r3, r2
 800297a:	011b      	lsls	r3, r3, #4
 800297c:	1a9b      	subs	r3, r3, r2
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	440b      	add	r3, r1
 8002982:	3326      	adds	r3, #38	@ 0x26
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d00a      	beq.n	80029a0 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800298a:	78fa      	ldrb	r2, [r7, #3]
 800298c:	6879      	ldr	r1, [r7, #4]
 800298e:	4613      	mov	r3, r2
 8002990:	011b      	lsls	r3, r3, #4
 8002992:	1a9b      	subs	r3, r3, r2
 8002994:	009b      	lsls	r3, r3, #2
 8002996:	440b      	add	r3, r1
 8002998:	3326      	adds	r3, #38	@ 0x26
 800299a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800299c:	2b02      	cmp	r3, #2
 800299e:	d159      	bne.n	8002a54 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80029a0:	78fb      	ldrb	r3, [r7, #3]
 80029a2:	015a      	lsls	r2, r3, #5
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	4413      	add	r3, r2
 80029a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80029b6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80029be:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80029c0:	78fb      	ldrb	r3, [r7, #3]
 80029c2:	015a      	lsls	r2, r3, #5
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	4413      	add	r3, r2
 80029c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029cc:	461a      	mov	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	6013      	str	r3, [r2, #0]
 80029d2:	e03f      	b.n	8002a54 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80029d4:	78fa      	ldrb	r2, [r7, #3]
 80029d6:	6879      	ldr	r1, [r7, #4]
 80029d8:	4613      	mov	r3, r2
 80029da:	011b      	lsls	r3, r3, #4
 80029dc:	1a9b      	subs	r3, r3, r2
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	440b      	add	r3, r1
 80029e2:	334d      	adds	r3, #77	@ 0x4d
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	2b08      	cmp	r3, #8
 80029e8:	d126      	bne.n	8002a38 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80029ea:	78fa      	ldrb	r2, [r7, #3]
 80029ec:	6879      	ldr	r1, [r7, #4]
 80029ee:	4613      	mov	r3, r2
 80029f0:	011b      	lsls	r3, r3, #4
 80029f2:	1a9b      	subs	r3, r3, r2
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	440b      	add	r3, r1
 80029f8:	334d      	adds	r3, #77	@ 0x4d
 80029fa:	2202      	movs	r2, #2
 80029fc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80029fe:	78fa      	ldrb	r2, [r7, #3]
 8002a00:	6879      	ldr	r1, [r7, #4]
 8002a02:	4613      	mov	r3, r2
 8002a04:	011b      	lsls	r3, r3, #4
 8002a06:	1a9b      	subs	r3, r3, r2
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	440b      	add	r3, r1
 8002a0c:	3344      	adds	r3, #68	@ 0x44
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	1c59      	adds	r1, r3, #1
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	4613      	mov	r3, r2
 8002a16:	011b      	lsls	r3, r3, #4
 8002a18:	1a9b      	subs	r3, r3, r2
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	4403      	add	r3, r0
 8002a1e:	3344      	adds	r3, #68	@ 0x44
 8002a20:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002a22:	78fa      	ldrb	r2, [r7, #3]
 8002a24:	6879      	ldr	r1, [r7, #4]
 8002a26:	4613      	mov	r3, r2
 8002a28:	011b      	lsls	r3, r3, #4
 8002a2a:	1a9b      	subs	r3, r3, r2
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	440b      	add	r3, r1
 8002a30:	334c      	adds	r3, #76	@ 0x4c
 8002a32:	2204      	movs	r2, #4
 8002a34:	701a      	strb	r2, [r3, #0]
 8002a36:	e00d      	b.n	8002a54 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002a38:	78fa      	ldrb	r2, [r7, #3]
 8002a3a:	6879      	ldr	r1, [r7, #4]
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	011b      	lsls	r3, r3, #4
 8002a40:	1a9b      	subs	r3, r3, r2
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	440b      	add	r3, r1
 8002a46:	334d      	adds	r3, #77	@ 0x4d
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	f000 8100 	beq.w	8002c50 <HCD_HC_IN_IRQHandler+0xcca>
 8002a50:	e000      	b.n	8002a54 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002a52:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002a54:	78fa      	ldrb	r2, [r7, #3]
 8002a56:	6879      	ldr	r1, [r7, #4]
 8002a58:	4613      	mov	r3, r2
 8002a5a:	011b      	lsls	r3, r3, #4
 8002a5c:	1a9b      	subs	r3, r3, r2
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	440b      	add	r3, r1
 8002a62:	334c      	adds	r3, #76	@ 0x4c
 8002a64:	781a      	ldrb	r2, [r3, #0]
 8002a66:	78fb      	ldrb	r3, [r7, #3]
 8002a68:	4619      	mov	r1, r3
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f009 ff14 	bl	800c898 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002a70:	e0ef      	b.n	8002c52 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	78fa      	ldrb	r2, [r7, #3]
 8002a78:	4611      	mov	r1, r2
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f003 fc8f 	bl	800639e <USB_ReadChInterrupts>
 8002a80:	4603      	mov	r3, r0
 8002a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a86:	2b40      	cmp	r3, #64	@ 0x40
 8002a88:	d12f      	bne.n	8002aea <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002a8a:	78fb      	ldrb	r3, [r7, #3]
 8002a8c:	015a      	lsls	r2, r3, #5
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	4413      	add	r3, r2
 8002a92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a96:	461a      	mov	r2, r3
 8002a98:	2340      	movs	r3, #64	@ 0x40
 8002a9a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002a9c:	78fa      	ldrb	r2, [r7, #3]
 8002a9e:	6879      	ldr	r1, [r7, #4]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	011b      	lsls	r3, r3, #4
 8002aa4:	1a9b      	subs	r3, r3, r2
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	440b      	add	r3, r1
 8002aaa:	334d      	adds	r3, #77	@ 0x4d
 8002aac:	2205      	movs	r2, #5
 8002aae:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002ab0:	78fa      	ldrb	r2, [r7, #3]
 8002ab2:	6879      	ldr	r1, [r7, #4]
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	011b      	lsls	r3, r3, #4
 8002ab8:	1a9b      	subs	r3, r3, r2
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	440b      	add	r3, r1
 8002abe:	331a      	adds	r3, #26
 8002ac0:	781b      	ldrb	r3, [r3, #0]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d109      	bne.n	8002ada <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002ac6:	78fa      	ldrb	r2, [r7, #3]
 8002ac8:	6879      	ldr	r1, [r7, #4]
 8002aca:	4613      	mov	r3, r2
 8002acc:	011b      	lsls	r3, r3, #4
 8002ace:	1a9b      	subs	r3, r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	440b      	add	r3, r1
 8002ad4:	3344      	adds	r3, #68	@ 0x44
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	78fa      	ldrb	r2, [r7, #3]
 8002ae0:	4611      	mov	r1, r2
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f004 fa05 	bl	8006ef2 <USB_HC_Halt>
 8002ae8:	e0b3      	b.n	8002c52 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	78fa      	ldrb	r2, [r7, #3]
 8002af0:	4611      	mov	r1, r2
 8002af2:	4618      	mov	r0, r3
 8002af4:	f003 fc53 	bl	800639e <USB_ReadChInterrupts>
 8002af8:	4603      	mov	r3, r0
 8002afa:	f003 0310 	and.w	r3, r3, #16
 8002afe:	2b10      	cmp	r3, #16
 8002b00:	f040 80a7 	bne.w	8002c52 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002b04:	78fa      	ldrb	r2, [r7, #3]
 8002b06:	6879      	ldr	r1, [r7, #4]
 8002b08:	4613      	mov	r3, r2
 8002b0a:	011b      	lsls	r3, r3, #4
 8002b0c:	1a9b      	subs	r3, r3, r2
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	440b      	add	r3, r1
 8002b12:	3326      	adds	r3, #38	@ 0x26
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	2b03      	cmp	r3, #3
 8002b18:	d11b      	bne.n	8002b52 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002b1a:	78fa      	ldrb	r2, [r7, #3]
 8002b1c:	6879      	ldr	r1, [r7, #4]
 8002b1e:	4613      	mov	r3, r2
 8002b20:	011b      	lsls	r3, r3, #4
 8002b22:	1a9b      	subs	r3, r3, r2
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	440b      	add	r3, r1
 8002b28:	3344      	adds	r3, #68	@ 0x44
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002b2e:	78fa      	ldrb	r2, [r7, #3]
 8002b30:	6879      	ldr	r1, [r7, #4]
 8002b32:	4613      	mov	r3, r2
 8002b34:	011b      	lsls	r3, r3, #4
 8002b36:	1a9b      	subs	r3, r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	440b      	add	r3, r1
 8002b3c:	334d      	adds	r3, #77	@ 0x4d
 8002b3e:	2204      	movs	r2, #4
 8002b40:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	78fa      	ldrb	r2, [r7, #3]
 8002b48:	4611      	mov	r1, r2
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f004 f9d1 	bl	8006ef2 <USB_HC_Halt>
 8002b50:	e03f      	b.n	8002bd2 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002b52:	78fa      	ldrb	r2, [r7, #3]
 8002b54:	6879      	ldr	r1, [r7, #4]
 8002b56:	4613      	mov	r3, r2
 8002b58:	011b      	lsls	r3, r3, #4
 8002b5a:	1a9b      	subs	r3, r3, r2
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	440b      	add	r3, r1
 8002b60:	3326      	adds	r3, #38	@ 0x26
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d00a      	beq.n	8002b7e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002b68:	78fa      	ldrb	r2, [r7, #3]
 8002b6a:	6879      	ldr	r1, [r7, #4]
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	011b      	lsls	r3, r3, #4
 8002b70:	1a9b      	subs	r3, r3, r2
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	440b      	add	r3, r1
 8002b76:	3326      	adds	r3, #38	@ 0x26
 8002b78:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d129      	bne.n	8002bd2 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002b7e:	78fa      	ldrb	r2, [r7, #3]
 8002b80:	6879      	ldr	r1, [r7, #4]
 8002b82:	4613      	mov	r3, r2
 8002b84:	011b      	lsls	r3, r3, #4
 8002b86:	1a9b      	subs	r3, r3, r2
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	440b      	add	r3, r1
 8002b8c:	3344      	adds	r3, #68	@ 0x44
 8002b8e:	2200      	movs	r2, #0
 8002b90:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	799b      	ldrb	r3, [r3, #6]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d00a      	beq.n	8002bb0 <HCD_HC_IN_IRQHandler+0xc2a>
 8002b9a:	78fa      	ldrb	r2, [r7, #3]
 8002b9c:	6879      	ldr	r1, [r7, #4]
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	011b      	lsls	r3, r3, #4
 8002ba2:	1a9b      	subs	r3, r3, r2
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	440b      	add	r3, r1
 8002ba8:	331b      	adds	r3, #27
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d110      	bne.n	8002bd2 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002bb0:	78fa      	ldrb	r2, [r7, #3]
 8002bb2:	6879      	ldr	r1, [r7, #4]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	011b      	lsls	r3, r3, #4
 8002bb8:	1a9b      	subs	r3, r3, r2
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	440b      	add	r3, r1
 8002bbe:	334d      	adds	r3, #77	@ 0x4d
 8002bc0:	2204      	movs	r2, #4
 8002bc2:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	78fa      	ldrb	r2, [r7, #3]
 8002bca:	4611      	mov	r1, r2
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f004 f990 	bl	8006ef2 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002bd2:	78fa      	ldrb	r2, [r7, #3]
 8002bd4:	6879      	ldr	r1, [r7, #4]
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	011b      	lsls	r3, r3, #4
 8002bda:	1a9b      	subs	r3, r3, r2
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	440b      	add	r3, r1
 8002be0:	331b      	adds	r3, #27
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d129      	bne.n	8002c3c <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002be8:	78fa      	ldrb	r2, [r7, #3]
 8002bea:	6879      	ldr	r1, [r7, #4]
 8002bec:	4613      	mov	r3, r2
 8002bee:	011b      	lsls	r3, r3, #4
 8002bf0:	1a9b      	subs	r3, r3, r2
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	440b      	add	r3, r1
 8002bf6:	331b      	adds	r3, #27
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002bfc:	78fb      	ldrb	r3, [r7, #3]
 8002bfe:	015a      	lsls	r2, r3, #5
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	4413      	add	r3, r2
 8002c04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	78fa      	ldrb	r2, [r7, #3]
 8002c0c:	0151      	lsls	r1, r2, #5
 8002c0e:	693a      	ldr	r2, [r7, #16]
 8002c10:	440a      	add	r2, r1
 8002c12:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002c16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c1a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002c1c:	78fb      	ldrb	r3, [r7, #3]
 8002c1e:	015a      	lsls	r2, r3, #5
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	4413      	add	r3, r2
 8002c24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	78fa      	ldrb	r2, [r7, #3]
 8002c2c:	0151      	lsls	r1, r2, #5
 8002c2e:	693a      	ldr	r2, [r7, #16]
 8002c30:	440a      	add	r2, r1
 8002c32:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002c36:	f043 0320 	orr.w	r3, r3, #32
 8002c3a:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002c3c:	78fb      	ldrb	r3, [r7, #3]
 8002c3e:	015a      	lsls	r2, r3, #5
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	4413      	add	r3, r2
 8002c44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c48:	461a      	mov	r2, r3
 8002c4a:	2310      	movs	r3, #16
 8002c4c:	6093      	str	r3, [r2, #8]
 8002c4e:	e000      	b.n	8002c52 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002c50:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002c52:	3718      	adds	r7, #24
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b086      	sub	sp, #24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	460b      	mov	r3, r1
 8002c62:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	78fa      	ldrb	r2, [r7, #3]
 8002c74:	4611      	mov	r1, r2
 8002c76:	4618      	mov	r0, r3
 8002c78:	f003 fb91 	bl	800639e <USB_ReadChInterrupts>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	f003 0304 	and.w	r3, r3, #4
 8002c82:	2b04      	cmp	r3, #4
 8002c84:	d11b      	bne.n	8002cbe <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002c86:	78fb      	ldrb	r3, [r7, #3]
 8002c88:	015a      	lsls	r2, r3, #5
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	4413      	add	r3, r2
 8002c8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c92:	461a      	mov	r2, r3
 8002c94:	2304      	movs	r3, #4
 8002c96:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002c98:	78fa      	ldrb	r2, [r7, #3]
 8002c9a:	6879      	ldr	r1, [r7, #4]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	011b      	lsls	r3, r3, #4
 8002ca0:	1a9b      	subs	r3, r3, r2
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	440b      	add	r3, r1
 8002ca6:	334d      	adds	r3, #77	@ 0x4d
 8002ca8:	2207      	movs	r2, #7
 8002caa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	78fa      	ldrb	r2, [r7, #3]
 8002cb2:	4611      	mov	r1, r2
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f004 f91c 	bl	8006ef2 <USB_HC_Halt>
 8002cba:	f000 bc89 	b.w	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	78fa      	ldrb	r2, [r7, #3]
 8002cc4:	4611      	mov	r1, r2
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f003 fb69 	bl	800639e <USB_ReadChInterrupts>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	f003 0320 	and.w	r3, r3, #32
 8002cd2:	2b20      	cmp	r3, #32
 8002cd4:	f040 8082 	bne.w	8002ddc <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002cd8:	78fb      	ldrb	r3, [r7, #3]
 8002cda:	015a      	lsls	r2, r3, #5
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	4413      	add	r3, r2
 8002ce0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	2320      	movs	r3, #32
 8002ce8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002cea:	78fa      	ldrb	r2, [r7, #3]
 8002cec:	6879      	ldr	r1, [r7, #4]
 8002cee:	4613      	mov	r3, r2
 8002cf0:	011b      	lsls	r3, r3, #4
 8002cf2:	1a9b      	subs	r3, r3, r2
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	440b      	add	r3, r1
 8002cf8:	3319      	adds	r3, #25
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d124      	bne.n	8002d4a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002d00:	78fa      	ldrb	r2, [r7, #3]
 8002d02:	6879      	ldr	r1, [r7, #4]
 8002d04:	4613      	mov	r3, r2
 8002d06:	011b      	lsls	r3, r3, #4
 8002d08:	1a9b      	subs	r3, r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	440b      	add	r3, r1
 8002d0e:	3319      	adds	r3, #25
 8002d10:	2200      	movs	r2, #0
 8002d12:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002d14:	78fa      	ldrb	r2, [r7, #3]
 8002d16:	6879      	ldr	r1, [r7, #4]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	011b      	lsls	r3, r3, #4
 8002d1c:	1a9b      	subs	r3, r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	440b      	add	r3, r1
 8002d22:	334c      	adds	r3, #76	@ 0x4c
 8002d24:	2202      	movs	r2, #2
 8002d26:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002d28:	78fa      	ldrb	r2, [r7, #3]
 8002d2a:	6879      	ldr	r1, [r7, #4]
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	011b      	lsls	r3, r3, #4
 8002d30:	1a9b      	subs	r3, r3, r2
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	440b      	add	r3, r1
 8002d36:	334d      	adds	r3, #77	@ 0x4d
 8002d38:	2203      	movs	r2, #3
 8002d3a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	78fa      	ldrb	r2, [r7, #3]
 8002d42:	4611      	mov	r1, r2
 8002d44:	4618      	mov	r0, r3
 8002d46:	f004 f8d4 	bl	8006ef2 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002d4a:	78fa      	ldrb	r2, [r7, #3]
 8002d4c:	6879      	ldr	r1, [r7, #4]
 8002d4e:	4613      	mov	r3, r2
 8002d50:	011b      	lsls	r3, r3, #4
 8002d52:	1a9b      	subs	r3, r3, r2
 8002d54:	009b      	lsls	r3, r3, #2
 8002d56:	440b      	add	r3, r1
 8002d58:	331a      	adds	r3, #26
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	f040 8437 	bne.w	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
 8002d62:	78fa      	ldrb	r2, [r7, #3]
 8002d64:	6879      	ldr	r1, [r7, #4]
 8002d66:	4613      	mov	r3, r2
 8002d68:	011b      	lsls	r3, r3, #4
 8002d6a:	1a9b      	subs	r3, r3, r2
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	440b      	add	r3, r1
 8002d70:	331b      	adds	r3, #27
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	f040 842b 	bne.w	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002d7a:	78fa      	ldrb	r2, [r7, #3]
 8002d7c:	6879      	ldr	r1, [r7, #4]
 8002d7e:	4613      	mov	r3, r2
 8002d80:	011b      	lsls	r3, r3, #4
 8002d82:	1a9b      	subs	r3, r3, r2
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	440b      	add	r3, r1
 8002d88:	3326      	adds	r3, #38	@ 0x26
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d009      	beq.n	8002da4 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002d90:	78fa      	ldrb	r2, [r7, #3]
 8002d92:	6879      	ldr	r1, [r7, #4]
 8002d94:	4613      	mov	r3, r2
 8002d96:	011b      	lsls	r3, r3, #4
 8002d98:	1a9b      	subs	r3, r3, r2
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	440b      	add	r3, r1
 8002d9e:	331b      	adds	r3, #27
 8002da0:	2201      	movs	r2, #1
 8002da2:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002da4:	78fa      	ldrb	r2, [r7, #3]
 8002da6:	6879      	ldr	r1, [r7, #4]
 8002da8:	4613      	mov	r3, r2
 8002daa:	011b      	lsls	r3, r3, #4
 8002dac:	1a9b      	subs	r3, r3, r2
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	440b      	add	r3, r1
 8002db2:	334d      	adds	r3, #77	@ 0x4d
 8002db4:	2203      	movs	r2, #3
 8002db6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	78fa      	ldrb	r2, [r7, #3]
 8002dbe:	4611      	mov	r1, r2
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f004 f896 	bl	8006ef2 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002dc6:	78fa      	ldrb	r2, [r7, #3]
 8002dc8:	6879      	ldr	r1, [r7, #4]
 8002dca:	4613      	mov	r3, r2
 8002dcc:	011b      	lsls	r3, r3, #4
 8002dce:	1a9b      	subs	r3, r3, r2
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	440b      	add	r3, r1
 8002dd4:	3344      	adds	r3, #68	@ 0x44
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	601a      	str	r2, [r3, #0]
 8002dda:	e3f9      	b.n	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	78fa      	ldrb	r2, [r7, #3]
 8002de2:	4611      	mov	r1, r2
 8002de4:	4618      	mov	r0, r3
 8002de6:	f003 fada 	bl	800639e <USB_ReadChInterrupts>
 8002dea:	4603      	mov	r3, r0
 8002dec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002df0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002df4:	d111      	bne.n	8002e1a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002df6:	78fb      	ldrb	r3, [r7, #3]
 8002df8:	015a      	lsls	r2, r3, #5
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	4413      	add	r3, r2
 8002dfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e02:	461a      	mov	r2, r3
 8002e04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e08:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	78fa      	ldrb	r2, [r7, #3]
 8002e10:	4611      	mov	r1, r2
 8002e12:	4618      	mov	r0, r3
 8002e14:	f004 f86d 	bl	8006ef2 <USB_HC_Halt>
 8002e18:	e3da      	b.n	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	78fa      	ldrb	r2, [r7, #3]
 8002e20:	4611      	mov	r1, r2
 8002e22:	4618      	mov	r0, r3
 8002e24:	f003 fabb 	bl	800639e <USB_ReadChInterrupts>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	f003 0301 	and.w	r3, r3, #1
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d168      	bne.n	8002f04 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002e32:	78fa      	ldrb	r2, [r7, #3]
 8002e34:	6879      	ldr	r1, [r7, #4]
 8002e36:	4613      	mov	r3, r2
 8002e38:	011b      	lsls	r3, r3, #4
 8002e3a:	1a9b      	subs	r3, r3, r2
 8002e3c:	009b      	lsls	r3, r3, #2
 8002e3e:	440b      	add	r3, r1
 8002e40:	3344      	adds	r3, #68	@ 0x44
 8002e42:	2200      	movs	r2, #0
 8002e44:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	78fa      	ldrb	r2, [r7, #3]
 8002e4c:	4611      	mov	r1, r2
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f003 faa5 	bl	800639e <USB_ReadChInterrupts>
 8002e54:	4603      	mov	r3, r0
 8002e56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e5a:	2b40      	cmp	r3, #64	@ 0x40
 8002e5c:	d112      	bne.n	8002e84 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002e5e:	78fa      	ldrb	r2, [r7, #3]
 8002e60:	6879      	ldr	r1, [r7, #4]
 8002e62:	4613      	mov	r3, r2
 8002e64:	011b      	lsls	r3, r3, #4
 8002e66:	1a9b      	subs	r3, r3, r2
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	440b      	add	r3, r1
 8002e6c:	3319      	adds	r3, #25
 8002e6e:	2201      	movs	r2, #1
 8002e70:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002e72:	78fb      	ldrb	r3, [r7, #3]
 8002e74:	015a      	lsls	r2, r3, #5
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	4413      	add	r3, r2
 8002e7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e7e:	461a      	mov	r2, r3
 8002e80:	2340      	movs	r3, #64	@ 0x40
 8002e82:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002e84:	78fa      	ldrb	r2, [r7, #3]
 8002e86:	6879      	ldr	r1, [r7, #4]
 8002e88:	4613      	mov	r3, r2
 8002e8a:	011b      	lsls	r3, r3, #4
 8002e8c:	1a9b      	subs	r3, r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	440b      	add	r3, r1
 8002e92:	331b      	adds	r3, #27
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d019      	beq.n	8002ece <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002e9a:	78fa      	ldrb	r2, [r7, #3]
 8002e9c:	6879      	ldr	r1, [r7, #4]
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	011b      	lsls	r3, r3, #4
 8002ea2:	1a9b      	subs	r3, r3, r2
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	440b      	add	r3, r1
 8002ea8:	331b      	adds	r3, #27
 8002eaa:	2200      	movs	r2, #0
 8002eac:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002eae:	78fb      	ldrb	r3, [r7, #3]
 8002eb0:	015a      	lsls	r2, r3, #5
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	4413      	add	r3, r2
 8002eb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	78fa      	ldrb	r2, [r7, #3]
 8002ebe:	0151      	lsls	r1, r2, #5
 8002ec0:	693a      	ldr	r2, [r7, #16]
 8002ec2:	440a      	add	r2, r1
 8002ec4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002ec8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ecc:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002ece:	78fb      	ldrb	r3, [r7, #3]
 8002ed0:	015a      	lsls	r2, r3, #5
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	4413      	add	r3, r2
 8002ed6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002eda:	461a      	mov	r2, r3
 8002edc:	2301      	movs	r3, #1
 8002ede:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002ee0:	78fa      	ldrb	r2, [r7, #3]
 8002ee2:	6879      	ldr	r1, [r7, #4]
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	011b      	lsls	r3, r3, #4
 8002ee8:	1a9b      	subs	r3, r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	440b      	add	r3, r1
 8002eee:	334d      	adds	r3, #77	@ 0x4d
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	78fa      	ldrb	r2, [r7, #3]
 8002efa:	4611      	mov	r1, r2
 8002efc:	4618      	mov	r0, r3
 8002efe:	f003 fff8 	bl	8006ef2 <USB_HC_Halt>
 8002f02:	e365      	b.n	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	78fa      	ldrb	r2, [r7, #3]
 8002f0a:	4611      	mov	r1, r2
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f003 fa46 	bl	800639e <USB_ReadChInterrupts>
 8002f12:	4603      	mov	r3, r0
 8002f14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f18:	2b40      	cmp	r3, #64	@ 0x40
 8002f1a:	d139      	bne.n	8002f90 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002f1c:	78fa      	ldrb	r2, [r7, #3]
 8002f1e:	6879      	ldr	r1, [r7, #4]
 8002f20:	4613      	mov	r3, r2
 8002f22:	011b      	lsls	r3, r3, #4
 8002f24:	1a9b      	subs	r3, r3, r2
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	440b      	add	r3, r1
 8002f2a:	334d      	adds	r3, #77	@ 0x4d
 8002f2c:	2205      	movs	r2, #5
 8002f2e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002f30:	78fa      	ldrb	r2, [r7, #3]
 8002f32:	6879      	ldr	r1, [r7, #4]
 8002f34:	4613      	mov	r3, r2
 8002f36:	011b      	lsls	r3, r3, #4
 8002f38:	1a9b      	subs	r3, r3, r2
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	440b      	add	r3, r1
 8002f3e:	331a      	adds	r3, #26
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d109      	bne.n	8002f5a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002f46:	78fa      	ldrb	r2, [r7, #3]
 8002f48:	6879      	ldr	r1, [r7, #4]
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	011b      	lsls	r3, r3, #4
 8002f4e:	1a9b      	subs	r3, r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	440b      	add	r3, r1
 8002f54:	3319      	adds	r3, #25
 8002f56:	2201      	movs	r2, #1
 8002f58:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002f5a:	78fa      	ldrb	r2, [r7, #3]
 8002f5c:	6879      	ldr	r1, [r7, #4]
 8002f5e:	4613      	mov	r3, r2
 8002f60:	011b      	lsls	r3, r3, #4
 8002f62:	1a9b      	subs	r3, r3, r2
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	440b      	add	r3, r1
 8002f68:	3344      	adds	r3, #68	@ 0x44
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	78fa      	ldrb	r2, [r7, #3]
 8002f74:	4611      	mov	r1, r2
 8002f76:	4618      	mov	r0, r3
 8002f78:	f003 ffbb 	bl	8006ef2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002f7c:	78fb      	ldrb	r3, [r7, #3]
 8002f7e:	015a      	lsls	r2, r3, #5
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	4413      	add	r3, r2
 8002f84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f88:	461a      	mov	r2, r3
 8002f8a:	2340      	movs	r3, #64	@ 0x40
 8002f8c:	6093      	str	r3, [r2, #8]
 8002f8e:	e31f      	b.n	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	78fa      	ldrb	r2, [r7, #3]
 8002f96:	4611      	mov	r1, r2
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f003 fa00 	bl	800639e <USB_ReadChInterrupts>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	f003 0308 	and.w	r3, r3, #8
 8002fa4:	2b08      	cmp	r3, #8
 8002fa6:	d11a      	bne.n	8002fde <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002fa8:	78fb      	ldrb	r3, [r7, #3]
 8002faa:	015a      	lsls	r2, r3, #5
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	4413      	add	r3, r2
 8002fb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	2308      	movs	r3, #8
 8002fb8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002fba:	78fa      	ldrb	r2, [r7, #3]
 8002fbc:	6879      	ldr	r1, [r7, #4]
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	011b      	lsls	r3, r3, #4
 8002fc2:	1a9b      	subs	r3, r3, r2
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	440b      	add	r3, r1
 8002fc8:	334d      	adds	r3, #77	@ 0x4d
 8002fca:	2206      	movs	r2, #6
 8002fcc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	78fa      	ldrb	r2, [r7, #3]
 8002fd4:	4611      	mov	r1, r2
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f003 ff8b 	bl	8006ef2 <USB_HC_Halt>
 8002fdc:	e2f8      	b.n	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	78fa      	ldrb	r2, [r7, #3]
 8002fe4:	4611      	mov	r1, r2
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f003 f9d9 	bl	800639e <USB_ReadChInterrupts>
 8002fec:	4603      	mov	r3, r0
 8002fee:	f003 0310 	and.w	r3, r3, #16
 8002ff2:	2b10      	cmp	r3, #16
 8002ff4:	d144      	bne.n	8003080 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002ff6:	78fa      	ldrb	r2, [r7, #3]
 8002ff8:	6879      	ldr	r1, [r7, #4]
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	011b      	lsls	r3, r3, #4
 8002ffe:	1a9b      	subs	r3, r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	440b      	add	r3, r1
 8003004:	3344      	adds	r3, #68	@ 0x44
 8003006:	2200      	movs	r2, #0
 8003008:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800300a:	78fa      	ldrb	r2, [r7, #3]
 800300c:	6879      	ldr	r1, [r7, #4]
 800300e:	4613      	mov	r3, r2
 8003010:	011b      	lsls	r3, r3, #4
 8003012:	1a9b      	subs	r3, r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	440b      	add	r3, r1
 8003018:	334d      	adds	r3, #77	@ 0x4d
 800301a:	2204      	movs	r2, #4
 800301c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800301e:	78fa      	ldrb	r2, [r7, #3]
 8003020:	6879      	ldr	r1, [r7, #4]
 8003022:	4613      	mov	r3, r2
 8003024:	011b      	lsls	r3, r3, #4
 8003026:	1a9b      	subs	r3, r3, r2
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	440b      	add	r3, r1
 800302c:	3319      	adds	r3, #25
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d114      	bne.n	800305e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003034:	78fa      	ldrb	r2, [r7, #3]
 8003036:	6879      	ldr	r1, [r7, #4]
 8003038:	4613      	mov	r3, r2
 800303a:	011b      	lsls	r3, r3, #4
 800303c:	1a9b      	subs	r3, r3, r2
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	440b      	add	r3, r1
 8003042:	3318      	adds	r3, #24
 8003044:	781b      	ldrb	r3, [r3, #0]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d109      	bne.n	800305e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800304a:	78fa      	ldrb	r2, [r7, #3]
 800304c:	6879      	ldr	r1, [r7, #4]
 800304e:	4613      	mov	r3, r2
 8003050:	011b      	lsls	r3, r3, #4
 8003052:	1a9b      	subs	r3, r3, r2
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	440b      	add	r3, r1
 8003058:	3319      	adds	r3, #25
 800305a:	2201      	movs	r2, #1
 800305c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	78fa      	ldrb	r2, [r7, #3]
 8003064:	4611      	mov	r1, r2
 8003066:	4618      	mov	r0, r3
 8003068:	f003 ff43 	bl	8006ef2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800306c:	78fb      	ldrb	r3, [r7, #3]
 800306e:	015a      	lsls	r2, r3, #5
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	4413      	add	r3, r2
 8003074:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003078:	461a      	mov	r2, r3
 800307a:	2310      	movs	r3, #16
 800307c:	6093      	str	r3, [r2, #8]
 800307e:	e2a7      	b.n	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	78fa      	ldrb	r2, [r7, #3]
 8003086:	4611      	mov	r1, r2
 8003088:	4618      	mov	r0, r3
 800308a:	f003 f988 	bl	800639e <USB_ReadChInterrupts>
 800308e:	4603      	mov	r3, r0
 8003090:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003094:	2b80      	cmp	r3, #128	@ 0x80
 8003096:	f040 8083 	bne.w	80031a0 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	799b      	ldrb	r3, [r3, #6]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d111      	bne.n	80030c6 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80030a2:	78fa      	ldrb	r2, [r7, #3]
 80030a4:	6879      	ldr	r1, [r7, #4]
 80030a6:	4613      	mov	r3, r2
 80030a8:	011b      	lsls	r3, r3, #4
 80030aa:	1a9b      	subs	r3, r3, r2
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	440b      	add	r3, r1
 80030b0:	334d      	adds	r3, #77	@ 0x4d
 80030b2:	2207      	movs	r2, #7
 80030b4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	78fa      	ldrb	r2, [r7, #3]
 80030bc:	4611      	mov	r1, r2
 80030be:	4618      	mov	r0, r3
 80030c0:	f003 ff17 	bl	8006ef2 <USB_HC_Halt>
 80030c4:	e062      	b.n	800318c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80030c6:	78fa      	ldrb	r2, [r7, #3]
 80030c8:	6879      	ldr	r1, [r7, #4]
 80030ca:	4613      	mov	r3, r2
 80030cc:	011b      	lsls	r3, r3, #4
 80030ce:	1a9b      	subs	r3, r3, r2
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	440b      	add	r3, r1
 80030d4:	3344      	adds	r3, #68	@ 0x44
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	1c59      	adds	r1, r3, #1
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	4613      	mov	r3, r2
 80030de:	011b      	lsls	r3, r3, #4
 80030e0:	1a9b      	subs	r3, r3, r2
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	4403      	add	r3, r0
 80030e6:	3344      	adds	r3, #68	@ 0x44
 80030e8:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80030ea:	78fa      	ldrb	r2, [r7, #3]
 80030ec:	6879      	ldr	r1, [r7, #4]
 80030ee:	4613      	mov	r3, r2
 80030f0:	011b      	lsls	r3, r3, #4
 80030f2:	1a9b      	subs	r3, r3, r2
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	440b      	add	r3, r1
 80030f8:	3344      	adds	r3, #68	@ 0x44
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	d922      	bls.n	8003146 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003100:	78fa      	ldrb	r2, [r7, #3]
 8003102:	6879      	ldr	r1, [r7, #4]
 8003104:	4613      	mov	r3, r2
 8003106:	011b      	lsls	r3, r3, #4
 8003108:	1a9b      	subs	r3, r3, r2
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	440b      	add	r3, r1
 800310e:	3344      	adds	r3, #68	@ 0x44
 8003110:	2200      	movs	r2, #0
 8003112:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003114:	78fa      	ldrb	r2, [r7, #3]
 8003116:	6879      	ldr	r1, [r7, #4]
 8003118:	4613      	mov	r3, r2
 800311a:	011b      	lsls	r3, r3, #4
 800311c:	1a9b      	subs	r3, r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	440b      	add	r3, r1
 8003122:	334c      	adds	r3, #76	@ 0x4c
 8003124:	2204      	movs	r2, #4
 8003126:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003128:	78fa      	ldrb	r2, [r7, #3]
 800312a:	6879      	ldr	r1, [r7, #4]
 800312c:	4613      	mov	r3, r2
 800312e:	011b      	lsls	r3, r3, #4
 8003130:	1a9b      	subs	r3, r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	440b      	add	r3, r1
 8003136:	334c      	adds	r3, #76	@ 0x4c
 8003138:	781a      	ldrb	r2, [r3, #0]
 800313a:	78fb      	ldrb	r3, [r7, #3]
 800313c:	4619      	mov	r1, r3
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f009 fbaa 	bl	800c898 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003144:	e022      	b.n	800318c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003146:	78fa      	ldrb	r2, [r7, #3]
 8003148:	6879      	ldr	r1, [r7, #4]
 800314a:	4613      	mov	r3, r2
 800314c:	011b      	lsls	r3, r3, #4
 800314e:	1a9b      	subs	r3, r3, r2
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	440b      	add	r3, r1
 8003154:	334c      	adds	r3, #76	@ 0x4c
 8003156:	2202      	movs	r2, #2
 8003158:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800315a:	78fb      	ldrb	r3, [r7, #3]
 800315c:	015a      	lsls	r2, r3, #5
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	4413      	add	r3, r2
 8003162:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003170:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003178:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800317a:	78fb      	ldrb	r3, [r7, #3]
 800317c:	015a      	lsls	r2, r3, #5
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	4413      	add	r3, r2
 8003182:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003186:	461a      	mov	r2, r3
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800318c:	78fb      	ldrb	r3, [r7, #3]
 800318e:	015a      	lsls	r2, r3, #5
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	4413      	add	r3, r2
 8003194:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003198:	461a      	mov	r2, r3
 800319a:	2380      	movs	r3, #128	@ 0x80
 800319c:	6093      	str	r3, [r2, #8]
 800319e:	e217      	b.n	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	78fa      	ldrb	r2, [r7, #3]
 80031a6:	4611      	mov	r1, r2
 80031a8:	4618      	mov	r0, r3
 80031aa:	f003 f8f8 	bl	800639e <USB_ReadChInterrupts>
 80031ae:	4603      	mov	r3, r0
 80031b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031b8:	d11b      	bne.n	80031f2 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80031ba:	78fa      	ldrb	r2, [r7, #3]
 80031bc:	6879      	ldr	r1, [r7, #4]
 80031be:	4613      	mov	r3, r2
 80031c0:	011b      	lsls	r3, r3, #4
 80031c2:	1a9b      	subs	r3, r3, r2
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	440b      	add	r3, r1
 80031c8:	334d      	adds	r3, #77	@ 0x4d
 80031ca:	2209      	movs	r2, #9
 80031cc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	78fa      	ldrb	r2, [r7, #3]
 80031d4:	4611      	mov	r1, r2
 80031d6:	4618      	mov	r0, r3
 80031d8:	f003 fe8b 	bl	8006ef2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80031dc:	78fb      	ldrb	r3, [r7, #3]
 80031de:	015a      	lsls	r2, r3, #5
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	4413      	add	r3, r2
 80031e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031e8:	461a      	mov	r2, r3
 80031ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80031ee:	6093      	str	r3, [r2, #8]
 80031f0:	e1ee      	b.n	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	78fa      	ldrb	r2, [r7, #3]
 80031f8:	4611      	mov	r1, r2
 80031fa:	4618      	mov	r0, r3
 80031fc:	f003 f8cf 	bl	800639e <USB_ReadChInterrupts>
 8003200:	4603      	mov	r3, r0
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	2b02      	cmp	r3, #2
 8003208:	f040 81df 	bne.w	80035ca <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800320c:	78fb      	ldrb	r3, [r7, #3]
 800320e:	015a      	lsls	r2, r3, #5
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	4413      	add	r3, r2
 8003214:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003218:	461a      	mov	r2, r3
 800321a:	2302      	movs	r3, #2
 800321c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800321e:	78fa      	ldrb	r2, [r7, #3]
 8003220:	6879      	ldr	r1, [r7, #4]
 8003222:	4613      	mov	r3, r2
 8003224:	011b      	lsls	r3, r3, #4
 8003226:	1a9b      	subs	r3, r3, r2
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	440b      	add	r3, r1
 800322c:	334d      	adds	r3, #77	@ 0x4d
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	2b01      	cmp	r3, #1
 8003232:	f040 8093 	bne.w	800335c <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003236:	78fa      	ldrb	r2, [r7, #3]
 8003238:	6879      	ldr	r1, [r7, #4]
 800323a:	4613      	mov	r3, r2
 800323c:	011b      	lsls	r3, r3, #4
 800323e:	1a9b      	subs	r3, r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	440b      	add	r3, r1
 8003244:	334d      	adds	r3, #77	@ 0x4d
 8003246:	2202      	movs	r2, #2
 8003248:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800324a:	78fa      	ldrb	r2, [r7, #3]
 800324c:	6879      	ldr	r1, [r7, #4]
 800324e:	4613      	mov	r3, r2
 8003250:	011b      	lsls	r3, r3, #4
 8003252:	1a9b      	subs	r3, r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	440b      	add	r3, r1
 8003258:	334c      	adds	r3, #76	@ 0x4c
 800325a:	2201      	movs	r2, #1
 800325c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800325e:	78fa      	ldrb	r2, [r7, #3]
 8003260:	6879      	ldr	r1, [r7, #4]
 8003262:	4613      	mov	r3, r2
 8003264:	011b      	lsls	r3, r3, #4
 8003266:	1a9b      	subs	r3, r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	440b      	add	r3, r1
 800326c:	3326      	adds	r3, #38	@ 0x26
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	2b02      	cmp	r3, #2
 8003272:	d00b      	beq.n	800328c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003274:	78fa      	ldrb	r2, [r7, #3]
 8003276:	6879      	ldr	r1, [r7, #4]
 8003278:	4613      	mov	r3, r2
 800327a:	011b      	lsls	r3, r3, #4
 800327c:	1a9b      	subs	r3, r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	440b      	add	r3, r1
 8003282:	3326      	adds	r3, #38	@ 0x26
 8003284:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003286:	2b03      	cmp	r3, #3
 8003288:	f040 8190 	bne.w	80035ac <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	799b      	ldrb	r3, [r3, #6]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d115      	bne.n	80032c0 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003294:	78fa      	ldrb	r2, [r7, #3]
 8003296:	6879      	ldr	r1, [r7, #4]
 8003298:	4613      	mov	r3, r2
 800329a:	011b      	lsls	r3, r3, #4
 800329c:	1a9b      	subs	r3, r3, r2
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	440b      	add	r3, r1
 80032a2:	333d      	adds	r3, #61	@ 0x3d
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	78fa      	ldrb	r2, [r7, #3]
 80032a8:	f083 0301 	eor.w	r3, r3, #1
 80032ac:	b2d8      	uxtb	r0, r3
 80032ae:	6879      	ldr	r1, [r7, #4]
 80032b0:	4613      	mov	r3, r2
 80032b2:	011b      	lsls	r3, r3, #4
 80032b4:	1a9b      	subs	r3, r3, r2
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	440b      	add	r3, r1
 80032ba:	333d      	adds	r3, #61	@ 0x3d
 80032bc:	4602      	mov	r2, r0
 80032be:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	799b      	ldrb	r3, [r3, #6]
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	f040 8171 	bne.w	80035ac <HCD_HC_OUT_IRQHandler+0x954>
 80032ca:	78fa      	ldrb	r2, [r7, #3]
 80032cc:	6879      	ldr	r1, [r7, #4]
 80032ce:	4613      	mov	r3, r2
 80032d0:	011b      	lsls	r3, r3, #4
 80032d2:	1a9b      	subs	r3, r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	440b      	add	r3, r1
 80032d8:	3334      	adds	r3, #52	@ 0x34
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	f000 8165 	beq.w	80035ac <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80032e2:	78fa      	ldrb	r2, [r7, #3]
 80032e4:	6879      	ldr	r1, [r7, #4]
 80032e6:	4613      	mov	r3, r2
 80032e8:	011b      	lsls	r3, r3, #4
 80032ea:	1a9b      	subs	r3, r3, r2
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	440b      	add	r3, r1
 80032f0:	3334      	adds	r3, #52	@ 0x34
 80032f2:	6819      	ldr	r1, [r3, #0]
 80032f4:	78fa      	ldrb	r2, [r7, #3]
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	4613      	mov	r3, r2
 80032fa:	011b      	lsls	r3, r3, #4
 80032fc:	1a9b      	subs	r3, r3, r2
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	4403      	add	r3, r0
 8003302:	3328      	adds	r3, #40	@ 0x28
 8003304:	881b      	ldrh	r3, [r3, #0]
 8003306:	440b      	add	r3, r1
 8003308:	1e59      	subs	r1, r3, #1
 800330a:	78fa      	ldrb	r2, [r7, #3]
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	4613      	mov	r3, r2
 8003310:	011b      	lsls	r3, r3, #4
 8003312:	1a9b      	subs	r3, r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	4403      	add	r3, r0
 8003318:	3328      	adds	r3, #40	@ 0x28
 800331a:	881b      	ldrh	r3, [r3, #0]
 800331c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003320:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	f003 0301 	and.w	r3, r3, #1
 8003328:	2b00      	cmp	r3, #0
 800332a:	f000 813f 	beq.w	80035ac <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800332e:	78fa      	ldrb	r2, [r7, #3]
 8003330:	6879      	ldr	r1, [r7, #4]
 8003332:	4613      	mov	r3, r2
 8003334:	011b      	lsls	r3, r3, #4
 8003336:	1a9b      	subs	r3, r3, r2
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	440b      	add	r3, r1
 800333c:	333d      	adds	r3, #61	@ 0x3d
 800333e:	781b      	ldrb	r3, [r3, #0]
 8003340:	78fa      	ldrb	r2, [r7, #3]
 8003342:	f083 0301 	eor.w	r3, r3, #1
 8003346:	b2d8      	uxtb	r0, r3
 8003348:	6879      	ldr	r1, [r7, #4]
 800334a:	4613      	mov	r3, r2
 800334c:	011b      	lsls	r3, r3, #4
 800334e:	1a9b      	subs	r3, r3, r2
 8003350:	009b      	lsls	r3, r3, #2
 8003352:	440b      	add	r3, r1
 8003354:	333d      	adds	r3, #61	@ 0x3d
 8003356:	4602      	mov	r2, r0
 8003358:	701a      	strb	r2, [r3, #0]
 800335a:	e127      	b.n	80035ac <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800335c:	78fa      	ldrb	r2, [r7, #3]
 800335e:	6879      	ldr	r1, [r7, #4]
 8003360:	4613      	mov	r3, r2
 8003362:	011b      	lsls	r3, r3, #4
 8003364:	1a9b      	subs	r3, r3, r2
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	440b      	add	r3, r1
 800336a:	334d      	adds	r3, #77	@ 0x4d
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	2b03      	cmp	r3, #3
 8003370:	d120      	bne.n	80033b4 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003372:	78fa      	ldrb	r2, [r7, #3]
 8003374:	6879      	ldr	r1, [r7, #4]
 8003376:	4613      	mov	r3, r2
 8003378:	011b      	lsls	r3, r3, #4
 800337a:	1a9b      	subs	r3, r3, r2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	440b      	add	r3, r1
 8003380:	334d      	adds	r3, #77	@ 0x4d
 8003382:	2202      	movs	r2, #2
 8003384:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003386:	78fa      	ldrb	r2, [r7, #3]
 8003388:	6879      	ldr	r1, [r7, #4]
 800338a:	4613      	mov	r3, r2
 800338c:	011b      	lsls	r3, r3, #4
 800338e:	1a9b      	subs	r3, r3, r2
 8003390:	009b      	lsls	r3, r3, #2
 8003392:	440b      	add	r3, r1
 8003394:	331b      	adds	r3, #27
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	2b01      	cmp	r3, #1
 800339a:	f040 8107 	bne.w	80035ac <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800339e:	78fa      	ldrb	r2, [r7, #3]
 80033a0:	6879      	ldr	r1, [r7, #4]
 80033a2:	4613      	mov	r3, r2
 80033a4:	011b      	lsls	r3, r3, #4
 80033a6:	1a9b      	subs	r3, r3, r2
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	440b      	add	r3, r1
 80033ac:	334c      	adds	r3, #76	@ 0x4c
 80033ae:	2202      	movs	r2, #2
 80033b0:	701a      	strb	r2, [r3, #0]
 80033b2:	e0fb      	b.n	80035ac <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80033b4:	78fa      	ldrb	r2, [r7, #3]
 80033b6:	6879      	ldr	r1, [r7, #4]
 80033b8:	4613      	mov	r3, r2
 80033ba:	011b      	lsls	r3, r3, #4
 80033bc:	1a9b      	subs	r3, r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	440b      	add	r3, r1
 80033c2:	334d      	adds	r3, #77	@ 0x4d
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	2b04      	cmp	r3, #4
 80033c8:	d13a      	bne.n	8003440 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033ca:	78fa      	ldrb	r2, [r7, #3]
 80033cc:	6879      	ldr	r1, [r7, #4]
 80033ce:	4613      	mov	r3, r2
 80033d0:	011b      	lsls	r3, r3, #4
 80033d2:	1a9b      	subs	r3, r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	440b      	add	r3, r1
 80033d8:	334d      	adds	r3, #77	@ 0x4d
 80033da:	2202      	movs	r2, #2
 80033dc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80033de:	78fa      	ldrb	r2, [r7, #3]
 80033e0:	6879      	ldr	r1, [r7, #4]
 80033e2:	4613      	mov	r3, r2
 80033e4:	011b      	lsls	r3, r3, #4
 80033e6:	1a9b      	subs	r3, r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	440b      	add	r3, r1
 80033ec:	334c      	adds	r3, #76	@ 0x4c
 80033ee:	2202      	movs	r2, #2
 80033f0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80033f2:	78fa      	ldrb	r2, [r7, #3]
 80033f4:	6879      	ldr	r1, [r7, #4]
 80033f6:	4613      	mov	r3, r2
 80033f8:	011b      	lsls	r3, r3, #4
 80033fa:	1a9b      	subs	r3, r3, r2
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	440b      	add	r3, r1
 8003400:	331b      	adds	r3, #27
 8003402:	781b      	ldrb	r3, [r3, #0]
 8003404:	2b01      	cmp	r3, #1
 8003406:	f040 80d1 	bne.w	80035ac <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800340a:	78fa      	ldrb	r2, [r7, #3]
 800340c:	6879      	ldr	r1, [r7, #4]
 800340e:	4613      	mov	r3, r2
 8003410:	011b      	lsls	r3, r3, #4
 8003412:	1a9b      	subs	r3, r3, r2
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	440b      	add	r3, r1
 8003418:	331b      	adds	r3, #27
 800341a:	2200      	movs	r2, #0
 800341c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800341e:	78fb      	ldrb	r3, [r7, #3]
 8003420:	015a      	lsls	r2, r3, #5
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	4413      	add	r3, r2
 8003426:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	78fa      	ldrb	r2, [r7, #3]
 800342e:	0151      	lsls	r1, r2, #5
 8003430:	693a      	ldr	r2, [r7, #16]
 8003432:	440a      	add	r2, r1
 8003434:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003438:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800343c:	6053      	str	r3, [r2, #4]
 800343e:	e0b5      	b.n	80035ac <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003440:	78fa      	ldrb	r2, [r7, #3]
 8003442:	6879      	ldr	r1, [r7, #4]
 8003444:	4613      	mov	r3, r2
 8003446:	011b      	lsls	r3, r3, #4
 8003448:	1a9b      	subs	r3, r3, r2
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	440b      	add	r3, r1
 800344e:	334d      	adds	r3, #77	@ 0x4d
 8003450:	781b      	ldrb	r3, [r3, #0]
 8003452:	2b05      	cmp	r3, #5
 8003454:	d114      	bne.n	8003480 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003456:	78fa      	ldrb	r2, [r7, #3]
 8003458:	6879      	ldr	r1, [r7, #4]
 800345a:	4613      	mov	r3, r2
 800345c:	011b      	lsls	r3, r3, #4
 800345e:	1a9b      	subs	r3, r3, r2
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	440b      	add	r3, r1
 8003464:	334d      	adds	r3, #77	@ 0x4d
 8003466:	2202      	movs	r2, #2
 8003468:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800346a:	78fa      	ldrb	r2, [r7, #3]
 800346c:	6879      	ldr	r1, [r7, #4]
 800346e:	4613      	mov	r3, r2
 8003470:	011b      	lsls	r3, r3, #4
 8003472:	1a9b      	subs	r3, r3, r2
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	440b      	add	r3, r1
 8003478:	334c      	adds	r3, #76	@ 0x4c
 800347a:	2202      	movs	r2, #2
 800347c:	701a      	strb	r2, [r3, #0]
 800347e:	e095      	b.n	80035ac <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003480:	78fa      	ldrb	r2, [r7, #3]
 8003482:	6879      	ldr	r1, [r7, #4]
 8003484:	4613      	mov	r3, r2
 8003486:	011b      	lsls	r3, r3, #4
 8003488:	1a9b      	subs	r3, r3, r2
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	440b      	add	r3, r1
 800348e:	334d      	adds	r3, #77	@ 0x4d
 8003490:	781b      	ldrb	r3, [r3, #0]
 8003492:	2b06      	cmp	r3, #6
 8003494:	d114      	bne.n	80034c0 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003496:	78fa      	ldrb	r2, [r7, #3]
 8003498:	6879      	ldr	r1, [r7, #4]
 800349a:	4613      	mov	r3, r2
 800349c:	011b      	lsls	r3, r3, #4
 800349e:	1a9b      	subs	r3, r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	440b      	add	r3, r1
 80034a4:	334d      	adds	r3, #77	@ 0x4d
 80034a6:	2202      	movs	r2, #2
 80034a8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80034aa:	78fa      	ldrb	r2, [r7, #3]
 80034ac:	6879      	ldr	r1, [r7, #4]
 80034ae:	4613      	mov	r3, r2
 80034b0:	011b      	lsls	r3, r3, #4
 80034b2:	1a9b      	subs	r3, r3, r2
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	440b      	add	r3, r1
 80034b8:	334c      	adds	r3, #76	@ 0x4c
 80034ba:	2205      	movs	r2, #5
 80034bc:	701a      	strb	r2, [r3, #0]
 80034be:	e075      	b.n	80035ac <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80034c0:	78fa      	ldrb	r2, [r7, #3]
 80034c2:	6879      	ldr	r1, [r7, #4]
 80034c4:	4613      	mov	r3, r2
 80034c6:	011b      	lsls	r3, r3, #4
 80034c8:	1a9b      	subs	r3, r3, r2
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	440b      	add	r3, r1
 80034ce:	334d      	adds	r3, #77	@ 0x4d
 80034d0:	781b      	ldrb	r3, [r3, #0]
 80034d2:	2b07      	cmp	r3, #7
 80034d4:	d00a      	beq.n	80034ec <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80034d6:	78fa      	ldrb	r2, [r7, #3]
 80034d8:	6879      	ldr	r1, [r7, #4]
 80034da:	4613      	mov	r3, r2
 80034dc:	011b      	lsls	r3, r3, #4
 80034de:	1a9b      	subs	r3, r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	440b      	add	r3, r1
 80034e4:	334d      	adds	r3, #77	@ 0x4d
 80034e6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80034e8:	2b09      	cmp	r3, #9
 80034ea:	d170      	bne.n	80035ce <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80034ec:	78fa      	ldrb	r2, [r7, #3]
 80034ee:	6879      	ldr	r1, [r7, #4]
 80034f0:	4613      	mov	r3, r2
 80034f2:	011b      	lsls	r3, r3, #4
 80034f4:	1a9b      	subs	r3, r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	440b      	add	r3, r1
 80034fa:	334d      	adds	r3, #77	@ 0x4d
 80034fc:	2202      	movs	r2, #2
 80034fe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003500:	78fa      	ldrb	r2, [r7, #3]
 8003502:	6879      	ldr	r1, [r7, #4]
 8003504:	4613      	mov	r3, r2
 8003506:	011b      	lsls	r3, r3, #4
 8003508:	1a9b      	subs	r3, r3, r2
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	440b      	add	r3, r1
 800350e:	3344      	adds	r3, #68	@ 0x44
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	1c59      	adds	r1, r3, #1
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	4613      	mov	r3, r2
 8003518:	011b      	lsls	r3, r3, #4
 800351a:	1a9b      	subs	r3, r3, r2
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	4403      	add	r3, r0
 8003520:	3344      	adds	r3, #68	@ 0x44
 8003522:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003524:	78fa      	ldrb	r2, [r7, #3]
 8003526:	6879      	ldr	r1, [r7, #4]
 8003528:	4613      	mov	r3, r2
 800352a:	011b      	lsls	r3, r3, #4
 800352c:	1a9b      	subs	r3, r3, r2
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	440b      	add	r3, r1
 8003532:	3344      	adds	r3, #68	@ 0x44
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	2b02      	cmp	r3, #2
 8003538:	d914      	bls.n	8003564 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800353a:	78fa      	ldrb	r2, [r7, #3]
 800353c:	6879      	ldr	r1, [r7, #4]
 800353e:	4613      	mov	r3, r2
 8003540:	011b      	lsls	r3, r3, #4
 8003542:	1a9b      	subs	r3, r3, r2
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	440b      	add	r3, r1
 8003548:	3344      	adds	r3, #68	@ 0x44
 800354a:	2200      	movs	r2, #0
 800354c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800354e:	78fa      	ldrb	r2, [r7, #3]
 8003550:	6879      	ldr	r1, [r7, #4]
 8003552:	4613      	mov	r3, r2
 8003554:	011b      	lsls	r3, r3, #4
 8003556:	1a9b      	subs	r3, r3, r2
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	440b      	add	r3, r1
 800355c:	334c      	adds	r3, #76	@ 0x4c
 800355e:	2204      	movs	r2, #4
 8003560:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003562:	e022      	b.n	80035aa <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003564:	78fa      	ldrb	r2, [r7, #3]
 8003566:	6879      	ldr	r1, [r7, #4]
 8003568:	4613      	mov	r3, r2
 800356a:	011b      	lsls	r3, r3, #4
 800356c:	1a9b      	subs	r3, r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	440b      	add	r3, r1
 8003572:	334c      	adds	r3, #76	@ 0x4c
 8003574:	2202      	movs	r2, #2
 8003576:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003578:	78fb      	ldrb	r3, [r7, #3]
 800357a:	015a      	lsls	r2, r3, #5
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	4413      	add	r3, r2
 8003580:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800358e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003596:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003598:	78fb      	ldrb	r3, [r7, #3]
 800359a:	015a      	lsls	r2, r3, #5
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	4413      	add	r3, r2
 80035a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035a4:	461a      	mov	r2, r3
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80035aa:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80035ac:	78fa      	ldrb	r2, [r7, #3]
 80035ae:	6879      	ldr	r1, [r7, #4]
 80035b0:	4613      	mov	r3, r2
 80035b2:	011b      	lsls	r3, r3, #4
 80035b4:	1a9b      	subs	r3, r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	440b      	add	r3, r1
 80035ba:	334c      	adds	r3, #76	@ 0x4c
 80035bc:	781a      	ldrb	r2, [r3, #0]
 80035be:	78fb      	ldrb	r3, [r7, #3]
 80035c0:	4619      	mov	r1, r3
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f009 f968 	bl	800c898 <HAL_HCD_HC_NotifyURBChange_Callback>
 80035c8:	e002      	b.n	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80035ca:	bf00      	nop
 80035cc:	e000      	b.n	80035d0 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80035ce:	bf00      	nop
  }
}
 80035d0:	3718      	adds	r7, #24
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}

080035d6 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80035d6:	b580      	push	{r7, lr}
 80035d8:	b08a      	sub	sp, #40	@ 0x28
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e6:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	6a1b      	ldr	r3, [r3, #32]
 80035ee:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	f003 030f 	and.w	r3, r3, #15
 80035f6:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	0c5b      	lsrs	r3, r3, #17
 80035fc:	f003 030f 	and.w	r3, r3, #15
 8003600:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	091b      	lsrs	r3, r3, #4
 8003606:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800360a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	2b02      	cmp	r3, #2
 8003610:	d004      	beq.n	800361c <HCD_RXQLVL_IRQHandler+0x46>
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	2b05      	cmp	r3, #5
 8003616:	f000 80b6 	beq.w	8003786 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800361a:	e0b7      	b.n	800378c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	2b00      	cmp	r3, #0
 8003620:	f000 80b3 	beq.w	800378a <HCD_RXQLVL_IRQHandler+0x1b4>
 8003624:	6879      	ldr	r1, [r7, #4]
 8003626:	69ba      	ldr	r2, [r7, #24]
 8003628:	4613      	mov	r3, r2
 800362a:	011b      	lsls	r3, r3, #4
 800362c:	1a9b      	subs	r3, r3, r2
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	440b      	add	r3, r1
 8003632:	332c      	adds	r3, #44	@ 0x2c
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	2b00      	cmp	r3, #0
 8003638:	f000 80a7 	beq.w	800378a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 800363c:	6879      	ldr	r1, [r7, #4]
 800363e:	69ba      	ldr	r2, [r7, #24]
 8003640:	4613      	mov	r3, r2
 8003642:	011b      	lsls	r3, r3, #4
 8003644:	1a9b      	subs	r3, r3, r2
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	440b      	add	r3, r1
 800364a:	3338      	adds	r3, #56	@ 0x38
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	18d1      	adds	r1, r2, r3
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	69ba      	ldr	r2, [r7, #24]
 8003656:	4613      	mov	r3, r2
 8003658:	011b      	lsls	r3, r3, #4
 800365a:	1a9b      	subs	r3, r3, r2
 800365c:	009b      	lsls	r3, r3, #2
 800365e:	4403      	add	r3, r0
 8003660:	3334      	adds	r3, #52	@ 0x34
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4299      	cmp	r1, r3
 8003666:	f200 8083 	bhi.w	8003770 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6818      	ldr	r0, [r3, #0]
 800366e:	6879      	ldr	r1, [r7, #4]
 8003670:	69ba      	ldr	r2, [r7, #24]
 8003672:	4613      	mov	r3, r2
 8003674:	011b      	lsls	r3, r3, #4
 8003676:	1a9b      	subs	r3, r3, r2
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	440b      	add	r3, r1
 800367c:	332c      	adds	r3, #44	@ 0x2c
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	693a      	ldr	r2, [r7, #16]
 8003682:	b292      	uxth	r2, r2
 8003684:	4619      	mov	r1, r3
 8003686:	f002 fe1f 	bl	80062c8 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800368a:	6879      	ldr	r1, [r7, #4]
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	4613      	mov	r3, r2
 8003690:	011b      	lsls	r3, r3, #4
 8003692:	1a9b      	subs	r3, r3, r2
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	440b      	add	r3, r1
 8003698:	332c      	adds	r3, #44	@ 0x2c
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	18d1      	adds	r1, r2, r3
 80036a0:	6878      	ldr	r0, [r7, #4]
 80036a2:	69ba      	ldr	r2, [r7, #24]
 80036a4:	4613      	mov	r3, r2
 80036a6:	011b      	lsls	r3, r3, #4
 80036a8:	1a9b      	subs	r3, r3, r2
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	4403      	add	r3, r0
 80036ae:	332c      	adds	r3, #44	@ 0x2c
 80036b0:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80036b2:	6879      	ldr	r1, [r7, #4]
 80036b4:	69ba      	ldr	r2, [r7, #24]
 80036b6:	4613      	mov	r3, r2
 80036b8:	011b      	lsls	r3, r3, #4
 80036ba:	1a9b      	subs	r3, r3, r2
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	440b      	add	r3, r1
 80036c0:	3338      	adds	r3, #56	@ 0x38
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	18d1      	adds	r1, r2, r3
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	69ba      	ldr	r2, [r7, #24]
 80036cc:	4613      	mov	r3, r2
 80036ce:	011b      	lsls	r3, r3, #4
 80036d0:	1a9b      	subs	r3, r3, r2
 80036d2:	009b      	lsls	r3, r3, #2
 80036d4:	4403      	add	r3, r0
 80036d6:	3338      	adds	r3, #56	@ 0x38
 80036d8:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80036da:	69bb      	ldr	r3, [r7, #24]
 80036dc:	015a      	lsls	r2, r3, #5
 80036de:	6a3b      	ldr	r3, [r7, #32]
 80036e0:	4413      	add	r3, r2
 80036e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036e6:	691b      	ldr	r3, [r3, #16]
 80036e8:	0cdb      	lsrs	r3, r3, #19
 80036ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036ee:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80036f0:	6879      	ldr	r1, [r7, #4]
 80036f2:	69ba      	ldr	r2, [r7, #24]
 80036f4:	4613      	mov	r3, r2
 80036f6:	011b      	lsls	r3, r3, #4
 80036f8:	1a9b      	subs	r3, r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	440b      	add	r3, r1
 80036fe:	3328      	adds	r3, #40	@ 0x28
 8003700:	881b      	ldrh	r3, [r3, #0]
 8003702:	461a      	mov	r2, r3
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	4293      	cmp	r3, r2
 8003708:	d13f      	bne.n	800378a <HCD_RXQLVL_IRQHandler+0x1b4>
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d03c      	beq.n	800378a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	015a      	lsls	r2, r3, #5
 8003714:	6a3b      	ldr	r3, [r7, #32]
 8003716:	4413      	add	r3, r2
 8003718:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003726:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800372e:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	015a      	lsls	r2, r3, #5
 8003734:	6a3b      	ldr	r3, [r7, #32]
 8003736:	4413      	add	r3, r2
 8003738:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800373c:	461a      	mov	r2, r3
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8003742:	6879      	ldr	r1, [r7, #4]
 8003744:	69ba      	ldr	r2, [r7, #24]
 8003746:	4613      	mov	r3, r2
 8003748:	011b      	lsls	r3, r3, #4
 800374a:	1a9b      	subs	r3, r3, r2
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	440b      	add	r3, r1
 8003750:	333c      	adds	r3, #60	@ 0x3c
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	f083 0301 	eor.w	r3, r3, #1
 8003758:	b2d8      	uxtb	r0, r3
 800375a:	6879      	ldr	r1, [r7, #4]
 800375c:	69ba      	ldr	r2, [r7, #24]
 800375e:	4613      	mov	r3, r2
 8003760:	011b      	lsls	r3, r3, #4
 8003762:	1a9b      	subs	r3, r3, r2
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	440b      	add	r3, r1
 8003768:	333c      	adds	r3, #60	@ 0x3c
 800376a:	4602      	mov	r2, r0
 800376c:	701a      	strb	r2, [r3, #0]
      break;
 800376e:	e00c      	b.n	800378a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003770:	6879      	ldr	r1, [r7, #4]
 8003772:	69ba      	ldr	r2, [r7, #24]
 8003774:	4613      	mov	r3, r2
 8003776:	011b      	lsls	r3, r3, #4
 8003778:	1a9b      	subs	r3, r3, r2
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	440b      	add	r3, r1
 800377e:	334c      	adds	r3, #76	@ 0x4c
 8003780:	2204      	movs	r2, #4
 8003782:	701a      	strb	r2, [r3, #0]
      break;
 8003784:	e001      	b.n	800378a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8003786:	bf00      	nop
 8003788:	e000      	b.n	800378c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800378a:	bf00      	nop
  }
}
 800378c:	bf00      	nop
 800378e:	3728      	adds	r7, #40	@ 0x28
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}

08003794 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b086      	sub	sp, #24
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80037c0:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f003 0302 	and.w	r3, r3, #2
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d10b      	bne.n	80037e4 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f003 0301 	and.w	r3, r3, #1
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d102      	bne.n	80037dc <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f009 f842 	bl	800c860 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	f043 0302 	orr.w	r3, r3, #2
 80037e2:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f003 0308 	and.w	r3, r3, #8
 80037ea:	2b08      	cmp	r3, #8
 80037ec:	d132      	bne.n	8003854 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	f043 0308 	orr.w	r3, r3, #8
 80037f4:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	f003 0304 	and.w	r3, r3, #4
 80037fc:	2b04      	cmp	r3, #4
 80037fe:	d126      	bne.n	800384e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	7a5b      	ldrb	r3, [r3, #9]
 8003804:	2b02      	cmp	r3, #2
 8003806:	d113      	bne.n	8003830 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800380e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003812:	d106      	bne.n	8003822 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2102      	movs	r1, #2
 800381a:	4618      	mov	r0, r3
 800381c:	f002 feea 	bl	80065f4 <USB_InitFSLSPClkSel>
 8003820:	e011      	b.n	8003846 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	2101      	movs	r1, #1
 8003828:	4618      	mov	r0, r3
 800382a:	f002 fee3 	bl	80065f4 <USB_InitFSLSPClkSel>
 800382e:	e00a      	b.n	8003846 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	79db      	ldrb	r3, [r3, #7]
 8003834:	2b01      	cmp	r3, #1
 8003836:	d106      	bne.n	8003846 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800383e:	461a      	mov	r2, r3
 8003840:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003844:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f009 f838 	bl	800c8bc <HAL_HCD_PortEnabled_Callback>
 800384c:	e002      	b.n	8003854 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f009 f842 	bl	800c8d8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f003 0320 	and.w	r3, r3, #32
 800385a:	2b20      	cmp	r3, #32
 800385c:	d103      	bne.n	8003866 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	f043 0320 	orr.w	r3, r3, #32
 8003864:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800386c:	461a      	mov	r2, r3
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	6013      	str	r3, [r2, #0]
}
 8003872:	bf00      	nop
 8003874:	3718      	adds	r7, #24
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
	...

0800387c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d101      	bne.n	800388e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e12b      	b.n	8003ae6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003894:	b2db      	uxtb	r3, r3
 8003896:	2b00      	cmp	r3, #0
 8003898:	d106      	bne.n	80038a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f7fc ffa8 	bl	80007f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2224      	movs	r2, #36	@ 0x24
 80038ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f022 0201 	bic.w	r2, r2, #1
 80038be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80038ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80038de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80038e0:	f001 fa20 	bl	8004d24 <HAL_RCC_GetPCLK1Freq>
 80038e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	4a81      	ldr	r2, [pc, #516]	@ (8003af0 <HAL_I2C_Init+0x274>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d807      	bhi.n	8003900 <HAL_I2C_Init+0x84>
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	4a80      	ldr	r2, [pc, #512]	@ (8003af4 <HAL_I2C_Init+0x278>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	bf94      	ite	ls
 80038f8:	2301      	movls	r3, #1
 80038fa:	2300      	movhi	r3, #0
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	e006      	b.n	800390e <HAL_I2C_Init+0x92>
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	4a7d      	ldr	r2, [pc, #500]	@ (8003af8 <HAL_I2C_Init+0x27c>)
 8003904:	4293      	cmp	r3, r2
 8003906:	bf94      	ite	ls
 8003908:	2301      	movls	r3, #1
 800390a:	2300      	movhi	r3, #0
 800390c:	b2db      	uxtb	r3, r3
 800390e:	2b00      	cmp	r3, #0
 8003910:	d001      	beq.n	8003916 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e0e7      	b.n	8003ae6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	4a78      	ldr	r2, [pc, #480]	@ (8003afc <HAL_I2C_Init+0x280>)
 800391a:	fba2 2303 	umull	r2, r3, r2, r3
 800391e:	0c9b      	lsrs	r3, r3, #18
 8003920:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	68ba      	ldr	r2, [r7, #8]
 8003932:	430a      	orrs	r2, r1
 8003934:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	6a1b      	ldr	r3, [r3, #32]
 800393c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	4a6a      	ldr	r2, [pc, #424]	@ (8003af0 <HAL_I2C_Init+0x274>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d802      	bhi.n	8003950 <HAL_I2C_Init+0xd4>
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	3301      	adds	r3, #1
 800394e:	e009      	b.n	8003964 <HAL_I2C_Init+0xe8>
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003956:	fb02 f303 	mul.w	r3, r2, r3
 800395a:	4a69      	ldr	r2, [pc, #420]	@ (8003b00 <HAL_I2C_Init+0x284>)
 800395c:	fba2 2303 	umull	r2, r3, r2, r3
 8003960:	099b      	lsrs	r3, r3, #6
 8003962:	3301      	adds	r3, #1
 8003964:	687a      	ldr	r2, [r7, #4]
 8003966:	6812      	ldr	r2, [r2, #0]
 8003968:	430b      	orrs	r3, r1
 800396a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	69db      	ldr	r3, [r3, #28]
 8003972:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003976:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	495c      	ldr	r1, [pc, #368]	@ (8003af0 <HAL_I2C_Init+0x274>)
 8003980:	428b      	cmp	r3, r1
 8003982:	d819      	bhi.n	80039b8 <HAL_I2C_Init+0x13c>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	1e59      	subs	r1, r3, #1
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	005b      	lsls	r3, r3, #1
 800398e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003992:	1c59      	adds	r1, r3, #1
 8003994:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003998:	400b      	ands	r3, r1
 800399a:	2b00      	cmp	r3, #0
 800399c:	d00a      	beq.n	80039b4 <HAL_I2C_Init+0x138>
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	1e59      	subs	r1, r3, #1
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	005b      	lsls	r3, r3, #1
 80039a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80039ac:	3301      	adds	r3, #1
 80039ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039b2:	e051      	b.n	8003a58 <HAL_I2C_Init+0x1dc>
 80039b4:	2304      	movs	r3, #4
 80039b6:	e04f      	b.n	8003a58 <HAL_I2C_Init+0x1dc>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d111      	bne.n	80039e4 <HAL_I2C_Init+0x168>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	1e58      	subs	r0, r3, #1
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6859      	ldr	r1, [r3, #4]
 80039c8:	460b      	mov	r3, r1
 80039ca:	005b      	lsls	r3, r3, #1
 80039cc:	440b      	add	r3, r1
 80039ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80039d2:	3301      	adds	r3, #1
 80039d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039d8:	2b00      	cmp	r3, #0
 80039da:	bf0c      	ite	eq
 80039dc:	2301      	moveq	r3, #1
 80039de:	2300      	movne	r3, #0
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	e012      	b.n	8003a0a <HAL_I2C_Init+0x18e>
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	1e58      	subs	r0, r3, #1
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6859      	ldr	r1, [r3, #4]
 80039ec:	460b      	mov	r3, r1
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	440b      	add	r3, r1
 80039f2:	0099      	lsls	r1, r3, #2
 80039f4:	440b      	add	r3, r1
 80039f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80039fa:	3301      	adds	r3, #1
 80039fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	bf0c      	ite	eq
 8003a04:	2301      	moveq	r3, #1
 8003a06:	2300      	movne	r3, #0
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d001      	beq.n	8003a12 <HAL_I2C_Init+0x196>
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e022      	b.n	8003a58 <HAL_I2C_Init+0x1dc>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d10e      	bne.n	8003a38 <HAL_I2C_Init+0x1bc>
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	1e58      	subs	r0, r3, #1
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6859      	ldr	r1, [r3, #4]
 8003a22:	460b      	mov	r3, r1
 8003a24:	005b      	lsls	r3, r3, #1
 8003a26:	440b      	add	r3, r1
 8003a28:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a2c:	3301      	adds	r3, #1
 8003a2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a36:	e00f      	b.n	8003a58 <HAL_I2C_Init+0x1dc>
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	1e58      	subs	r0, r3, #1
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6859      	ldr	r1, [r3, #4]
 8003a40:	460b      	mov	r3, r1
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	440b      	add	r3, r1
 8003a46:	0099      	lsls	r1, r3, #2
 8003a48:	440b      	add	r3, r1
 8003a4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a4e:	3301      	adds	r3, #1
 8003a50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a58:	6879      	ldr	r1, [r7, #4]
 8003a5a:	6809      	ldr	r1, [r1, #0]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	69da      	ldr	r2, [r3, #28]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6a1b      	ldr	r3, [r3, #32]
 8003a72:	431a      	orrs	r2, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	430a      	orrs	r2, r1
 8003a7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003a86:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	6911      	ldr	r1, [r2, #16]
 8003a8e:	687a      	ldr	r2, [r7, #4]
 8003a90:	68d2      	ldr	r2, [r2, #12]
 8003a92:	4311      	orrs	r1, r2
 8003a94:	687a      	ldr	r2, [r7, #4]
 8003a96:	6812      	ldr	r2, [r2, #0]
 8003a98:	430b      	orrs	r3, r1
 8003a9a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	695a      	ldr	r2, [r3, #20]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	431a      	orrs	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f042 0201 	orr.w	r2, r2, #1
 8003ac6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2220      	movs	r2, #32
 8003ad2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3710      	adds	r7, #16
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	000186a0 	.word	0x000186a0
 8003af4:	001e847f 	.word	0x001e847f
 8003af8:	003d08ff 	.word	0x003d08ff
 8003afc:	431bde83 	.word	0x431bde83
 8003b00:	10624dd3 	.word	0x10624dd3

08003b04 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b088      	sub	sp, #32
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d101      	bne.n	8003b16 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e128      	b.n	8003d68 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d109      	bne.n	8003b36 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4a90      	ldr	r2, [pc, #576]	@ (8003d70 <HAL_I2S_Init+0x26c>)
 8003b2e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f7fc fed9 	bl	80008e8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2202      	movs	r2, #2
 8003b3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	69db      	ldr	r3, [r3, #28]
 8003b44:	687a      	ldr	r2, [r7, #4]
 8003b46:	6812      	ldr	r2, [r2, #0]
 8003b48:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003b4c:	f023 030f 	bic.w	r3, r3, #15
 8003b50:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2202      	movs	r2, #2
 8003b58:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	695b      	ldr	r3, [r3, #20]
 8003b5e:	2b02      	cmp	r3, #2
 8003b60:	d060      	beq.n	8003c24 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	68db      	ldr	r3, [r3, #12]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d102      	bne.n	8003b70 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003b6a:	2310      	movs	r3, #16
 8003b6c:	617b      	str	r3, [r7, #20]
 8003b6e:	e001      	b.n	8003b74 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003b70:	2320      	movs	r3, #32
 8003b72:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	2b20      	cmp	r3, #32
 8003b7a:	d802      	bhi.n	8003b82 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	005b      	lsls	r3, r3, #1
 8003b80:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003b82:	2001      	movs	r0, #1
 8003b84:	f001 fa0a 	bl	8004f9c <HAL_RCCEx_GetPeriphCLKFreq>
 8003b88:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	691b      	ldr	r3, [r3, #16]
 8003b8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b92:	d125      	bne.n	8003be0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d010      	beq.n	8003bbe <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	68fa      	ldr	r2, [r7, #12]
 8003ba2:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	4413      	add	r3, r2
 8003bac:	005b      	lsls	r3, r3, #1
 8003bae:	461a      	mov	r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	695b      	ldr	r3, [r3, #20]
 8003bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb8:	3305      	adds	r3, #5
 8003bba:	613b      	str	r3, [r7, #16]
 8003bbc:	e01f      	b.n	8003bfe <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	00db      	lsls	r3, r3, #3
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bc8:	4613      	mov	r3, r2
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	4413      	add	r3, r2
 8003bce:	005b      	lsls	r3, r3, #1
 8003bd0:	461a      	mov	r2, r3
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bda:	3305      	adds	r3, #5
 8003bdc:	613b      	str	r3, [r7, #16]
 8003bde:	e00e      	b.n	8003bfe <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003be0:	68fa      	ldr	r2, [r7, #12]
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003be8:	4613      	mov	r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	4413      	add	r3, r2
 8003bee:	005b      	lsls	r3, r3, #1
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	695b      	ldr	r3, [r3, #20]
 8003bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bfa:	3305      	adds	r3, #5
 8003bfc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	4a5c      	ldr	r2, [pc, #368]	@ (8003d74 <HAL_I2S_Init+0x270>)
 8003c02:	fba2 2303 	umull	r2, r3, r2, r3
 8003c06:	08db      	lsrs	r3, r3, #3
 8003c08:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	f003 0301 	and.w	r3, r3, #1
 8003c10:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003c12:	693a      	ldr	r2, [r7, #16]
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	1ad3      	subs	r3, r2, r3
 8003c18:	085b      	lsrs	r3, r3, #1
 8003c1a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003c1c:	69bb      	ldr	r3, [r7, #24]
 8003c1e:	021b      	lsls	r3, r3, #8
 8003c20:	61bb      	str	r3, [r7, #24]
 8003c22:	e003      	b.n	8003c2c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003c24:	2302      	movs	r3, #2
 8003c26:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d902      	bls.n	8003c38 <HAL_I2S_Init+0x134>
 8003c32:	69fb      	ldr	r3, [r7, #28]
 8003c34:	2bff      	cmp	r3, #255	@ 0xff
 8003c36:	d907      	bls.n	8003c48 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c3c:	f043 0210 	orr.w	r2, r3, #16
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e08f      	b.n	8003d68 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	691a      	ldr	r2, [r3, #16]
 8003c4c:	69bb      	ldr	r3, [r7, #24]
 8003c4e:	ea42 0103 	orr.w	r1, r2, r3
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	69fa      	ldr	r2, [r7, #28]
 8003c58:	430a      	orrs	r2, r1
 8003c5a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	69db      	ldr	r3, [r3, #28]
 8003c62:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003c66:	f023 030f 	bic.w	r3, r3, #15
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	6851      	ldr	r1, [r2, #4]
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	6892      	ldr	r2, [r2, #8]
 8003c72:	4311      	orrs	r1, r2
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	68d2      	ldr	r2, [r2, #12]
 8003c78:	4311      	orrs	r1, r2
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	6992      	ldr	r2, [r2, #24]
 8003c7e:	430a      	orrs	r2, r1
 8003c80:	431a      	orrs	r2, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c8a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6a1b      	ldr	r3, [r3, #32]
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d161      	bne.n	8003d58 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	4a38      	ldr	r2, [pc, #224]	@ (8003d78 <HAL_I2S_Init+0x274>)
 8003c98:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a37      	ldr	r2, [pc, #220]	@ (8003d7c <HAL_I2S_Init+0x278>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d101      	bne.n	8003ca8 <HAL_I2S_Init+0x1a4>
 8003ca4:	4b36      	ldr	r3, [pc, #216]	@ (8003d80 <HAL_I2S_Init+0x27c>)
 8003ca6:	e001      	b.n	8003cac <HAL_I2S_Init+0x1a8>
 8003ca8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cac:	69db      	ldr	r3, [r3, #28]
 8003cae:	687a      	ldr	r2, [r7, #4]
 8003cb0:	6812      	ldr	r2, [r2, #0]
 8003cb2:	4932      	ldr	r1, [pc, #200]	@ (8003d7c <HAL_I2S_Init+0x278>)
 8003cb4:	428a      	cmp	r2, r1
 8003cb6:	d101      	bne.n	8003cbc <HAL_I2S_Init+0x1b8>
 8003cb8:	4a31      	ldr	r2, [pc, #196]	@ (8003d80 <HAL_I2S_Init+0x27c>)
 8003cba:	e001      	b.n	8003cc0 <HAL_I2S_Init+0x1bc>
 8003cbc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003cc0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003cc4:	f023 030f 	bic.w	r3, r3, #15
 8003cc8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a2b      	ldr	r2, [pc, #172]	@ (8003d7c <HAL_I2S_Init+0x278>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d101      	bne.n	8003cd8 <HAL_I2S_Init+0x1d4>
 8003cd4:	4b2a      	ldr	r3, [pc, #168]	@ (8003d80 <HAL_I2S_Init+0x27c>)
 8003cd6:	e001      	b.n	8003cdc <HAL_I2S_Init+0x1d8>
 8003cd8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cdc:	2202      	movs	r2, #2
 8003cde:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a25      	ldr	r2, [pc, #148]	@ (8003d7c <HAL_I2S_Init+0x278>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d101      	bne.n	8003cee <HAL_I2S_Init+0x1ea>
 8003cea:	4b25      	ldr	r3, [pc, #148]	@ (8003d80 <HAL_I2S_Init+0x27c>)
 8003cec:	e001      	b.n	8003cf2 <HAL_I2S_Init+0x1ee>
 8003cee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cf2:	69db      	ldr	r3, [r3, #28]
 8003cf4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cfe:	d003      	beq.n	8003d08 <HAL_I2S_Init+0x204>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d103      	bne.n	8003d10 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003d08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003d0c:	613b      	str	r3, [r7, #16]
 8003d0e:	e001      	b.n	8003d14 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003d10:	2300      	movs	r3, #0
 8003d12:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	699b      	ldr	r3, [r3, #24]
 8003d30:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d32:	4313      	orrs	r3, r2
 8003d34:	b29a      	uxth	r2, r3
 8003d36:	897b      	ldrh	r3, [r7, #10]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003d40:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a0d      	ldr	r2, [pc, #52]	@ (8003d7c <HAL_I2S_Init+0x278>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d101      	bne.n	8003d50 <HAL_I2S_Init+0x24c>
 8003d4c:	4b0c      	ldr	r3, [pc, #48]	@ (8003d80 <HAL_I2S_Init+0x27c>)
 8003d4e:	e001      	b.n	8003d54 <HAL_I2S_Init+0x250>
 8003d50:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d54:	897a      	ldrh	r2, [r7, #10]
 8003d56:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2201      	movs	r2, #1
 8003d62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003d66:	2300      	movs	r3, #0
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3720      	adds	r7, #32
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	08003e7b 	.word	0x08003e7b
 8003d74:	cccccccd 	.word	0xcccccccd
 8003d78:	08003f91 	.word	0x08003f91
 8003d7c:	40003800 	.word	0x40003800
 8003d80:	40003400 	.word	0x40003400

08003d84 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b083      	sub	sp, #12
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003d8c:	bf00      	nop
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr

08003d98 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003da0:	bf00      	nop
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr

08003dac <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003db4:	bf00      	nop
 8003db6:	370c      	adds	r7, #12
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr

08003dc0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dcc:	881a      	ldrh	r2, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd8:	1c9a      	adds	r2, r3, #2
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	3b01      	subs	r3, #1
 8003de6:	b29a      	uxth	r2, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d10e      	bne.n	8003e14 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e04:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f7ff ffb8 	bl	8003d84 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003e14:	bf00      	nop
 8003e16:	3708      	adds	r7, #8
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}

08003e1c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b082      	sub	sp, #8
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	68da      	ldr	r2, [r3, #12]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e2e:	b292      	uxth	r2, r2
 8003e30:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e36:	1c9a      	adds	r2, r3, #2
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	3b01      	subs	r3, #1
 8003e44:	b29a      	uxth	r2, r3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d10e      	bne.n	8003e72 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	685a      	ldr	r2, [r3, #4]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003e62:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f7ff ff93 	bl	8003d98 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003e72:	bf00      	nop
 8003e74:	3708      	adds	r7, #8
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}

08003e7a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003e7a:	b580      	push	{r7, lr}
 8003e7c:	b086      	sub	sp, #24
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	2b04      	cmp	r3, #4
 8003e94:	d13a      	bne.n	8003f0c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	f003 0301 	and.w	r3, r3, #1
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d109      	bne.n	8003eb4 <I2S_IRQHandler+0x3a>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003eaa:	2b40      	cmp	r3, #64	@ 0x40
 8003eac:	d102      	bne.n	8003eb4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f7ff ffb4 	bl	8003e1c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003eba:	2b40      	cmp	r3, #64	@ 0x40
 8003ebc:	d126      	bne.n	8003f0c <I2S_IRQHandler+0x92>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f003 0320 	and.w	r3, r3, #32
 8003ec8:	2b20      	cmp	r3, #32
 8003eca:	d11f      	bne.n	8003f0c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	685a      	ldr	r2, [r3, #4]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003eda:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003edc:	2300      	movs	r3, #0
 8003ede:	613b      	str	r3, [r7, #16]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	613b      	str	r3, [r7, #16]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	613b      	str	r3, [r7, #16]
 8003ef0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003efe:	f043 0202 	orr.w	r2, r3, #2
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f7ff ff50 	bl	8003dac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	2b03      	cmp	r3, #3
 8003f16:	d136      	bne.n	8003f86 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	f003 0302 	and.w	r3, r3, #2
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d109      	bne.n	8003f36 <I2S_IRQHandler+0xbc>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f2c:	2b80      	cmp	r3, #128	@ 0x80
 8003f2e:	d102      	bne.n	8003f36 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f7ff ff45 	bl	8003dc0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	f003 0308 	and.w	r3, r3, #8
 8003f3c:	2b08      	cmp	r3, #8
 8003f3e:	d122      	bne.n	8003f86 <I2S_IRQHandler+0x10c>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f003 0320 	and.w	r3, r3, #32
 8003f4a:	2b20      	cmp	r3, #32
 8003f4c:	d11b      	bne.n	8003f86 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	685a      	ldr	r2, [r3, #4]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003f5c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003f5e:	2300      	movs	r3, #0
 8003f60:	60fb      	str	r3, [r7, #12]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	60fb      	str	r3, [r7, #12]
 8003f6a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f78:	f043 0204 	orr.w	r2, r3, #4
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f7ff ff13 	bl	8003dac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003f86:	bf00      	nop
 8003f88:	3718      	adds	r7, #24
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
	...

08003f90 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b088      	sub	sp, #32
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a92      	ldr	r2, [pc, #584]	@ (80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d101      	bne.n	8003fae <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003faa:	4b92      	ldr	r3, [pc, #584]	@ (80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fac:	e001      	b.n	8003fb2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003fae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a8b      	ldr	r2, [pc, #556]	@ (80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d101      	bne.n	8003fcc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003fc8:	4b8a      	ldr	r3, [pc, #552]	@ (80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fca:	e001      	b.n	8003fd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003fcc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fdc:	d004      	beq.n	8003fe8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f040 8099 	bne.w	800411a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	f003 0302 	and.w	r3, r3, #2
 8003fee:	2b02      	cmp	r3, #2
 8003ff0:	d107      	bne.n	8004002 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d002      	beq.n	8004002 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f000 f925 	bl	800424c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004002:	69bb      	ldr	r3, [r7, #24]
 8004004:	f003 0301 	and.w	r3, r3, #1
 8004008:	2b01      	cmp	r3, #1
 800400a:	d107      	bne.n	800401c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004012:	2b00      	cmp	r3, #0
 8004014:	d002      	beq.n	800401c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f000 f9c8 	bl	80043ac <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800401c:	69bb      	ldr	r3, [r7, #24]
 800401e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004022:	2b40      	cmp	r3, #64	@ 0x40
 8004024:	d13a      	bne.n	800409c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	f003 0320 	and.w	r3, r3, #32
 800402c:	2b00      	cmp	r3, #0
 800402e:	d035      	beq.n	800409c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a6e      	ldr	r2, [pc, #440]	@ (80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d101      	bne.n	800403e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800403a:	4b6e      	ldr	r3, [pc, #440]	@ (80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800403c:	e001      	b.n	8004042 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800403e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004042:	685a      	ldr	r2, [r3, #4]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4969      	ldr	r1, [pc, #420]	@ (80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800404a:	428b      	cmp	r3, r1
 800404c:	d101      	bne.n	8004052 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800404e:	4b69      	ldr	r3, [pc, #420]	@ (80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004050:	e001      	b.n	8004056 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004052:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004056:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800405a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	685a      	ldr	r2, [r3, #4]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800406a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800406c:	2300      	movs	r3, #0
 800406e:	60fb      	str	r3, [r7, #12]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	68db      	ldr	r3, [r3, #12]
 8004076:	60fb      	str	r3, [r7, #12]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	60fb      	str	r3, [r7, #12]
 8004080:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2201      	movs	r2, #1
 8004086:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800408e:	f043 0202 	orr.w	r2, r3, #2
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f7ff fe88 	bl	8003dac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800409c:	69fb      	ldr	r3, [r7, #28]
 800409e:	f003 0308 	and.w	r3, r3, #8
 80040a2:	2b08      	cmp	r3, #8
 80040a4:	f040 80c3 	bne.w	800422e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	f003 0320 	and.w	r3, r3, #32
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	f000 80bd 	beq.w	800422e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	685a      	ldr	r2, [r3, #4]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80040c2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a49      	ldr	r2, [pc, #292]	@ (80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d101      	bne.n	80040d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80040ce:	4b49      	ldr	r3, [pc, #292]	@ (80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040d0:	e001      	b.n	80040d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80040d2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040d6:	685a      	ldr	r2, [r3, #4]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4944      	ldr	r1, [pc, #272]	@ (80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040de:	428b      	cmp	r3, r1
 80040e0:	d101      	bne.n	80040e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80040e2:	4b44      	ldr	r3, [pc, #272]	@ (80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040e4:	e001      	b.n	80040ea <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80040e6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040ea:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80040ee:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80040f0:	2300      	movs	r3, #0
 80040f2:	60bb      	str	r3, [r7, #8]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	60bb      	str	r3, [r7, #8]
 80040fc:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2201      	movs	r2, #1
 8004102:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800410a:	f043 0204 	orr.w	r2, r3, #4
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f7ff fe4a 	bl	8003dac <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004118:	e089      	b.n	800422e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800411a:	69bb      	ldr	r3, [r7, #24]
 800411c:	f003 0302 	and.w	r3, r3, #2
 8004120:	2b02      	cmp	r3, #2
 8004122:	d107      	bne.n	8004134 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800412a:	2b00      	cmp	r3, #0
 800412c:	d002      	beq.n	8004134 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f000 f8be 	bl	80042b0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004134:	69fb      	ldr	r3, [r7, #28]
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	2b01      	cmp	r3, #1
 800413c:	d107      	bne.n	800414e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004144:	2b00      	cmp	r3, #0
 8004146:	d002      	beq.n	800414e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f000 f8fd 	bl	8004348 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004154:	2b40      	cmp	r3, #64	@ 0x40
 8004156:	d12f      	bne.n	80041b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	f003 0320 	and.w	r3, r3, #32
 800415e:	2b00      	cmp	r3, #0
 8004160:	d02a      	beq.n	80041b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	685a      	ldr	r2, [r3, #4]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004170:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a1e      	ldr	r2, [pc, #120]	@ (80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d101      	bne.n	8004180 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800417c:	4b1d      	ldr	r3, [pc, #116]	@ (80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800417e:	e001      	b.n	8004184 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004180:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004184:	685a      	ldr	r2, [r3, #4]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4919      	ldr	r1, [pc, #100]	@ (80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800418c:	428b      	cmp	r3, r1
 800418e:	d101      	bne.n	8004194 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004190:	4b18      	ldr	r3, [pc, #96]	@ (80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004192:	e001      	b.n	8004198 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004194:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004198:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800419c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2201      	movs	r2, #1
 80041a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041aa:	f043 0202 	orr.w	r2, r3, #2
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f7ff fdfa 	bl	8003dac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80041b8:	69bb      	ldr	r3, [r7, #24]
 80041ba:	f003 0308 	and.w	r3, r3, #8
 80041be:	2b08      	cmp	r3, #8
 80041c0:	d136      	bne.n	8004230 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	f003 0320 	and.w	r3, r3, #32
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d031      	beq.n	8004230 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a07      	ldr	r2, [pc, #28]	@ (80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d101      	bne.n	80041da <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80041d6:	4b07      	ldr	r3, [pc, #28]	@ (80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041d8:	e001      	b.n	80041de <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80041da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041de:	685a      	ldr	r2, [r3, #4]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4902      	ldr	r1, [pc, #8]	@ (80041f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041e6:	428b      	cmp	r3, r1
 80041e8:	d106      	bne.n	80041f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80041ea:	4b02      	ldr	r3, [pc, #8]	@ (80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041ec:	e006      	b.n	80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80041ee:	bf00      	nop
 80041f0:	40003800 	.word	0x40003800
 80041f4:	40003400 	.word	0x40003400
 80041f8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041fc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004200:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	685a      	ldr	r2, [r3, #4]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004210:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2201      	movs	r2, #1
 8004216:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800421e:	f043 0204 	orr.w	r2, r3, #4
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f7ff fdc0 	bl	8003dac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800422c:	e000      	b.n	8004230 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800422e:	bf00      	nop
}
 8004230:	bf00      	nop
 8004232:	3720      	adds	r7, #32
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}

08004238 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004240:	bf00      	nop
 8004242:	370c      	adds	r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr

0800424c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b082      	sub	sp, #8
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004258:	1c99      	adds	r1, r3, #2
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	6251      	str	r1, [r2, #36]	@ 0x24
 800425e:	881a      	ldrh	r2, [r3, #0]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800426a:	b29b      	uxth	r3, r3
 800426c:	3b01      	subs	r3, #1
 800426e:	b29a      	uxth	r2, r3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004278:	b29b      	uxth	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	d113      	bne.n	80042a6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	685a      	ldr	r2, [r3, #4]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800428c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004292:	b29b      	uxth	r3, r3
 8004294:	2b00      	cmp	r3, #0
 8004296:	d106      	bne.n	80042a6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f7ff ffc9 	bl	8004238 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80042a6:	bf00      	nop
 80042a8:	3708      	adds	r7, #8
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
	...

080042b0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b082      	sub	sp, #8
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042bc:	1c99      	adds	r1, r3, #2
 80042be:	687a      	ldr	r2, [r7, #4]
 80042c0:	6251      	str	r1, [r2, #36]	@ 0x24
 80042c2:	8819      	ldrh	r1, [r3, #0]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a1d      	ldr	r2, [pc, #116]	@ (8004340 <I2SEx_TxISR_I2SExt+0x90>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d101      	bne.n	80042d2 <I2SEx_TxISR_I2SExt+0x22>
 80042ce:	4b1d      	ldr	r3, [pc, #116]	@ (8004344 <I2SEx_TxISR_I2SExt+0x94>)
 80042d0:	e001      	b.n	80042d6 <I2SEx_TxISR_I2SExt+0x26>
 80042d2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042d6:	460a      	mov	r2, r1
 80042d8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042de:	b29b      	uxth	r3, r3
 80042e0:	3b01      	subs	r3, #1
 80042e2:	b29a      	uxth	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d121      	bne.n	8004336 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a12      	ldr	r2, [pc, #72]	@ (8004340 <I2SEx_TxISR_I2SExt+0x90>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d101      	bne.n	8004300 <I2SEx_TxISR_I2SExt+0x50>
 80042fc:	4b11      	ldr	r3, [pc, #68]	@ (8004344 <I2SEx_TxISR_I2SExt+0x94>)
 80042fe:	e001      	b.n	8004304 <I2SEx_TxISR_I2SExt+0x54>
 8004300:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004304:	685a      	ldr	r2, [r3, #4]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	490d      	ldr	r1, [pc, #52]	@ (8004340 <I2SEx_TxISR_I2SExt+0x90>)
 800430c:	428b      	cmp	r3, r1
 800430e:	d101      	bne.n	8004314 <I2SEx_TxISR_I2SExt+0x64>
 8004310:	4b0c      	ldr	r3, [pc, #48]	@ (8004344 <I2SEx_TxISR_I2SExt+0x94>)
 8004312:	e001      	b.n	8004318 <I2SEx_TxISR_I2SExt+0x68>
 8004314:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004318:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800431c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004322:	b29b      	uxth	r3, r3
 8004324:	2b00      	cmp	r3, #0
 8004326:	d106      	bne.n	8004336 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	f7ff ff81 	bl	8004238 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004336:	bf00      	nop
 8004338:	3708      	adds	r7, #8
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	40003800 	.word	0x40003800
 8004344:	40003400 	.word	0x40003400

08004348 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b082      	sub	sp, #8
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	68d8      	ldr	r0, [r3, #12]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800435a:	1c99      	adds	r1, r3, #2
 800435c:	687a      	ldr	r2, [r7, #4]
 800435e:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004360:	b282      	uxth	r2, r0
 8004362:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004368:	b29b      	uxth	r3, r3
 800436a:	3b01      	subs	r3, #1
 800436c:	b29a      	uxth	r2, r3
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004376:	b29b      	uxth	r3, r3
 8004378:	2b00      	cmp	r3, #0
 800437a:	d113      	bne.n	80043a4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	685a      	ldr	r2, [r3, #4]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800438a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004390:	b29b      	uxth	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	d106      	bne.n	80043a4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2201      	movs	r2, #1
 800439a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f7ff ff4a 	bl	8004238 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80043a4:	bf00      	nop
 80043a6:	3708      	adds	r7, #8
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b082      	sub	sp, #8
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a20      	ldr	r2, [pc, #128]	@ (800443c <I2SEx_RxISR_I2SExt+0x90>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d101      	bne.n	80043c2 <I2SEx_RxISR_I2SExt+0x16>
 80043be:	4b20      	ldr	r3, [pc, #128]	@ (8004440 <I2SEx_RxISR_I2SExt+0x94>)
 80043c0:	e001      	b.n	80043c6 <I2SEx_RxISR_I2SExt+0x1a>
 80043c2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80043c6:	68d8      	ldr	r0, [r3, #12]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043cc:	1c99      	adds	r1, r3, #2
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80043d2:	b282      	uxth	r2, r0
 80043d4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80043da:	b29b      	uxth	r3, r3
 80043dc:	3b01      	subs	r3, #1
 80043de:	b29a      	uxth	r2, r3
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d121      	bne.n	8004432 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a12      	ldr	r2, [pc, #72]	@ (800443c <I2SEx_RxISR_I2SExt+0x90>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d101      	bne.n	80043fc <I2SEx_RxISR_I2SExt+0x50>
 80043f8:	4b11      	ldr	r3, [pc, #68]	@ (8004440 <I2SEx_RxISR_I2SExt+0x94>)
 80043fa:	e001      	b.n	8004400 <I2SEx_RxISR_I2SExt+0x54>
 80043fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004400:	685a      	ldr	r2, [r3, #4]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	490d      	ldr	r1, [pc, #52]	@ (800443c <I2SEx_RxISR_I2SExt+0x90>)
 8004408:	428b      	cmp	r3, r1
 800440a:	d101      	bne.n	8004410 <I2SEx_RxISR_I2SExt+0x64>
 800440c:	4b0c      	ldr	r3, [pc, #48]	@ (8004440 <I2SEx_RxISR_I2SExt+0x94>)
 800440e:	e001      	b.n	8004414 <I2SEx_RxISR_I2SExt+0x68>
 8004410:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004414:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004418:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800441e:	b29b      	uxth	r3, r3
 8004420:	2b00      	cmp	r3, #0
 8004422:	d106      	bne.n	8004432 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f7ff ff03 	bl	8004238 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004432:	bf00      	nop
 8004434:	3708      	adds	r7, #8
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	40003800 	.word	0x40003800
 8004440:	40003400 	.word	0x40003400

08004444 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b086      	sub	sp, #24
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d101      	bne.n	8004456 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	e267      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0301 	and.w	r3, r3, #1
 800445e:	2b00      	cmp	r3, #0
 8004460:	d075      	beq.n	800454e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004462:	4b88      	ldr	r3, [pc, #544]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f003 030c 	and.w	r3, r3, #12
 800446a:	2b04      	cmp	r3, #4
 800446c:	d00c      	beq.n	8004488 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800446e:	4b85      	ldr	r3, [pc, #532]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004476:	2b08      	cmp	r3, #8
 8004478:	d112      	bne.n	80044a0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800447a:	4b82      	ldr	r3, [pc, #520]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004482:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004486:	d10b      	bne.n	80044a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004488:	4b7e      	ldr	r3, [pc, #504]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004490:	2b00      	cmp	r3, #0
 8004492:	d05b      	beq.n	800454c <HAL_RCC_OscConfig+0x108>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d157      	bne.n	800454c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e242      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044a8:	d106      	bne.n	80044b8 <HAL_RCC_OscConfig+0x74>
 80044aa:	4b76      	ldr	r3, [pc, #472]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a75      	ldr	r2, [pc, #468]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80044b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044b4:	6013      	str	r3, [r2, #0]
 80044b6:	e01d      	b.n	80044f4 <HAL_RCC_OscConfig+0xb0>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044c0:	d10c      	bne.n	80044dc <HAL_RCC_OscConfig+0x98>
 80044c2:	4b70      	ldr	r3, [pc, #448]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a6f      	ldr	r2, [pc, #444]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80044c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044cc:	6013      	str	r3, [r2, #0]
 80044ce:	4b6d      	ldr	r3, [pc, #436]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a6c      	ldr	r2, [pc, #432]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80044d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044d8:	6013      	str	r3, [r2, #0]
 80044da:	e00b      	b.n	80044f4 <HAL_RCC_OscConfig+0xb0>
 80044dc:	4b69      	ldr	r3, [pc, #420]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a68      	ldr	r2, [pc, #416]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80044e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044e6:	6013      	str	r3, [r2, #0]
 80044e8:	4b66      	ldr	r3, [pc, #408]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a65      	ldr	r2, [pc, #404]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80044ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d013      	beq.n	8004524 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044fc:	f7fc fde6 	bl	80010cc <HAL_GetTick>
 8004500:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004502:	e008      	b.n	8004516 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004504:	f7fc fde2 	bl	80010cc <HAL_GetTick>
 8004508:	4602      	mov	r2, r0
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	2b64      	cmp	r3, #100	@ 0x64
 8004510:	d901      	bls.n	8004516 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e207      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004516:	4b5b      	ldr	r3, [pc, #364]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800451e:	2b00      	cmp	r3, #0
 8004520:	d0f0      	beq.n	8004504 <HAL_RCC_OscConfig+0xc0>
 8004522:	e014      	b.n	800454e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004524:	f7fc fdd2 	bl	80010cc <HAL_GetTick>
 8004528:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800452a:	e008      	b.n	800453e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800452c:	f7fc fdce 	bl	80010cc <HAL_GetTick>
 8004530:	4602      	mov	r2, r0
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	2b64      	cmp	r3, #100	@ 0x64
 8004538:	d901      	bls.n	800453e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	e1f3      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800453e:	4b51      	ldr	r3, [pc, #324]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004546:	2b00      	cmp	r3, #0
 8004548:	d1f0      	bne.n	800452c <HAL_RCC_OscConfig+0xe8>
 800454a:	e000      	b.n	800454e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800454c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 0302 	and.w	r3, r3, #2
 8004556:	2b00      	cmp	r3, #0
 8004558:	d063      	beq.n	8004622 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800455a:	4b4a      	ldr	r3, [pc, #296]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	f003 030c 	and.w	r3, r3, #12
 8004562:	2b00      	cmp	r3, #0
 8004564:	d00b      	beq.n	800457e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004566:	4b47      	ldr	r3, [pc, #284]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800456e:	2b08      	cmp	r3, #8
 8004570:	d11c      	bne.n	80045ac <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004572:	4b44      	ldr	r3, [pc, #272]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d116      	bne.n	80045ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800457e:	4b41      	ldr	r3, [pc, #260]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0302 	and.w	r3, r3, #2
 8004586:	2b00      	cmp	r3, #0
 8004588:	d005      	beq.n	8004596 <HAL_RCC_OscConfig+0x152>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	2b01      	cmp	r3, #1
 8004590:	d001      	beq.n	8004596 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e1c7      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004596:	4b3b      	ldr	r3, [pc, #236]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	691b      	ldr	r3, [r3, #16]
 80045a2:	00db      	lsls	r3, r3, #3
 80045a4:	4937      	ldr	r1, [pc, #220]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80045a6:	4313      	orrs	r3, r2
 80045a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045aa:	e03a      	b.n	8004622 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d020      	beq.n	80045f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045b4:	4b34      	ldr	r3, [pc, #208]	@ (8004688 <HAL_RCC_OscConfig+0x244>)
 80045b6:	2201      	movs	r2, #1
 80045b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045ba:	f7fc fd87 	bl	80010cc <HAL_GetTick>
 80045be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045c0:	e008      	b.n	80045d4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045c2:	f7fc fd83 	bl	80010cc <HAL_GetTick>
 80045c6:	4602      	mov	r2, r0
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	1ad3      	subs	r3, r2, r3
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d901      	bls.n	80045d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80045d0:	2303      	movs	r3, #3
 80045d2:	e1a8      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045d4:	4b2b      	ldr	r3, [pc, #172]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0302 	and.w	r3, r3, #2
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d0f0      	beq.n	80045c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045e0:	4b28      	ldr	r3, [pc, #160]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	691b      	ldr	r3, [r3, #16]
 80045ec:	00db      	lsls	r3, r3, #3
 80045ee:	4925      	ldr	r1, [pc, #148]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 80045f0:	4313      	orrs	r3, r2
 80045f2:	600b      	str	r3, [r1, #0]
 80045f4:	e015      	b.n	8004622 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045f6:	4b24      	ldr	r3, [pc, #144]	@ (8004688 <HAL_RCC_OscConfig+0x244>)
 80045f8:	2200      	movs	r2, #0
 80045fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045fc:	f7fc fd66 	bl	80010cc <HAL_GetTick>
 8004600:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004602:	e008      	b.n	8004616 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004604:	f7fc fd62 	bl	80010cc <HAL_GetTick>
 8004608:	4602      	mov	r2, r0
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	2b02      	cmp	r3, #2
 8004610:	d901      	bls.n	8004616 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004612:	2303      	movs	r3, #3
 8004614:	e187      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004616:	4b1b      	ldr	r3, [pc, #108]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0302 	and.w	r3, r3, #2
 800461e:	2b00      	cmp	r3, #0
 8004620:	d1f0      	bne.n	8004604 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0308 	and.w	r3, r3, #8
 800462a:	2b00      	cmp	r3, #0
 800462c:	d036      	beq.n	800469c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	695b      	ldr	r3, [r3, #20]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d016      	beq.n	8004664 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004636:	4b15      	ldr	r3, [pc, #84]	@ (800468c <HAL_RCC_OscConfig+0x248>)
 8004638:	2201      	movs	r2, #1
 800463a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800463c:	f7fc fd46 	bl	80010cc <HAL_GetTick>
 8004640:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004642:	e008      	b.n	8004656 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004644:	f7fc fd42 	bl	80010cc <HAL_GetTick>
 8004648:	4602      	mov	r2, r0
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	1ad3      	subs	r3, r2, r3
 800464e:	2b02      	cmp	r3, #2
 8004650:	d901      	bls.n	8004656 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e167      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004656:	4b0b      	ldr	r3, [pc, #44]	@ (8004684 <HAL_RCC_OscConfig+0x240>)
 8004658:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800465a:	f003 0302 	and.w	r3, r3, #2
 800465e:	2b00      	cmp	r3, #0
 8004660:	d0f0      	beq.n	8004644 <HAL_RCC_OscConfig+0x200>
 8004662:	e01b      	b.n	800469c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004664:	4b09      	ldr	r3, [pc, #36]	@ (800468c <HAL_RCC_OscConfig+0x248>)
 8004666:	2200      	movs	r2, #0
 8004668:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800466a:	f7fc fd2f 	bl	80010cc <HAL_GetTick>
 800466e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004670:	e00e      	b.n	8004690 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004672:	f7fc fd2b 	bl	80010cc <HAL_GetTick>
 8004676:	4602      	mov	r2, r0
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	2b02      	cmp	r3, #2
 800467e:	d907      	bls.n	8004690 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004680:	2303      	movs	r3, #3
 8004682:	e150      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
 8004684:	40023800 	.word	0x40023800
 8004688:	42470000 	.word	0x42470000
 800468c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004690:	4b88      	ldr	r3, [pc, #544]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004692:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004694:	f003 0302 	and.w	r3, r3, #2
 8004698:	2b00      	cmp	r3, #0
 800469a:	d1ea      	bne.n	8004672 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0304 	and.w	r3, r3, #4
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	f000 8097 	beq.w	80047d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046aa:	2300      	movs	r3, #0
 80046ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046ae:	4b81      	ldr	r3, [pc, #516]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 80046b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d10f      	bne.n	80046da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046ba:	2300      	movs	r3, #0
 80046bc:	60bb      	str	r3, [r7, #8]
 80046be:	4b7d      	ldr	r3, [pc, #500]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 80046c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c2:	4a7c      	ldr	r2, [pc, #496]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 80046c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80046ca:	4b7a      	ldr	r3, [pc, #488]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 80046cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046d2:	60bb      	str	r3, [r7, #8]
 80046d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046d6:	2301      	movs	r3, #1
 80046d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046da:	4b77      	ldr	r3, [pc, #476]	@ (80048b8 <HAL_RCC_OscConfig+0x474>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d118      	bne.n	8004718 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046e6:	4b74      	ldr	r3, [pc, #464]	@ (80048b8 <HAL_RCC_OscConfig+0x474>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a73      	ldr	r2, [pc, #460]	@ (80048b8 <HAL_RCC_OscConfig+0x474>)
 80046ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046f2:	f7fc fceb 	bl	80010cc <HAL_GetTick>
 80046f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046f8:	e008      	b.n	800470c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046fa:	f7fc fce7 	bl	80010cc <HAL_GetTick>
 80046fe:	4602      	mov	r2, r0
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	2b02      	cmp	r3, #2
 8004706:	d901      	bls.n	800470c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004708:	2303      	movs	r3, #3
 800470a:	e10c      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800470c:	4b6a      	ldr	r3, [pc, #424]	@ (80048b8 <HAL_RCC_OscConfig+0x474>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004714:	2b00      	cmp	r3, #0
 8004716:	d0f0      	beq.n	80046fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	2b01      	cmp	r3, #1
 800471e:	d106      	bne.n	800472e <HAL_RCC_OscConfig+0x2ea>
 8004720:	4b64      	ldr	r3, [pc, #400]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004722:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004724:	4a63      	ldr	r2, [pc, #396]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004726:	f043 0301 	orr.w	r3, r3, #1
 800472a:	6713      	str	r3, [r2, #112]	@ 0x70
 800472c:	e01c      	b.n	8004768 <HAL_RCC_OscConfig+0x324>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	2b05      	cmp	r3, #5
 8004734:	d10c      	bne.n	8004750 <HAL_RCC_OscConfig+0x30c>
 8004736:	4b5f      	ldr	r3, [pc, #380]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004738:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800473a:	4a5e      	ldr	r2, [pc, #376]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 800473c:	f043 0304 	orr.w	r3, r3, #4
 8004740:	6713      	str	r3, [r2, #112]	@ 0x70
 8004742:	4b5c      	ldr	r3, [pc, #368]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004744:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004746:	4a5b      	ldr	r2, [pc, #364]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004748:	f043 0301 	orr.w	r3, r3, #1
 800474c:	6713      	str	r3, [r2, #112]	@ 0x70
 800474e:	e00b      	b.n	8004768 <HAL_RCC_OscConfig+0x324>
 8004750:	4b58      	ldr	r3, [pc, #352]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004752:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004754:	4a57      	ldr	r2, [pc, #348]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004756:	f023 0301 	bic.w	r3, r3, #1
 800475a:	6713      	str	r3, [r2, #112]	@ 0x70
 800475c:	4b55      	ldr	r3, [pc, #340]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 800475e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004760:	4a54      	ldr	r2, [pc, #336]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004762:	f023 0304 	bic.w	r3, r3, #4
 8004766:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d015      	beq.n	800479c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004770:	f7fc fcac 	bl	80010cc <HAL_GetTick>
 8004774:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004776:	e00a      	b.n	800478e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004778:	f7fc fca8 	bl	80010cc <HAL_GetTick>
 800477c:	4602      	mov	r2, r0
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004786:	4293      	cmp	r3, r2
 8004788:	d901      	bls.n	800478e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e0cb      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800478e:	4b49      	ldr	r3, [pc, #292]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004790:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004792:	f003 0302 	and.w	r3, r3, #2
 8004796:	2b00      	cmp	r3, #0
 8004798:	d0ee      	beq.n	8004778 <HAL_RCC_OscConfig+0x334>
 800479a:	e014      	b.n	80047c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800479c:	f7fc fc96 	bl	80010cc <HAL_GetTick>
 80047a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047a2:	e00a      	b.n	80047ba <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047a4:	f7fc fc92 	bl	80010cc <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d901      	bls.n	80047ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80047b6:	2303      	movs	r3, #3
 80047b8:	e0b5      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047ba:	4b3e      	ldr	r3, [pc, #248]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 80047bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047be:	f003 0302 	and.w	r3, r3, #2
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d1ee      	bne.n	80047a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80047c6:	7dfb      	ldrb	r3, [r7, #23]
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d105      	bne.n	80047d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047cc:	4b39      	ldr	r3, [pc, #228]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 80047ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d0:	4a38      	ldr	r2, [pc, #224]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 80047d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047d6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	699b      	ldr	r3, [r3, #24]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	f000 80a1 	beq.w	8004924 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80047e2:	4b34      	ldr	r3, [pc, #208]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	f003 030c 	and.w	r3, r3, #12
 80047ea:	2b08      	cmp	r3, #8
 80047ec:	d05c      	beq.n	80048a8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	699b      	ldr	r3, [r3, #24]
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	d141      	bne.n	800487a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047f6:	4b31      	ldr	r3, [pc, #196]	@ (80048bc <HAL_RCC_OscConfig+0x478>)
 80047f8:	2200      	movs	r2, #0
 80047fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047fc:	f7fc fc66 	bl	80010cc <HAL_GetTick>
 8004800:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004802:	e008      	b.n	8004816 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004804:	f7fc fc62 	bl	80010cc <HAL_GetTick>
 8004808:	4602      	mov	r2, r0
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	1ad3      	subs	r3, r2, r3
 800480e:	2b02      	cmp	r3, #2
 8004810:	d901      	bls.n	8004816 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004812:	2303      	movs	r3, #3
 8004814:	e087      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004816:	4b27      	ldr	r3, [pc, #156]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800481e:	2b00      	cmp	r3, #0
 8004820:	d1f0      	bne.n	8004804 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	69da      	ldr	r2, [r3, #28]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a1b      	ldr	r3, [r3, #32]
 800482a:	431a      	orrs	r2, r3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004830:	019b      	lsls	r3, r3, #6
 8004832:	431a      	orrs	r2, r3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004838:	085b      	lsrs	r3, r3, #1
 800483a:	3b01      	subs	r3, #1
 800483c:	041b      	lsls	r3, r3, #16
 800483e:	431a      	orrs	r2, r3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004844:	061b      	lsls	r3, r3, #24
 8004846:	491b      	ldr	r1, [pc, #108]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 8004848:	4313      	orrs	r3, r2
 800484a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800484c:	4b1b      	ldr	r3, [pc, #108]	@ (80048bc <HAL_RCC_OscConfig+0x478>)
 800484e:	2201      	movs	r2, #1
 8004850:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004852:	f7fc fc3b 	bl	80010cc <HAL_GetTick>
 8004856:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004858:	e008      	b.n	800486c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800485a:	f7fc fc37 	bl	80010cc <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	2b02      	cmp	r3, #2
 8004866:	d901      	bls.n	800486c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004868:	2303      	movs	r3, #3
 800486a:	e05c      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800486c:	4b11      	ldr	r3, [pc, #68]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004874:	2b00      	cmp	r3, #0
 8004876:	d0f0      	beq.n	800485a <HAL_RCC_OscConfig+0x416>
 8004878:	e054      	b.n	8004924 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800487a:	4b10      	ldr	r3, [pc, #64]	@ (80048bc <HAL_RCC_OscConfig+0x478>)
 800487c:	2200      	movs	r2, #0
 800487e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004880:	f7fc fc24 	bl	80010cc <HAL_GetTick>
 8004884:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004886:	e008      	b.n	800489a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004888:	f7fc fc20 	bl	80010cc <HAL_GetTick>
 800488c:	4602      	mov	r2, r0
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	1ad3      	subs	r3, r2, r3
 8004892:	2b02      	cmp	r3, #2
 8004894:	d901      	bls.n	800489a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e045      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800489a:	4b06      	ldr	r3, [pc, #24]	@ (80048b4 <HAL_RCC_OscConfig+0x470>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d1f0      	bne.n	8004888 <HAL_RCC_OscConfig+0x444>
 80048a6:	e03d      	b.n	8004924 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	699b      	ldr	r3, [r3, #24]
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d107      	bne.n	80048c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e038      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
 80048b4:	40023800 	.word	0x40023800
 80048b8:	40007000 	.word	0x40007000
 80048bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80048c0:	4b1b      	ldr	r3, [pc, #108]	@ (8004930 <HAL_RCC_OscConfig+0x4ec>)
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	699b      	ldr	r3, [r3, #24]
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d028      	beq.n	8004920 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048d8:	429a      	cmp	r2, r3
 80048da:	d121      	bne.n	8004920 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048e6:	429a      	cmp	r2, r3
 80048e8:	d11a      	bne.n	8004920 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80048f0:	4013      	ands	r3, r2
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80048f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d111      	bne.n	8004920 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004906:	085b      	lsrs	r3, r3, #1
 8004908:	3b01      	subs	r3, #1
 800490a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800490c:	429a      	cmp	r2, r3
 800490e:	d107      	bne.n	8004920 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800491a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800491c:	429a      	cmp	r2, r3
 800491e:	d001      	beq.n	8004924 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	e000      	b.n	8004926 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004924:	2300      	movs	r3, #0
}
 8004926:	4618      	mov	r0, r3
 8004928:	3718      	adds	r7, #24
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
 800492e:	bf00      	nop
 8004930:	40023800 	.word	0x40023800

08004934 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d101      	bne.n	8004948 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e0cc      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004948:	4b68      	ldr	r3, [pc, #416]	@ (8004aec <HAL_RCC_ClockConfig+0x1b8>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0307 	and.w	r3, r3, #7
 8004950:	683a      	ldr	r2, [r7, #0]
 8004952:	429a      	cmp	r2, r3
 8004954:	d90c      	bls.n	8004970 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004956:	4b65      	ldr	r3, [pc, #404]	@ (8004aec <HAL_RCC_ClockConfig+0x1b8>)
 8004958:	683a      	ldr	r2, [r7, #0]
 800495a:	b2d2      	uxtb	r2, r2
 800495c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800495e:	4b63      	ldr	r3, [pc, #396]	@ (8004aec <HAL_RCC_ClockConfig+0x1b8>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 0307 	and.w	r3, r3, #7
 8004966:	683a      	ldr	r2, [r7, #0]
 8004968:	429a      	cmp	r2, r3
 800496a:	d001      	beq.n	8004970 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e0b8      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0302 	and.w	r3, r3, #2
 8004978:	2b00      	cmp	r3, #0
 800497a:	d020      	beq.n	80049be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0304 	and.w	r3, r3, #4
 8004984:	2b00      	cmp	r3, #0
 8004986:	d005      	beq.n	8004994 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004988:	4b59      	ldr	r3, [pc, #356]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	4a58      	ldr	r2, [pc, #352]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 800498e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004992:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0308 	and.w	r3, r3, #8
 800499c:	2b00      	cmp	r3, #0
 800499e:	d005      	beq.n	80049ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049a0:	4b53      	ldr	r3, [pc, #332]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	4a52      	ldr	r2, [pc, #328]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 80049a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80049aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049ac:	4b50      	ldr	r3, [pc, #320]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	494d      	ldr	r1, [pc, #308]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d044      	beq.n	8004a54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d107      	bne.n	80049e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049d2:	4b47      	ldr	r3, [pc, #284]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d119      	bne.n	8004a12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e07f      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	2b02      	cmp	r3, #2
 80049e8:	d003      	beq.n	80049f2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049ee:	2b03      	cmp	r3, #3
 80049f0:	d107      	bne.n	8004a02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049f2:	4b3f      	ldr	r3, [pc, #252]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d109      	bne.n	8004a12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e06f      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a02:	4b3b      	ldr	r3, [pc, #236]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 0302 	and.w	r3, r3, #2
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d101      	bne.n	8004a12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e067      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a12:	4b37      	ldr	r3, [pc, #220]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	f023 0203 	bic.w	r2, r3, #3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	4934      	ldr	r1, [pc, #208]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a20:	4313      	orrs	r3, r2
 8004a22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a24:	f7fc fb52 	bl	80010cc <HAL_GetTick>
 8004a28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a2a:	e00a      	b.n	8004a42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a2c:	f7fc fb4e 	bl	80010cc <HAL_GetTick>
 8004a30:	4602      	mov	r2, r0
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d901      	bls.n	8004a42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	e04f      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a42:	4b2b      	ldr	r3, [pc, #172]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	f003 020c 	and.w	r2, r3, #12
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	009b      	lsls	r3, r3, #2
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d1eb      	bne.n	8004a2c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a54:	4b25      	ldr	r3, [pc, #148]	@ (8004aec <HAL_RCC_ClockConfig+0x1b8>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0307 	and.w	r3, r3, #7
 8004a5c:	683a      	ldr	r2, [r7, #0]
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d20c      	bcs.n	8004a7c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a62:	4b22      	ldr	r3, [pc, #136]	@ (8004aec <HAL_RCC_ClockConfig+0x1b8>)
 8004a64:	683a      	ldr	r2, [r7, #0]
 8004a66:	b2d2      	uxtb	r2, r2
 8004a68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a6a:	4b20      	ldr	r3, [pc, #128]	@ (8004aec <HAL_RCC_ClockConfig+0x1b8>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 0307 	and.w	r3, r3, #7
 8004a72:	683a      	ldr	r2, [r7, #0]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d001      	beq.n	8004a7c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e032      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0304 	and.w	r3, r3, #4
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d008      	beq.n	8004a9a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a88:	4b19      	ldr	r3, [pc, #100]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	4916      	ldr	r1, [pc, #88]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a96:	4313      	orrs	r3, r2
 8004a98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f003 0308 	and.w	r3, r3, #8
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d009      	beq.n	8004aba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004aa6:	4b12      	ldr	r3, [pc, #72]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	691b      	ldr	r3, [r3, #16]
 8004ab2:	00db      	lsls	r3, r3, #3
 8004ab4:	490e      	ldr	r1, [pc, #56]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004aba:	f000 f821 	bl	8004b00 <HAL_RCC_GetSysClockFreq>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	4b0b      	ldr	r3, [pc, #44]	@ (8004af0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	091b      	lsrs	r3, r3, #4
 8004ac6:	f003 030f 	and.w	r3, r3, #15
 8004aca:	490a      	ldr	r1, [pc, #40]	@ (8004af4 <HAL_RCC_ClockConfig+0x1c0>)
 8004acc:	5ccb      	ldrb	r3, [r1, r3]
 8004ace:	fa22 f303 	lsr.w	r3, r2, r3
 8004ad2:	4a09      	ldr	r2, [pc, #36]	@ (8004af8 <HAL_RCC_ClockConfig+0x1c4>)
 8004ad4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004ad6:	4b09      	ldr	r3, [pc, #36]	@ (8004afc <HAL_RCC_ClockConfig+0x1c8>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4618      	mov	r0, r3
 8004adc:	f7fc f8c8 	bl	8000c70 <HAL_InitTick>

  return HAL_OK;
 8004ae0:	2300      	movs	r3, #0
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3710      	adds	r7, #16
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	bf00      	nop
 8004aec:	40023c00 	.word	0x40023c00
 8004af0:	40023800 	.word	0x40023800
 8004af4:	0800d0ac 	.word	0x0800d0ac
 8004af8:	20000000 	.word	0x20000000
 8004afc:	20000004 	.word	0x20000004

08004b00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b04:	b094      	sub	sp, #80	@ 0x50
 8004b06:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004b10:	2300      	movs	r3, #0
 8004b12:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004b14:	2300      	movs	r3, #0
 8004b16:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b18:	4b79      	ldr	r3, [pc, #484]	@ (8004d00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	f003 030c 	and.w	r3, r3, #12
 8004b20:	2b08      	cmp	r3, #8
 8004b22:	d00d      	beq.n	8004b40 <HAL_RCC_GetSysClockFreq+0x40>
 8004b24:	2b08      	cmp	r3, #8
 8004b26:	f200 80e1 	bhi.w	8004cec <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d002      	beq.n	8004b34 <HAL_RCC_GetSysClockFreq+0x34>
 8004b2e:	2b04      	cmp	r3, #4
 8004b30:	d003      	beq.n	8004b3a <HAL_RCC_GetSysClockFreq+0x3a>
 8004b32:	e0db      	b.n	8004cec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b34:	4b73      	ldr	r3, [pc, #460]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0x204>)
 8004b36:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b38:	e0db      	b.n	8004cf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b3a:	4b73      	ldr	r3, [pc, #460]	@ (8004d08 <HAL_RCC_GetSysClockFreq+0x208>)
 8004b3c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b3e:	e0d8      	b.n	8004cf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b40:	4b6f      	ldr	r3, [pc, #444]	@ (8004d00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b48:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b4a:	4b6d      	ldr	r3, [pc, #436]	@ (8004d00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d063      	beq.n	8004c1e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b56:	4b6a      	ldr	r3, [pc, #424]	@ (8004d00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	099b      	lsrs	r3, r3, #6
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b60:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b68:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b6e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004b72:	4622      	mov	r2, r4
 8004b74:	462b      	mov	r3, r5
 8004b76:	f04f 0000 	mov.w	r0, #0
 8004b7a:	f04f 0100 	mov.w	r1, #0
 8004b7e:	0159      	lsls	r1, r3, #5
 8004b80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b84:	0150      	lsls	r0, r2, #5
 8004b86:	4602      	mov	r2, r0
 8004b88:	460b      	mov	r3, r1
 8004b8a:	4621      	mov	r1, r4
 8004b8c:	1a51      	subs	r1, r2, r1
 8004b8e:	6139      	str	r1, [r7, #16]
 8004b90:	4629      	mov	r1, r5
 8004b92:	eb63 0301 	sbc.w	r3, r3, r1
 8004b96:	617b      	str	r3, [r7, #20]
 8004b98:	f04f 0200 	mov.w	r2, #0
 8004b9c:	f04f 0300 	mov.w	r3, #0
 8004ba0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ba4:	4659      	mov	r1, fp
 8004ba6:	018b      	lsls	r3, r1, #6
 8004ba8:	4651      	mov	r1, sl
 8004baa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004bae:	4651      	mov	r1, sl
 8004bb0:	018a      	lsls	r2, r1, #6
 8004bb2:	4651      	mov	r1, sl
 8004bb4:	ebb2 0801 	subs.w	r8, r2, r1
 8004bb8:	4659      	mov	r1, fp
 8004bba:	eb63 0901 	sbc.w	r9, r3, r1
 8004bbe:	f04f 0200 	mov.w	r2, #0
 8004bc2:	f04f 0300 	mov.w	r3, #0
 8004bc6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004bca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004bce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004bd2:	4690      	mov	r8, r2
 8004bd4:	4699      	mov	r9, r3
 8004bd6:	4623      	mov	r3, r4
 8004bd8:	eb18 0303 	adds.w	r3, r8, r3
 8004bdc:	60bb      	str	r3, [r7, #8]
 8004bde:	462b      	mov	r3, r5
 8004be0:	eb49 0303 	adc.w	r3, r9, r3
 8004be4:	60fb      	str	r3, [r7, #12]
 8004be6:	f04f 0200 	mov.w	r2, #0
 8004bea:	f04f 0300 	mov.w	r3, #0
 8004bee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004bf2:	4629      	mov	r1, r5
 8004bf4:	024b      	lsls	r3, r1, #9
 8004bf6:	4621      	mov	r1, r4
 8004bf8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004bfc:	4621      	mov	r1, r4
 8004bfe:	024a      	lsls	r2, r1, #9
 8004c00:	4610      	mov	r0, r2
 8004c02:	4619      	mov	r1, r3
 8004c04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c06:	2200      	movs	r2, #0
 8004c08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c0c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c10:	f7fb fae6 	bl	80001e0 <__aeabi_uldivmod>
 8004c14:	4602      	mov	r2, r0
 8004c16:	460b      	mov	r3, r1
 8004c18:	4613      	mov	r3, r2
 8004c1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c1c:	e058      	b.n	8004cd0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c1e:	4b38      	ldr	r3, [pc, #224]	@ (8004d00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	099b      	lsrs	r3, r3, #6
 8004c24:	2200      	movs	r2, #0
 8004c26:	4618      	mov	r0, r3
 8004c28:	4611      	mov	r1, r2
 8004c2a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c2e:	623b      	str	r3, [r7, #32]
 8004c30:	2300      	movs	r3, #0
 8004c32:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c34:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c38:	4642      	mov	r2, r8
 8004c3a:	464b      	mov	r3, r9
 8004c3c:	f04f 0000 	mov.w	r0, #0
 8004c40:	f04f 0100 	mov.w	r1, #0
 8004c44:	0159      	lsls	r1, r3, #5
 8004c46:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c4a:	0150      	lsls	r0, r2, #5
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	460b      	mov	r3, r1
 8004c50:	4641      	mov	r1, r8
 8004c52:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c56:	4649      	mov	r1, r9
 8004c58:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c5c:	f04f 0200 	mov.w	r2, #0
 8004c60:	f04f 0300 	mov.w	r3, #0
 8004c64:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c68:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c6c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c70:	ebb2 040a 	subs.w	r4, r2, sl
 8004c74:	eb63 050b 	sbc.w	r5, r3, fp
 8004c78:	f04f 0200 	mov.w	r2, #0
 8004c7c:	f04f 0300 	mov.w	r3, #0
 8004c80:	00eb      	lsls	r3, r5, #3
 8004c82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c86:	00e2      	lsls	r2, r4, #3
 8004c88:	4614      	mov	r4, r2
 8004c8a:	461d      	mov	r5, r3
 8004c8c:	4643      	mov	r3, r8
 8004c8e:	18e3      	adds	r3, r4, r3
 8004c90:	603b      	str	r3, [r7, #0]
 8004c92:	464b      	mov	r3, r9
 8004c94:	eb45 0303 	adc.w	r3, r5, r3
 8004c98:	607b      	str	r3, [r7, #4]
 8004c9a:	f04f 0200 	mov.w	r2, #0
 8004c9e:	f04f 0300 	mov.w	r3, #0
 8004ca2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ca6:	4629      	mov	r1, r5
 8004ca8:	028b      	lsls	r3, r1, #10
 8004caa:	4621      	mov	r1, r4
 8004cac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cb0:	4621      	mov	r1, r4
 8004cb2:	028a      	lsls	r2, r1, #10
 8004cb4:	4610      	mov	r0, r2
 8004cb6:	4619      	mov	r1, r3
 8004cb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cba:	2200      	movs	r2, #0
 8004cbc:	61bb      	str	r3, [r7, #24]
 8004cbe:	61fa      	str	r2, [r7, #28]
 8004cc0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004cc4:	f7fb fa8c 	bl	80001e0 <__aeabi_uldivmod>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	460b      	mov	r3, r1
 8004ccc:	4613      	mov	r3, r2
 8004cce:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8004d00 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	0c1b      	lsrs	r3, r3, #16
 8004cd6:	f003 0303 	and.w	r3, r3, #3
 8004cda:	3301      	adds	r3, #1
 8004cdc:	005b      	lsls	r3, r3, #1
 8004cde:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004ce0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ce2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ce4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ce8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004cea:	e002      	b.n	8004cf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004cec:	4b05      	ldr	r3, [pc, #20]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0x204>)
 8004cee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004cf0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004cf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	3750      	adds	r7, #80	@ 0x50
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cfe:	bf00      	nop
 8004d00:	40023800 	.word	0x40023800
 8004d04:	00f42400 	.word	0x00f42400
 8004d08:	007a1200 	.word	0x007a1200

08004d0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d10:	4b03      	ldr	r3, [pc, #12]	@ (8004d20 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d12:	681b      	ldr	r3, [r3, #0]
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr
 8004d1e:	bf00      	nop
 8004d20:	20000000 	.word	0x20000000

08004d24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d28:	f7ff fff0 	bl	8004d0c <HAL_RCC_GetHCLKFreq>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	4b05      	ldr	r3, [pc, #20]	@ (8004d44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	0a9b      	lsrs	r3, r3, #10
 8004d34:	f003 0307 	and.w	r3, r3, #7
 8004d38:	4903      	ldr	r1, [pc, #12]	@ (8004d48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d3a:	5ccb      	ldrb	r3, [r1, r3]
 8004d3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	40023800 	.word	0x40023800
 8004d48:	0800d0bc 	.word	0x0800d0bc

08004d4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d50:	f7ff ffdc 	bl	8004d0c <HAL_RCC_GetHCLKFreq>
 8004d54:	4602      	mov	r2, r0
 8004d56:	4b05      	ldr	r3, [pc, #20]	@ (8004d6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d58:	689b      	ldr	r3, [r3, #8]
 8004d5a:	0b5b      	lsrs	r3, r3, #13
 8004d5c:	f003 0307 	and.w	r3, r3, #7
 8004d60:	4903      	ldr	r1, [pc, #12]	@ (8004d70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d62:	5ccb      	ldrb	r3, [r1, r3]
 8004d64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	40023800 	.word	0x40023800
 8004d70:	0800d0bc 	.word	0x0800d0bc

08004d74 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
 8004d7c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	220f      	movs	r2, #15
 8004d82:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004d84:	4b12      	ldr	r3, [pc, #72]	@ (8004dd0 <HAL_RCC_GetClockConfig+0x5c>)
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f003 0203 	and.w	r2, r3, #3
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004d90:	4b0f      	ldr	r3, [pc, #60]	@ (8004dd0 <HAL_RCC_GetClockConfig+0x5c>)
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8004dd0 <HAL_RCC_GetClockConfig+0x5c>)
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004da8:	4b09      	ldr	r3, [pc, #36]	@ (8004dd0 <HAL_RCC_GetClockConfig+0x5c>)
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	08db      	lsrs	r3, r3, #3
 8004dae:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004db6:	4b07      	ldr	r3, [pc, #28]	@ (8004dd4 <HAL_RCC_GetClockConfig+0x60>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0207 	and.w	r2, r3, #7
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	601a      	str	r2, [r3, #0]
}
 8004dc2:	bf00      	nop
 8004dc4:	370c      	adds	r7, #12
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr
 8004dce:	bf00      	nop
 8004dd0:	40023800 	.word	0x40023800
 8004dd4:	40023c00 	.word	0x40023c00

08004dd8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b086      	sub	sp, #24
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004de0:	2300      	movs	r3, #0
 8004de2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004de4:	2300      	movs	r3, #0
 8004de6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 0301 	and.w	r3, r3, #1
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d105      	bne.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d035      	beq.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004e00:	4b62      	ldr	r3, [pc, #392]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004e02:	2200      	movs	r2, #0
 8004e04:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e06:	f7fc f961 	bl	80010cc <HAL_GetTick>
 8004e0a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e0c:	e008      	b.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e0e:	f7fc f95d 	bl	80010cc <HAL_GetTick>
 8004e12:	4602      	mov	r2, r0
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	2b02      	cmp	r3, #2
 8004e1a:	d901      	bls.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	e0b0      	b.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e20:	4b5b      	ldr	r3, [pc, #364]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d1f0      	bne.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	019a      	lsls	r2, r3, #6
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	071b      	lsls	r3, r3, #28
 8004e38:	4955      	ldr	r1, [pc, #340]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004e40:	4b52      	ldr	r3, [pc, #328]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004e42:	2201      	movs	r2, #1
 8004e44:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e46:	f7fc f941 	bl	80010cc <HAL_GetTick>
 8004e4a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e4c:	e008      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e4e:	f7fc f93d 	bl	80010cc <HAL_GetTick>
 8004e52:	4602      	mov	r2, r0
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	1ad3      	subs	r3, r2, r3
 8004e58:	2b02      	cmp	r3, #2
 8004e5a:	d901      	bls.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e5c:	2303      	movs	r3, #3
 8004e5e:	e090      	b.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e60:	4b4b      	ldr	r3, [pc, #300]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d0f0      	beq.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 0302 	and.w	r3, r3, #2
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	f000 8083 	beq.w	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	60fb      	str	r3, [r7, #12]
 8004e7e:	4b44      	ldr	r3, [pc, #272]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e82:	4a43      	ldr	r2, [pc, #268]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e88:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e8a:	4b41      	ldr	r3, [pc, #260]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e92:	60fb      	str	r3, [r7, #12]
 8004e94:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004e96:	4b3f      	ldr	r3, [pc, #252]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a3e      	ldr	r2, [pc, #248]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004e9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ea0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004ea2:	f7fc f913 	bl	80010cc <HAL_GetTick>
 8004ea6:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004ea8:	e008      	b.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004eaa:	f7fc f90f 	bl	80010cc <HAL_GetTick>
 8004eae:	4602      	mov	r2, r0
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	1ad3      	subs	r3, r2, r3
 8004eb4:	2b02      	cmp	r3, #2
 8004eb6:	d901      	bls.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004eb8:	2303      	movs	r3, #3
 8004eba:	e062      	b.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004ebc:	4b35      	ldr	r3, [pc, #212]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d0f0      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ec8:	4b31      	ldr	r3, [pc, #196]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004eca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ecc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ed0:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d02f      	beq.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ee0:	693a      	ldr	r2, [r7, #16]
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d028      	beq.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ee6:	4b2a      	ldr	r3, [pc, #168]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ee8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004eee:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004ef0:	4b29      	ldr	r3, [pc, #164]	@ (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ef6:	4b28      	ldr	r3, [pc, #160]	@ (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004ef8:	2200      	movs	r2, #0
 8004efa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004efc:	4a24      	ldr	r2, [pc, #144]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f02:	4b23      	ldr	r3, [pc, #140]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f06:	f003 0301 	and.w	r3, r3, #1
 8004f0a:	2b01      	cmp	r3, #1
 8004f0c:	d114      	bne.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004f0e:	f7fc f8dd 	bl	80010cc <HAL_GetTick>
 8004f12:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f14:	e00a      	b.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f16:	f7fc f8d9 	bl	80010cc <HAL_GetTick>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	1ad3      	subs	r3, r2, r3
 8004f20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d901      	bls.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004f28:	2303      	movs	r3, #3
 8004f2a:	e02a      	b.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f2c:	4b18      	ldr	r3, [pc, #96]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f30:	f003 0302 	and.w	r3, r3, #2
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d0ee      	beq.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	68db      	ldr	r3, [r3, #12]
 8004f3c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f44:	d10d      	bne.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004f46:	4b12      	ldr	r3, [pc, #72]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004f56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f5a:	490d      	ldr	r1, [pc, #52]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	608b      	str	r3, [r1, #8]
 8004f60:	e005      	b.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004f62:	4b0b      	ldr	r3, [pc, #44]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	4a0a      	ldr	r2, [pc, #40]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f68:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004f6c:	6093      	str	r3, [r2, #8]
 8004f6e:	4b08      	ldr	r3, [pc, #32]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f70:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	68db      	ldr	r3, [r3, #12]
 8004f76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f7a:	4905      	ldr	r1, [pc, #20]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004f80:	2300      	movs	r3, #0
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3718      	adds	r7, #24
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	bf00      	nop
 8004f8c:	42470068 	.word	0x42470068
 8004f90:	40023800 	.word	0x40023800
 8004f94:	40007000 	.word	0x40007000
 8004f98:	42470e40 	.word	0x42470e40

08004f9c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b087      	sub	sp, #28
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004fac:	2300      	movs	r3, #0
 8004fae:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d13f      	bne.n	800503a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004fba:	4b24      	ldr	r3, [pc, #144]	@ (800504c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004fc2:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d006      	beq.n	8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004fd0:	d12f      	bne.n	8005032 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004fd2:	4b1f      	ldr	r3, [pc, #124]	@ (8005050 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004fd4:	617b      	str	r3, [r7, #20]
          break;
 8004fd6:	e02f      	b.n	8005038 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004fd8:	4b1c      	ldr	r3, [pc, #112]	@ (800504c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fe0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fe4:	d108      	bne.n	8004ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004fe6:	4b19      	ldr	r3, [pc, #100]	@ (800504c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004fee:	4a19      	ldr	r2, [pc, #100]	@ (8005054 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004ff0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ff4:	613b      	str	r3, [r7, #16]
 8004ff6:	e007      	b.n	8005008 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004ff8:	4b14      	ldr	r3, [pc, #80]	@ (800504c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005000:	4a15      	ldr	r2, [pc, #84]	@ (8005058 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005002:	fbb2 f3f3 	udiv	r3, r2, r3
 8005006:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005008:	4b10      	ldr	r3, [pc, #64]	@ (800504c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800500a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800500e:	099b      	lsrs	r3, r3, #6
 8005010:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	fb02 f303 	mul.w	r3, r2, r3
 800501a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800501c:	4b0b      	ldr	r3, [pc, #44]	@ (800504c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800501e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005022:	0f1b      	lsrs	r3, r3, #28
 8005024:	f003 0307 	and.w	r3, r3, #7
 8005028:	68ba      	ldr	r2, [r7, #8]
 800502a:	fbb2 f3f3 	udiv	r3, r2, r3
 800502e:	617b      	str	r3, [r7, #20]
          break;
 8005030:	e002      	b.n	8005038 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8005032:	2300      	movs	r3, #0
 8005034:	617b      	str	r3, [r7, #20]
          break;
 8005036:	bf00      	nop
        }
      }
      break;
 8005038:	e000      	b.n	800503c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 800503a:	bf00      	nop
    }
  }
  return frequency;
 800503c:	697b      	ldr	r3, [r7, #20]
}
 800503e:	4618      	mov	r0, r3
 8005040:	371c      	adds	r7, #28
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr
 800504a:	bf00      	nop
 800504c:	40023800 	.word	0x40023800
 8005050:	00bb8000 	.word	0x00bb8000
 8005054:	007a1200 	.word	0x007a1200
 8005058:	00f42400 	.word	0x00f42400

0800505c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b082      	sub	sp, #8
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d101      	bne.n	800506e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e07b      	b.n	8005166 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005072:	2b00      	cmp	r3, #0
 8005074:	d108      	bne.n	8005088 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800507e:	d009      	beq.n	8005094 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	61da      	str	r2, [r3, #28]
 8005086:	e005      	b.n	8005094 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2200      	movs	r2, #0
 800508c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2200      	movs	r2, #0
 8005098:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d106      	bne.n	80050b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2200      	movs	r2, #0
 80050aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f7fb fd6a 	bl	8000b88 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2202      	movs	r2, #2
 80050b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050ca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80050dc:	431a      	orrs	r2, r3
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	68db      	ldr	r3, [r3, #12]
 80050e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050e6:	431a      	orrs	r2, r3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	691b      	ldr	r3, [r3, #16]
 80050ec:	f003 0302 	and.w	r3, r3, #2
 80050f0:	431a      	orrs	r2, r3
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	695b      	ldr	r3, [r3, #20]
 80050f6:	f003 0301 	and.w	r3, r3, #1
 80050fa:	431a      	orrs	r2, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	699b      	ldr	r3, [r3, #24]
 8005100:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005104:	431a      	orrs	r2, r3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	69db      	ldr	r3, [r3, #28]
 800510a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800510e:	431a      	orrs	r2, r3
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6a1b      	ldr	r3, [r3, #32]
 8005114:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005118:	ea42 0103 	orr.w	r1, r2, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005120:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	430a      	orrs	r2, r1
 800512a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	699b      	ldr	r3, [r3, #24]
 8005130:	0c1b      	lsrs	r3, r3, #16
 8005132:	f003 0104 	and.w	r1, r3, #4
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800513a:	f003 0210 	and.w	r2, r3, #16
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	430a      	orrs	r2, r1
 8005144:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	69da      	ldr	r2, [r3, #28]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005154:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2200      	movs	r2, #0
 800515a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3708      	adds	r7, #8
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}

0800516e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800516e:	b580      	push	{r7, lr}
 8005170:	b082      	sub	sp, #8
 8005172:	af00      	add	r7, sp, #0
 8005174:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d101      	bne.n	8005180 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e041      	b.n	8005204 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005186:	b2db      	uxtb	r3, r3
 8005188:	2b00      	cmp	r3, #0
 800518a:	d106      	bne.n	800519a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2200      	movs	r2, #0
 8005190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	f000 f839 	bl	800520c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2202      	movs	r2, #2
 800519e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	3304      	adds	r3, #4
 80051aa:	4619      	mov	r1, r3
 80051ac:	4610      	mov	r0, r2
 80051ae:	f000 f9bf 	bl	8005530 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2201      	movs	r2, #1
 80051b6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2201      	movs	r2, #1
 80051c6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2201      	movs	r2, #1
 80051ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2201      	movs	r2, #1
 80051d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2201      	movs	r2, #1
 80051de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2201      	movs	r2, #1
 80051e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2201      	movs	r2, #1
 80051ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2201      	movs	r2, #1
 80051f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2201      	movs	r2, #1
 80051fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005202:	2300      	movs	r3, #0
}
 8005204:	4618      	mov	r0, r3
 8005206:	3708      	adds	r7, #8
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}

0800520c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800520c:	b480      	push	{r7}
 800520e:	b083      	sub	sp, #12
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005214:	bf00      	nop
 8005216:	370c      	adds	r7, #12
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr

08005220 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005220:	b480      	push	{r7}
 8005222:	b085      	sub	sp, #20
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800522e:	b2db      	uxtb	r3, r3
 8005230:	2b01      	cmp	r3, #1
 8005232:	d001      	beq.n	8005238 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	e04e      	b.n	80052d6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2202      	movs	r2, #2
 800523c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	68da      	ldr	r2, [r3, #12]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f042 0201 	orr.w	r2, r2, #1
 800524e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a23      	ldr	r2, [pc, #140]	@ (80052e4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d022      	beq.n	80052a0 <HAL_TIM_Base_Start_IT+0x80>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005262:	d01d      	beq.n	80052a0 <HAL_TIM_Base_Start_IT+0x80>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a1f      	ldr	r2, [pc, #124]	@ (80052e8 <HAL_TIM_Base_Start_IT+0xc8>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d018      	beq.n	80052a0 <HAL_TIM_Base_Start_IT+0x80>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a1e      	ldr	r2, [pc, #120]	@ (80052ec <HAL_TIM_Base_Start_IT+0xcc>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d013      	beq.n	80052a0 <HAL_TIM_Base_Start_IT+0x80>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a1c      	ldr	r2, [pc, #112]	@ (80052f0 <HAL_TIM_Base_Start_IT+0xd0>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d00e      	beq.n	80052a0 <HAL_TIM_Base_Start_IT+0x80>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a1b      	ldr	r2, [pc, #108]	@ (80052f4 <HAL_TIM_Base_Start_IT+0xd4>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d009      	beq.n	80052a0 <HAL_TIM_Base_Start_IT+0x80>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a19      	ldr	r2, [pc, #100]	@ (80052f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d004      	beq.n	80052a0 <HAL_TIM_Base_Start_IT+0x80>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a18      	ldr	r2, [pc, #96]	@ (80052fc <HAL_TIM_Base_Start_IT+0xdc>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d111      	bne.n	80052c4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	f003 0307 	and.w	r3, r3, #7
 80052aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2b06      	cmp	r3, #6
 80052b0:	d010      	beq.n	80052d4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f042 0201 	orr.w	r2, r2, #1
 80052c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052c2:	e007      	b.n	80052d4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f042 0201 	orr.w	r2, r2, #1
 80052d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052d4:	2300      	movs	r3, #0
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3714      	adds	r7, #20
 80052da:	46bd      	mov	sp, r7
 80052dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e0:	4770      	bx	lr
 80052e2:	bf00      	nop
 80052e4:	40010000 	.word	0x40010000
 80052e8:	40000400 	.word	0x40000400
 80052ec:	40000800 	.word	0x40000800
 80052f0:	40000c00 	.word	0x40000c00
 80052f4:	40010400 	.word	0x40010400
 80052f8:	40014000 	.word	0x40014000
 80052fc:	40001800 	.word	0x40001800

08005300 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b084      	sub	sp, #16
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	691b      	ldr	r3, [r3, #16]
 8005316:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	f003 0302 	and.w	r3, r3, #2
 800531e:	2b00      	cmp	r3, #0
 8005320:	d020      	beq.n	8005364 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	f003 0302 	and.w	r3, r3, #2
 8005328:	2b00      	cmp	r3, #0
 800532a:	d01b      	beq.n	8005364 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f06f 0202 	mvn.w	r2, #2
 8005334:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2201      	movs	r2, #1
 800533a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	699b      	ldr	r3, [r3, #24]
 8005342:	f003 0303 	and.w	r3, r3, #3
 8005346:	2b00      	cmp	r3, #0
 8005348:	d003      	beq.n	8005352 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f000 f8d2 	bl	80054f4 <HAL_TIM_IC_CaptureCallback>
 8005350:	e005      	b.n	800535e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f000 f8c4 	bl	80054e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f000 f8d5 	bl	8005508 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	f003 0304 	and.w	r3, r3, #4
 800536a:	2b00      	cmp	r3, #0
 800536c:	d020      	beq.n	80053b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	f003 0304 	and.w	r3, r3, #4
 8005374:	2b00      	cmp	r3, #0
 8005376:	d01b      	beq.n	80053b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f06f 0204 	mvn.w	r2, #4
 8005380:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2202      	movs	r2, #2
 8005386:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	699b      	ldr	r3, [r3, #24]
 800538e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005392:	2b00      	cmp	r3, #0
 8005394:	d003      	beq.n	800539e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f000 f8ac 	bl	80054f4 <HAL_TIM_IC_CaptureCallback>
 800539c:	e005      	b.n	80053aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f000 f89e 	bl	80054e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053a4:	6878      	ldr	r0, [r7, #4]
 80053a6:	f000 f8af 	bl	8005508 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2200      	movs	r2, #0
 80053ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	f003 0308 	and.w	r3, r3, #8
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d020      	beq.n	80053fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	f003 0308 	and.w	r3, r3, #8
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d01b      	beq.n	80053fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f06f 0208 	mvn.w	r2, #8
 80053cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2204      	movs	r2, #4
 80053d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	69db      	ldr	r3, [r3, #28]
 80053da:	f003 0303 	and.w	r3, r3, #3
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d003      	beq.n	80053ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 f886 	bl	80054f4 <HAL_TIM_IC_CaptureCallback>
 80053e8:	e005      	b.n	80053f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f000 f878 	bl	80054e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f000 f889 	bl	8005508 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	f003 0310 	and.w	r3, r3, #16
 8005402:	2b00      	cmp	r3, #0
 8005404:	d020      	beq.n	8005448 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	f003 0310 	and.w	r3, r3, #16
 800540c:	2b00      	cmp	r3, #0
 800540e:	d01b      	beq.n	8005448 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f06f 0210 	mvn.w	r2, #16
 8005418:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2208      	movs	r2, #8
 800541e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	69db      	ldr	r3, [r3, #28]
 8005426:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800542a:	2b00      	cmp	r3, #0
 800542c:	d003      	beq.n	8005436 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f000 f860 	bl	80054f4 <HAL_TIM_IC_CaptureCallback>
 8005434:	e005      	b.n	8005442 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 f852 	bl	80054e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f000 f863 	bl	8005508 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2200      	movs	r2, #0
 8005446:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	f003 0301 	and.w	r3, r3, #1
 800544e:	2b00      	cmp	r3, #0
 8005450:	d00c      	beq.n	800546c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	f003 0301 	and.w	r3, r3, #1
 8005458:	2b00      	cmp	r3, #0
 800545a:	d007      	beq.n	800546c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f06f 0201 	mvn.w	r2, #1
 8005464:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f7fb fb40 	bl	8000aec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005472:	2b00      	cmp	r3, #0
 8005474:	d00c      	beq.n	8005490 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800547c:	2b00      	cmp	r3, #0
 800547e:	d007      	beq.n	8005490 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005488:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f000 f900 	bl	8005690 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005496:	2b00      	cmp	r3, #0
 8005498:	d00c      	beq.n	80054b4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d007      	beq.n	80054b4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80054ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f000 f834 	bl	800551c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	f003 0320 	and.w	r3, r3, #32
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d00c      	beq.n	80054d8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	f003 0320 	and.w	r3, r3, #32
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d007      	beq.n	80054d8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f06f 0220 	mvn.w	r2, #32
 80054d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f000 f8d2 	bl	800567c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054d8:	bf00      	nop
 80054da:	3710      	adds	r7, #16
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}

080054e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054e8:	bf00      	nop
 80054ea:	370c      	adds	r7, #12
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr

080054f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b083      	sub	sp, #12
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054fc:	bf00      	nop
 80054fe:	370c      	adds	r7, #12
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr

08005508 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005508:	b480      	push	{r7}
 800550a:	b083      	sub	sp, #12
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005510:	bf00      	nop
 8005512:	370c      	adds	r7, #12
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr

0800551c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800551c:	b480      	push	{r7}
 800551e:	b083      	sub	sp, #12
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005524:	bf00      	nop
 8005526:	370c      	adds	r7, #12
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr

08005530 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005530:	b480      	push	{r7}
 8005532:	b085      	sub	sp, #20
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
 8005538:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	4a43      	ldr	r2, [pc, #268]	@ (8005650 <TIM_Base_SetConfig+0x120>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d013      	beq.n	8005570 <TIM_Base_SetConfig+0x40>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800554e:	d00f      	beq.n	8005570 <TIM_Base_SetConfig+0x40>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	4a40      	ldr	r2, [pc, #256]	@ (8005654 <TIM_Base_SetConfig+0x124>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d00b      	beq.n	8005570 <TIM_Base_SetConfig+0x40>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	4a3f      	ldr	r2, [pc, #252]	@ (8005658 <TIM_Base_SetConfig+0x128>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d007      	beq.n	8005570 <TIM_Base_SetConfig+0x40>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	4a3e      	ldr	r2, [pc, #248]	@ (800565c <TIM_Base_SetConfig+0x12c>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d003      	beq.n	8005570 <TIM_Base_SetConfig+0x40>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	4a3d      	ldr	r2, [pc, #244]	@ (8005660 <TIM_Base_SetConfig+0x130>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d108      	bne.n	8005582 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005576:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	68fa      	ldr	r2, [r7, #12]
 800557e:	4313      	orrs	r3, r2
 8005580:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	4a32      	ldr	r2, [pc, #200]	@ (8005650 <TIM_Base_SetConfig+0x120>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d02b      	beq.n	80055e2 <TIM_Base_SetConfig+0xb2>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005590:	d027      	beq.n	80055e2 <TIM_Base_SetConfig+0xb2>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	4a2f      	ldr	r2, [pc, #188]	@ (8005654 <TIM_Base_SetConfig+0x124>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d023      	beq.n	80055e2 <TIM_Base_SetConfig+0xb2>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a2e      	ldr	r2, [pc, #184]	@ (8005658 <TIM_Base_SetConfig+0x128>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d01f      	beq.n	80055e2 <TIM_Base_SetConfig+0xb2>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	4a2d      	ldr	r2, [pc, #180]	@ (800565c <TIM_Base_SetConfig+0x12c>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d01b      	beq.n	80055e2 <TIM_Base_SetConfig+0xb2>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	4a2c      	ldr	r2, [pc, #176]	@ (8005660 <TIM_Base_SetConfig+0x130>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d017      	beq.n	80055e2 <TIM_Base_SetConfig+0xb2>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	4a2b      	ldr	r2, [pc, #172]	@ (8005664 <TIM_Base_SetConfig+0x134>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d013      	beq.n	80055e2 <TIM_Base_SetConfig+0xb2>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a2a      	ldr	r2, [pc, #168]	@ (8005668 <TIM_Base_SetConfig+0x138>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d00f      	beq.n	80055e2 <TIM_Base_SetConfig+0xb2>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	4a29      	ldr	r2, [pc, #164]	@ (800566c <TIM_Base_SetConfig+0x13c>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d00b      	beq.n	80055e2 <TIM_Base_SetConfig+0xb2>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	4a28      	ldr	r2, [pc, #160]	@ (8005670 <TIM_Base_SetConfig+0x140>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d007      	beq.n	80055e2 <TIM_Base_SetConfig+0xb2>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	4a27      	ldr	r2, [pc, #156]	@ (8005674 <TIM_Base_SetConfig+0x144>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d003      	beq.n	80055e2 <TIM_Base_SetConfig+0xb2>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	4a26      	ldr	r2, [pc, #152]	@ (8005678 <TIM_Base_SetConfig+0x148>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d108      	bne.n	80055f4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	68db      	ldr	r3, [r3, #12]
 80055ee:	68fa      	ldr	r2, [r7, #12]
 80055f0:	4313      	orrs	r3, r2
 80055f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	695b      	ldr	r3, [r3, #20]
 80055fe:	4313      	orrs	r3, r2
 8005600:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	689a      	ldr	r2, [r3, #8]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	4a0e      	ldr	r2, [pc, #56]	@ (8005650 <TIM_Base_SetConfig+0x120>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d003      	beq.n	8005622 <TIM_Base_SetConfig+0xf2>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	4a10      	ldr	r2, [pc, #64]	@ (8005660 <TIM_Base_SetConfig+0x130>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d103      	bne.n	800562a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	691a      	ldr	r2, [r3, #16]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f043 0204 	orr.w	r2, r3, #4
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2201      	movs	r2, #1
 800563a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	68fa      	ldr	r2, [r7, #12]
 8005640:	601a      	str	r2, [r3, #0]
}
 8005642:	bf00      	nop
 8005644:	3714      	adds	r7, #20
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr
 800564e:	bf00      	nop
 8005650:	40010000 	.word	0x40010000
 8005654:	40000400 	.word	0x40000400
 8005658:	40000800 	.word	0x40000800
 800565c:	40000c00 	.word	0x40000c00
 8005660:	40010400 	.word	0x40010400
 8005664:	40014000 	.word	0x40014000
 8005668:	40014400 	.word	0x40014400
 800566c:	40014800 	.word	0x40014800
 8005670:	40001800 	.word	0x40001800
 8005674:	40001c00 	.word	0x40001c00
 8005678:	40002000 	.word	0x40002000

0800567c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005684:	bf00      	nop
 8005686:	370c      	adds	r7, #12
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr

08005690 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005690:	b480      	push	{r7}
 8005692:	b083      	sub	sp, #12
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005698:	bf00      	nop
 800569a:	370c      	adds	r7, #12
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr

080056a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b082      	sub	sp, #8
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d101      	bne.n	80056b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e042      	b.n	800573c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d106      	bne.n	80056d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f7fb fbee 	bl	8000eac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2224      	movs	r2, #36	@ 0x24
 80056d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	68da      	ldr	r2, [r3, #12]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80056e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f000 fa09 	bl	8005b00 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	691a      	ldr	r2, [r3, #16]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80056fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	695a      	ldr	r2, [r3, #20]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800570c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	68da      	ldr	r2, [r3, #12]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800571c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2200      	movs	r2, #0
 8005722:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2220      	movs	r2, #32
 8005728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2220      	movs	r2, #32
 8005730:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2200      	movs	r2, #0
 8005738:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800573a:	2300      	movs	r3, #0
}
 800573c:	4618      	mov	r0, r3
 800573e:	3708      	adds	r7, #8
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}

08005744 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b08a      	sub	sp, #40	@ 0x28
 8005748:	af02      	add	r7, sp, #8
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	603b      	str	r3, [r7, #0]
 8005750:	4613      	mov	r3, r2
 8005752:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005754:	2300      	movs	r3, #0
 8005756:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800575e:	b2db      	uxtb	r3, r3
 8005760:	2b20      	cmp	r3, #32
 8005762:	d175      	bne.n	8005850 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d002      	beq.n	8005770 <HAL_UART_Transmit+0x2c>
 800576a:	88fb      	ldrh	r3, [r7, #6]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d101      	bne.n	8005774 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005770:	2301      	movs	r3, #1
 8005772:	e06e      	b.n	8005852 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2200      	movs	r2, #0
 8005778:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2221      	movs	r2, #33	@ 0x21
 800577e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005782:	f7fb fca3 	bl	80010cc <HAL_GetTick>
 8005786:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	88fa      	ldrh	r2, [r7, #6]
 800578c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	88fa      	ldrh	r2, [r7, #6]
 8005792:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800579c:	d108      	bne.n	80057b0 <HAL_UART_Transmit+0x6c>
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	691b      	ldr	r3, [r3, #16]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d104      	bne.n	80057b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80057a6:	2300      	movs	r3, #0
 80057a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	61bb      	str	r3, [r7, #24]
 80057ae:	e003      	b.n	80057b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057b4:	2300      	movs	r3, #0
 80057b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80057b8:	e02e      	b.n	8005818 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	9300      	str	r3, [sp, #0]
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	2200      	movs	r2, #0
 80057c2:	2180      	movs	r1, #128	@ 0x80
 80057c4:	68f8      	ldr	r0, [r7, #12]
 80057c6:	f000 f8df 	bl	8005988 <UART_WaitOnFlagUntilTimeout>
 80057ca:	4603      	mov	r3, r0
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d005      	beq.n	80057dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2220      	movs	r2, #32
 80057d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80057d8:	2303      	movs	r3, #3
 80057da:	e03a      	b.n	8005852 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d10b      	bne.n	80057fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057e2:	69bb      	ldr	r3, [r7, #24]
 80057e4:	881b      	ldrh	r3, [r3, #0]
 80057e6:	461a      	mov	r2, r3
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80057f2:	69bb      	ldr	r3, [r7, #24]
 80057f4:	3302      	adds	r3, #2
 80057f6:	61bb      	str	r3, [r7, #24]
 80057f8:	e007      	b.n	800580a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80057fa:	69fb      	ldr	r3, [r7, #28]
 80057fc:	781a      	ldrb	r2, [r3, #0]
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005804:	69fb      	ldr	r3, [r7, #28]
 8005806:	3301      	adds	r3, #1
 8005808:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800580e:	b29b      	uxth	r3, r3
 8005810:	3b01      	subs	r3, #1
 8005812:	b29a      	uxth	r2, r3
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800581c:	b29b      	uxth	r3, r3
 800581e:	2b00      	cmp	r3, #0
 8005820:	d1cb      	bne.n	80057ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	9300      	str	r3, [sp, #0]
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	2200      	movs	r2, #0
 800582a:	2140      	movs	r1, #64	@ 0x40
 800582c:	68f8      	ldr	r0, [r7, #12]
 800582e:	f000 f8ab 	bl	8005988 <UART_WaitOnFlagUntilTimeout>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	d005      	beq.n	8005844 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2220      	movs	r2, #32
 800583c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005840:	2303      	movs	r3, #3
 8005842:	e006      	b.n	8005852 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2220      	movs	r2, #32
 8005848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800584c:	2300      	movs	r3, #0
 800584e:	e000      	b.n	8005852 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005850:	2302      	movs	r3, #2
  }
}
 8005852:	4618      	mov	r0, r3
 8005854:	3720      	adds	r7, #32
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}

0800585a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800585a:	b580      	push	{r7, lr}
 800585c:	b08a      	sub	sp, #40	@ 0x28
 800585e:	af02      	add	r7, sp, #8
 8005860:	60f8      	str	r0, [r7, #12]
 8005862:	60b9      	str	r1, [r7, #8]
 8005864:	603b      	str	r3, [r7, #0]
 8005866:	4613      	mov	r3, r2
 8005868:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800586a:	2300      	movs	r3, #0
 800586c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005874:	b2db      	uxtb	r3, r3
 8005876:	2b20      	cmp	r3, #32
 8005878:	f040 8081 	bne.w	800597e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d002      	beq.n	8005888 <HAL_UART_Receive+0x2e>
 8005882:	88fb      	ldrh	r3, [r7, #6]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d101      	bne.n	800588c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005888:	2301      	movs	r3, #1
 800588a:	e079      	b.n	8005980 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2200      	movs	r2, #0
 8005890:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2222      	movs	r2, #34	@ 0x22
 8005896:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2200      	movs	r2, #0
 800589e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80058a0:	f7fb fc14 	bl	80010cc <HAL_GetTick>
 80058a4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	88fa      	ldrh	r2, [r7, #6]
 80058aa:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	88fa      	ldrh	r2, [r7, #6]
 80058b0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058ba:	d108      	bne.n	80058ce <HAL_UART_Receive+0x74>
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	691b      	ldr	r3, [r3, #16]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d104      	bne.n	80058ce <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80058c4:	2300      	movs	r3, #0
 80058c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	61bb      	str	r3, [r7, #24]
 80058cc:	e003      	b.n	80058d6 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058d2:	2300      	movs	r3, #0
 80058d4:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80058d6:	e047      	b.n	8005968 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	9300      	str	r3, [sp, #0]
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	2200      	movs	r2, #0
 80058e0:	2120      	movs	r1, #32
 80058e2:	68f8      	ldr	r0, [r7, #12]
 80058e4:	f000 f850 	bl	8005988 <UART_WaitOnFlagUntilTimeout>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d005      	beq.n	80058fa <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2220      	movs	r2, #32
 80058f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80058f6:	2303      	movs	r3, #3
 80058f8:	e042      	b.n	8005980 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80058fa:	69fb      	ldr	r3, [r7, #28]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d10c      	bne.n	800591a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	b29b      	uxth	r3, r3
 8005908:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800590c:	b29a      	uxth	r2, r3
 800590e:	69bb      	ldr	r3, [r7, #24]
 8005910:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	3302      	adds	r3, #2
 8005916:	61bb      	str	r3, [r7, #24]
 8005918:	e01f      	b.n	800595a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005922:	d007      	beq.n	8005934 <HAL_UART_Receive+0xda>
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	689b      	ldr	r3, [r3, #8]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d10a      	bne.n	8005942 <HAL_UART_Receive+0xe8>
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	691b      	ldr	r3, [r3, #16]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d106      	bne.n	8005942 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	b2da      	uxtb	r2, r3
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	701a      	strb	r2, [r3, #0]
 8005940:	e008      	b.n	8005954 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	b2db      	uxtb	r3, r3
 800594a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800594e:	b2da      	uxtb	r2, r3
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005954:	69fb      	ldr	r3, [r7, #28]
 8005956:	3301      	adds	r3, #1
 8005958:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800595e:	b29b      	uxth	r3, r3
 8005960:	3b01      	subs	r3, #1
 8005962:	b29a      	uxth	r2, r3
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800596c:	b29b      	uxth	r3, r3
 800596e:	2b00      	cmp	r3, #0
 8005970:	d1b2      	bne.n	80058d8 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2220      	movs	r2, #32
 8005976:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800597a:	2300      	movs	r3, #0
 800597c:	e000      	b.n	8005980 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800597e:	2302      	movs	r3, #2
  }
}
 8005980:	4618      	mov	r0, r3
 8005982:	3720      	adds	r7, #32
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}

08005988 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b086      	sub	sp, #24
 800598c:	af00      	add	r7, sp, #0
 800598e:	60f8      	str	r0, [r7, #12]
 8005990:	60b9      	str	r1, [r7, #8]
 8005992:	603b      	str	r3, [r7, #0]
 8005994:	4613      	mov	r3, r2
 8005996:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005998:	e03b      	b.n	8005a12 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800599a:	6a3b      	ldr	r3, [r7, #32]
 800599c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059a0:	d037      	beq.n	8005a12 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059a2:	f7fb fb93 	bl	80010cc <HAL_GetTick>
 80059a6:	4602      	mov	r2, r0
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	1ad3      	subs	r3, r2, r3
 80059ac:	6a3a      	ldr	r2, [r7, #32]
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d302      	bcc.n	80059b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80059b2:	6a3b      	ldr	r3, [r7, #32]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d101      	bne.n	80059bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80059b8:	2303      	movs	r3, #3
 80059ba:	e03a      	b.n	8005a32 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	68db      	ldr	r3, [r3, #12]
 80059c2:	f003 0304 	and.w	r3, r3, #4
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d023      	beq.n	8005a12 <UART_WaitOnFlagUntilTimeout+0x8a>
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	2b80      	cmp	r3, #128	@ 0x80
 80059ce:	d020      	beq.n	8005a12 <UART_WaitOnFlagUntilTimeout+0x8a>
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	2b40      	cmp	r3, #64	@ 0x40
 80059d4:	d01d      	beq.n	8005a12 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f003 0308 	and.w	r3, r3, #8
 80059e0:	2b08      	cmp	r3, #8
 80059e2:	d116      	bne.n	8005a12 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80059e4:	2300      	movs	r3, #0
 80059e6:	617b      	str	r3, [r7, #20]
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	617b      	str	r3, [r7, #20]
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	617b      	str	r3, [r7, #20]
 80059f8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059fa:	68f8      	ldr	r0, [r7, #12]
 80059fc:	f000 f81d 	bl	8005a3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2208      	movs	r2, #8
 8005a04:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e00f      	b.n	8005a32 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	68ba      	ldr	r2, [r7, #8]
 8005a1e:	429a      	cmp	r2, r3
 8005a20:	bf0c      	ite	eq
 8005a22:	2301      	moveq	r3, #1
 8005a24:	2300      	movne	r3, #0
 8005a26:	b2db      	uxtb	r3, r3
 8005a28:	461a      	mov	r2, r3
 8005a2a:	79fb      	ldrb	r3, [r7, #7]
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	d0b4      	beq.n	800599a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a30:	2300      	movs	r3, #0
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3718      	adds	r7, #24
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}

08005a3a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a3a:	b480      	push	{r7}
 8005a3c:	b095      	sub	sp, #84	@ 0x54
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	330c      	adds	r3, #12
 8005a48:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a4c:	e853 3f00 	ldrex	r3, [r3]
 8005a50:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	330c      	adds	r3, #12
 8005a60:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005a62:	643a      	str	r2, [r7, #64]	@ 0x40
 8005a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a66:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a68:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a6a:	e841 2300 	strex	r3, r2, [r1]
 8005a6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d1e5      	bne.n	8005a42 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	3314      	adds	r3, #20
 8005a7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7e:	6a3b      	ldr	r3, [r7, #32]
 8005a80:	e853 3f00 	ldrex	r3, [r3]
 8005a84:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a86:	69fb      	ldr	r3, [r7, #28]
 8005a88:	f023 0301 	bic.w	r3, r3, #1
 8005a8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	3314      	adds	r3, #20
 8005a94:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a98:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a9e:	e841 2300 	strex	r3, r2, [r1]
 8005aa2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d1e5      	bne.n	8005a76 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aae:	2b01      	cmp	r3, #1
 8005ab0:	d119      	bne.n	8005ae6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	330c      	adds	r3, #12
 8005ab8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	e853 3f00 	ldrex	r3, [r3]
 8005ac0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	f023 0310 	bic.w	r3, r3, #16
 8005ac8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	330c      	adds	r3, #12
 8005ad0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ad2:	61ba      	str	r2, [r7, #24]
 8005ad4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ad6:	6979      	ldr	r1, [r7, #20]
 8005ad8:	69ba      	ldr	r2, [r7, #24]
 8005ada:	e841 2300 	strex	r3, r2, [r1]
 8005ade:	613b      	str	r3, [r7, #16]
   return(result);
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d1e5      	bne.n	8005ab2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2220      	movs	r2, #32
 8005aea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2200      	movs	r2, #0
 8005af2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005af4:	bf00      	nop
 8005af6:	3754      	adds	r7, #84	@ 0x54
 8005af8:	46bd      	mov	sp, r7
 8005afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afe:	4770      	bx	lr

08005b00 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b04:	b0c0      	sub	sp, #256	@ 0x100
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	691b      	ldr	r3, [r3, #16]
 8005b14:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b1c:	68d9      	ldr	r1, [r3, #12]
 8005b1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b22:	681a      	ldr	r2, [r3, #0]
 8005b24:	ea40 0301 	orr.w	r3, r0, r1
 8005b28:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b2e:	689a      	ldr	r2, [r3, #8]
 8005b30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b34:	691b      	ldr	r3, [r3, #16]
 8005b36:	431a      	orrs	r2, r3
 8005b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b3c:	695b      	ldr	r3, [r3, #20]
 8005b3e:	431a      	orrs	r2, r3
 8005b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b44:	69db      	ldr	r3, [r3, #28]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005b4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	68db      	ldr	r3, [r3, #12]
 8005b54:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005b58:	f021 010c 	bic.w	r1, r1, #12
 8005b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005b66:	430b      	orrs	r3, r1
 8005b68:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	695b      	ldr	r3, [r3, #20]
 8005b72:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005b76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b7a:	6999      	ldr	r1, [r3, #24]
 8005b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b80:	681a      	ldr	r2, [r3, #0]
 8005b82:	ea40 0301 	orr.w	r3, r0, r1
 8005b86:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005b88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b8c:	681a      	ldr	r2, [r3, #0]
 8005b8e:	4b8f      	ldr	r3, [pc, #572]	@ (8005dcc <UART_SetConfig+0x2cc>)
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d005      	beq.n	8005ba0 <UART_SetConfig+0xa0>
 8005b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b98:	681a      	ldr	r2, [r3, #0]
 8005b9a:	4b8d      	ldr	r3, [pc, #564]	@ (8005dd0 <UART_SetConfig+0x2d0>)
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d104      	bne.n	8005baa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ba0:	f7ff f8d4 	bl	8004d4c <HAL_RCC_GetPCLK2Freq>
 8005ba4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005ba8:	e003      	b.n	8005bb2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005baa:	f7ff f8bb 	bl	8004d24 <HAL_RCC_GetPCLK1Freq>
 8005bae:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bb6:	69db      	ldr	r3, [r3, #28]
 8005bb8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bbc:	f040 810c 	bne.w	8005dd8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005bc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005bca:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005bce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005bd2:	4622      	mov	r2, r4
 8005bd4:	462b      	mov	r3, r5
 8005bd6:	1891      	adds	r1, r2, r2
 8005bd8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005bda:	415b      	adcs	r3, r3
 8005bdc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005bde:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005be2:	4621      	mov	r1, r4
 8005be4:	eb12 0801 	adds.w	r8, r2, r1
 8005be8:	4629      	mov	r1, r5
 8005bea:	eb43 0901 	adc.w	r9, r3, r1
 8005bee:	f04f 0200 	mov.w	r2, #0
 8005bf2:	f04f 0300 	mov.w	r3, #0
 8005bf6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005bfa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005bfe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c02:	4690      	mov	r8, r2
 8005c04:	4699      	mov	r9, r3
 8005c06:	4623      	mov	r3, r4
 8005c08:	eb18 0303 	adds.w	r3, r8, r3
 8005c0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005c10:	462b      	mov	r3, r5
 8005c12:	eb49 0303 	adc.w	r3, r9, r3
 8005c16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	2200      	movs	r2, #0
 8005c22:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005c26:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005c2a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005c2e:	460b      	mov	r3, r1
 8005c30:	18db      	adds	r3, r3, r3
 8005c32:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c34:	4613      	mov	r3, r2
 8005c36:	eb42 0303 	adc.w	r3, r2, r3
 8005c3a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c3c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005c40:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005c44:	f7fa facc 	bl	80001e0 <__aeabi_uldivmod>
 8005c48:	4602      	mov	r2, r0
 8005c4a:	460b      	mov	r3, r1
 8005c4c:	4b61      	ldr	r3, [pc, #388]	@ (8005dd4 <UART_SetConfig+0x2d4>)
 8005c4e:	fba3 2302 	umull	r2, r3, r3, r2
 8005c52:	095b      	lsrs	r3, r3, #5
 8005c54:	011c      	lsls	r4, r3, #4
 8005c56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005c60:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005c64:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005c68:	4642      	mov	r2, r8
 8005c6a:	464b      	mov	r3, r9
 8005c6c:	1891      	adds	r1, r2, r2
 8005c6e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005c70:	415b      	adcs	r3, r3
 8005c72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c74:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005c78:	4641      	mov	r1, r8
 8005c7a:	eb12 0a01 	adds.w	sl, r2, r1
 8005c7e:	4649      	mov	r1, r9
 8005c80:	eb43 0b01 	adc.w	fp, r3, r1
 8005c84:	f04f 0200 	mov.w	r2, #0
 8005c88:	f04f 0300 	mov.w	r3, #0
 8005c8c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005c90:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005c94:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c98:	4692      	mov	sl, r2
 8005c9a:	469b      	mov	fp, r3
 8005c9c:	4643      	mov	r3, r8
 8005c9e:	eb1a 0303 	adds.w	r3, sl, r3
 8005ca2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005ca6:	464b      	mov	r3, r9
 8005ca8:	eb4b 0303 	adc.w	r3, fp, r3
 8005cac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005cbc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005cc0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005cc4:	460b      	mov	r3, r1
 8005cc6:	18db      	adds	r3, r3, r3
 8005cc8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005cca:	4613      	mov	r3, r2
 8005ccc:	eb42 0303 	adc.w	r3, r2, r3
 8005cd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cd2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005cd6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005cda:	f7fa fa81 	bl	80001e0 <__aeabi_uldivmod>
 8005cde:	4602      	mov	r2, r0
 8005ce0:	460b      	mov	r3, r1
 8005ce2:	4611      	mov	r1, r2
 8005ce4:	4b3b      	ldr	r3, [pc, #236]	@ (8005dd4 <UART_SetConfig+0x2d4>)
 8005ce6:	fba3 2301 	umull	r2, r3, r3, r1
 8005cea:	095b      	lsrs	r3, r3, #5
 8005cec:	2264      	movs	r2, #100	@ 0x64
 8005cee:	fb02 f303 	mul.w	r3, r2, r3
 8005cf2:	1acb      	subs	r3, r1, r3
 8005cf4:	00db      	lsls	r3, r3, #3
 8005cf6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005cfa:	4b36      	ldr	r3, [pc, #216]	@ (8005dd4 <UART_SetConfig+0x2d4>)
 8005cfc:	fba3 2302 	umull	r2, r3, r3, r2
 8005d00:	095b      	lsrs	r3, r3, #5
 8005d02:	005b      	lsls	r3, r3, #1
 8005d04:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005d08:	441c      	add	r4, r3
 8005d0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d0e:	2200      	movs	r2, #0
 8005d10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005d14:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005d18:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005d1c:	4642      	mov	r2, r8
 8005d1e:	464b      	mov	r3, r9
 8005d20:	1891      	adds	r1, r2, r2
 8005d22:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005d24:	415b      	adcs	r3, r3
 8005d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005d2c:	4641      	mov	r1, r8
 8005d2e:	1851      	adds	r1, r2, r1
 8005d30:	6339      	str	r1, [r7, #48]	@ 0x30
 8005d32:	4649      	mov	r1, r9
 8005d34:	414b      	adcs	r3, r1
 8005d36:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d38:	f04f 0200 	mov.w	r2, #0
 8005d3c:	f04f 0300 	mov.w	r3, #0
 8005d40:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005d44:	4659      	mov	r1, fp
 8005d46:	00cb      	lsls	r3, r1, #3
 8005d48:	4651      	mov	r1, sl
 8005d4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d4e:	4651      	mov	r1, sl
 8005d50:	00ca      	lsls	r2, r1, #3
 8005d52:	4610      	mov	r0, r2
 8005d54:	4619      	mov	r1, r3
 8005d56:	4603      	mov	r3, r0
 8005d58:	4642      	mov	r2, r8
 8005d5a:	189b      	adds	r3, r3, r2
 8005d5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005d60:	464b      	mov	r3, r9
 8005d62:	460a      	mov	r2, r1
 8005d64:	eb42 0303 	adc.w	r3, r2, r3
 8005d68:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	2200      	movs	r2, #0
 8005d74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005d78:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005d7c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005d80:	460b      	mov	r3, r1
 8005d82:	18db      	adds	r3, r3, r3
 8005d84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d86:	4613      	mov	r3, r2
 8005d88:	eb42 0303 	adc.w	r3, r2, r3
 8005d8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005d92:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005d96:	f7fa fa23 	bl	80001e0 <__aeabi_uldivmod>
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	460b      	mov	r3, r1
 8005d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8005dd4 <UART_SetConfig+0x2d4>)
 8005da0:	fba3 1302 	umull	r1, r3, r3, r2
 8005da4:	095b      	lsrs	r3, r3, #5
 8005da6:	2164      	movs	r1, #100	@ 0x64
 8005da8:	fb01 f303 	mul.w	r3, r1, r3
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	00db      	lsls	r3, r3, #3
 8005db0:	3332      	adds	r3, #50	@ 0x32
 8005db2:	4a08      	ldr	r2, [pc, #32]	@ (8005dd4 <UART_SetConfig+0x2d4>)
 8005db4:	fba2 2303 	umull	r2, r3, r2, r3
 8005db8:	095b      	lsrs	r3, r3, #5
 8005dba:	f003 0207 	and.w	r2, r3, #7
 8005dbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4422      	add	r2, r4
 8005dc6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005dc8:	e106      	b.n	8005fd8 <UART_SetConfig+0x4d8>
 8005dca:	bf00      	nop
 8005dcc:	40011000 	.word	0x40011000
 8005dd0:	40011400 	.word	0x40011400
 8005dd4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005dd8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ddc:	2200      	movs	r2, #0
 8005dde:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005de2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005de6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005dea:	4642      	mov	r2, r8
 8005dec:	464b      	mov	r3, r9
 8005dee:	1891      	adds	r1, r2, r2
 8005df0:	6239      	str	r1, [r7, #32]
 8005df2:	415b      	adcs	r3, r3
 8005df4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005df6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005dfa:	4641      	mov	r1, r8
 8005dfc:	1854      	adds	r4, r2, r1
 8005dfe:	4649      	mov	r1, r9
 8005e00:	eb43 0501 	adc.w	r5, r3, r1
 8005e04:	f04f 0200 	mov.w	r2, #0
 8005e08:	f04f 0300 	mov.w	r3, #0
 8005e0c:	00eb      	lsls	r3, r5, #3
 8005e0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e12:	00e2      	lsls	r2, r4, #3
 8005e14:	4614      	mov	r4, r2
 8005e16:	461d      	mov	r5, r3
 8005e18:	4643      	mov	r3, r8
 8005e1a:	18e3      	adds	r3, r4, r3
 8005e1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005e20:	464b      	mov	r3, r9
 8005e22:	eb45 0303 	adc.w	r3, r5, r3
 8005e26:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005e2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005e36:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005e3a:	f04f 0200 	mov.w	r2, #0
 8005e3e:	f04f 0300 	mov.w	r3, #0
 8005e42:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005e46:	4629      	mov	r1, r5
 8005e48:	008b      	lsls	r3, r1, #2
 8005e4a:	4621      	mov	r1, r4
 8005e4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e50:	4621      	mov	r1, r4
 8005e52:	008a      	lsls	r2, r1, #2
 8005e54:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005e58:	f7fa f9c2 	bl	80001e0 <__aeabi_uldivmod>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	460b      	mov	r3, r1
 8005e60:	4b60      	ldr	r3, [pc, #384]	@ (8005fe4 <UART_SetConfig+0x4e4>)
 8005e62:	fba3 2302 	umull	r2, r3, r3, r2
 8005e66:	095b      	lsrs	r3, r3, #5
 8005e68:	011c      	lsls	r4, r3, #4
 8005e6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005e74:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005e78:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005e7c:	4642      	mov	r2, r8
 8005e7e:	464b      	mov	r3, r9
 8005e80:	1891      	adds	r1, r2, r2
 8005e82:	61b9      	str	r1, [r7, #24]
 8005e84:	415b      	adcs	r3, r3
 8005e86:	61fb      	str	r3, [r7, #28]
 8005e88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e8c:	4641      	mov	r1, r8
 8005e8e:	1851      	adds	r1, r2, r1
 8005e90:	6139      	str	r1, [r7, #16]
 8005e92:	4649      	mov	r1, r9
 8005e94:	414b      	adcs	r3, r1
 8005e96:	617b      	str	r3, [r7, #20]
 8005e98:	f04f 0200 	mov.w	r2, #0
 8005e9c:	f04f 0300 	mov.w	r3, #0
 8005ea0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ea4:	4659      	mov	r1, fp
 8005ea6:	00cb      	lsls	r3, r1, #3
 8005ea8:	4651      	mov	r1, sl
 8005eaa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005eae:	4651      	mov	r1, sl
 8005eb0:	00ca      	lsls	r2, r1, #3
 8005eb2:	4610      	mov	r0, r2
 8005eb4:	4619      	mov	r1, r3
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	4642      	mov	r2, r8
 8005eba:	189b      	adds	r3, r3, r2
 8005ebc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005ec0:	464b      	mov	r3, r9
 8005ec2:	460a      	mov	r2, r1
 8005ec4:	eb42 0303 	adc.w	r3, r2, r3
 8005ec8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005ed6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005ed8:	f04f 0200 	mov.w	r2, #0
 8005edc:	f04f 0300 	mov.w	r3, #0
 8005ee0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005ee4:	4649      	mov	r1, r9
 8005ee6:	008b      	lsls	r3, r1, #2
 8005ee8:	4641      	mov	r1, r8
 8005eea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005eee:	4641      	mov	r1, r8
 8005ef0:	008a      	lsls	r2, r1, #2
 8005ef2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005ef6:	f7fa f973 	bl	80001e0 <__aeabi_uldivmod>
 8005efa:	4602      	mov	r2, r0
 8005efc:	460b      	mov	r3, r1
 8005efe:	4611      	mov	r1, r2
 8005f00:	4b38      	ldr	r3, [pc, #224]	@ (8005fe4 <UART_SetConfig+0x4e4>)
 8005f02:	fba3 2301 	umull	r2, r3, r3, r1
 8005f06:	095b      	lsrs	r3, r3, #5
 8005f08:	2264      	movs	r2, #100	@ 0x64
 8005f0a:	fb02 f303 	mul.w	r3, r2, r3
 8005f0e:	1acb      	subs	r3, r1, r3
 8005f10:	011b      	lsls	r3, r3, #4
 8005f12:	3332      	adds	r3, #50	@ 0x32
 8005f14:	4a33      	ldr	r2, [pc, #204]	@ (8005fe4 <UART_SetConfig+0x4e4>)
 8005f16:	fba2 2303 	umull	r2, r3, r2, r3
 8005f1a:	095b      	lsrs	r3, r3, #5
 8005f1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f20:	441c      	add	r4, r3
 8005f22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f26:	2200      	movs	r2, #0
 8005f28:	673b      	str	r3, [r7, #112]	@ 0x70
 8005f2a:	677a      	str	r2, [r7, #116]	@ 0x74
 8005f2c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005f30:	4642      	mov	r2, r8
 8005f32:	464b      	mov	r3, r9
 8005f34:	1891      	adds	r1, r2, r2
 8005f36:	60b9      	str	r1, [r7, #8]
 8005f38:	415b      	adcs	r3, r3
 8005f3a:	60fb      	str	r3, [r7, #12]
 8005f3c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f40:	4641      	mov	r1, r8
 8005f42:	1851      	adds	r1, r2, r1
 8005f44:	6039      	str	r1, [r7, #0]
 8005f46:	4649      	mov	r1, r9
 8005f48:	414b      	adcs	r3, r1
 8005f4a:	607b      	str	r3, [r7, #4]
 8005f4c:	f04f 0200 	mov.w	r2, #0
 8005f50:	f04f 0300 	mov.w	r3, #0
 8005f54:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005f58:	4659      	mov	r1, fp
 8005f5a:	00cb      	lsls	r3, r1, #3
 8005f5c:	4651      	mov	r1, sl
 8005f5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f62:	4651      	mov	r1, sl
 8005f64:	00ca      	lsls	r2, r1, #3
 8005f66:	4610      	mov	r0, r2
 8005f68:	4619      	mov	r1, r3
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	4642      	mov	r2, r8
 8005f6e:	189b      	adds	r3, r3, r2
 8005f70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005f72:	464b      	mov	r3, r9
 8005f74:	460a      	mov	r2, r1
 8005f76:	eb42 0303 	adc.w	r3, r2, r3
 8005f7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	2200      	movs	r2, #0
 8005f84:	663b      	str	r3, [r7, #96]	@ 0x60
 8005f86:	667a      	str	r2, [r7, #100]	@ 0x64
 8005f88:	f04f 0200 	mov.w	r2, #0
 8005f8c:	f04f 0300 	mov.w	r3, #0
 8005f90:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005f94:	4649      	mov	r1, r9
 8005f96:	008b      	lsls	r3, r1, #2
 8005f98:	4641      	mov	r1, r8
 8005f9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f9e:	4641      	mov	r1, r8
 8005fa0:	008a      	lsls	r2, r1, #2
 8005fa2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005fa6:	f7fa f91b 	bl	80001e0 <__aeabi_uldivmod>
 8005faa:	4602      	mov	r2, r0
 8005fac:	460b      	mov	r3, r1
 8005fae:	4b0d      	ldr	r3, [pc, #52]	@ (8005fe4 <UART_SetConfig+0x4e4>)
 8005fb0:	fba3 1302 	umull	r1, r3, r3, r2
 8005fb4:	095b      	lsrs	r3, r3, #5
 8005fb6:	2164      	movs	r1, #100	@ 0x64
 8005fb8:	fb01 f303 	mul.w	r3, r1, r3
 8005fbc:	1ad3      	subs	r3, r2, r3
 8005fbe:	011b      	lsls	r3, r3, #4
 8005fc0:	3332      	adds	r3, #50	@ 0x32
 8005fc2:	4a08      	ldr	r2, [pc, #32]	@ (8005fe4 <UART_SetConfig+0x4e4>)
 8005fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8005fc8:	095b      	lsrs	r3, r3, #5
 8005fca:	f003 020f 	and.w	r2, r3, #15
 8005fce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4422      	add	r2, r4
 8005fd6:	609a      	str	r2, [r3, #8]
}
 8005fd8:	bf00      	nop
 8005fda:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005fe4:	51eb851f 	.word	0x51eb851f

08005fe8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005fe8:	b084      	sub	sp, #16
 8005fea:	b580      	push	{r7, lr}
 8005fec:	b084      	sub	sp, #16
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	6078      	str	r0, [r7, #4]
 8005ff2:	f107 001c 	add.w	r0, r7, #28
 8005ff6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005ffa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d123      	bne.n	800604a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006006:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	68db      	ldr	r3, [r3, #12]
 8006012:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006016:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800601a:	687a      	ldr	r2, [r7, #4]
 800601c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	68db      	ldr	r3, [r3, #12]
 8006022:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800602a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800602e:	2b01      	cmp	r3, #1
 8006030:	d105      	bne.n	800603e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	68db      	ldr	r3, [r3, #12]
 8006036:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f000 f9dc 	bl	80063fc <USB_CoreReset>
 8006044:	4603      	mov	r3, r0
 8006046:	73fb      	strb	r3, [r7, #15]
 8006048:	e01b      	b.n	8006082 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	68db      	ldr	r3, [r3, #12]
 800604e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f000 f9d0 	bl	80063fc <USB_CoreReset>
 800605c:	4603      	mov	r3, r0
 800605e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006060:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006064:	2b00      	cmp	r3, #0
 8006066:	d106      	bne.n	8006076 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800606c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	639a      	str	r2, [r3, #56]	@ 0x38
 8006074:	e005      	b.n	8006082 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800607a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006082:	7fbb      	ldrb	r3, [r7, #30]
 8006084:	2b01      	cmp	r3, #1
 8006086:	d10b      	bne.n	80060a0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	f043 0206 	orr.w	r2, r3, #6
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	689b      	ldr	r3, [r3, #8]
 8006098:	f043 0220 	orr.w	r2, r3, #32
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80060a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3710      	adds	r7, #16
 80060a6:	46bd      	mov	sp, r7
 80060a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80060ac:	b004      	add	sp, #16
 80060ae:	4770      	bx	lr

080060b0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b083      	sub	sp, #12
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	f043 0201 	orr.w	r2, r3, #1
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80060c4:	2300      	movs	r3, #0
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	370c      	adds	r7, #12
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr

080060d2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80060d2:	b480      	push	{r7}
 80060d4:	b083      	sub	sp, #12
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	f023 0201 	bic.w	r2, r3, #1
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80060e6:	2300      	movs	r3, #0
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	370c      	adds	r7, #12
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
 80060fc:	460b      	mov	r3, r1
 80060fe:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006100:	2300      	movs	r3, #0
 8006102:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	68db      	ldr	r3, [r3, #12]
 8006108:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006110:	78fb      	ldrb	r3, [r7, #3]
 8006112:	2b01      	cmp	r3, #1
 8006114:	d115      	bne.n	8006142 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	68db      	ldr	r3, [r3, #12]
 800611a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006122:	200a      	movs	r0, #10
 8006124:	f7fa ffde 	bl	80010e4 <HAL_Delay>
      ms += 10U;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	330a      	adds	r3, #10
 800612c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 f956 	bl	80063e0 <USB_GetMode>
 8006134:	4603      	mov	r3, r0
 8006136:	2b01      	cmp	r3, #1
 8006138:	d01e      	beq.n	8006178 <USB_SetCurrentMode+0x84>
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2bc7      	cmp	r3, #199	@ 0xc7
 800613e:	d9f0      	bls.n	8006122 <USB_SetCurrentMode+0x2e>
 8006140:	e01a      	b.n	8006178 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006142:	78fb      	ldrb	r3, [r7, #3]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d115      	bne.n	8006174 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	68db      	ldr	r3, [r3, #12]
 800614c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006154:	200a      	movs	r0, #10
 8006156:	f7fa ffc5 	bl	80010e4 <HAL_Delay>
      ms += 10U;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	330a      	adds	r3, #10
 800615e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006160:	6878      	ldr	r0, [r7, #4]
 8006162:	f000 f93d 	bl	80063e0 <USB_GetMode>
 8006166:	4603      	mov	r3, r0
 8006168:	2b00      	cmp	r3, #0
 800616a:	d005      	beq.n	8006178 <USB_SetCurrentMode+0x84>
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2bc7      	cmp	r3, #199	@ 0xc7
 8006170:	d9f0      	bls.n	8006154 <USB_SetCurrentMode+0x60>
 8006172:	e001      	b.n	8006178 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	e005      	b.n	8006184 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2bc8      	cmp	r3, #200	@ 0xc8
 800617c:	d101      	bne.n	8006182 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e000      	b.n	8006184 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006182:	2300      	movs	r3, #0
}
 8006184:	4618      	mov	r0, r3
 8006186:	3710      	adds	r7, #16
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}

0800618c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800618c:	b480      	push	{r7}
 800618e:	b085      	sub	sp, #20
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006196:	2300      	movs	r3, #0
 8006198:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	3301      	adds	r3, #1
 800619e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80061a6:	d901      	bls.n	80061ac <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80061a8:	2303      	movs	r3, #3
 80061aa:	e01b      	b.n	80061e4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	691b      	ldr	r3, [r3, #16]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	daf2      	bge.n	800619a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80061b4:	2300      	movs	r3, #0
 80061b6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	019b      	lsls	r3, r3, #6
 80061bc:	f043 0220 	orr.w	r2, r3, #32
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	3301      	adds	r3, #1
 80061c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80061d0:	d901      	bls.n	80061d6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80061d2:	2303      	movs	r3, #3
 80061d4:	e006      	b.n	80061e4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	691b      	ldr	r3, [r3, #16]
 80061da:	f003 0320 	and.w	r3, r3, #32
 80061de:	2b20      	cmp	r3, #32
 80061e0:	d0f0      	beq.n	80061c4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3714      	adds	r7, #20
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b085      	sub	sp, #20
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80061f8:	2300      	movs	r3, #0
 80061fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	3301      	adds	r3, #1
 8006200:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006208:	d901      	bls.n	800620e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800620a:	2303      	movs	r3, #3
 800620c:	e018      	b.n	8006240 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	691b      	ldr	r3, [r3, #16]
 8006212:	2b00      	cmp	r3, #0
 8006214:	daf2      	bge.n	80061fc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006216:	2300      	movs	r3, #0
 8006218:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2210      	movs	r2, #16
 800621e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	3301      	adds	r3, #1
 8006224:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800622c:	d901      	bls.n	8006232 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800622e:	2303      	movs	r3, #3
 8006230:	e006      	b.n	8006240 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	691b      	ldr	r3, [r3, #16]
 8006236:	f003 0310 	and.w	r3, r3, #16
 800623a:	2b10      	cmp	r3, #16
 800623c:	d0f0      	beq.n	8006220 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800623e:	2300      	movs	r3, #0
}
 8006240:	4618      	mov	r0, r3
 8006242:	3714      	adds	r7, #20
 8006244:	46bd      	mov	sp, r7
 8006246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624a:	4770      	bx	lr

0800624c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800624c:	b480      	push	{r7}
 800624e:	b089      	sub	sp, #36	@ 0x24
 8006250:	af00      	add	r7, sp, #0
 8006252:	60f8      	str	r0, [r7, #12]
 8006254:	60b9      	str	r1, [r7, #8]
 8006256:	4611      	mov	r1, r2
 8006258:	461a      	mov	r2, r3
 800625a:	460b      	mov	r3, r1
 800625c:	71fb      	strb	r3, [r7, #7]
 800625e:	4613      	mov	r3, r2
 8006260:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800626a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800626e:	2b00      	cmp	r3, #0
 8006270:	d123      	bne.n	80062ba <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006272:	88bb      	ldrh	r3, [r7, #4]
 8006274:	3303      	adds	r3, #3
 8006276:	089b      	lsrs	r3, r3, #2
 8006278:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800627a:	2300      	movs	r3, #0
 800627c:	61bb      	str	r3, [r7, #24]
 800627e:	e018      	b.n	80062b2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006280:	79fb      	ldrb	r3, [r7, #7]
 8006282:	031a      	lsls	r2, r3, #12
 8006284:	697b      	ldr	r3, [r7, #20]
 8006286:	4413      	add	r3, r2
 8006288:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800628c:	461a      	mov	r2, r3
 800628e:	69fb      	ldr	r3, [r7, #28]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006294:	69fb      	ldr	r3, [r7, #28]
 8006296:	3301      	adds	r3, #1
 8006298:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800629a:	69fb      	ldr	r3, [r7, #28]
 800629c:	3301      	adds	r3, #1
 800629e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80062a0:	69fb      	ldr	r3, [r7, #28]
 80062a2:	3301      	adds	r3, #1
 80062a4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80062a6:	69fb      	ldr	r3, [r7, #28]
 80062a8:	3301      	adds	r3, #1
 80062aa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80062ac:	69bb      	ldr	r3, [r7, #24]
 80062ae:	3301      	adds	r3, #1
 80062b0:	61bb      	str	r3, [r7, #24]
 80062b2:	69ba      	ldr	r2, [r7, #24]
 80062b4:	693b      	ldr	r3, [r7, #16]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d3e2      	bcc.n	8006280 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80062ba:	2300      	movs	r3, #0
}
 80062bc:	4618      	mov	r0, r3
 80062be:	3724      	adds	r7, #36	@ 0x24
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr

080062c8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b08b      	sub	sp, #44	@ 0x2c
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	4613      	mov	r3, r2
 80062d4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80062de:	88fb      	ldrh	r3, [r7, #6]
 80062e0:	089b      	lsrs	r3, r3, #2
 80062e2:	b29b      	uxth	r3, r3
 80062e4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80062e6:	88fb      	ldrh	r3, [r7, #6]
 80062e8:	f003 0303 	and.w	r3, r3, #3
 80062ec:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80062ee:	2300      	movs	r3, #0
 80062f0:	623b      	str	r3, [r7, #32]
 80062f2:	e014      	b.n	800631e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80062f4:	69bb      	ldr	r3, [r7, #24]
 80062f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fe:	601a      	str	r2, [r3, #0]
    pDest++;
 8006300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006302:	3301      	adds	r3, #1
 8006304:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006308:	3301      	adds	r3, #1
 800630a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800630c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800630e:	3301      	adds	r3, #1
 8006310:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006314:	3301      	adds	r3, #1
 8006316:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006318:	6a3b      	ldr	r3, [r7, #32]
 800631a:	3301      	adds	r3, #1
 800631c:	623b      	str	r3, [r7, #32]
 800631e:	6a3a      	ldr	r2, [r7, #32]
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	429a      	cmp	r2, r3
 8006324:	d3e6      	bcc.n	80062f4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006326:	8bfb      	ldrh	r3, [r7, #30]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d01e      	beq.n	800636a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800632c:	2300      	movs	r3, #0
 800632e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006330:	69bb      	ldr	r3, [r7, #24]
 8006332:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006336:	461a      	mov	r2, r3
 8006338:	f107 0310 	add.w	r3, r7, #16
 800633c:	6812      	ldr	r2, [r2, #0]
 800633e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006340:	693a      	ldr	r2, [r7, #16]
 8006342:	6a3b      	ldr	r3, [r7, #32]
 8006344:	b2db      	uxtb	r3, r3
 8006346:	00db      	lsls	r3, r3, #3
 8006348:	fa22 f303 	lsr.w	r3, r2, r3
 800634c:	b2da      	uxtb	r2, r3
 800634e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006350:	701a      	strb	r2, [r3, #0]
      i++;
 8006352:	6a3b      	ldr	r3, [r7, #32]
 8006354:	3301      	adds	r3, #1
 8006356:	623b      	str	r3, [r7, #32]
      pDest++;
 8006358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800635a:	3301      	adds	r3, #1
 800635c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800635e:	8bfb      	ldrh	r3, [r7, #30]
 8006360:	3b01      	subs	r3, #1
 8006362:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006364:	8bfb      	ldrh	r3, [r7, #30]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d1ea      	bne.n	8006340 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800636a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800636c:	4618      	mov	r0, r3
 800636e:	372c      	adds	r7, #44	@ 0x2c
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr

08006378 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006378:	b480      	push	{r7}
 800637a:	b085      	sub	sp, #20
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	695b      	ldr	r3, [r3, #20]
 8006384:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	699b      	ldr	r3, [r3, #24]
 800638a:	68fa      	ldr	r2, [r7, #12]
 800638c:	4013      	ands	r3, r2
 800638e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006390:	68fb      	ldr	r3, [r7, #12]
}
 8006392:	4618      	mov	r0, r3
 8006394:	3714      	adds	r7, #20
 8006396:	46bd      	mov	sp, r7
 8006398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639c:	4770      	bx	lr

0800639e <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800639e:	b480      	push	{r7}
 80063a0:	b085      	sub	sp, #20
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	6078      	str	r0, [r7, #4]
 80063a6:	460b      	mov	r3, r1
 80063a8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80063ae:	78fb      	ldrb	r3, [r7, #3]
 80063b0:	015a      	lsls	r2, r3, #5
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	4413      	add	r3, r2
 80063b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063ba:	689b      	ldr	r3, [r3, #8]
 80063bc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80063be:	78fb      	ldrb	r3, [r7, #3]
 80063c0:	015a      	lsls	r2, r3, #5
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	4413      	add	r3, r2
 80063c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	68ba      	ldr	r2, [r7, #8]
 80063ce:	4013      	ands	r3, r2
 80063d0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80063d2:	68bb      	ldr	r3, [r7, #8]
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	3714      	adds	r7, #20
 80063d8:	46bd      	mov	sp, r7
 80063da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063de:	4770      	bx	lr

080063e0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b083      	sub	sp, #12
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	695b      	ldr	r3, [r3, #20]
 80063ec:	f003 0301 	and.w	r3, r3, #1
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	370c      	adds	r7, #12
 80063f4:	46bd      	mov	sp, r7
 80063f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fa:	4770      	bx	lr

080063fc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b085      	sub	sp, #20
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006404:	2300      	movs	r3, #0
 8006406:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	3301      	adds	r3, #1
 800640c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006414:	d901      	bls.n	800641a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006416:	2303      	movs	r3, #3
 8006418:	e022      	b.n	8006460 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	691b      	ldr	r3, [r3, #16]
 800641e:	2b00      	cmp	r3, #0
 8006420:	daf2      	bge.n	8006408 <USB_CoreReset+0xc>

  count = 10U;
 8006422:	230a      	movs	r3, #10
 8006424:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006426:	e002      	b.n	800642e <USB_CoreReset+0x32>
  {
    count--;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	3b01      	subs	r3, #1
 800642c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d1f9      	bne.n	8006428 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	691b      	ldr	r3, [r3, #16]
 8006438:	f043 0201 	orr.w	r2, r3, #1
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	3301      	adds	r3, #1
 8006444:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800644c:	d901      	bls.n	8006452 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800644e:	2303      	movs	r3, #3
 8006450:	e006      	b.n	8006460 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	f003 0301 	and.w	r3, r3, #1
 800645a:	2b01      	cmp	r3, #1
 800645c:	d0f0      	beq.n	8006440 <USB_CoreReset+0x44>

  return HAL_OK;
 800645e:	2300      	movs	r3, #0
}
 8006460:	4618      	mov	r0, r3
 8006462:	3714      	adds	r7, #20
 8006464:	46bd      	mov	sp, r7
 8006466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646a:	4770      	bx	lr

0800646c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800646c:	b084      	sub	sp, #16
 800646e:	b580      	push	{r7, lr}
 8006470:	b086      	sub	sp, #24
 8006472:	af00      	add	r7, sp, #0
 8006474:	6078      	str	r0, [r7, #4]
 8006476:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800647a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800647e:	2300      	movs	r3, #0
 8006480:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800648c:	461a      	mov	r2, r3
 800648e:	2300      	movs	r3, #0
 8006490:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006496:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064a2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064ae:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	68db      	ldr	r3, [r3, #12]
 80064ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d119      	bne.n	80064f6 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80064c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80064c6:	2b01      	cmp	r3, #1
 80064c8:	d10a      	bne.n	80064e0 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	68fa      	ldr	r2, [r7, #12]
 80064d4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80064d8:	f043 0304 	orr.w	r3, r3, #4
 80064dc:	6013      	str	r3, [r2, #0]
 80064de:	e014      	b.n	800650a <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	68fa      	ldr	r2, [r7, #12]
 80064ea:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80064ee:	f023 0304 	bic.w	r3, r3, #4
 80064f2:	6013      	str	r3, [r2, #0]
 80064f4:	e009      	b.n	800650a <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	68fa      	ldr	r2, [r7, #12]
 8006500:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006504:	f023 0304 	bic.w	r3, r3, #4
 8006508:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800650a:	2110      	movs	r1, #16
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f7ff fe3d 	bl	800618c <USB_FlushTxFifo>
 8006512:	4603      	mov	r3, r0
 8006514:	2b00      	cmp	r3, #0
 8006516:	d001      	beq.n	800651c <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	f7ff fe67 	bl	80061f0 <USB_FlushRxFifo>
 8006522:	4603      	mov	r3, r0
 8006524:	2b00      	cmp	r3, #0
 8006526:	d001      	beq.n	800652c <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8006528:	2301      	movs	r3, #1
 800652a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800652c:	2300      	movs	r3, #0
 800652e:	613b      	str	r3, [r7, #16]
 8006530:	e015      	b.n	800655e <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	015a      	lsls	r2, r3, #5
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	4413      	add	r3, r2
 800653a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800653e:	461a      	mov	r2, r3
 8006540:	f04f 33ff 	mov.w	r3, #4294967295
 8006544:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	015a      	lsls	r2, r3, #5
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	4413      	add	r3, r2
 800654e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006552:	461a      	mov	r2, r3
 8006554:	2300      	movs	r3, #0
 8006556:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8006558:	693b      	ldr	r3, [r7, #16]
 800655a:	3301      	adds	r3, #1
 800655c:	613b      	str	r3, [r7, #16]
 800655e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006562:	461a      	mov	r2, r3
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	4293      	cmp	r3, r2
 8006568:	d3e3      	bcc.n	8006532 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2200      	movs	r2, #0
 800656e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	f04f 32ff 	mov.w	r2, #4294967295
 8006576:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4a18      	ldr	r2, [pc, #96]	@ (80065dc <USB_HostInit+0x170>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d10b      	bne.n	8006598 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006586:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	4a15      	ldr	r2, [pc, #84]	@ (80065e0 <USB_HostInit+0x174>)
 800658c:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	4a14      	ldr	r2, [pc, #80]	@ (80065e4 <USB_HostInit+0x178>)
 8006592:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8006596:	e009      	b.n	80065ac <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2280      	movs	r2, #128	@ 0x80
 800659c:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	4a11      	ldr	r2, [pc, #68]	@ (80065e8 <USB_HostInit+0x17c>)
 80065a2:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	4a11      	ldr	r2, [pc, #68]	@ (80065ec <USB_HostInit+0x180>)
 80065a8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80065ac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d105      	bne.n	80065c0 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	699b      	ldr	r3, [r3, #24]
 80065b8:	f043 0210 	orr.w	r2, r3, #16
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	699a      	ldr	r2, [r3, #24]
 80065c4:	4b0a      	ldr	r3, [pc, #40]	@ (80065f0 <USB_HostInit+0x184>)
 80065c6:	4313      	orrs	r3, r2
 80065c8:	687a      	ldr	r2, [r7, #4]
 80065ca:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80065cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	3718      	adds	r7, #24
 80065d2:	46bd      	mov	sp, r7
 80065d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80065d8:	b004      	add	sp, #16
 80065da:	4770      	bx	lr
 80065dc:	40040000 	.word	0x40040000
 80065e0:	01000200 	.word	0x01000200
 80065e4:	00e00300 	.word	0x00e00300
 80065e8:	00600080 	.word	0x00600080
 80065ec:	004000e0 	.word	0x004000e0
 80065f0:	a3200008 	.word	0xa3200008

080065f4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b085      	sub	sp, #20
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
 80065fc:	460b      	mov	r3, r1
 80065fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	68fa      	ldr	r2, [r7, #12]
 800660e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006612:	f023 0303 	bic.w	r3, r3, #3
 8006616:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	78fb      	ldrb	r3, [r7, #3]
 8006622:	f003 0303 	and.w	r3, r3, #3
 8006626:	68f9      	ldr	r1, [r7, #12]
 8006628:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800662c:	4313      	orrs	r3, r2
 800662e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8006630:	78fb      	ldrb	r3, [r7, #3]
 8006632:	2b01      	cmp	r3, #1
 8006634:	d107      	bne.n	8006646 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800663c:	461a      	mov	r2, r3
 800663e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006642:	6053      	str	r3, [r2, #4]
 8006644:	e00c      	b.n	8006660 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8006646:	78fb      	ldrb	r3, [r7, #3]
 8006648:	2b02      	cmp	r3, #2
 800664a:	d107      	bne.n	800665c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006652:	461a      	mov	r2, r3
 8006654:	f241 7370 	movw	r3, #6000	@ 0x1770
 8006658:	6053      	str	r3, [r2, #4]
 800665a:	e001      	b.n	8006660 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	e000      	b.n	8006662 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8006660:	2300      	movs	r3, #0
}
 8006662:	4618      	mov	r0, r3
 8006664:	3714      	adds	r7, #20
 8006666:	46bd      	mov	sp, r7
 8006668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666c:	4770      	bx	lr

0800666e <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800666e:	b580      	push	{r7, lr}
 8006670:	b084      	sub	sp, #16
 8006672:	af00      	add	r7, sp, #0
 8006674:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800667a:	2300      	movs	r3, #0
 800667c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800668e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	68fa      	ldr	r2, [r7, #12]
 8006694:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006698:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800669c:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800669e:	2064      	movs	r0, #100	@ 0x64
 80066a0:	f7fa fd20 	bl	80010e4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	68fa      	ldr	r2, [r7, #12]
 80066a8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80066ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066b0:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80066b2:	200a      	movs	r0, #10
 80066b4:	f7fa fd16 	bl	80010e4 <HAL_Delay>

  return HAL_OK;
 80066b8:	2300      	movs	r3, #0
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	3710      	adds	r7, #16
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}

080066c2 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80066c2:	b480      	push	{r7}
 80066c4:	b085      	sub	sp, #20
 80066c6:	af00      	add	r7, sp, #0
 80066c8:	6078      	str	r0, [r7, #4]
 80066ca:	460b      	mov	r3, r1
 80066cc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80066d2:	2300      	movs	r3, #0
 80066d4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80066e6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d109      	bne.n	8006706 <USB_DriveVbus+0x44>
 80066f2:	78fb      	ldrb	r3, [r7, #3]
 80066f4:	2b01      	cmp	r3, #1
 80066f6:	d106      	bne.n	8006706 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	68fa      	ldr	r2, [r7, #12]
 80066fc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006700:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006704:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800670c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006710:	d109      	bne.n	8006726 <USB_DriveVbus+0x64>
 8006712:	78fb      	ldrb	r3, [r7, #3]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d106      	bne.n	8006726 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	68fa      	ldr	r2, [r7, #12]
 800671c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006720:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006724:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8006726:	2300      	movs	r3, #0
}
 8006728:	4618      	mov	r0, r3
 800672a:	3714      	adds	r7, #20
 800672c:	46bd      	mov	sp, r7
 800672e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006732:	4770      	bx	lr

08006734 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8006734:	b480      	push	{r7}
 8006736:	b085      	sub	sp, #20
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006740:	2300      	movs	r3, #0
 8006742:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	0c5b      	lsrs	r3, r3, #17
 8006752:	f003 0303 	and.w	r3, r3, #3
}
 8006756:	4618      	mov	r0, r3
 8006758:	3714      	adds	r7, #20
 800675a:	46bd      	mov	sp, r7
 800675c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006760:	4770      	bx	lr

08006762 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8006762:	b480      	push	{r7}
 8006764:	b085      	sub	sp, #20
 8006766:	af00      	add	r7, sp, #0
 8006768:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006774:	689b      	ldr	r3, [r3, #8]
 8006776:	b29b      	uxth	r3, r3
}
 8006778:	4618      	mov	r0, r3
 800677a:	3714      	adds	r7, #20
 800677c:	46bd      	mov	sp, r7
 800677e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006782:	4770      	bx	lr

08006784 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b088      	sub	sp, #32
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
 800678c:	4608      	mov	r0, r1
 800678e:	4611      	mov	r1, r2
 8006790:	461a      	mov	r2, r3
 8006792:	4603      	mov	r3, r0
 8006794:	70fb      	strb	r3, [r7, #3]
 8006796:	460b      	mov	r3, r1
 8006798:	70bb      	strb	r3, [r7, #2]
 800679a:	4613      	mov	r3, r2
 800679c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800679e:	2300      	movs	r3, #0
 80067a0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80067a6:	78fb      	ldrb	r3, [r7, #3]
 80067a8:	015a      	lsls	r2, r3, #5
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	4413      	add	r3, r2
 80067ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067b2:	461a      	mov	r2, r3
 80067b4:	f04f 33ff 	mov.w	r3, #4294967295
 80067b8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80067ba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80067be:	2b03      	cmp	r3, #3
 80067c0:	d87c      	bhi.n	80068bc <USB_HC_Init+0x138>
 80067c2:	a201      	add	r2, pc, #4	@ (adr r2, 80067c8 <USB_HC_Init+0x44>)
 80067c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067c8:	080067d9 	.word	0x080067d9
 80067cc:	0800687f 	.word	0x0800687f
 80067d0:	080067d9 	.word	0x080067d9
 80067d4:	08006841 	.word	0x08006841
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80067d8:	78fb      	ldrb	r3, [r7, #3]
 80067da:	015a      	lsls	r2, r3, #5
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	4413      	add	r3, r2
 80067e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067e4:	461a      	mov	r2, r3
 80067e6:	f240 439d 	movw	r3, #1181	@ 0x49d
 80067ea:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80067ec:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	da10      	bge.n	8006816 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80067f4:	78fb      	ldrb	r3, [r7, #3]
 80067f6:	015a      	lsls	r2, r3, #5
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	4413      	add	r3, r2
 80067fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006800:	68db      	ldr	r3, [r3, #12]
 8006802:	78fa      	ldrb	r2, [r7, #3]
 8006804:	0151      	lsls	r1, r2, #5
 8006806:	693a      	ldr	r2, [r7, #16]
 8006808:	440a      	add	r2, r1
 800680a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800680e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006812:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8006814:	e055      	b.n	80068c2 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a6f      	ldr	r2, [pc, #444]	@ (80069d8 <USB_HC_Init+0x254>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d151      	bne.n	80068c2 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800681e:	78fb      	ldrb	r3, [r7, #3]
 8006820:	015a      	lsls	r2, r3, #5
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	4413      	add	r3, r2
 8006826:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800682a:	68db      	ldr	r3, [r3, #12]
 800682c:	78fa      	ldrb	r2, [r7, #3]
 800682e:	0151      	lsls	r1, r2, #5
 8006830:	693a      	ldr	r2, [r7, #16]
 8006832:	440a      	add	r2, r1
 8006834:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006838:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800683c:	60d3      	str	r3, [r2, #12]
      break;
 800683e:	e040      	b.n	80068c2 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006840:	78fb      	ldrb	r3, [r7, #3]
 8006842:	015a      	lsls	r2, r3, #5
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	4413      	add	r3, r2
 8006848:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800684c:	461a      	mov	r2, r3
 800684e:	f240 639d 	movw	r3, #1693	@ 0x69d
 8006852:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006854:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006858:	2b00      	cmp	r3, #0
 800685a:	da34      	bge.n	80068c6 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800685c:	78fb      	ldrb	r3, [r7, #3]
 800685e:	015a      	lsls	r2, r3, #5
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	4413      	add	r3, r2
 8006864:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006868:	68db      	ldr	r3, [r3, #12]
 800686a:	78fa      	ldrb	r2, [r7, #3]
 800686c:	0151      	lsls	r1, r2, #5
 800686e:	693a      	ldr	r2, [r7, #16]
 8006870:	440a      	add	r2, r1
 8006872:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006876:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800687a:	60d3      	str	r3, [r2, #12]
      }

      break;
 800687c:	e023      	b.n	80068c6 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800687e:	78fb      	ldrb	r3, [r7, #3]
 8006880:	015a      	lsls	r2, r3, #5
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	4413      	add	r3, r2
 8006886:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800688a:	461a      	mov	r2, r3
 800688c:	f240 2325 	movw	r3, #549	@ 0x225
 8006890:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006892:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006896:	2b00      	cmp	r3, #0
 8006898:	da17      	bge.n	80068ca <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800689a:	78fb      	ldrb	r3, [r7, #3]
 800689c:	015a      	lsls	r2, r3, #5
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	4413      	add	r3, r2
 80068a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068a6:	68db      	ldr	r3, [r3, #12]
 80068a8:	78fa      	ldrb	r2, [r7, #3]
 80068aa:	0151      	lsls	r1, r2, #5
 80068ac:	693a      	ldr	r2, [r7, #16]
 80068ae:	440a      	add	r2, r1
 80068b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80068b4:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80068b8:	60d3      	str	r3, [r2, #12]
      }
      break;
 80068ba:	e006      	b.n	80068ca <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80068bc:	2301      	movs	r3, #1
 80068be:	77fb      	strb	r3, [r7, #31]
      break;
 80068c0:	e004      	b.n	80068cc <USB_HC_Init+0x148>
      break;
 80068c2:	bf00      	nop
 80068c4:	e002      	b.n	80068cc <USB_HC_Init+0x148>
      break;
 80068c6:	bf00      	nop
 80068c8:	e000      	b.n	80068cc <USB_HC_Init+0x148>
      break;
 80068ca:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80068cc:	78fb      	ldrb	r3, [r7, #3]
 80068ce:	015a      	lsls	r2, r3, #5
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	4413      	add	r3, r2
 80068d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068d8:	461a      	mov	r2, r3
 80068da:	2300      	movs	r3, #0
 80068dc:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80068de:	78fb      	ldrb	r3, [r7, #3]
 80068e0:	015a      	lsls	r2, r3, #5
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	4413      	add	r3, r2
 80068e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068ea:	68db      	ldr	r3, [r3, #12]
 80068ec:	78fa      	ldrb	r2, [r7, #3]
 80068ee:	0151      	lsls	r1, r2, #5
 80068f0:	693a      	ldr	r2, [r7, #16]
 80068f2:	440a      	add	r2, r1
 80068f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80068f8:	f043 0302 	orr.w	r3, r3, #2
 80068fc:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006904:	699a      	ldr	r2, [r3, #24]
 8006906:	78fb      	ldrb	r3, [r7, #3]
 8006908:	f003 030f 	and.w	r3, r3, #15
 800690c:	2101      	movs	r1, #1
 800690e:	fa01 f303 	lsl.w	r3, r1, r3
 8006912:	6939      	ldr	r1, [r7, #16]
 8006914:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006918:	4313      	orrs	r3, r2
 800691a:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	699b      	ldr	r3, [r3, #24]
 8006920:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8006928:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800692c:	2b00      	cmp	r3, #0
 800692e:	da03      	bge.n	8006938 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8006930:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006934:	61bb      	str	r3, [r7, #24]
 8006936:	e001      	b.n	800693c <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8006938:	2300      	movs	r3, #0
 800693a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f7ff fef9 	bl	8006734 <USB_GetHostSpeed>
 8006942:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8006944:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006948:	2b02      	cmp	r3, #2
 800694a:	d106      	bne.n	800695a <USB_HC_Init+0x1d6>
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2b02      	cmp	r3, #2
 8006950:	d003      	beq.n	800695a <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8006952:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006956:	617b      	str	r3, [r7, #20]
 8006958:	e001      	b.n	800695e <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800695a:	2300      	movs	r3, #0
 800695c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800695e:	787b      	ldrb	r3, [r7, #1]
 8006960:	059b      	lsls	r3, r3, #22
 8006962:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006966:	78bb      	ldrb	r3, [r7, #2]
 8006968:	02db      	lsls	r3, r3, #11
 800696a:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800696e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006970:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006974:	049b      	lsls	r3, r3, #18
 8006976:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800697a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800697c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800697e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006982:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006984:	69bb      	ldr	r3, [r7, #24]
 8006986:	431a      	orrs	r2, r3
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800698c:	78fa      	ldrb	r2, [r7, #3]
 800698e:	0151      	lsls	r1, r2, #5
 8006990:	693a      	ldr	r2, [r7, #16]
 8006992:	440a      	add	r2, r1
 8006994:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006998:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800699c:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800699e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80069a2:	2b03      	cmp	r3, #3
 80069a4:	d003      	beq.n	80069ae <USB_HC_Init+0x22a>
 80069a6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	d10f      	bne.n	80069ce <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80069ae:	78fb      	ldrb	r3, [r7, #3]
 80069b0:	015a      	lsls	r2, r3, #5
 80069b2:	693b      	ldr	r3, [r7, #16]
 80069b4:	4413      	add	r3, r2
 80069b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	78fa      	ldrb	r2, [r7, #3]
 80069be:	0151      	lsls	r1, r2, #5
 80069c0:	693a      	ldr	r2, [r7, #16]
 80069c2:	440a      	add	r2, r1
 80069c4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80069c8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80069cc:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80069ce:	7ffb      	ldrb	r3, [r7, #31]
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3720      	adds	r7, #32
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}
 80069d8:	40040000 	.word	0x40040000

080069dc <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b08c      	sub	sp, #48	@ 0x30
 80069e0:	af02      	add	r7, sp, #8
 80069e2:	60f8      	str	r0, [r7, #12]
 80069e4:	60b9      	str	r1, [r7, #8]
 80069e6:	4613      	mov	r3, r2
 80069e8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	785b      	ldrb	r3, [r3, #1]
 80069f2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 80069f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80069f8:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	4a5d      	ldr	r2, [pc, #372]	@ (8006b74 <USB_HC_StartXfer+0x198>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d12f      	bne.n	8006a62 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8006a02:	79fb      	ldrb	r3, [r7, #7]
 8006a04:	2b01      	cmp	r3, #1
 8006a06:	d11c      	bne.n	8006a42 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	7c9b      	ldrb	r3, [r3, #18]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d003      	beq.n	8006a18 <USB_HC_StartXfer+0x3c>
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	7c9b      	ldrb	r3, [r3, #18]
 8006a14:	2b02      	cmp	r3, #2
 8006a16:	d124      	bne.n	8006a62 <USB_HC_StartXfer+0x86>
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	799b      	ldrb	r3, [r3, #6]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d120      	bne.n	8006a62 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8006a20:	69fb      	ldr	r3, [r7, #28]
 8006a22:	015a      	lsls	r2, r3, #5
 8006a24:	6a3b      	ldr	r3, [r7, #32]
 8006a26:	4413      	add	r3, r2
 8006a28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a2c:	68db      	ldr	r3, [r3, #12]
 8006a2e:	69fa      	ldr	r2, [r7, #28]
 8006a30:	0151      	lsls	r1, r2, #5
 8006a32:	6a3a      	ldr	r2, [r7, #32]
 8006a34:	440a      	add	r2, r1
 8006a36:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006a3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a3e:	60d3      	str	r3, [r2, #12]
 8006a40:	e00f      	b.n	8006a62 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	791b      	ldrb	r3, [r3, #4]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d10b      	bne.n	8006a62 <USB_HC_StartXfer+0x86>
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	795b      	ldrb	r3, [r3, #5]
 8006a4e:	2b01      	cmp	r3, #1
 8006a50:	d107      	bne.n	8006a62 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	785b      	ldrb	r3, [r3, #1]
 8006a56:	4619      	mov	r1, r3
 8006a58:	68f8      	ldr	r0, [r7, #12]
 8006a5a:	f000 fb6b 	bl	8007134 <USB_DoPing>
        return HAL_OK;
 8006a5e:	2300      	movs	r3, #0
 8006a60:	e232      	b.n	8006ec8 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	799b      	ldrb	r3, [r3, #6]
 8006a66:	2b01      	cmp	r3, #1
 8006a68:	d158      	bne.n	8006b1c <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	78db      	ldrb	r3, [r3, #3]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d007      	beq.n	8006a86 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006a76:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006a78:	68ba      	ldr	r2, [r7, #8]
 8006a7a:	8a92      	ldrh	r2, [r2, #20]
 8006a7c:	fb03 f202 	mul.w	r2, r3, r2
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	61da      	str	r2, [r3, #28]
 8006a84:	e07c      	b.n	8006b80 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	7c9b      	ldrb	r3, [r3, #18]
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	d130      	bne.n	8006af0 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	6a1b      	ldr	r3, [r3, #32]
 8006a92:	2bbc      	cmp	r3, #188	@ 0xbc
 8006a94:	d918      	bls.n	8006ac8 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	8a9b      	ldrh	r3, [r3, #20]
 8006a9a:	461a      	mov	r2, r3
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	69da      	ldr	r2, [r3, #28]
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	68db      	ldr	r3, [r3, #12]
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	d003      	beq.n	8006ab8 <USB_HC_StartXfer+0xdc>
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	68db      	ldr	r3, [r3, #12]
 8006ab4:	2b02      	cmp	r3, #2
 8006ab6:	d103      	bne.n	8006ac0 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	2202      	movs	r2, #2
 8006abc:	60da      	str	r2, [r3, #12]
 8006abe:	e05f      	b.n	8006b80 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	60da      	str	r2, [r3, #12]
 8006ac6:	e05b      	b.n	8006b80 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	6a1a      	ldr	r2, [r3, #32]
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	68db      	ldr	r3, [r3, #12]
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	d007      	beq.n	8006ae8 <USB_HC_StartXfer+0x10c>
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	68db      	ldr	r3, [r3, #12]
 8006adc:	2b02      	cmp	r3, #2
 8006ade:	d003      	beq.n	8006ae8 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	2204      	movs	r2, #4
 8006ae4:	60da      	str	r2, [r3, #12]
 8006ae6:	e04b      	b.n	8006b80 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	2203      	movs	r2, #3
 8006aec:	60da      	str	r2, [r3, #12]
 8006aee:	e047      	b.n	8006b80 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8006af0:	79fb      	ldrb	r3, [r7, #7]
 8006af2:	2b01      	cmp	r3, #1
 8006af4:	d10d      	bne.n	8006b12 <USB_HC_StartXfer+0x136>
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	6a1b      	ldr	r3, [r3, #32]
 8006afa:	68ba      	ldr	r2, [r7, #8]
 8006afc:	8a92      	ldrh	r2, [r2, #20]
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d907      	bls.n	8006b12 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006b02:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006b04:	68ba      	ldr	r2, [r7, #8]
 8006b06:	8a92      	ldrh	r2, [r2, #20]
 8006b08:	fb03 f202 	mul.w	r2, r3, r2
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	61da      	str	r2, [r3, #28]
 8006b10:	e036      	b.n	8006b80 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	6a1a      	ldr	r2, [r3, #32]
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	61da      	str	r2, [r3, #28]
 8006b1a:	e031      	b.n	8006b80 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	6a1b      	ldr	r3, [r3, #32]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d018      	beq.n	8006b56 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	6a1b      	ldr	r3, [r3, #32]
 8006b28:	68ba      	ldr	r2, [r7, #8]
 8006b2a:	8a92      	ldrh	r2, [r2, #20]
 8006b2c:	4413      	add	r3, r2
 8006b2e:	3b01      	subs	r3, #1
 8006b30:	68ba      	ldr	r2, [r7, #8]
 8006b32:	8a92      	ldrh	r2, [r2, #20]
 8006b34:	fbb3 f3f2 	udiv	r3, r3, r2
 8006b38:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8006b3a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006b3c:	8b7b      	ldrh	r3, [r7, #26]
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	d90b      	bls.n	8006b5a <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8006b42:	8b7b      	ldrh	r3, [r7, #26]
 8006b44:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006b46:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006b48:	68ba      	ldr	r2, [r7, #8]
 8006b4a:	8a92      	ldrh	r2, [r2, #20]
 8006b4c:	fb03 f202 	mul.w	r2, r3, r2
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	61da      	str	r2, [r3, #28]
 8006b54:	e001      	b.n	8006b5a <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8006b56:	2301      	movs	r3, #1
 8006b58:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	78db      	ldrb	r3, [r3, #3]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d00a      	beq.n	8006b78 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006b62:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006b64:	68ba      	ldr	r2, [r7, #8]
 8006b66:	8a92      	ldrh	r2, [r2, #20]
 8006b68:	fb03 f202 	mul.w	r2, r3, r2
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	61da      	str	r2, [r3, #28]
 8006b70:	e006      	b.n	8006b80 <USB_HC_StartXfer+0x1a4>
 8006b72:	bf00      	nop
 8006b74:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	6a1a      	ldr	r2, [r3, #32]
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	69db      	ldr	r3, [r3, #28]
 8006b84:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006b88:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006b8a:	04d9      	lsls	r1, r3, #19
 8006b8c:	4ba3      	ldr	r3, [pc, #652]	@ (8006e1c <USB_HC_StartXfer+0x440>)
 8006b8e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006b90:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	7d9b      	ldrb	r3, [r3, #22]
 8006b96:	075b      	lsls	r3, r3, #29
 8006b98:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006b9c:	69f9      	ldr	r1, [r7, #28]
 8006b9e:	0148      	lsls	r0, r1, #5
 8006ba0:	6a39      	ldr	r1, [r7, #32]
 8006ba2:	4401      	add	r1, r0
 8006ba4:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006ba8:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006baa:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006bac:	79fb      	ldrb	r3, [r7, #7]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d009      	beq.n	8006bc6 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	6999      	ldr	r1, [r3, #24]
 8006bb6:	69fb      	ldr	r3, [r7, #28]
 8006bb8:	015a      	lsls	r2, r3, #5
 8006bba:	6a3b      	ldr	r3, [r7, #32]
 8006bbc:	4413      	add	r3, r2
 8006bbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bc2:	460a      	mov	r2, r1
 8006bc4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006bc6:	6a3b      	ldr	r3, [r7, #32]
 8006bc8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006bcc:	689b      	ldr	r3, [r3, #8]
 8006bce:	f003 0301 	and.w	r3, r3, #1
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	bf0c      	ite	eq
 8006bd6:	2301      	moveq	r3, #1
 8006bd8:	2300      	movne	r3, #0
 8006bda:	b2db      	uxtb	r3, r3
 8006bdc:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006bde:	69fb      	ldr	r3, [r7, #28]
 8006be0:	015a      	lsls	r2, r3, #5
 8006be2:	6a3b      	ldr	r3, [r7, #32]
 8006be4:	4413      	add	r3, r2
 8006be6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	69fa      	ldr	r2, [r7, #28]
 8006bee:	0151      	lsls	r1, r2, #5
 8006bf0:	6a3a      	ldr	r2, [r7, #32]
 8006bf2:	440a      	add	r2, r1
 8006bf4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006bf8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006bfc:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006bfe:	69fb      	ldr	r3, [r7, #28]
 8006c00:	015a      	lsls	r2, r3, #5
 8006c02:	6a3b      	ldr	r3, [r7, #32]
 8006c04:	4413      	add	r3, r2
 8006c06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	7e7b      	ldrb	r3, [r7, #25]
 8006c0e:	075b      	lsls	r3, r3, #29
 8006c10:	69f9      	ldr	r1, [r7, #28]
 8006c12:	0148      	lsls	r0, r1, #5
 8006c14:	6a39      	ldr	r1, [r7, #32]
 8006c16:	4401      	add	r1, r0
 8006c18:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8006c20:	68bb      	ldr	r3, [r7, #8]
 8006c22:	799b      	ldrb	r3, [r3, #6]
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	f040 80c3 	bne.w	8006db0 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	7c5b      	ldrb	r3, [r3, #17]
 8006c2e:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006c30:	68ba      	ldr	r2, [r7, #8]
 8006c32:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006c34:	4313      	orrs	r3, r2
 8006c36:	69fa      	ldr	r2, [r7, #28]
 8006c38:	0151      	lsls	r1, r2, #5
 8006c3a:	6a3a      	ldr	r2, [r7, #32]
 8006c3c:	440a      	add	r2, r1
 8006c3e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006c42:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006c46:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8006c48:	69fb      	ldr	r3, [r7, #28]
 8006c4a:	015a      	lsls	r2, r3, #5
 8006c4c:	6a3b      	ldr	r3, [r7, #32]
 8006c4e:	4413      	add	r3, r2
 8006c50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c54:	68db      	ldr	r3, [r3, #12]
 8006c56:	69fa      	ldr	r2, [r7, #28]
 8006c58:	0151      	lsls	r1, r2, #5
 8006c5a:	6a3a      	ldr	r2, [r7, #32]
 8006c5c:	440a      	add	r2, r1
 8006c5e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c62:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006c66:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	79db      	ldrb	r3, [r3, #7]
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	d123      	bne.n	8006cb8 <USB_HC_StartXfer+0x2dc>
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	78db      	ldrb	r3, [r3, #3]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d11f      	bne.n	8006cb8 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006c78:	69fb      	ldr	r3, [r7, #28]
 8006c7a:	015a      	lsls	r2, r3, #5
 8006c7c:	6a3b      	ldr	r3, [r7, #32]
 8006c7e:	4413      	add	r3, r2
 8006c80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	69fa      	ldr	r2, [r7, #28]
 8006c88:	0151      	lsls	r1, r2, #5
 8006c8a:	6a3a      	ldr	r2, [r7, #32]
 8006c8c:	440a      	add	r2, r1
 8006c8e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c96:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006c98:	69fb      	ldr	r3, [r7, #28]
 8006c9a:	015a      	lsls	r2, r3, #5
 8006c9c:	6a3b      	ldr	r3, [r7, #32]
 8006c9e:	4413      	add	r3, r2
 8006ca0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ca4:	68db      	ldr	r3, [r3, #12]
 8006ca6:	69fa      	ldr	r2, [r7, #28]
 8006ca8:	0151      	lsls	r1, r2, #5
 8006caa:	6a3a      	ldr	r2, [r7, #32]
 8006cac:	440a      	add	r2, r1
 8006cae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006cb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006cb6:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	7c9b      	ldrb	r3, [r3, #18]
 8006cbc:	2b01      	cmp	r3, #1
 8006cbe:	d003      	beq.n	8006cc8 <USB_HC_StartXfer+0x2ec>
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	7c9b      	ldrb	r3, [r3, #18]
 8006cc4:	2b03      	cmp	r3, #3
 8006cc6:	d117      	bne.n	8006cf8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006ccc:	2b01      	cmp	r3, #1
 8006cce:	d113      	bne.n	8006cf8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	78db      	ldrb	r3, [r3, #3]
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d10f      	bne.n	8006cf8 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006cd8:	69fb      	ldr	r3, [r7, #28]
 8006cda:	015a      	lsls	r2, r3, #5
 8006cdc:	6a3b      	ldr	r3, [r7, #32]
 8006cde:	4413      	add	r3, r2
 8006ce0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ce4:	685b      	ldr	r3, [r3, #4]
 8006ce6:	69fa      	ldr	r2, [r7, #28]
 8006ce8:	0151      	lsls	r1, r2, #5
 8006cea:	6a3a      	ldr	r2, [r7, #32]
 8006cec:	440a      	add	r2, r1
 8006cee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006cf2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006cf6:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	7c9b      	ldrb	r3, [r3, #18]
 8006cfc:	2b01      	cmp	r3, #1
 8006cfe:	d162      	bne.n	8006dc6 <USB_HC_StartXfer+0x3ea>
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	78db      	ldrb	r3, [r3, #3]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d15e      	bne.n	8006dc6 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	68db      	ldr	r3, [r3, #12]
 8006d0c:	3b01      	subs	r3, #1
 8006d0e:	2b03      	cmp	r3, #3
 8006d10:	d858      	bhi.n	8006dc4 <USB_HC_StartXfer+0x3e8>
 8006d12:	a201      	add	r2, pc, #4	@ (adr r2, 8006d18 <USB_HC_StartXfer+0x33c>)
 8006d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d18:	08006d29 	.word	0x08006d29
 8006d1c:	08006d4b 	.word	0x08006d4b
 8006d20:	08006d6d 	.word	0x08006d6d
 8006d24:	08006d8f 	.word	0x08006d8f
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8006d28:	69fb      	ldr	r3, [r7, #28]
 8006d2a:	015a      	lsls	r2, r3, #5
 8006d2c:	6a3b      	ldr	r3, [r7, #32]
 8006d2e:	4413      	add	r3, r2
 8006d30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	69fa      	ldr	r2, [r7, #28]
 8006d38:	0151      	lsls	r1, r2, #5
 8006d3a:	6a3a      	ldr	r2, [r7, #32]
 8006d3c:	440a      	add	r2, r1
 8006d3e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d46:	6053      	str	r3, [r2, #4]
          break;
 8006d48:	e03d      	b.n	8006dc6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8006d4a:	69fb      	ldr	r3, [r7, #28]
 8006d4c:	015a      	lsls	r2, r3, #5
 8006d4e:	6a3b      	ldr	r3, [r7, #32]
 8006d50:	4413      	add	r3, r2
 8006d52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	69fa      	ldr	r2, [r7, #28]
 8006d5a:	0151      	lsls	r1, r2, #5
 8006d5c:	6a3a      	ldr	r2, [r7, #32]
 8006d5e:	440a      	add	r2, r1
 8006d60:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d64:	f043 030e 	orr.w	r3, r3, #14
 8006d68:	6053      	str	r3, [r2, #4]
          break;
 8006d6a:	e02c      	b.n	8006dc6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8006d6c:	69fb      	ldr	r3, [r7, #28]
 8006d6e:	015a      	lsls	r2, r3, #5
 8006d70:	6a3b      	ldr	r3, [r7, #32]
 8006d72:	4413      	add	r3, r2
 8006d74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d78:	685b      	ldr	r3, [r3, #4]
 8006d7a:	69fa      	ldr	r2, [r7, #28]
 8006d7c:	0151      	lsls	r1, r2, #5
 8006d7e:	6a3a      	ldr	r2, [r7, #32]
 8006d80:	440a      	add	r2, r1
 8006d82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d86:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006d8a:	6053      	str	r3, [r2, #4]
          break;
 8006d8c:	e01b      	b.n	8006dc6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8006d8e:	69fb      	ldr	r3, [r7, #28]
 8006d90:	015a      	lsls	r2, r3, #5
 8006d92:	6a3b      	ldr	r3, [r7, #32]
 8006d94:	4413      	add	r3, r2
 8006d96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d9a:	685b      	ldr	r3, [r3, #4]
 8006d9c:	69fa      	ldr	r2, [r7, #28]
 8006d9e:	0151      	lsls	r1, r2, #5
 8006da0:	6a3a      	ldr	r2, [r7, #32]
 8006da2:	440a      	add	r2, r1
 8006da4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006da8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006dac:	6053      	str	r3, [r2, #4]
          break;
 8006dae:	e00a      	b.n	8006dc6 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006db0:	69fb      	ldr	r3, [r7, #28]
 8006db2:	015a      	lsls	r2, r3, #5
 8006db4:	6a3b      	ldr	r3, [r7, #32]
 8006db6:	4413      	add	r3, r2
 8006db8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dbc:	461a      	mov	r2, r3
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	6053      	str	r3, [r2, #4]
 8006dc2:	e000      	b.n	8006dc6 <USB_HC_StartXfer+0x3ea>
          break;
 8006dc4:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006dc6:	69fb      	ldr	r3, [r7, #28]
 8006dc8:	015a      	lsls	r2, r3, #5
 8006dca:	6a3b      	ldr	r3, [r7, #32]
 8006dcc:	4413      	add	r3, r2
 8006dce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006ddc:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	78db      	ldrb	r3, [r3, #3]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d004      	beq.n	8006df0 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006de6:	693b      	ldr	r3, [r7, #16]
 8006de8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006dec:	613b      	str	r3, [r7, #16]
 8006dee:	e003      	b.n	8006df8 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8006df0:	693b      	ldr	r3, [r7, #16]
 8006df2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006df6:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006dfe:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006e00:	69fb      	ldr	r3, [r7, #28]
 8006e02:	015a      	lsls	r2, r3, #5
 8006e04:	6a3b      	ldr	r3, [r7, #32]
 8006e06:	4413      	add	r3, r2
 8006e08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e0c:	461a      	mov	r2, r3
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8006e12:	79fb      	ldrb	r3, [r7, #7]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d003      	beq.n	8006e20 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	e055      	b.n	8006ec8 <USB_HC_StartXfer+0x4ec>
 8006e1c:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	78db      	ldrb	r3, [r3, #3]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d14e      	bne.n	8006ec6 <USB_HC_StartXfer+0x4ea>
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	6a1b      	ldr	r3, [r3, #32]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d04a      	beq.n	8006ec6 <USB_HC_StartXfer+0x4ea>
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	79db      	ldrb	r3, [r3, #7]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d146      	bne.n	8006ec6 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	7c9b      	ldrb	r3, [r3, #18]
 8006e3c:	2b03      	cmp	r3, #3
 8006e3e:	d831      	bhi.n	8006ea4 <USB_HC_StartXfer+0x4c8>
 8006e40:	a201      	add	r2, pc, #4	@ (adr r2, 8006e48 <USB_HC_StartXfer+0x46c>)
 8006e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e46:	bf00      	nop
 8006e48:	08006e59 	.word	0x08006e59
 8006e4c:	08006e7d 	.word	0x08006e7d
 8006e50:	08006e59 	.word	0x08006e59
 8006e54:	08006e7d 	.word	0x08006e7d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	6a1b      	ldr	r3, [r3, #32]
 8006e5c:	3303      	adds	r3, #3
 8006e5e:	089b      	lsrs	r3, r3, #2
 8006e60:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006e62:	8afa      	ldrh	r2, [r7, #22]
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d91c      	bls.n	8006ea8 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	699b      	ldr	r3, [r3, #24]
 8006e72:	f043 0220 	orr.w	r2, r3, #32
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	619a      	str	r2, [r3, #24]
        }
        break;
 8006e7a:	e015      	b.n	8006ea8 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	6a1b      	ldr	r3, [r3, #32]
 8006e80:	3303      	adds	r3, #3
 8006e82:	089b      	lsrs	r3, r3, #2
 8006e84:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006e86:	8afa      	ldrh	r2, [r7, #22]
 8006e88:	6a3b      	ldr	r3, [r7, #32]
 8006e8a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006e8e:	691b      	ldr	r3, [r3, #16]
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d90a      	bls.n	8006eac <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	699b      	ldr	r3, [r3, #24]
 8006e9a:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	619a      	str	r2, [r3, #24]
        }
        break;
 8006ea2:	e003      	b.n	8006eac <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8006ea4:	bf00      	nop
 8006ea6:	e002      	b.n	8006eae <USB_HC_StartXfer+0x4d2>
        break;
 8006ea8:	bf00      	nop
 8006eaa:	e000      	b.n	8006eae <USB_HC_StartXfer+0x4d2>
        break;
 8006eac:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	6999      	ldr	r1, [r3, #24]
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	785a      	ldrb	r2, [r3, #1]
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	6a1b      	ldr	r3, [r3, #32]
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	2000      	movs	r0, #0
 8006ebe:	9000      	str	r0, [sp, #0]
 8006ec0:	68f8      	ldr	r0, [r7, #12]
 8006ec2:	f7ff f9c3 	bl	800624c <USB_WritePacket>
  }

  return HAL_OK;
 8006ec6:	2300      	movs	r3, #0
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	3728      	adds	r7, #40	@ 0x28
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bd80      	pop	{r7, pc}

08006ed0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b085      	sub	sp, #20
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006ee2:	695b      	ldr	r3, [r3, #20]
 8006ee4:	b29b      	uxth	r3, r3
}
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	3714      	adds	r7, #20
 8006eea:	46bd      	mov	sp, r7
 8006eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef0:	4770      	bx	lr

08006ef2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006ef2:	b480      	push	{r7}
 8006ef4:	b089      	sub	sp, #36	@ 0x24
 8006ef6:	af00      	add	r7, sp, #0
 8006ef8:	6078      	str	r0, [r7, #4]
 8006efa:	460b      	mov	r3, r1
 8006efc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8006f02:	78fb      	ldrb	r3, [r7, #3]
 8006f04:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8006f06:	2300      	movs	r3, #0
 8006f08:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006f0a:	69bb      	ldr	r3, [r7, #24]
 8006f0c:	015a      	lsls	r2, r3, #5
 8006f0e:	69fb      	ldr	r3, [r7, #28]
 8006f10:	4413      	add	r3, r2
 8006f12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	0c9b      	lsrs	r3, r3, #18
 8006f1a:	f003 0303 	and.w	r3, r3, #3
 8006f1e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006f20:	69bb      	ldr	r3, [r7, #24]
 8006f22:	015a      	lsls	r2, r3, #5
 8006f24:	69fb      	ldr	r3, [r7, #28]
 8006f26:	4413      	add	r3, r2
 8006f28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	0fdb      	lsrs	r3, r3, #31
 8006f30:	f003 0301 	and.w	r3, r3, #1
 8006f34:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8006f36:	69bb      	ldr	r3, [r7, #24]
 8006f38:	015a      	lsls	r2, r3, #5
 8006f3a:	69fb      	ldr	r3, [r7, #28]
 8006f3c:	4413      	add	r3, r2
 8006f3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f42:	685b      	ldr	r3, [r3, #4]
 8006f44:	0fdb      	lsrs	r3, r3, #31
 8006f46:	f003 0301 	and.w	r3, r3, #1
 8006f4a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	689b      	ldr	r3, [r3, #8]
 8006f50:	f003 0320 	and.w	r3, r3, #32
 8006f54:	2b20      	cmp	r3, #32
 8006f56:	d10d      	bne.n	8006f74 <USB_HC_Halt+0x82>
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d10a      	bne.n	8006f74 <USB_HC_Halt+0x82>
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d005      	beq.n	8006f70 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8006f64:	697b      	ldr	r3, [r7, #20]
 8006f66:	2b01      	cmp	r3, #1
 8006f68:	d002      	beq.n	8006f70 <USB_HC_Halt+0x7e>
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	2b03      	cmp	r3, #3
 8006f6e:	d101      	bne.n	8006f74 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8006f70:	2300      	movs	r3, #0
 8006f72:	e0d8      	b.n	8007126 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d002      	beq.n	8006f80 <USB_HC_Halt+0x8e>
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	2b02      	cmp	r3, #2
 8006f7e:	d173      	bne.n	8007068 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006f80:	69bb      	ldr	r3, [r7, #24]
 8006f82:	015a      	lsls	r2, r3, #5
 8006f84:	69fb      	ldr	r3, [r7, #28]
 8006f86:	4413      	add	r3, r2
 8006f88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	69ba      	ldr	r2, [r7, #24]
 8006f90:	0151      	lsls	r1, r2, #5
 8006f92:	69fa      	ldr	r2, [r7, #28]
 8006f94:	440a      	add	r2, r1
 8006f96:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f9a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006f9e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	689b      	ldr	r3, [r3, #8]
 8006fa4:	f003 0320 	and.w	r3, r3, #32
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d14a      	bne.n	8007042 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fb0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d133      	bne.n	8007020 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006fb8:	69bb      	ldr	r3, [r7, #24]
 8006fba:	015a      	lsls	r2, r3, #5
 8006fbc:	69fb      	ldr	r3, [r7, #28]
 8006fbe:	4413      	add	r3, r2
 8006fc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	69ba      	ldr	r2, [r7, #24]
 8006fc8:	0151      	lsls	r1, r2, #5
 8006fca:	69fa      	ldr	r2, [r7, #28]
 8006fcc:	440a      	add	r2, r1
 8006fce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006fd2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006fd6:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006fd8:	69bb      	ldr	r3, [r7, #24]
 8006fda:	015a      	lsls	r2, r3, #5
 8006fdc:	69fb      	ldr	r3, [r7, #28]
 8006fde:	4413      	add	r3, r2
 8006fe0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	69ba      	ldr	r2, [r7, #24]
 8006fe8:	0151      	lsls	r1, r2, #5
 8006fea:	69fa      	ldr	r2, [r7, #28]
 8006fec:	440a      	add	r2, r1
 8006fee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ff2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006ff6:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	3301      	adds	r3, #1
 8006ffc:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007004:	d82e      	bhi.n	8007064 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007006:	69bb      	ldr	r3, [r7, #24]
 8007008:	015a      	lsls	r2, r3, #5
 800700a:	69fb      	ldr	r3, [r7, #28]
 800700c:	4413      	add	r3, r2
 800700e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007018:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800701c:	d0ec      	beq.n	8006ff8 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800701e:	e081      	b.n	8007124 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007020:	69bb      	ldr	r3, [r7, #24]
 8007022:	015a      	lsls	r2, r3, #5
 8007024:	69fb      	ldr	r3, [r7, #28]
 8007026:	4413      	add	r3, r2
 8007028:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	69ba      	ldr	r2, [r7, #24]
 8007030:	0151      	lsls	r1, r2, #5
 8007032:	69fa      	ldr	r2, [r7, #28]
 8007034:	440a      	add	r2, r1
 8007036:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800703a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800703e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007040:	e070      	b.n	8007124 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007042:	69bb      	ldr	r3, [r7, #24]
 8007044:	015a      	lsls	r2, r3, #5
 8007046:	69fb      	ldr	r3, [r7, #28]
 8007048:	4413      	add	r3, r2
 800704a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	69ba      	ldr	r2, [r7, #24]
 8007052:	0151      	lsls	r1, r2, #5
 8007054:	69fa      	ldr	r2, [r7, #28]
 8007056:	440a      	add	r2, r1
 8007058:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800705c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007060:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007062:	e05f      	b.n	8007124 <USB_HC_Halt+0x232>
            break;
 8007064:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007066:	e05d      	b.n	8007124 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007068:	69bb      	ldr	r3, [r7, #24]
 800706a:	015a      	lsls	r2, r3, #5
 800706c:	69fb      	ldr	r3, [r7, #28]
 800706e:	4413      	add	r3, r2
 8007070:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	69ba      	ldr	r2, [r7, #24]
 8007078:	0151      	lsls	r1, r2, #5
 800707a:	69fa      	ldr	r2, [r7, #28]
 800707c:	440a      	add	r2, r1
 800707e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007082:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007086:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007088:	69fb      	ldr	r3, [r7, #28]
 800708a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800708e:	691b      	ldr	r3, [r3, #16]
 8007090:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007094:	2b00      	cmp	r3, #0
 8007096:	d133      	bne.n	8007100 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007098:	69bb      	ldr	r3, [r7, #24]
 800709a:	015a      	lsls	r2, r3, #5
 800709c:	69fb      	ldr	r3, [r7, #28]
 800709e:	4413      	add	r3, r2
 80070a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	69ba      	ldr	r2, [r7, #24]
 80070a8:	0151      	lsls	r1, r2, #5
 80070aa:	69fa      	ldr	r2, [r7, #28]
 80070ac:	440a      	add	r2, r1
 80070ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80070b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80070b6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80070b8:	69bb      	ldr	r3, [r7, #24]
 80070ba:	015a      	lsls	r2, r3, #5
 80070bc:	69fb      	ldr	r3, [r7, #28]
 80070be:	4413      	add	r3, r2
 80070c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	69ba      	ldr	r2, [r7, #24]
 80070c8:	0151      	lsls	r1, r2, #5
 80070ca:	69fa      	ldr	r2, [r7, #28]
 80070cc:	440a      	add	r2, r1
 80070ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80070d2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80070d6:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	3301      	adds	r3, #1
 80070dc:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80070e4:	d81d      	bhi.n	8007122 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80070e6:	69bb      	ldr	r3, [r7, #24]
 80070e8:	015a      	lsls	r2, r3, #5
 80070ea:	69fb      	ldr	r3, [r7, #28]
 80070ec:	4413      	add	r3, r2
 80070ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80070f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070fc:	d0ec      	beq.n	80070d8 <USB_HC_Halt+0x1e6>
 80070fe:	e011      	b.n	8007124 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007100:	69bb      	ldr	r3, [r7, #24]
 8007102:	015a      	lsls	r2, r3, #5
 8007104:	69fb      	ldr	r3, [r7, #28]
 8007106:	4413      	add	r3, r2
 8007108:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	69ba      	ldr	r2, [r7, #24]
 8007110:	0151      	lsls	r1, r2, #5
 8007112:	69fa      	ldr	r2, [r7, #28]
 8007114:	440a      	add	r2, r1
 8007116:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800711a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800711e:	6013      	str	r3, [r2, #0]
 8007120:	e000      	b.n	8007124 <USB_HC_Halt+0x232>
          break;
 8007122:	bf00      	nop
    }
  }

  return HAL_OK;
 8007124:	2300      	movs	r3, #0
}
 8007126:	4618      	mov	r0, r3
 8007128:	3724      	adds	r7, #36	@ 0x24
 800712a:	46bd      	mov	sp, r7
 800712c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007130:	4770      	bx	lr
	...

08007134 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007134:	b480      	push	{r7}
 8007136:	b087      	sub	sp, #28
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
 800713c:	460b      	mov	r3, r1
 800713e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007144:	78fb      	ldrb	r3, [r7, #3]
 8007146:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007148:	2301      	movs	r3, #1
 800714a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	04da      	lsls	r2, r3, #19
 8007150:	4b15      	ldr	r3, [pc, #84]	@ (80071a8 <USB_DoPing+0x74>)
 8007152:	4013      	ands	r3, r2
 8007154:	693a      	ldr	r2, [r7, #16]
 8007156:	0151      	lsls	r1, r2, #5
 8007158:	697a      	ldr	r2, [r7, #20]
 800715a:	440a      	add	r2, r1
 800715c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007160:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007164:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007166:	693b      	ldr	r3, [r7, #16]
 8007168:	015a      	lsls	r2, r3, #5
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	4413      	add	r3, r2
 800716e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800717c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007184:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	015a      	lsls	r2, r3, #5
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	4413      	add	r3, r2
 800718e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007192:	461a      	mov	r2, r3
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007198:	2300      	movs	r3, #0
}
 800719a:	4618      	mov	r0, r3
 800719c:	371c      	adds	r7, #28
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr
 80071a6:	bf00      	nop
 80071a8:	1ff80000 	.word	0x1ff80000

080071ac <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b088      	sub	sp, #32
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80071b4:	2300      	movs	r3, #0
 80071b6:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80071bc:	2300      	movs	r3, #0
 80071be:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80071c0:	6878      	ldr	r0, [r7, #4]
 80071c2:	f7fe ff86 	bl	80060d2 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80071c6:	2110      	movs	r1, #16
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f7fe ffdf 	bl	800618c <USB_FlushTxFifo>
 80071ce:	4603      	mov	r3, r0
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d001      	beq.n	80071d8 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80071d4:	2301      	movs	r3, #1
 80071d6:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80071d8:	6878      	ldr	r0, [r7, #4]
 80071da:	f7ff f809 	bl	80061f0 <USB_FlushRxFifo>
 80071de:	4603      	mov	r3, r0
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d001      	beq.n	80071e8 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80071e4:	2301      	movs	r3, #1
 80071e6:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80071e8:	2300      	movs	r3, #0
 80071ea:	61bb      	str	r3, [r7, #24]
 80071ec:	e01f      	b.n	800722e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80071ee:	69bb      	ldr	r3, [r7, #24]
 80071f0:	015a      	lsls	r2, r3, #5
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	4413      	add	r3, r2
 80071f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80071fe:	693b      	ldr	r3, [r7, #16]
 8007200:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007204:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800720c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800720e:	693b      	ldr	r3, [r7, #16]
 8007210:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007214:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007216:	69bb      	ldr	r3, [r7, #24]
 8007218:	015a      	lsls	r2, r3, #5
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	4413      	add	r3, r2
 800721e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007222:	461a      	mov	r2, r3
 8007224:	693b      	ldr	r3, [r7, #16]
 8007226:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007228:	69bb      	ldr	r3, [r7, #24]
 800722a:	3301      	adds	r3, #1
 800722c:	61bb      	str	r3, [r7, #24]
 800722e:	69bb      	ldr	r3, [r7, #24]
 8007230:	2b0f      	cmp	r3, #15
 8007232:	d9dc      	bls.n	80071ee <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007234:	2300      	movs	r3, #0
 8007236:	61bb      	str	r3, [r7, #24]
 8007238:	e034      	b.n	80072a4 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800723a:	69bb      	ldr	r3, [r7, #24]
 800723c:	015a      	lsls	r2, r3, #5
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	4413      	add	r3, r2
 8007242:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007250:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007258:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007260:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007262:	69bb      	ldr	r3, [r7, #24]
 8007264:	015a      	lsls	r2, r3, #5
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	4413      	add	r3, r2
 800726a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800726e:	461a      	mov	r2, r3
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	3301      	adds	r3, #1
 8007278:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007280:	d80c      	bhi.n	800729c <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007282:	69bb      	ldr	r3, [r7, #24]
 8007284:	015a      	lsls	r2, r3, #5
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	4413      	add	r3, r2
 800728a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007294:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007298:	d0ec      	beq.n	8007274 <USB_StopHost+0xc8>
 800729a:	e000      	b.n	800729e <USB_StopHost+0xf2>
        break;
 800729c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800729e:	69bb      	ldr	r3, [r7, #24]
 80072a0:	3301      	adds	r3, #1
 80072a2:	61bb      	str	r3, [r7, #24]
 80072a4:	69bb      	ldr	r3, [r7, #24]
 80072a6:	2b0f      	cmp	r3, #15
 80072a8:	d9c7      	bls.n	800723a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80072b0:	461a      	mov	r2, r3
 80072b2:	f04f 33ff 	mov.w	r3, #4294967295
 80072b6:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f04f 32ff 	mov.w	r2, #4294967295
 80072be:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f7fe fef5 	bl	80060b0 <USB_EnableGlobalInt>

  return ret;
 80072c6:	7ffb      	ldrb	r3, [r7, #31]
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3720      	adds	r7, #32
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80072d0:	b590      	push	{r4, r7, lr}
 80072d2:	b089      	sub	sp, #36	@ 0x24
 80072d4:	af04      	add	r7, sp, #16
 80072d6:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80072d8:	2301      	movs	r3, #1
 80072da:	2202      	movs	r2, #2
 80072dc:	2102      	movs	r1, #2
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 fcb7 	bl	8007c52 <USBH_FindInterface>
 80072e4:	4603      	mov	r3, r0
 80072e6:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80072e8:	7bfb      	ldrb	r3, [r7, #15]
 80072ea:	2bff      	cmp	r3, #255	@ 0xff
 80072ec:	d002      	beq.n	80072f4 <USBH_CDC_InterfaceInit+0x24>
 80072ee:	7bfb      	ldrb	r3, [r7, #15]
 80072f0:	2b01      	cmp	r3, #1
 80072f2:	d901      	bls.n	80072f8 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80072f4:	2302      	movs	r3, #2
 80072f6:	e13d      	b.n	8007574 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80072f8:	7bfb      	ldrb	r3, [r7, #15]
 80072fa:	4619      	mov	r1, r3
 80072fc:	6878      	ldr	r0, [r7, #4]
 80072fe:	f000 fc8c 	bl	8007c1a <USBH_SelectInterface>
 8007302:	4603      	mov	r3, r0
 8007304:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8007306:	7bbb      	ldrb	r3, [r7, #14]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d001      	beq.n	8007310 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800730c:	2302      	movs	r3, #2
 800730e:	e131      	b.n	8007574 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8007316:	2050      	movs	r0, #80	@ 0x50
 8007318:	f005 fcd0 	bl	800ccbc <malloc>
 800731c:	4603      	mov	r3, r0
 800731e:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007326:	69db      	ldr	r3, [r3, #28]
 8007328:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d101      	bne.n	8007334 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007330:	2302      	movs	r3, #2
 8007332:	e11f      	b.n	8007574 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007334:	2250      	movs	r2, #80	@ 0x50
 8007336:	2100      	movs	r1, #0
 8007338:	68b8      	ldr	r0, [r7, #8]
 800733a:	f005 fd7d 	bl	800ce38 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800733e:	7bfb      	ldrb	r3, [r7, #15]
 8007340:	687a      	ldr	r2, [r7, #4]
 8007342:	211a      	movs	r1, #26
 8007344:	fb01 f303 	mul.w	r3, r1, r3
 8007348:	4413      	add	r3, r2
 800734a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800734e:	781b      	ldrb	r3, [r3, #0]
 8007350:	b25b      	sxtb	r3, r3
 8007352:	2b00      	cmp	r3, #0
 8007354:	da15      	bge.n	8007382 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007356:	7bfb      	ldrb	r3, [r7, #15]
 8007358:	687a      	ldr	r2, [r7, #4]
 800735a:	211a      	movs	r1, #26
 800735c:	fb01 f303 	mul.w	r3, r1, r3
 8007360:	4413      	add	r3, r2
 8007362:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007366:	781a      	ldrb	r2, [r3, #0]
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800736c:	7bfb      	ldrb	r3, [r7, #15]
 800736e:	687a      	ldr	r2, [r7, #4]
 8007370:	211a      	movs	r1, #26
 8007372:	fb01 f303 	mul.w	r3, r1, r3
 8007376:	4413      	add	r3, r2
 8007378:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800737c:	881a      	ldrh	r2, [r3, #0]
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	785b      	ldrb	r3, [r3, #1]
 8007386:	4619      	mov	r1, r3
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	f002 f904 	bl	8009596 <USBH_AllocPipe>
 800738e:	4603      	mov	r3, r0
 8007390:	461a      	mov	r2, r3
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	7819      	ldrb	r1, [r3, #0]
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	7858      	ldrb	r0, [r3, #1]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80073aa:	68ba      	ldr	r2, [r7, #8]
 80073ac:	8952      	ldrh	r2, [r2, #10]
 80073ae:	9202      	str	r2, [sp, #8]
 80073b0:	2203      	movs	r2, #3
 80073b2:	9201      	str	r2, [sp, #4]
 80073b4:	9300      	str	r3, [sp, #0]
 80073b6:	4623      	mov	r3, r4
 80073b8:	4602      	mov	r2, r0
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f002 f8bc 	bl	8009538 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	781b      	ldrb	r3, [r3, #0]
 80073c4:	2200      	movs	r2, #0
 80073c6:	4619      	mov	r1, r3
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f005 fbf1 	bl	800cbb0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80073ce:	2300      	movs	r3, #0
 80073d0:	2200      	movs	r2, #0
 80073d2:	210a      	movs	r1, #10
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	f000 fc3c 	bl	8007c52 <USBH_FindInterface>
 80073da:	4603      	mov	r3, r0
 80073dc:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80073de:	7bfb      	ldrb	r3, [r7, #15]
 80073e0:	2bff      	cmp	r3, #255	@ 0xff
 80073e2:	d002      	beq.n	80073ea <USBH_CDC_InterfaceInit+0x11a>
 80073e4:	7bfb      	ldrb	r3, [r7, #15]
 80073e6:	2b01      	cmp	r3, #1
 80073e8:	d901      	bls.n	80073ee <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80073ea:	2302      	movs	r3, #2
 80073ec:	e0c2      	b.n	8007574 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80073ee:	7bfb      	ldrb	r3, [r7, #15]
 80073f0:	687a      	ldr	r2, [r7, #4]
 80073f2:	211a      	movs	r1, #26
 80073f4:	fb01 f303 	mul.w	r3, r1, r3
 80073f8:	4413      	add	r3, r2
 80073fa:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80073fe:	781b      	ldrb	r3, [r3, #0]
 8007400:	b25b      	sxtb	r3, r3
 8007402:	2b00      	cmp	r3, #0
 8007404:	da16      	bge.n	8007434 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007406:	7bfb      	ldrb	r3, [r7, #15]
 8007408:	687a      	ldr	r2, [r7, #4]
 800740a:	211a      	movs	r1, #26
 800740c:	fb01 f303 	mul.w	r3, r1, r3
 8007410:	4413      	add	r3, r2
 8007412:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007416:	781a      	ldrb	r2, [r3, #0]
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800741c:	7bfb      	ldrb	r3, [r7, #15]
 800741e:	687a      	ldr	r2, [r7, #4]
 8007420:	211a      	movs	r1, #26
 8007422:	fb01 f303 	mul.w	r3, r1, r3
 8007426:	4413      	add	r3, r2
 8007428:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800742c:	881a      	ldrh	r2, [r3, #0]
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	835a      	strh	r2, [r3, #26]
 8007432:	e015      	b.n	8007460 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007434:	7bfb      	ldrb	r3, [r7, #15]
 8007436:	687a      	ldr	r2, [r7, #4]
 8007438:	211a      	movs	r1, #26
 800743a:	fb01 f303 	mul.w	r3, r1, r3
 800743e:	4413      	add	r3, r2
 8007440:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007444:	781a      	ldrb	r2, [r3, #0]
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800744a:	7bfb      	ldrb	r3, [r7, #15]
 800744c:	687a      	ldr	r2, [r7, #4]
 800744e:	211a      	movs	r1, #26
 8007450:	fb01 f303 	mul.w	r3, r1, r3
 8007454:	4413      	add	r3, r2
 8007456:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800745a:	881a      	ldrh	r2, [r3, #0]
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8007460:	7bfb      	ldrb	r3, [r7, #15]
 8007462:	687a      	ldr	r2, [r7, #4]
 8007464:	211a      	movs	r1, #26
 8007466:	fb01 f303 	mul.w	r3, r1, r3
 800746a:	4413      	add	r3, r2
 800746c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007470:	781b      	ldrb	r3, [r3, #0]
 8007472:	b25b      	sxtb	r3, r3
 8007474:	2b00      	cmp	r3, #0
 8007476:	da16      	bge.n	80074a6 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007478:	7bfb      	ldrb	r3, [r7, #15]
 800747a:	687a      	ldr	r2, [r7, #4]
 800747c:	211a      	movs	r1, #26
 800747e:	fb01 f303 	mul.w	r3, r1, r3
 8007482:	4413      	add	r3, r2
 8007484:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007488:	781a      	ldrb	r2, [r3, #0]
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800748e:	7bfb      	ldrb	r3, [r7, #15]
 8007490:	687a      	ldr	r2, [r7, #4]
 8007492:	211a      	movs	r1, #26
 8007494:	fb01 f303 	mul.w	r3, r1, r3
 8007498:	4413      	add	r3, r2
 800749a:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800749e:	881a      	ldrh	r2, [r3, #0]
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	835a      	strh	r2, [r3, #26]
 80074a4:	e015      	b.n	80074d2 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80074a6:	7bfb      	ldrb	r3, [r7, #15]
 80074a8:	687a      	ldr	r2, [r7, #4]
 80074aa:	211a      	movs	r1, #26
 80074ac:	fb01 f303 	mul.w	r3, r1, r3
 80074b0:	4413      	add	r3, r2
 80074b2:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80074b6:	781a      	ldrb	r2, [r3, #0]
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80074bc:	7bfb      	ldrb	r3, [r7, #15]
 80074be:	687a      	ldr	r2, [r7, #4]
 80074c0:	211a      	movs	r1, #26
 80074c2:	fb01 f303 	mul.w	r3, r1, r3
 80074c6:	4413      	add	r3, r2
 80074c8:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80074cc:	881a      	ldrh	r2, [r3, #0]
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	7b9b      	ldrb	r3, [r3, #14]
 80074d6:	4619      	mov	r1, r3
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f002 f85c 	bl	8009596 <USBH_AllocPipe>
 80074de:	4603      	mov	r3, r0
 80074e0:	461a      	mov	r2, r3
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80074e6:	68bb      	ldr	r3, [r7, #8]
 80074e8:	7bdb      	ldrb	r3, [r3, #15]
 80074ea:	4619      	mov	r1, r3
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f002 f852 	bl	8009596 <USBH_AllocPipe>
 80074f2:	4603      	mov	r3, r0
 80074f4:	461a      	mov	r2, r3
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	7b59      	ldrb	r1, [r3, #13]
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	7b98      	ldrb	r0, [r3, #14]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800750e:	68ba      	ldr	r2, [r7, #8]
 8007510:	8b12      	ldrh	r2, [r2, #24]
 8007512:	9202      	str	r2, [sp, #8]
 8007514:	2202      	movs	r2, #2
 8007516:	9201      	str	r2, [sp, #4]
 8007518:	9300      	str	r3, [sp, #0]
 800751a:	4623      	mov	r3, r4
 800751c:	4602      	mov	r2, r0
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f002 f80a 	bl	8009538 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	7b19      	ldrb	r1, [r3, #12]
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	7bd8      	ldrb	r0, [r3, #15]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007538:	68ba      	ldr	r2, [r7, #8]
 800753a:	8b52      	ldrh	r2, [r2, #26]
 800753c:	9202      	str	r2, [sp, #8]
 800753e:	2202      	movs	r2, #2
 8007540:	9201      	str	r2, [sp, #4]
 8007542:	9300      	str	r3, [sp, #0]
 8007544:	4623      	mov	r3, r4
 8007546:	4602      	mov	r2, r0
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f001 fff5 	bl	8009538 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	2200      	movs	r2, #0
 8007552:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	7b5b      	ldrb	r3, [r3, #13]
 800755a:	2200      	movs	r2, #0
 800755c:	4619      	mov	r1, r3
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f005 fb26 	bl	800cbb0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	7b1b      	ldrb	r3, [r3, #12]
 8007568:	2200      	movs	r2, #0
 800756a:	4619      	mov	r1, r3
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f005 fb1f 	bl	800cbb0 <USBH_LL_SetToggle>

  return USBH_OK;
 8007572:	2300      	movs	r3, #0
}
 8007574:	4618      	mov	r0, r3
 8007576:	3714      	adds	r7, #20
 8007578:	46bd      	mov	sp, r7
 800757a:	bd90      	pop	{r4, r7, pc}

0800757c <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b084      	sub	sp, #16
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800758a:	69db      	ldr	r3, [r3, #28]
 800758c:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	781b      	ldrb	r3, [r3, #0]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d00e      	beq.n	80075b4 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	781b      	ldrb	r3, [r3, #0]
 800759a:	4619      	mov	r1, r3
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f001 ffea 	bl	8009576 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	781b      	ldrb	r3, [r3, #0]
 80075a6:	4619      	mov	r1, r3
 80075a8:	6878      	ldr	r0, [r7, #4]
 80075aa:	f002 f815 	bl	80095d8 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	2200      	movs	r2, #0
 80075b2:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	7b1b      	ldrb	r3, [r3, #12]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d00e      	beq.n	80075da <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	7b1b      	ldrb	r3, [r3, #12]
 80075c0:	4619      	mov	r1, r3
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f001 ffd7 	bl	8009576 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	7b1b      	ldrb	r3, [r3, #12]
 80075cc:	4619      	mov	r1, r3
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f002 f802 	bl	80095d8 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2200      	movs	r2, #0
 80075d8:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	7b5b      	ldrb	r3, [r3, #13]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d00e      	beq.n	8007600 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	7b5b      	ldrb	r3, [r3, #13]
 80075e6:	4619      	mov	r1, r3
 80075e8:	6878      	ldr	r0, [r7, #4]
 80075ea:	f001 ffc4 	bl	8009576 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	7b5b      	ldrb	r3, [r3, #13]
 80075f2:	4619      	mov	r1, r3
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f001 ffef 	bl	80095d8 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	2200      	movs	r2, #0
 80075fe:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007606:	69db      	ldr	r3, [r3, #28]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d00b      	beq.n	8007624 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007612:	69db      	ldr	r3, [r3, #28]
 8007614:	4618      	mov	r0, r3
 8007616:	f005 fb59 	bl	800cccc <free>
    phost->pActiveClass->pData = 0U;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007620:	2200      	movs	r2, #0
 8007622:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8007624:	2300      	movs	r3, #0
}
 8007626:	4618      	mov	r0, r3
 8007628:	3710      	adds	r7, #16
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}

0800762e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800762e:	b580      	push	{r7, lr}
 8007630:	b084      	sub	sp, #16
 8007632:	af00      	add	r7, sp, #0
 8007634:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800763c:	69db      	ldr	r3, [r3, #28]
 800763e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	3340      	adds	r3, #64	@ 0x40
 8007644:	4619      	mov	r1, r3
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f000 f8b1 	bl	80077ae <GetLineCoding>
 800764c:	4603      	mov	r3, r0
 800764e:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8007650:	7afb      	ldrb	r3, [r7, #11]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d105      	bne.n	8007662 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800765c:	2102      	movs	r1, #2
 800765e:	6878      	ldr	r0, [r7, #4]
 8007660:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8007662:	7afb      	ldrb	r3, [r7, #11]
}
 8007664:	4618      	mov	r0, r3
 8007666:	3710      	adds	r7, #16
 8007668:	46bd      	mov	sp, r7
 800766a:	bd80      	pop	{r7, pc}

0800766c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b084      	sub	sp, #16
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007674:	2301      	movs	r3, #1
 8007676:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8007678:	2300      	movs	r3, #0
 800767a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007682:	69db      	ldr	r3, [r3, #28]
 8007684:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800768c:	2b04      	cmp	r3, #4
 800768e:	d877      	bhi.n	8007780 <USBH_CDC_Process+0x114>
 8007690:	a201      	add	r2, pc, #4	@ (adr r2, 8007698 <USBH_CDC_Process+0x2c>)
 8007692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007696:	bf00      	nop
 8007698:	080076ad 	.word	0x080076ad
 800769c:	080076b3 	.word	0x080076b3
 80076a0:	080076e3 	.word	0x080076e3
 80076a4:	08007757 	.word	0x08007757
 80076a8:	08007765 	.word	0x08007765
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80076ac:	2300      	movs	r3, #0
 80076ae:	73fb      	strb	r3, [r7, #15]
      break;
 80076b0:	e06d      	b.n	800778e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076b6:	4619      	mov	r1, r3
 80076b8:	6878      	ldr	r0, [r7, #4]
 80076ba:	f000 f897 	bl	80077ec <SetLineCoding>
 80076be:	4603      	mov	r3, r0
 80076c0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80076c2:	7bbb      	ldrb	r3, [r7, #14]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d104      	bne.n	80076d2 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	2202      	movs	r2, #2
 80076cc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80076d0:	e058      	b.n	8007784 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80076d2:	7bbb      	ldrb	r3, [r7, #14]
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	d055      	beq.n	8007784 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	2204      	movs	r2, #4
 80076dc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80076e0:	e050      	b.n	8007784 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80076e2:	68bb      	ldr	r3, [r7, #8]
 80076e4:	3340      	adds	r3, #64	@ 0x40
 80076e6:	4619      	mov	r1, r3
 80076e8:	6878      	ldr	r0, [r7, #4]
 80076ea:	f000 f860 	bl	80077ae <GetLineCoding>
 80076ee:	4603      	mov	r3, r0
 80076f0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80076f2:	7bbb      	ldrb	r3, [r7, #14]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d126      	bne.n	8007746 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	2200      	movs	r2, #0
 80076fc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800770a:	791b      	ldrb	r3, [r3, #4]
 800770c:	429a      	cmp	r2, r3
 800770e:	d13b      	bne.n	8007788 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800771a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800771c:	429a      	cmp	r2, r3
 800771e:	d133      	bne.n	8007788 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800772a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800772c:	429a      	cmp	r2, r3
 800772e:	d12b      	bne.n	8007788 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007738:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800773a:	429a      	cmp	r2, r3
 800773c:	d124      	bne.n	8007788 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f000 f96a 	bl	8007a18 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007744:	e020      	b.n	8007788 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8007746:	7bbb      	ldrb	r3, [r7, #14]
 8007748:	2b01      	cmp	r3, #1
 800774a:	d01d      	beq.n	8007788 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	2204      	movs	r2, #4
 8007750:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8007754:	e018      	b.n	8007788 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f000 f867 	bl	800782a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800775c:	6878      	ldr	r0, [r7, #4]
 800775e:	f000 f8e6 	bl	800792e <CDC_ProcessReception>
      break;
 8007762:	e014      	b.n	800778e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8007764:	2100      	movs	r1, #0
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f001 f8f8 	bl	800895c <USBH_ClrFeature>
 800776c:	4603      	mov	r3, r0
 800776e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007770:	7bbb      	ldrb	r3, [r7, #14]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d10a      	bne.n	800778c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	2200      	movs	r2, #0
 800777a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800777e:	e005      	b.n	800778c <USBH_CDC_Process+0x120>

    default:
      break;
 8007780:	bf00      	nop
 8007782:	e004      	b.n	800778e <USBH_CDC_Process+0x122>
      break;
 8007784:	bf00      	nop
 8007786:	e002      	b.n	800778e <USBH_CDC_Process+0x122>
      break;
 8007788:	bf00      	nop
 800778a:	e000      	b.n	800778e <USBH_CDC_Process+0x122>
      break;
 800778c:	bf00      	nop

  }

  return status;
 800778e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007790:	4618      	mov	r0, r3
 8007792:	3710      	adds	r7, #16
 8007794:	46bd      	mov	sp, r7
 8007796:	bd80      	pop	{r7, pc}

08007798 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8007798:	b480      	push	{r7}
 800779a:	b083      	sub	sp, #12
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80077a0:	2300      	movs	r3, #0
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	370c      	adds	r7, #12
 80077a6:	46bd      	mov	sp, r7
 80077a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ac:	4770      	bx	lr

080077ae <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80077ae:	b580      	push	{r7, lr}
 80077b0:	b082      	sub	sp, #8
 80077b2:	af00      	add	r7, sp, #0
 80077b4:	6078      	str	r0, [r7, #4]
 80077b6:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	22a1      	movs	r2, #161	@ 0xa1
 80077bc:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2221      	movs	r2, #33	@ 0x21
 80077c2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2200      	movs	r2, #0
 80077c8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2200      	movs	r2, #0
 80077ce:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2207      	movs	r2, #7
 80077d4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	2207      	movs	r2, #7
 80077da:	4619      	mov	r1, r3
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	f001 fbf1 	bl	8008fc4 <USBH_CtlReq>
 80077e2:	4603      	mov	r3, r0
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3708      	adds	r7, #8
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}

080077ec <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b082      	sub	sp, #8
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
 80077f4:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2221      	movs	r2, #33	@ 0x21
 80077fa:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2220      	movs	r2, #32
 8007800:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2200      	movs	r2, #0
 8007806:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2200      	movs	r2, #0
 800780c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2207      	movs	r2, #7
 8007812:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	2207      	movs	r2, #7
 8007818:	4619      	mov	r1, r3
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f001 fbd2 	bl	8008fc4 <USBH_CtlReq>
 8007820:	4603      	mov	r3, r0
}
 8007822:	4618      	mov	r0, r3
 8007824:	3708      	adds	r7, #8
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}

0800782a <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800782a:	b580      	push	{r7, lr}
 800782c:	b086      	sub	sp, #24
 800782e:	af02      	add	r7, sp, #8
 8007830:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007838:	69db      	ldr	r3, [r3, #28]
 800783a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800783c:	2300      	movs	r3, #0
 800783e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8007846:	2b01      	cmp	r3, #1
 8007848:	d002      	beq.n	8007850 <CDC_ProcessTransmission+0x26>
 800784a:	2b02      	cmp	r3, #2
 800784c:	d023      	beq.n	8007896 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800784e:	e06a      	b.n	8007926 <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007854:	68fa      	ldr	r2, [r7, #12]
 8007856:	8b12      	ldrh	r2, [r2, #24]
 8007858:	4293      	cmp	r3, r2
 800785a:	d90b      	bls.n	8007874 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	69d9      	ldr	r1, [r3, #28]
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	8b1a      	ldrh	r2, [r3, #24]
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	7b5b      	ldrb	r3, [r3, #13]
 8007868:	2001      	movs	r0, #1
 800786a:	9000      	str	r0, [sp, #0]
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f001 fe20 	bl	80094b2 <USBH_BulkSendData>
 8007872:	e00b      	b.n	800788c <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800787c:	b29a      	uxth	r2, r3
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	7b5b      	ldrb	r3, [r3, #13]
 8007882:	2001      	movs	r0, #1
 8007884:	9000      	str	r0, [sp, #0]
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f001 fe13 	bl	80094b2 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	2202      	movs	r2, #2
 8007890:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007894:	e047      	b.n	8007926 <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	7b5b      	ldrb	r3, [r3, #13]
 800789a:	4619      	mov	r1, r3
 800789c:	6878      	ldr	r0, [r7, #4]
 800789e:	f005 f95d 	bl	800cb5c <USBH_LL_GetURBState>
 80078a2:	4603      	mov	r3, r0
 80078a4:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80078a6:	7afb      	ldrb	r3, [r7, #11]
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d12e      	bne.n	800790a <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078b0:	68fa      	ldr	r2, [r7, #12]
 80078b2:	8b12      	ldrh	r2, [r2, #24]
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d90e      	bls.n	80078d6 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078bc:	68fa      	ldr	r2, [r7, #12]
 80078be:	8b12      	ldrh	r2, [r2, #24]
 80078c0:	1a9a      	subs	r2, r3, r2
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	69db      	ldr	r3, [r3, #28]
 80078ca:	68fa      	ldr	r2, [r7, #12]
 80078cc:	8b12      	ldrh	r2, [r2, #24]
 80078ce:	441a      	add	r2, r3
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	61da      	str	r2, [r3, #28]
 80078d4:	e002      	b.n	80078dc <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2200      	movs	r2, #0
 80078da:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d004      	beq.n	80078ee <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2201      	movs	r2, #1
 80078e8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 80078ec:	e006      	b.n	80078fc <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	2200      	movs	r2, #0
 80078f2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f000 f87a 	bl	80079f0 <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 80078fc:	2300      	movs	r3, #0
 80078fe:	2200      	movs	r2, #0
 8007900:	2104      	movs	r1, #4
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f000 feb6 	bl	8008674 <USBH_OS_PutMessage>
      break;
 8007908:	e00c      	b.n	8007924 <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 800790a:	7afb      	ldrb	r3, [r7, #11]
 800790c:	2b02      	cmp	r3, #2
 800790e:	d109      	bne.n	8007924 <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	2201      	movs	r2, #1
 8007914:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8007918:	2300      	movs	r3, #0
 800791a:	2200      	movs	r2, #0
 800791c:	2104      	movs	r1, #4
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f000 fea8 	bl	8008674 <USBH_OS_PutMessage>
      break;
 8007924:	bf00      	nop
  }
}
 8007926:	bf00      	nop
 8007928:	3710      	adds	r7, #16
 800792a:	46bd      	mov	sp, r7
 800792c:	bd80      	pop	{r7, pc}

0800792e <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800792e:	b580      	push	{r7, lr}
 8007930:	b086      	sub	sp, #24
 8007932:	af00      	add	r7, sp, #0
 8007934:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800793c:	69db      	ldr	r3, [r3, #28]
 800793e:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007940:	2300      	movs	r3, #0
 8007942:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800794a:	2b03      	cmp	r3, #3
 800794c:	d002      	beq.n	8007954 <CDC_ProcessReception+0x26>
 800794e:	2b04      	cmp	r3, #4
 8007950:	d00e      	beq.n	8007970 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8007952:	e049      	b.n	80079e8 <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	6a19      	ldr	r1, [r3, #32]
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	8b5a      	ldrh	r2, [r3, #26]
 800795c:	697b      	ldr	r3, [r7, #20]
 800795e:	7b1b      	ldrb	r3, [r3, #12]
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	f001 fdcb 	bl	80094fc <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8007966:	697b      	ldr	r3, [r7, #20]
 8007968:	2204      	movs	r2, #4
 800796a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800796e:	e03b      	b.n	80079e8 <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	7b1b      	ldrb	r3, [r3, #12]
 8007974:	4619      	mov	r1, r3
 8007976:	6878      	ldr	r0, [r7, #4]
 8007978:	f005 f8f0 	bl	800cb5c <USBH_LL_GetURBState>
 800797c:	4603      	mov	r3, r0
 800797e:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8007980:	7cfb      	ldrb	r3, [r7, #19]
 8007982:	2b01      	cmp	r3, #1
 8007984:	d12f      	bne.n	80079e6 <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	7b1b      	ldrb	r3, [r3, #12]
 800798a:	4619      	mov	r1, r3
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f005 f865 	bl	800ca5c <USBH_LL_GetLastXferSize>
 8007992:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007998:	68fa      	ldr	r2, [r7, #12]
 800799a:	429a      	cmp	r2, r3
 800799c:	d016      	beq.n	80079cc <CDC_ProcessReception+0x9e>
 800799e:	697b      	ldr	r3, [r7, #20]
 80079a0:	8b5b      	ldrh	r3, [r3, #26]
 80079a2:	461a      	mov	r2, r3
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d110      	bne.n	80079cc <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	1ad2      	subs	r2, r2, r3
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 80079b6:	697b      	ldr	r3, [r7, #20]
 80079b8:	6a1a      	ldr	r2, [r3, #32]
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	441a      	add	r2, r3
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80079c2:	697b      	ldr	r3, [r7, #20]
 80079c4:	2203      	movs	r2, #3
 80079c6:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 80079ca:	e006      	b.n	80079da <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80079cc:	697b      	ldr	r3, [r7, #20]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	f000 f815 	bl	8007a04 <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 80079da:	2300      	movs	r3, #0
 80079dc:	2200      	movs	r2, #0
 80079de:	2104      	movs	r1, #4
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	f000 fe47 	bl	8008674 <USBH_OS_PutMessage>
      break;
 80079e6:	bf00      	nop
  }
}
 80079e8:	bf00      	nop
 80079ea:	3718      	adds	r7, #24
 80079ec:	46bd      	mov	sp, r7
 80079ee:	bd80      	pop	{r7, pc}

080079f0 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80079f0:	b480      	push	{r7}
 80079f2:	b083      	sub	sp, #12
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80079f8:	bf00      	nop
 80079fa:	370c      	adds	r7, #12
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr

08007a04 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b083      	sub	sp, #12
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007a0c:	bf00      	nop
 8007a0e:	370c      	adds	r7, #12
 8007a10:	46bd      	mov	sp, r7
 8007a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a16:	4770      	bx	lr

08007a18 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b083      	sub	sp, #12
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007a20:	bf00      	nop
 8007a22:	370c      	adds	r7, #12
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr

08007a2c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b084      	sub	sp, #16
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	60f8      	str	r0, [r7, #12]
 8007a34:	60b9      	str	r1, [r7, #8]
 8007a36:	4613      	mov	r3, r2
 8007a38:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d101      	bne.n	8007a44 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007a40:	2302      	movs	r3, #2
 8007a42:	e044      	b.n	8007ace <USBH_Init+0xa2>
  }

  /* Set DRiver ID */
  phost->id = id;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	79fa      	ldrb	r2, [r7, #7]
 8007a48:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	2200      	movs	r2, #0
 8007a58:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8007a5c:	68f8      	ldr	r0, [r7, #12]
 8007a5e:	f000 f841 	bl	8007ae4 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2200      	movs	r2, #0
 8007a66:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2200      	movs	r2, #0
 8007a76:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d003      	beq.n	8007a90 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	68ba      	ldr	r2, [r7, #8]
 8007a8c:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4
  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);

#else

  /* Create USB Host Queue */
  phost->os_event = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(uint32_t), NULL);
 8007a90:	2200      	movs	r2, #0
 8007a92:	2104      	movs	r1, #4
 8007a94:	2010      	movs	r0, #16
 8007a96:	f001 ff1c 	bl	80098d2 <osMessageQueueNew>
 8007a9a:	4602      	mov	r2, r0
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
  USBH_Thread_Atrr.name = "USBH_Queue";
 8007aa2:	4b0d      	ldr	r3, [pc, #52]	@ (8007ad8 <USBH_Init+0xac>)
 8007aa4:	4a0d      	ldr	r2, [pc, #52]	@ (8007adc <USBH_Init+0xb0>)
 8007aa6:	601a      	str	r2, [r3, #0]

#if defined (USBH_PROCESS_STACK_SIZE)
  USBH_Thread_Atrr.stack_size = USBH_PROCESS_STACK_SIZE;
 8007aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8007ad8 <USBH_Init+0xac>)
 8007aaa:	2280      	movs	r2, #128	@ 0x80
 8007aac:	615a      	str	r2, [r3, #20]
#else
  USBH_Thread_Atrr.stack_size = (8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  USBH_Thread_Atrr.priority = USBH_PROCESS_PRIO;
 8007aae:	4b0a      	ldr	r3, [pc, #40]	@ (8007ad8 <USBH_Init+0xac>)
 8007ab0:	2218      	movs	r2, #24
 8007ab2:	619a      	str	r2, [r3, #24]
  phost->thread = osThreadNew(USBH_Process_OS, phost, &USBH_Thread_Atrr);
 8007ab4:	4a08      	ldr	r2, [pc, #32]	@ (8007ad8 <USBH_Init+0xac>)
 8007ab6:	68f9      	ldr	r1, [r7, #12]
 8007ab8:	4809      	ldr	r0, [pc, #36]	@ (8007ae0 <USBH_Init+0xb4>)
 8007aba:	f001 fe5d 	bl	8009778 <osThreadNew>
 8007abe:	4602      	mov	r2, r0
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8007ac6:	68f8      	ldr	r0, [r7, #12]
 8007ac8:	f004 ff14 	bl	800c8f4 <USBH_LL_Init>

  return USBH_OK;
 8007acc:	2300      	movs	r3, #0
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	3710      	adds	r7, #16
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}
 8007ad6:	bf00      	nop
 8007ad8:	20000230 	.word	0x20000230
 8007adc:	0800d064 	.word	0x0800d064
 8007ae0:	080086bd 	.word	0x080086bd

08007ae4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b084      	sub	sp, #16
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007aec:	2300      	movs	r3, #0
 8007aee:	60fb      	str	r3, [r7, #12]
 8007af0:	e009      	b.n	8007b06 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8007af2:	687a      	ldr	r2, [r7, #4]
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	33e0      	adds	r3, #224	@ 0xe0
 8007af8:	009b      	lsls	r3, r3, #2
 8007afa:	4413      	add	r3, r2
 8007afc:	2200      	movs	r2, #0
 8007afe:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	3301      	adds	r3, #1
 8007b04:	60fb      	str	r3, [r7, #12]
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	2b0f      	cmp	r3, #15
 8007b0a:	d9f2      	bls.n	8007af2 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	60fb      	str	r3, [r7, #12]
 8007b10:	e009      	b.n	8007b26 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8007b12:	687a      	ldr	r2, [r7, #4]
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	4413      	add	r3, r2
 8007b18:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	3301      	adds	r3, #1
 8007b24:	60fb      	str	r3, [r7, #12]
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b2c:	d3f1      	bcc.n	8007b12 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2200      	movs	r2, #0
 8007b32:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2200      	movs	r2, #0
 8007b38:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2201      	movs	r2, #1
 8007b3e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2200      	movs	r2, #0
 8007b44:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2240      	movs	r2, #64	@ 0x40
 8007b52:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2200      	movs	r2, #0
 8007b58:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2201      	movs	r2, #1
 8007b66:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	331c      	adds	r3, #28
 8007b7e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007b82:	2100      	movs	r1, #0
 8007b84:	4618      	mov	r0, r3
 8007b86:	f005 f957 	bl	800ce38 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007b90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007b94:	2100      	movs	r1, #0
 8007b96:	4618      	mov	r0, r3
 8007b98:	f005 f94e 	bl	800ce38 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8007ba2:	2212      	movs	r2, #18
 8007ba4:	2100      	movs	r1, #0
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f005 f946 	bl	800ce38 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007bb2:	223e      	movs	r2, #62	@ 0x3e
 8007bb4:	2100      	movs	r1, #0
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	f005 f93e 	bl	800ce38 <memset>

  return USBH_OK;
 8007bbc:	2300      	movs	r3, #0
}
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	3710      	adds	r7, #16
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bd80      	pop	{r7, pc}

08007bc6 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8007bc6:	b480      	push	{r7}
 8007bc8:	b085      	sub	sp, #20
 8007bca:	af00      	add	r7, sp, #0
 8007bcc:	6078      	str	r0, [r7, #4]
 8007bce:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d016      	beq.n	8007c08 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d10e      	bne.n	8007c02 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007bea:	1c59      	adds	r1, r3, #1
 8007bec:	687a      	ldr	r2, [r7, #4]
 8007bee:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8007bf2:	687a      	ldr	r2, [r7, #4]
 8007bf4:	33de      	adds	r3, #222	@ 0xde
 8007bf6:	6839      	ldr	r1, [r7, #0]
 8007bf8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	73fb      	strb	r3, [r7, #15]
 8007c00:	e004      	b.n	8007c0c <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007c02:	2302      	movs	r3, #2
 8007c04:	73fb      	strb	r3, [r7, #15]
 8007c06:	e001      	b.n	8007c0c <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007c08:	2302      	movs	r3, #2
 8007c0a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c0e:	4618      	mov	r0, r3
 8007c10:	3714      	adds	r7, #20
 8007c12:	46bd      	mov	sp, r7
 8007c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c18:	4770      	bx	lr

08007c1a <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007c1a:	b480      	push	{r7}
 8007c1c:	b085      	sub	sp, #20
 8007c1e:	af00      	add	r7, sp, #0
 8007c20:	6078      	str	r0, [r7, #4]
 8007c22:	460b      	mov	r3, r1
 8007c24:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8007c26:	2300      	movs	r3, #0
 8007c28:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8007c30:	78fa      	ldrb	r2, [r7, #3]
 8007c32:	429a      	cmp	r2, r3
 8007c34:	d204      	bcs.n	8007c40 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	78fa      	ldrb	r2, [r7, #3]
 8007c3a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8007c3e:	e001      	b.n	8007c44 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007c40:	2302      	movs	r3, #2
 8007c42:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c46:	4618      	mov	r0, r3
 8007c48:	3714      	adds	r7, #20
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr

08007c52 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007c52:	b480      	push	{r7}
 8007c54:	b087      	sub	sp, #28
 8007c56:	af00      	add	r7, sp, #0
 8007c58:	6078      	str	r0, [r7, #4]
 8007c5a:	4608      	mov	r0, r1
 8007c5c:	4611      	mov	r1, r2
 8007c5e:	461a      	mov	r2, r3
 8007c60:	4603      	mov	r3, r0
 8007c62:	70fb      	strb	r3, [r7, #3]
 8007c64:	460b      	mov	r3, r1
 8007c66:	70bb      	strb	r3, [r7, #2]
 8007c68:	4613      	mov	r3, r2
 8007c6a:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007c70:	2300      	movs	r3, #0
 8007c72:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007c7a:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007c7c:	e025      	b.n	8007cca <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007c7e:	7dfb      	ldrb	r3, [r7, #23]
 8007c80:	221a      	movs	r2, #26
 8007c82:	fb02 f303 	mul.w	r3, r2, r3
 8007c86:	3308      	adds	r3, #8
 8007c88:	68fa      	ldr	r2, [r7, #12]
 8007c8a:	4413      	add	r3, r2
 8007c8c:	3302      	adds	r3, #2
 8007c8e:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	795b      	ldrb	r3, [r3, #5]
 8007c94:	78fa      	ldrb	r2, [r7, #3]
 8007c96:	429a      	cmp	r2, r3
 8007c98:	d002      	beq.n	8007ca0 <USBH_FindInterface+0x4e>
 8007c9a:	78fb      	ldrb	r3, [r7, #3]
 8007c9c:	2bff      	cmp	r3, #255	@ 0xff
 8007c9e:	d111      	bne.n	8007cc4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007ca0:	693b      	ldr	r3, [r7, #16]
 8007ca2:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007ca4:	78ba      	ldrb	r2, [r7, #2]
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	d002      	beq.n	8007cb0 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007caa:	78bb      	ldrb	r3, [r7, #2]
 8007cac:	2bff      	cmp	r3, #255	@ 0xff
 8007cae:	d109      	bne.n	8007cc4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007cb0:	693b      	ldr	r3, [r7, #16]
 8007cb2:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007cb4:	787a      	ldrb	r2, [r7, #1]
 8007cb6:	429a      	cmp	r2, r3
 8007cb8:	d002      	beq.n	8007cc0 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007cba:	787b      	ldrb	r3, [r7, #1]
 8007cbc:	2bff      	cmp	r3, #255	@ 0xff
 8007cbe:	d101      	bne.n	8007cc4 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8007cc0:	7dfb      	ldrb	r3, [r7, #23]
 8007cc2:	e006      	b.n	8007cd2 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8007cc4:	7dfb      	ldrb	r3, [r7, #23]
 8007cc6:	3301      	adds	r3, #1
 8007cc8:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007cca:	7dfb      	ldrb	r3, [r7, #23]
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d9d6      	bls.n	8007c7e <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8007cd0:	23ff      	movs	r3, #255	@ 0xff
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	371c      	adds	r7, #28
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cdc:	4770      	bx	lr

08007cde <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8007cde:	b580      	push	{r7, lr}
 8007ce0:	b082      	sub	sp, #8
 8007ce2:	af00      	add	r7, sp, #0
 8007ce4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f004 fe40 	bl	800c96c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8007cec:	2101      	movs	r1, #1
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	f004 ff47 	bl	800cb82 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007cf4:	2300      	movs	r3, #0
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	3708      	adds	r7, #8
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bd80      	pop	{r7, pc}
	...

08007d00 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b088      	sub	sp, #32
 8007d04:	af04      	add	r7, sp, #16
 8007d06:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007d08:	2302      	movs	r3, #2
 8007d0a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8007d16:	b2db      	uxtb	r3, r3
 8007d18:	2b01      	cmp	r3, #1
 8007d1a:	d102      	bne.n	8007d22 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2203      	movs	r2, #3
 8007d20:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	781b      	ldrb	r3, [r3, #0]
 8007d26:	b2db      	uxtb	r3, r3
 8007d28:	2b0b      	cmp	r3, #11
 8007d2a:	f200 81f5 	bhi.w	8008118 <USBH_Process+0x418>
 8007d2e:	a201      	add	r2, pc, #4	@ (adr r2, 8007d34 <USBH_Process+0x34>)
 8007d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d34:	08007d65 	.word	0x08007d65
 8007d38:	08007da3 	.word	0x08007da3
 8007d3c:	08007e19 	.word	0x08007e19
 8007d40:	080080a7 	.word	0x080080a7
 8007d44:	08008119 	.word	0x08008119
 8007d48:	08007ec5 	.word	0x08007ec5
 8007d4c:	08008041 	.word	0x08008041
 8007d50:	08007f07 	.word	0x08007f07
 8007d54:	08007f33 	.word	0x08007f33
 8007d58:	08007f5b 	.word	0x08007f5b
 8007d5c:	08007fa9 	.word	0x08007fa9
 8007d60:	0800808f 	.word	0x0800808f
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8007d6a:	b2db      	uxtb	r3, r3
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	f000 81d5 	beq.w	800811c <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2201      	movs	r2, #1
 8007d76:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007d78:	20c8      	movs	r0, #200	@ 0xc8
 8007d7a:	f004 ff4c 	bl	800cc16 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f004 fe51 	bl	800ca26 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2200      	movs	r2, #0
 8007d88:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2200      	movs	r2, #0
 8007d90:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8007d94:	2300      	movs	r3, #0
 8007d96:	2200      	movs	r2, #0
 8007d98:	2101      	movs	r1, #1
 8007d9a:	6878      	ldr	r0, [r7, #4]
 8007d9c:	f000 fc6a 	bl	8008674 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8007da0:	e1bc      	b.n	800811c <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	2b01      	cmp	r3, #1
 8007dac:	d107      	bne.n	8007dbe <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2200      	movs	r2, #0
 8007db2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2202      	movs	r2, #2
 8007dba:	701a      	strb	r2, [r3, #0]
 8007dbc:	e025      	b.n	8007e0a <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007dc4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007dc8:	d914      	bls.n	8007df4 <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007dd0:	3301      	adds	r3, #1
 8007dd2:	b2da      	uxtb	r2, r3
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007de0:	2b03      	cmp	r3, #3
 8007de2:	d903      	bls.n	8007dec <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	220d      	movs	r2, #13
 8007de8:	701a      	strb	r2, [r3, #0]
 8007dea:	e00e      	b.n	8007e0a <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2200      	movs	r2, #0
 8007df0:	701a      	strb	r2, [r3, #0]
 8007df2:	e00a      	b.n	8007e0a <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007dfa:	f103 020a 	add.w	r2, r3, #10
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8007e04:	200a      	movs	r0, #10
 8007e06:	f004 ff06 	bl	800cc16 <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	2101      	movs	r1, #1
 8007e10:	6878      	ldr	r0, [r7, #4]
 8007e12:	f000 fc2f 	bl	8008674 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007e16:	e188      	b.n	800812a <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d005      	beq.n	8007e2e <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007e28:	2104      	movs	r1, #4
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8007e2e:	2064      	movs	r0, #100	@ 0x64
 8007e30:	f004 fef1 	bl	800cc16 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f004 fdcf 	bl	800c9d8 <USBH_LL_GetSpeed>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	461a      	mov	r2, r3
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2205      	movs	r2, #5
 8007e48:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007e4a:	2100      	movs	r1, #0
 8007e4c:	6878      	ldr	r0, [r7, #4]
 8007e4e:	f001 fba2 	bl	8009596 <USBH_AllocPipe>
 8007e52:	4603      	mov	r3, r0
 8007e54:	461a      	mov	r2, r3
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007e5a:	2180      	movs	r1, #128	@ 0x80
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f001 fb9a 	bl	8009596 <USBH_AllocPipe>
 8007e62:	4603      	mov	r3, r0
 8007e64:	461a      	mov	r2, r3
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	7919      	ldrb	r1, [r3, #4]
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007e7a:	687a      	ldr	r2, [r7, #4]
 8007e7c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007e7e:	9202      	str	r2, [sp, #8]
 8007e80:	2200      	movs	r2, #0
 8007e82:	9201      	str	r2, [sp, #4]
 8007e84:	9300      	str	r3, [sp, #0]
 8007e86:	4603      	mov	r3, r0
 8007e88:	2280      	movs	r2, #128	@ 0x80
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f001 fb54 	bl	8009538 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	7959      	ldrb	r1, [r3, #5]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007ea0:	687a      	ldr	r2, [r7, #4]
 8007ea2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007ea4:	9202      	str	r2, [sp, #8]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	9201      	str	r2, [sp, #4]
 8007eaa:	9300      	str	r3, [sp, #0]
 8007eac:	4603      	mov	r3, r0
 8007eae:	2200      	movs	r2, #0
 8007eb0:	6878      	ldr	r0, [r7, #4]
 8007eb2:	f001 fb41 	bl	8009538 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	2200      	movs	r2, #0
 8007eba:	2101      	movs	r1, #1
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	f000 fbd9 	bl	8008674 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007ec2:	e132      	b.n	800812a <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8007ec4:	6878      	ldr	r0, [r7, #4]
 8007ec6:	f000 f935 	bl	8008134 <USBH_HandleEnum>
 8007eca:	4603      	mov	r3, r0
 8007ecc:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8007ece:	7bbb      	ldrb	r3, [r7, #14]
 8007ed0:	b2db      	uxtb	r3, r3
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	f040 8124 	bne.w	8008120 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2200      	movs	r2, #0
 8007edc:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8007ee6:	2b01      	cmp	r3, #1
 8007ee8:	d103      	bne.n	8007ef2 <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2208      	movs	r2, #8
 8007eee:	701a      	strb	r2, [r3, #0]
 8007ef0:	e002      	b.n	8007ef8 <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2207      	movs	r2, #7
 8007ef6:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8007ef8:	2300      	movs	r3, #0
 8007efa:	2200      	movs	r2, #0
 8007efc:	2105      	movs	r1, #5
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f000 fbb8 	bl	8008674 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8007f04:	e10c      	b.n	8008120 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	f000 8109 	beq.w	8008124 <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007f18:	2101      	movs	r1, #1
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2208      	movs	r2, #8
 8007f22:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8007f24:	2300      	movs	r3, #0
 8007f26:	2200      	movs	r2, #0
 8007f28:	2105      	movs	r1, #5
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	f000 fba2 	bl	8008674 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8007f30:	e0f8      	b.n	8008124 <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8007f38:	4619      	mov	r1, r3
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f000 fcc7 	bl	80088ce <USBH_SetCfg>
 8007f40:	4603      	mov	r3, r0
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d102      	bne.n	8007f4c <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2209      	movs	r2, #9
 8007f4a:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	2200      	movs	r2, #0
 8007f50:	2101      	movs	r1, #1
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f000 fb8e 	bl	8008674 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007f58:	e0e7      	b.n	800812a <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8007f60:	f003 0320 	and.w	r3, r3, #32
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d015      	beq.n	8007f94 <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8007f68:	2101      	movs	r1, #1
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f000 fcd2 	bl	8008914 <USBH_SetFeature>
 8007f70:	4603      	mov	r3, r0
 8007f72:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007f74:	7bbb      	ldrb	r3, [r7, #14]
 8007f76:	b2db      	uxtb	r3, r3
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d103      	bne.n	8007f84 <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	220a      	movs	r2, #10
 8007f80:	701a      	strb	r2, [r3, #0]
 8007f82:	e00a      	b.n	8007f9a <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 8007f84:	7bbb      	ldrb	r3, [r7, #14]
 8007f86:	b2db      	uxtb	r3, r3
 8007f88:	2b03      	cmp	r3, #3
 8007f8a:	d106      	bne.n	8007f9a <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	220a      	movs	r2, #10
 8007f90:	701a      	strb	r2, [r3, #0]
 8007f92:	e002      	b.n	8007f9a <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	220a      	movs	r2, #10
 8007f98:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	2101      	movs	r1, #1
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	f000 fb67 	bl	8008674 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007fa6:	e0c0      	b.n	800812a <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d03f      	beq.n	8008032 <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007fba:	2300      	movs	r3, #0
 8007fbc:	73fb      	strb	r3, [r7, #15]
 8007fbe:	e016      	b.n	8007fee <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007fc0:	7bfa      	ldrb	r2, [r7, #15]
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	32de      	adds	r2, #222	@ 0xde
 8007fc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fca:	791a      	ldrb	r2, [r3, #4]
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	d108      	bne.n	8007fe8 <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007fd6:	7bfa      	ldrb	r2, [r7, #15]
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	32de      	adds	r2, #222	@ 0xde
 8007fdc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8007fe6:	e005      	b.n	8007ff4 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007fe8:	7bfb      	ldrb	r3, [r7, #15]
 8007fea:	3301      	adds	r3, #1
 8007fec:	73fb      	strb	r3, [r7, #15]
 8007fee:	7bfb      	ldrb	r3, [r7, #15]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d0e5      	beq.n	8007fc0 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d016      	beq.n	800802c <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008004:	689b      	ldr	r3, [r3, #8]
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	4798      	blx	r3
 800800a:	4603      	mov	r3, r0
 800800c:	2b00      	cmp	r3, #0
 800800e:	d109      	bne.n	8008024 <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2206      	movs	r2, #6
 8008014:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800801c:	2103      	movs	r1, #3
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	4798      	blx	r3
 8008022:	e006      	b.n	8008032 <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	220d      	movs	r2, #13
 8008028:	701a      	strb	r2, [r3, #0]
 800802a:	e002      	b.n	8008032 <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	220d      	movs	r2, #13
 8008030:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8008032:	2300      	movs	r3, #0
 8008034:	2200      	movs	r2, #0
 8008036:	2105      	movs	r1, #5
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f000 fb1b 	bl	8008674 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800803e:	e074      	b.n	800812a <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008046:	2b00      	cmp	r3, #0
 8008048:	d017      	beq.n	800807a <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008050:	691b      	ldr	r3, [r3, #16]
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	4798      	blx	r3
 8008056:	4603      	mov	r3, r0
 8008058:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800805a:	7bbb      	ldrb	r3, [r7, #14]
 800805c:	b2db      	uxtb	r3, r3
 800805e:	2b00      	cmp	r3, #0
 8008060:	d103      	bne.n	800806a <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	220b      	movs	r2, #11
 8008066:	701a      	strb	r2, [r3, #0]
 8008068:	e00a      	b.n	8008080 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 800806a:	7bbb      	ldrb	r3, [r7, #14]
 800806c:	b2db      	uxtb	r3, r3
 800806e:	2b02      	cmp	r3, #2
 8008070:	d106      	bne.n	8008080 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	220d      	movs	r2, #13
 8008076:	701a      	strb	r2, [r3, #0]
 8008078:	e002      	b.n	8008080 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	220d      	movs	r2, #13
 800807e:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8008080:	2300      	movs	r3, #0
 8008082:	2200      	movs	r2, #0
 8008084:	2105      	movs	r1, #5
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f000 faf4 	bl	8008674 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800808c:	e04d      	b.n	800812a <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008094:	2b00      	cmp	r3, #0
 8008096:	d047      	beq.n	8008128 <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800809e:	695b      	ldr	r3, [r3, #20]
 80080a0:	6878      	ldr	r0, [r7, #4]
 80080a2:	4798      	blx	r3
      }
      break;
 80080a4:	e040      	b.n	8008128 <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2200      	movs	r2, #0
 80080aa:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f7ff fd18 	bl	8007ae4 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d009      	beq.n	80080d2 <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80080c4:	68db      	ldr	r3, [r3, #12]
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2200      	movs	r2, #0
 80080ce:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d005      	beq.n	80080e8 <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80080e2:	2105      	movs	r1, #5
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 80080ee:	b2db      	uxtb	r3, r3
 80080f0:	2b01      	cmp	r3, #1
 80080f2:	d107      	bne.n	8008104 <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2200      	movs	r2, #0
 80080f8:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f7ff fdee 	bl	8007cde <USBH_Start>
 8008102:	e002      	b.n	800810a <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	f004 fc31 	bl	800c96c <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800810a:	2300      	movs	r3, #0
 800810c:	2200      	movs	r2, #0
 800810e:	2101      	movs	r1, #1
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f000 faaf 	bl	8008674 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008116:	e008      	b.n	800812a <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 8008118:	bf00      	nop
 800811a:	e006      	b.n	800812a <USBH_Process+0x42a>
      break;
 800811c:	bf00      	nop
 800811e:	e004      	b.n	800812a <USBH_Process+0x42a>
      break;
 8008120:	bf00      	nop
 8008122:	e002      	b.n	800812a <USBH_Process+0x42a>
    break;
 8008124:	bf00      	nop
 8008126:	e000      	b.n	800812a <USBH_Process+0x42a>
      break;
 8008128:	bf00      	nop
  }
  return USBH_OK;
 800812a:	2300      	movs	r3, #0
}
 800812c:	4618      	mov	r0, r3
 800812e:	3710      	adds	r7, #16
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}

08008134 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b088      	sub	sp, #32
 8008138:	af04      	add	r7, sp, #16
 800813a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800813c:	2301      	movs	r3, #1
 800813e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008140:	2301      	movs	r3, #1
 8008142:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	785b      	ldrb	r3, [r3, #1]
 8008148:	2b07      	cmp	r3, #7
 800814a:	f200 81db 	bhi.w	8008504 <USBH_HandleEnum+0x3d0>
 800814e:	a201      	add	r2, pc, #4	@ (adr r2, 8008154 <USBH_HandleEnum+0x20>)
 8008150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008154:	08008175 	.word	0x08008175
 8008158:	0800822f 	.word	0x0800822f
 800815c:	08008299 	.word	0x08008299
 8008160:	08008323 	.word	0x08008323
 8008164:	0800838d 	.word	0x0800838d
 8008168:	080083fd 	.word	0x080083fd
 800816c:	08008467 	.word	0x08008467
 8008170:	080084c5 	.word	0x080084c5
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008174:	2108      	movs	r1, #8
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f000 fac6 	bl	8008708 <USBH_Get_DevDesc>
 800817c:	4603      	mov	r3, r0
 800817e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008180:	7bbb      	ldrb	r3, [r7, #14]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d12e      	bne.n	80081e4 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2201      	movs	r2, #1
 8008194:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	7919      	ldrb	r1, [r3, #4]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80081a6:	687a      	ldr	r2, [r7, #4]
 80081a8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80081aa:	9202      	str	r2, [sp, #8]
 80081ac:	2200      	movs	r2, #0
 80081ae:	9201      	str	r2, [sp, #4]
 80081b0:	9300      	str	r3, [sp, #0]
 80081b2:	4603      	mov	r3, r0
 80081b4:	2280      	movs	r2, #128	@ 0x80
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	f001 f9be 	bl	8009538 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	7959      	ldrb	r1, [r3, #5]
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80081cc:	687a      	ldr	r2, [r7, #4]
 80081ce:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80081d0:	9202      	str	r2, [sp, #8]
 80081d2:	2200      	movs	r2, #0
 80081d4:	9201      	str	r2, [sp, #4]
 80081d6:	9300      	str	r3, [sp, #0]
 80081d8:	4603      	mov	r3, r0
 80081da:	2200      	movs	r2, #0
 80081dc:	6878      	ldr	r0, [r7, #4]
 80081de:	f001 f9ab 	bl	8009538 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80081e2:	e191      	b.n	8008508 <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80081e4:	7bbb      	ldrb	r3, [r7, #14]
 80081e6:	2b03      	cmp	r3, #3
 80081e8:	f040 818e 	bne.w	8008508 <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80081f2:	3301      	adds	r3, #1
 80081f4:	b2da      	uxtb	r2, r3
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008202:	2b03      	cmp	r3, #3
 8008204:	d903      	bls.n	800820e <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	220d      	movs	r2, #13
 800820a:	701a      	strb	r2, [r3, #0]
      break;
 800820c:	e17c      	b.n	8008508 <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	795b      	ldrb	r3, [r3, #5]
 8008212:	4619      	mov	r1, r3
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f001 f9df 	bl	80095d8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	791b      	ldrb	r3, [r3, #4]
 800821e:	4619      	mov	r1, r3
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	f001 f9d9 	bl	80095d8 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2200      	movs	r2, #0
 800822a:	701a      	strb	r2, [r3, #0]
      break;
 800822c:	e16c      	b.n	8008508 <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800822e:	2112      	movs	r1, #18
 8008230:	6878      	ldr	r0, [r7, #4]
 8008232:	f000 fa69 	bl	8008708 <USBH_Get_DevDesc>
 8008236:	4603      	mov	r3, r0
 8008238:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800823a:	7bbb      	ldrb	r3, [r7, #14]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d103      	bne.n	8008248 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2202      	movs	r2, #2
 8008244:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008246:	e161      	b.n	800850c <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008248:	7bbb      	ldrb	r3, [r7, #14]
 800824a:	2b03      	cmp	r3, #3
 800824c:	f040 815e 	bne.w	800850c <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008256:	3301      	adds	r3, #1
 8008258:	b2da      	uxtb	r2, r3
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008266:	2b03      	cmp	r3, #3
 8008268:	d903      	bls.n	8008272 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	220d      	movs	r2, #13
 800826e:	701a      	strb	r2, [r3, #0]
      break;
 8008270:	e14c      	b.n	800850c <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	795b      	ldrb	r3, [r3, #5]
 8008276:	4619      	mov	r1, r3
 8008278:	6878      	ldr	r0, [r7, #4]
 800827a:	f001 f9ad 	bl	80095d8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	791b      	ldrb	r3, [r3, #4]
 8008282:	4619      	mov	r1, r3
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f001 f9a7 	bl	80095d8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2200      	movs	r2, #0
 800828e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2200      	movs	r2, #0
 8008294:	701a      	strb	r2, [r3, #0]
      break;
 8008296:	e139      	b.n	800850c <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008298:	2101      	movs	r1, #1
 800829a:	6878      	ldr	r0, [r7, #4]
 800829c:	f000 faf3 	bl	8008886 <USBH_SetAddress>
 80082a0:	4603      	mov	r3, r0
 80082a2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80082a4:	7bbb      	ldrb	r3, [r7, #14]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d130      	bne.n	800830c <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80082aa:	2002      	movs	r0, #2
 80082ac:	f004 fcb3 	bl	800cc16 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2201      	movs	r2, #1
 80082b4:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2203      	movs	r2, #3
 80082bc:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	7919      	ldrb	r1, [r3, #4]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80082ce:	687a      	ldr	r2, [r7, #4]
 80082d0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80082d2:	9202      	str	r2, [sp, #8]
 80082d4:	2200      	movs	r2, #0
 80082d6:	9201      	str	r2, [sp, #4]
 80082d8:	9300      	str	r3, [sp, #0]
 80082da:	4603      	mov	r3, r0
 80082dc:	2280      	movs	r2, #128	@ 0x80
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f001 f92a 	bl	8009538 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	7959      	ldrb	r1, [r3, #5]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80082f4:	687a      	ldr	r2, [r7, #4]
 80082f6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80082f8:	9202      	str	r2, [sp, #8]
 80082fa:	2200      	movs	r2, #0
 80082fc:	9201      	str	r2, [sp, #4]
 80082fe:	9300      	str	r3, [sp, #0]
 8008300:	4603      	mov	r3, r0
 8008302:	2200      	movs	r2, #0
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f001 f917 	bl	8009538 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800830a:	e101      	b.n	8008510 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800830c:	7bbb      	ldrb	r3, [r7, #14]
 800830e:	2b03      	cmp	r3, #3
 8008310:	f040 80fe 	bne.w	8008510 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	220d      	movs	r2, #13
 8008318:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2200      	movs	r2, #0
 800831e:	705a      	strb	r2, [r3, #1]
      break;
 8008320:	e0f6      	b.n	8008510 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008322:	2109      	movs	r1, #9
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f000 fa1b 	bl	8008760 <USBH_Get_CfgDesc>
 800832a:	4603      	mov	r3, r0
 800832c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800832e:	7bbb      	ldrb	r3, [r7, #14]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d103      	bne.n	800833c <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2204      	movs	r2, #4
 8008338:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800833a:	e0eb      	b.n	8008514 <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800833c:	7bbb      	ldrb	r3, [r7, #14]
 800833e:	2b03      	cmp	r3, #3
 8008340:	f040 80e8 	bne.w	8008514 <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800834a:	3301      	adds	r3, #1
 800834c:	b2da      	uxtb	r2, r3
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800835a:	2b03      	cmp	r3, #3
 800835c:	d903      	bls.n	8008366 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	220d      	movs	r2, #13
 8008362:	701a      	strb	r2, [r3, #0]
      break;
 8008364:	e0d6      	b.n	8008514 <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	795b      	ldrb	r3, [r3, #5]
 800836a:	4619      	mov	r1, r3
 800836c:	6878      	ldr	r0, [r7, #4]
 800836e:	f001 f933 	bl	80095d8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	791b      	ldrb	r3, [r3, #4]
 8008376:	4619      	mov	r1, r3
 8008378:	6878      	ldr	r0, [r7, #4]
 800837a:	f001 f92d 	bl	80095d8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2200      	movs	r2, #0
 8008382:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2200      	movs	r2, #0
 8008388:	701a      	strb	r2, [r3, #0]
      break;
 800838a:	e0c3      	b.n	8008514 <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8008392:	4619      	mov	r1, r3
 8008394:	6878      	ldr	r0, [r7, #4]
 8008396:	f000 f9e3 	bl	8008760 <USBH_Get_CfgDesc>
 800839a:	4603      	mov	r3, r0
 800839c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800839e:	7bbb      	ldrb	r3, [r7, #14]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d103      	bne.n	80083ac <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2205      	movs	r2, #5
 80083a8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80083aa:	e0b5      	b.n	8008518 <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80083ac:	7bbb      	ldrb	r3, [r7, #14]
 80083ae:	2b03      	cmp	r3, #3
 80083b0:	f040 80b2 	bne.w	8008518 <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80083ba:	3301      	adds	r3, #1
 80083bc:	b2da      	uxtb	r2, r3
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80083ca:	2b03      	cmp	r3, #3
 80083cc:	d903      	bls.n	80083d6 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	220d      	movs	r2, #13
 80083d2:	701a      	strb	r2, [r3, #0]
      break;
 80083d4:	e0a0      	b.n	8008518 <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	795b      	ldrb	r3, [r3, #5]
 80083da:	4619      	mov	r1, r3
 80083dc:	6878      	ldr	r0, [r7, #4]
 80083de:	f001 f8fb 	bl	80095d8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	791b      	ldrb	r3, [r3, #4]
 80083e6:	4619      	mov	r1, r3
 80083e8:	6878      	ldr	r0, [r7, #4]
 80083ea:	f001 f8f5 	bl	80095d8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2200      	movs	r2, #0
 80083f2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2200      	movs	r2, #0
 80083f8:	701a      	strb	r2, [r3, #0]
      break;
 80083fa:	e08d      	b.n	8008518 <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8008402:	2b00      	cmp	r3, #0
 8008404:	d025      	beq.n	8008452 <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008412:	23ff      	movs	r3, #255	@ 0xff
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f000 f9cd 	bl	80087b4 <USBH_Get_StringDesc>
 800841a:	4603      	mov	r3, r0
 800841c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800841e:	7bbb      	ldrb	r3, [r7, #14]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d109      	bne.n	8008438 <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2206      	movs	r2, #6
 8008428:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800842a:	2300      	movs	r3, #0
 800842c:	2200      	movs	r2, #0
 800842e:	2105      	movs	r1, #5
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f000 f91f 	bl	8008674 <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008436:	e071      	b.n	800851c <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008438:	7bbb      	ldrb	r3, [r7, #14]
 800843a:	2b03      	cmp	r3, #3
 800843c:	d16e      	bne.n	800851c <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2206      	movs	r2, #6
 8008442:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8008444:	2300      	movs	r3, #0
 8008446:	2200      	movs	r2, #0
 8008448:	2105      	movs	r1, #5
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f000 f912 	bl	8008674 <USBH_OS_PutMessage>
      break;
 8008450:	e064      	b.n	800851c <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2206      	movs	r2, #6
 8008456:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8008458:	2300      	movs	r3, #0
 800845a:	2200      	movs	r2, #0
 800845c:	2105      	movs	r1, #5
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f000 f908 	bl	8008674 <USBH_OS_PutMessage>
      break;
 8008464:	e05a      	b.n	800851c <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800846c:	2b00      	cmp	r3, #0
 800846e:	d01f      	beq.n	80084b0 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800847c:	23ff      	movs	r3, #255	@ 0xff
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f000 f998 	bl	80087b4 <USBH_Get_StringDesc>
 8008484:	4603      	mov	r3, r0
 8008486:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008488:	7bbb      	ldrb	r3, [r7, #14]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d103      	bne.n	8008496 <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2207      	movs	r2, #7
 8008492:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008494:	e044      	b.n	8008520 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008496:	7bbb      	ldrb	r3, [r7, #14]
 8008498:	2b03      	cmp	r3, #3
 800849a:	d141      	bne.n	8008520 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2207      	movs	r2, #7
 80084a0:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80084a2:	2300      	movs	r3, #0
 80084a4:	2200      	movs	r2, #0
 80084a6:	2105      	movs	r1, #5
 80084a8:	6878      	ldr	r0, [r7, #4]
 80084aa:	f000 f8e3 	bl	8008674 <USBH_OS_PutMessage>
      break;
 80084ae:	e037      	b.n	8008520 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2207      	movs	r2, #7
 80084b4:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80084b6:	2300      	movs	r3, #0
 80084b8:	2200      	movs	r2, #0
 80084ba:	2105      	movs	r1, #5
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f000 f8d9 	bl	8008674 <USBH_OS_PutMessage>
      break;
 80084c2:	e02d      	b.n	8008520 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d017      	beq.n	80084fe <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80084da:	23ff      	movs	r3, #255	@ 0xff
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f000 f969 	bl	80087b4 <USBH_Get_StringDesc>
 80084e2:	4603      	mov	r3, r0
 80084e4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80084e6:	7bbb      	ldrb	r3, [r7, #14]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d102      	bne.n	80084f2 <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80084ec:	2300      	movs	r3, #0
 80084ee:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80084f0:	e018      	b.n	8008524 <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80084f2:	7bbb      	ldrb	r3, [r7, #14]
 80084f4:	2b03      	cmp	r3, #3
 80084f6:	d115      	bne.n	8008524 <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 80084f8:	2300      	movs	r3, #0
 80084fa:	73fb      	strb	r3, [r7, #15]
      break;
 80084fc:	e012      	b.n	8008524 <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 80084fe:	2300      	movs	r3, #0
 8008500:	73fb      	strb	r3, [r7, #15]
      break;
 8008502:	e00f      	b.n	8008524 <USBH_HandleEnum+0x3f0>

    default:
      break;
 8008504:	bf00      	nop
 8008506:	e00e      	b.n	8008526 <USBH_HandleEnum+0x3f2>
      break;
 8008508:	bf00      	nop
 800850a:	e00c      	b.n	8008526 <USBH_HandleEnum+0x3f2>
      break;
 800850c:	bf00      	nop
 800850e:	e00a      	b.n	8008526 <USBH_HandleEnum+0x3f2>
      break;
 8008510:	bf00      	nop
 8008512:	e008      	b.n	8008526 <USBH_HandleEnum+0x3f2>
      break;
 8008514:	bf00      	nop
 8008516:	e006      	b.n	8008526 <USBH_HandleEnum+0x3f2>
      break;
 8008518:	bf00      	nop
 800851a:	e004      	b.n	8008526 <USBH_HandleEnum+0x3f2>
      break;
 800851c:	bf00      	nop
 800851e:	e002      	b.n	8008526 <USBH_HandleEnum+0x3f2>
      break;
 8008520:	bf00      	nop
 8008522:	e000      	b.n	8008526 <USBH_HandleEnum+0x3f2>
      break;
 8008524:	bf00      	nop
  }
  return Status;
 8008526:	7bfb      	ldrb	r3, [r7, #15]
}
 8008528:	4618      	mov	r0, r3
 800852a:	3710      	adds	r7, #16
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}

08008530 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008530:	b480      	push	{r7}
 8008532:	b083      	sub	sp, #12
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
 8008538:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	683a      	ldr	r2, [r7, #0]
 800853e:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8008542:	bf00      	nop
 8008544:	370c      	adds	r7, #12
 8008546:	46bd      	mov	sp, r7
 8008548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854c:	4770      	bx	lr

0800854e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800854e:	b580      	push	{r7, lr}
 8008550:	b082      	sub	sp, #8
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800855c:	1c5a      	adds	r2, r3, #1
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8008564:	6878      	ldr	r0, [r7, #4]
 8008566:	f000 f804 	bl	8008572 <USBH_HandleSof>
}
 800856a:	bf00      	nop
 800856c:	3708      	adds	r7, #8
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}

08008572 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008572:	b580      	push	{r7, lr}
 8008574:	b082      	sub	sp, #8
 8008576:	af00      	add	r7, sp, #0
 8008578:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	781b      	ldrb	r3, [r3, #0]
 800857e:	b2db      	uxtb	r3, r3
 8008580:	2b0b      	cmp	r3, #11
 8008582:	d10a      	bne.n	800859a <USBH_HandleSof+0x28>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800858a:	2b00      	cmp	r3, #0
 800858c:	d005      	beq.n	800859a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008594:	699b      	ldr	r3, [r3, #24]
 8008596:	6878      	ldr	r0, [r7, #4]
 8008598:	4798      	blx	r3
  }
}
 800859a:	bf00      	nop
 800859c:	3708      	adds	r7, #8
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}

080085a2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80085a2:	b580      	push	{r7, lr}
 80085a4:	b082      	sub	sp, #8
 80085a6:	af00      	add	r7, sp, #0
 80085a8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2201      	movs	r2, #1
 80085ae:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80085b2:	2300      	movs	r3, #0
 80085b4:	2200      	movs	r2, #0
 80085b6:	2101      	movs	r1, #1
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f000 f85b 	bl	8008674 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 80085be:	bf00      	nop
}
 80085c0:	3708      	adds	r7, #8
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}

080085c6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80085c6:	b480      	push	{r7}
 80085c8:	b083      	sub	sp, #12
 80085ca:	af00      	add	r7, sp, #0
 80085cc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	2200      	movs	r2, #0
 80085d2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	2201      	movs	r2, #1
 80085da:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 80085de:	bf00      	nop
}
 80085e0:	370c      	adds	r7, #12
 80085e2:	46bd      	mov	sp, r7
 80085e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e8:	4770      	bx	lr

080085ea <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80085ea:	b580      	push	{r7, lr}
 80085ec:	b082      	sub	sp, #8
 80085ee:	af00      	add	r7, sp, #0
 80085f0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2201      	movs	r2, #1
 80085f6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2200      	movs	r2, #0
 80085fe:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2200      	movs	r2, #0
 8008606:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800860a:	2300      	movs	r3, #0
 800860c:	2200      	movs	r2, #0
 800860e:	2101      	movs	r1, #1
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f000 f82f 	bl	8008674 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008616:	2300      	movs	r3, #0
}
 8008618:	4618      	mov	r0, r3
 800861a:	3708      	adds	r7, #8
 800861c:	46bd      	mov	sp, r7
 800861e:	bd80      	pop	{r7, pc}

08008620 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b082      	sub	sp, #8
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2201      	movs	r2, #1
 800862c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2200      	movs	r2, #0
 8008634:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2200      	movs	r2, #0
 800863c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f004 f9ae 	bl	800c9a2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	791b      	ldrb	r3, [r3, #4]
 800864a:	4619      	mov	r1, r3
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f000 ffc3 	bl	80095d8 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	795b      	ldrb	r3, [r3, #5]
 8008656:	4619      	mov	r1, r3
 8008658:	6878      	ldr	r0, [r7, #4]
 800865a:	f000 ffbd 	bl	80095d8 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800865e:	2300      	movs	r3, #0
 8008660:	2200      	movs	r2, #0
 8008662:	2101      	movs	r1, #1
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f000 f805 	bl	8008674 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800866a:	2300      	movs	r3, #0
}
 800866c:	4618      	mov	r0, r3
 800866e:	3708      	adds	r7, #8
 8008670:	46bd      	mov	sp, r7
 8008672:	bd80      	pop	{r7, pc}

08008674 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b084      	sub	sp, #16
 8008678:	af00      	add	r7, sp, #0
 800867a:	60f8      	str	r0, [r7, #12]
 800867c:	607a      	str	r2, [r7, #4]
 800867e:	603b      	str	r3, [r7, #0]
 8008680:	460b      	mov	r3, r1
 8008682:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8008684:	7afa      	ldrb	r2, [r7, #11]
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
  if (available_spaces != 0U)
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
  }
#else
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8008692:	4618      	mov	r0, r3
 8008694:	f001 fa4e 	bl	8009b34 <osMessageQueueGetSpace>
 8008698:	4603      	mov	r3, r0
 800869a:	2b00      	cmp	r3, #0
 800869c:	d00a      	beq.n	80086b4 <USBH_OS_PutMessage+0x40>
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	b2da      	uxtb	r2, r3
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f001 f982 	bl	80099b8 <osMessageQueuePut>
  }
#endif /* (osCMSIS < 0x20000U) */
}
 80086b4:	bf00      	nop
 80086b6:	3710      	adds	r7, #16
 80086b8:	46bd      	mov	sp, r7
 80086ba:	bd80      	pop	{r7, pc}

080086bc <USBH_Process_OS>:
    }
  }
}
#else
static void USBH_Process_OS(void *argument)
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	b084      	sub	sp, #16
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
  osStatus_t status;

  for (;;)
  {
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
                               &((USBH_HandleTypeDef *)argument)->os_msg, NULL, osWaitForever);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 80086d0:	f04f 33ff 	mov.w	r3, #4294967295
 80086d4:	2200      	movs	r2, #0
 80086d6:	f001 f9cf 	bl	8009a78 <osMessageQueueGet>
 80086da:	60f8      	str	r0, [r7, #12]
    if (status == osOK)
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d1f0      	bne.n	80086c4 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f7ff fb0c 	bl	8007d00 <USBH_Process>
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 80086e8:	e7ec      	b.n	80086c4 <USBH_Process_OS+0x8>

080086ea <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 80086ea:	b580      	push	{r7, lr}
 80086ec:	b082      	sub	sp, #8
 80086ee:	af00      	add	r7, sp, #0
 80086f0:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80086f2:	2300      	movs	r3, #0
 80086f4:	2200      	movs	r2, #0
 80086f6:	2101      	movs	r1, #1
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f7ff ffbb 	bl	8008674 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80086fe:	2300      	movs	r3, #0
}
 8008700:	4618      	mov	r0, r3
 8008702:	3708      	adds	r7, #8
 8008704:	46bd      	mov	sp, r7
 8008706:	bd80      	pop	{r7, pc}

08008708 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b086      	sub	sp, #24
 800870c:	af02      	add	r7, sp, #8
 800870e:	6078      	str	r0, [r7, #4]
 8008710:	460b      	mov	r3, r1
 8008712:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8008714:	887b      	ldrh	r3, [r7, #2]
 8008716:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800871a:	d901      	bls.n	8008720 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800871c:	2303      	movs	r3, #3
 800871e:	e01b      	b.n	8008758 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8008726:	887b      	ldrh	r3, [r7, #2]
 8008728:	9300      	str	r3, [sp, #0]
 800872a:	4613      	mov	r3, r2
 800872c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008730:	2100      	movs	r1, #0
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f000 f872 	bl	800881c <USBH_GetDescriptor>
 8008738:	4603      	mov	r3, r0
 800873a:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800873c:	7bfb      	ldrb	r3, [r7, #15]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d109      	bne.n	8008756 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008748:	887a      	ldrh	r2, [r7, #2]
 800874a:	4619      	mov	r1, r3
 800874c:	6878      	ldr	r0, [r7, #4]
 800874e:	f000 f929 	bl	80089a4 <USBH_ParseDevDesc>
 8008752:	4603      	mov	r3, r0
 8008754:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008756:	7bfb      	ldrb	r3, [r7, #15]
}
 8008758:	4618      	mov	r0, r3
 800875a:	3710      	adds	r7, #16
 800875c:	46bd      	mov	sp, r7
 800875e:	bd80      	pop	{r7, pc}

08008760 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b086      	sub	sp, #24
 8008764:	af02      	add	r7, sp, #8
 8008766:	6078      	str	r0, [r7, #4]
 8008768:	460b      	mov	r3, r1
 800876a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	331c      	adds	r3, #28
 8008770:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8008772:	887b      	ldrh	r3, [r7, #2]
 8008774:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008778:	d901      	bls.n	800877e <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800877a:	2303      	movs	r3, #3
 800877c:	e016      	b.n	80087ac <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800877e:	887b      	ldrh	r3, [r7, #2]
 8008780:	9300      	str	r3, [sp, #0]
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008788:	2100      	movs	r1, #0
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f000 f846 	bl	800881c <USBH_GetDescriptor>
 8008790:	4603      	mov	r3, r0
 8008792:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8008794:	7bfb      	ldrb	r3, [r7, #15]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d107      	bne.n	80087aa <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800879a:	887b      	ldrh	r3, [r7, #2]
 800879c:	461a      	mov	r2, r3
 800879e:	68b9      	ldr	r1, [r7, #8]
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f000 f9af 	bl	8008b04 <USBH_ParseCfgDesc>
 80087a6:	4603      	mov	r3, r0
 80087a8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80087aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80087ac:	4618      	mov	r0, r3
 80087ae:	3710      	adds	r7, #16
 80087b0:	46bd      	mov	sp, r7
 80087b2:	bd80      	pop	{r7, pc}

080087b4 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b088      	sub	sp, #32
 80087b8:	af02      	add	r7, sp, #8
 80087ba:	60f8      	str	r0, [r7, #12]
 80087bc:	607a      	str	r2, [r7, #4]
 80087be:	461a      	mov	r2, r3
 80087c0:	460b      	mov	r3, r1
 80087c2:	72fb      	strb	r3, [r7, #11]
 80087c4:	4613      	mov	r3, r2
 80087c6:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 80087c8:	893b      	ldrh	r3, [r7, #8]
 80087ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087ce:	d802      	bhi.n	80087d6 <USBH_Get_StringDesc+0x22>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d101      	bne.n	80087da <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80087d6:	2303      	movs	r3, #3
 80087d8:	e01c      	b.n	8008814 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 80087da:	7afb      	ldrb	r3, [r7, #11]
 80087dc:	b29b      	uxth	r3, r3
 80087de:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80087e2:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80087ea:	893b      	ldrh	r3, [r7, #8]
 80087ec:	9300      	str	r3, [sp, #0]
 80087ee:	460b      	mov	r3, r1
 80087f0:	2100      	movs	r1, #0
 80087f2:	68f8      	ldr	r0, [r7, #12]
 80087f4:	f000 f812 	bl	800881c <USBH_GetDescriptor>
 80087f8:	4603      	mov	r3, r0
 80087fa:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80087fc:	7dfb      	ldrb	r3, [r7, #23]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d107      	bne.n	8008812 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008808:	893a      	ldrh	r2, [r7, #8]
 800880a:	6879      	ldr	r1, [r7, #4]
 800880c:	4618      	mov	r0, r3
 800880e:	f000 fb8c 	bl	8008f2a <USBH_ParseStringDesc>
  }

  return status;
 8008812:	7dfb      	ldrb	r3, [r7, #23]
}
 8008814:	4618      	mov	r0, r3
 8008816:	3718      	adds	r7, #24
 8008818:	46bd      	mov	sp, r7
 800881a:	bd80      	pop	{r7, pc}

0800881c <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b084      	sub	sp, #16
 8008820:	af00      	add	r7, sp, #0
 8008822:	60f8      	str	r0, [r7, #12]
 8008824:	607b      	str	r3, [r7, #4]
 8008826:	460b      	mov	r3, r1
 8008828:	72fb      	strb	r3, [r7, #11]
 800882a:	4613      	mov	r3, r2
 800882c:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	789b      	ldrb	r3, [r3, #2]
 8008832:	2b01      	cmp	r3, #1
 8008834:	d11c      	bne.n	8008870 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8008836:	7afb      	ldrb	r3, [r7, #11]
 8008838:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800883c:	b2da      	uxtb	r2, r3
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	2206      	movs	r2, #6
 8008846:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	893a      	ldrh	r2, [r7, #8]
 800884c:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800884e:	893b      	ldrh	r3, [r7, #8]
 8008850:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008854:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008858:	d104      	bne.n	8008864 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	f240 4209 	movw	r2, #1033	@ 0x409
 8008860:	829a      	strh	r2, [r3, #20]
 8008862:	e002      	b.n	800886a <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	2200      	movs	r2, #0
 8008868:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	8b3a      	ldrh	r2, [r7, #24]
 800886e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8008870:	8b3b      	ldrh	r3, [r7, #24]
 8008872:	461a      	mov	r2, r3
 8008874:	6879      	ldr	r1, [r7, #4]
 8008876:	68f8      	ldr	r0, [r7, #12]
 8008878:	f000 fba4 	bl	8008fc4 <USBH_CtlReq>
 800887c:	4603      	mov	r3, r0
}
 800887e:	4618      	mov	r0, r3
 8008880:	3710      	adds	r7, #16
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}

08008886 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8008886:	b580      	push	{r7, lr}
 8008888:	b082      	sub	sp, #8
 800888a:	af00      	add	r7, sp, #0
 800888c:	6078      	str	r0, [r7, #4]
 800888e:	460b      	mov	r3, r1
 8008890:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	789b      	ldrb	r3, [r3, #2]
 8008896:	2b01      	cmp	r3, #1
 8008898:	d10f      	bne.n	80088ba <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2200      	movs	r2, #0
 800889e:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2205      	movs	r2, #5
 80088a4:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80088a6:	78fb      	ldrb	r3, [r7, #3]
 80088a8:	b29a      	uxth	r2, r3
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2200      	movs	r2, #0
 80088b2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2200      	movs	r2, #0
 80088b8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80088ba:	2200      	movs	r2, #0
 80088bc:	2100      	movs	r1, #0
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f000 fb80 	bl	8008fc4 <USBH_CtlReq>
 80088c4:	4603      	mov	r3, r0
}
 80088c6:	4618      	mov	r0, r3
 80088c8:	3708      	adds	r7, #8
 80088ca:	46bd      	mov	sp, r7
 80088cc:	bd80      	pop	{r7, pc}

080088ce <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80088ce:	b580      	push	{r7, lr}
 80088d0:	b082      	sub	sp, #8
 80088d2:	af00      	add	r7, sp, #0
 80088d4:	6078      	str	r0, [r7, #4]
 80088d6:	460b      	mov	r3, r1
 80088d8:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	789b      	ldrb	r3, [r3, #2]
 80088de:	2b01      	cmp	r3, #1
 80088e0:	d10e      	bne.n	8008900 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2200      	movs	r2, #0
 80088e6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2209      	movs	r2, #9
 80088ec:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	887a      	ldrh	r2, [r7, #2]
 80088f2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2200      	movs	r2, #0
 80088f8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2200      	movs	r2, #0
 80088fe:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008900:	2200      	movs	r2, #0
 8008902:	2100      	movs	r1, #0
 8008904:	6878      	ldr	r0, [r7, #4]
 8008906:	f000 fb5d 	bl	8008fc4 <USBH_CtlReq>
 800890a:	4603      	mov	r3, r0
}
 800890c:	4618      	mov	r0, r3
 800890e:	3708      	adds	r7, #8
 8008910:	46bd      	mov	sp, r7
 8008912:	bd80      	pop	{r7, pc}

08008914 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b082      	sub	sp, #8
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
 800891c:	460b      	mov	r3, r1
 800891e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	789b      	ldrb	r3, [r3, #2]
 8008924:	2b01      	cmp	r3, #1
 8008926:	d10f      	bne.n	8008948 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2200      	movs	r2, #0
 800892c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2203      	movs	r2, #3
 8008932:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8008934:	78fb      	ldrb	r3, [r7, #3]
 8008936:	b29a      	uxth	r2, r3
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2200      	movs	r2, #0
 8008940:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2200      	movs	r2, #0
 8008946:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008948:	2200      	movs	r2, #0
 800894a:	2100      	movs	r1, #0
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	f000 fb39 	bl	8008fc4 <USBH_CtlReq>
 8008952:	4603      	mov	r3, r0
}
 8008954:	4618      	mov	r0, r3
 8008956:	3708      	adds	r7, #8
 8008958:	46bd      	mov	sp, r7
 800895a:	bd80      	pop	{r7, pc}

0800895c <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800895c:	b580      	push	{r7, lr}
 800895e:	b082      	sub	sp, #8
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
 8008964:	460b      	mov	r3, r1
 8008966:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	789b      	ldrb	r3, [r3, #2]
 800896c:	2b01      	cmp	r3, #1
 800896e:	d10f      	bne.n	8008990 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2202      	movs	r2, #2
 8008974:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2201      	movs	r2, #1
 800897a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2200      	movs	r2, #0
 8008980:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008982:	78fb      	ldrb	r3, [r7, #3]
 8008984:	b29a      	uxth	r2, r3
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2200      	movs	r2, #0
 800898e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008990:	2200      	movs	r2, #0
 8008992:	2100      	movs	r1, #0
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f000 fb15 	bl	8008fc4 <USBH_CtlReq>
 800899a:	4603      	mov	r3, r0
}
 800899c:	4618      	mov	r0, r3
 800899e:	3708      	adds	r7, #8
 80089a0:	46bd      	mov	sp, r7
 80089a2:	bd80      	pop	{r7, pc}

080089a4 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80089a4:	b480      	push	{r7}
 80089a6:	b087      	sub	sp, #28
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	60f8      	str	r0, [r7, #12]
 80089ac:	60b9      	str	r1, [r7, #8]
 80089ae:	4613      	mov	r3, r2
 80089b0:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80089b8:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80089ba:	2300      	movs	r3, #0
 80089bc:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 80089be:	68bb      	ldr	r3, [r7, #8]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d101      	bne.n	80089c8 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80089c4:	2302      	movs	r3, #2
 80089c6:	e094      	b.n	8008af2 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	781a      	ldrb	r2, [r3, #0]
 80089cc:	693b      	ldr	r3, [r7, #16]
 80089ce:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	785a      	ldrb	r2, [r3, #1]
 80089d4:	693b      	ldr	r3, [r7, #16]
 80089d6:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	3302      	adds	r3, #2
 80089dc:	781b      	ldrb	r3, [r3, #0]
 80089de:	461a      	mov	r2, r3
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	3303      	adds	r3, #3
 80089e4:	781b      	ldrb	r3, [r3, #0]
 80089e6:	021b      	lsls	r3, r3, #8
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	4313      	orrs	r3, r2
 80089ec:	b29a      	uxth	r2, r3
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 80089f2:	68bb      	ldr	r3, [r7, #8]
 80089f4:	791a      	ldrb	r2, [r3, #4]
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	795a      	ldrb	r2, [r3, #5]
 80089fe:	693b      	ldr	r3, [r7, #16]
 8008a00:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	799a      	ldrb	r2, [r3, #6]
 8008a06:	693b      	ldr	r3, [r7, #16]
 8008a08:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	79da      	ldrb	r2, [r3, #7]
 8008a0e:	693b      	ldr	r3, [r7, #16]
 8008a10:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d004      	beq.n	8008a26 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008a22:	2b01      	cmp	r3, #1
 8008a24:	d11b      	bne.n	8008a5e <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8008a26:	693b      	ldr	r3, [r7, #16]
 8008a28:	79db      	ldrb	r3, [r3, #7]
 8008a2a:	2b20      	cmp	r3, #32
 8008a2c:	dc0f      	bgt.n	8008a4e <USBH_ParseDevDesc+0xaa>
 8008a2e:	2b08      	cmp	r3, #8
 8008a30:	db0f      	blt.n	8008a52 <USBH_ParseDevDesc+0xae>
 8008a32:	3b08      	subs	r3, #8
 8008a34:	4a32      	ldr	r2, [pc, #200]	@ (8008b00 <USBH_ParseDevDesc+0x15c>)
 8008a36:	fa22 f303 	lsr.w	r3, r2, r3
 8008a3a:	f003 0301 	and.w	r3, r3, #1
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	bf14      	ite	ne
 8008a42:	2301      	movne	r3, #1
 8008a44:	2300      	moveq	r3, #0
 8008a46:	b2db      	uxtb	r3, r3
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d106      	bne.n	8008a5a <USBH_ParseDevDesc+0xb6>
 8008a4c:	e001      	b.n	8008a52 <USBH_ParseDevDesc+0xae>
 8008a4e:	2b40      	cmp	r3, #64	@ 0x40
 8008a50:	d003      	beq.n	8008a5a <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8008a52:	693b      	ldr	r3, [r7, #16]
 8008a54:	2208      	movs	r2, #8
 8008a56:	71da      	strb	r2, [r3, #7]
        break;
 8008a58:	e000      	b.n	8008a5c <USBH_ParseDevDesc+0xb8>
        break;
 8008a5a:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8008a5c:	e00e      	b.n	8008a7c <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008a64:	2b02      	cmp	r3, #2
 8008a66:	d107      	bne.n	8008a78 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8008a68:	693b      	ldr	r3, [r7, #16]
 8008a6a:	79db      	ldrb	r3, [r3, #7]
 8008a6c:	2b08      	cmp	r3, #8
 8008a6e:	d005      	beq.n	8008a7c <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	2208      	movs	r2, #8
 8008a74:	71da      	strb	r2, [r3, #7]
 8008a76:	e001      	b.n	8008a7c <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008a78:	2303      	movs	r3, #3
 8008a7a:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8008a7c:	88fb      	ldrh	r3, [r7, #6]
 8008a7e:	2b08      	cmp	r3, #8
 8008a80:	d936      	bls.n	8008af0 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	3308      	adds	r3, #8
 8008a86:	781b      	ldrb	r3, [r3, #0]
 8008a88:	461a      	mov	r2, r3
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	3309      	adds	r3, #9
 8008a8e:	781b      	ldrb	r3, [r3, #0]
 8008a90:	021b      	lsls	r3, r3, #8
 8008a92:	b29b      	uxth	r3, r3
 8008a94:	4313      	orrs	r3, r2
 8008a96:	b29a      	uxth	r2, r3
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	330a      	adds	r3, #10
 8008aa0:	781b      	ldrb	r3, [r3, #0]
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	330b      	adds	r3, #11
 8008aa8:	781b      	ldrb	r3, [r3, #0]
 8008aaa:	021b      	lsls	r3, r3, #8
 8008aac:	b29b      	uxth	r3, r3
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	b29a      	uxth	r2, r3
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	330c      	adds	r3, #12
 8008aba:	781b      	ldrb	r3, [r3, #0]
 8008abc:	461a      	mov	r2, r3
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	330d      	adds	r3, #13
 8008ac2:	781b      	ldrb	r3, [r3, #0]
 8008ac4:	021b      	lsls	r3, r3, #8
 8008ac6:	b29b      	uxth	r3, r3
 8008ac8:	4313      	orrs	r3, r2
 8008aca:	b29a      	uxth	r2, r3
 8008acc:	693b      	ldr	r3, [r7, #16]
 8008ace:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8008ad0:	68bb      	ldr	r3, [r7, #8]
 8008ad2:	7b9a      	ldrb	r2, [r3, #14]
 8008ad4:	693b      	ldr	r3, [r7, #16]
 8008ad6:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	7bda      	ldrb	r2, [r3, #15]
 8008adc:	693b      	ldr	r3, [r7, #16]
 8008ade:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	7c1a      	ldrb	r2, [r3, #16]
 8008ae4:	693b      	ldr	r3, [r7, #16]
 8008ae6:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	7c5a      	ldrb	r2, [r3, #17]
 8008aec:	693b      	ldr	r3, [r7, #16]
 8008aee:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8008af0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	371c      	adds	r7, #28
 8008af6:	46bd      	mov	sp, r7
 8008af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afc:	4770      	bx	lr
 8008afe:	bf00      	nop
 8008b00:	01000101 	.word	0x01000101

08008b04 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b08c      	sub	sp, #48	@ 0x30
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	60f8      	str	r0, [r7, #12]
 8008b0c:	60b9      	str	r1, [r7, #8]
 8008b0e:	4613      	mov	r3, r2
 8008b10:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008b18:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8008b20:	2300      	movs	r3, #0
 8008b22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8008b26:	2300      	movs	r3, #0
 8008b28:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d101      	bne.n	8008b36 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8008b32:	2302      	movs	r3, #2
 8008b34:	e0de      	b.n	8008cf4 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8008b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b3c:	781b      	ldrb	r3, [r3, #0]
 8008b3e:	2b09      	cmp	r3, #9
 8008b40:	d002      	beq.n	8008b48 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8008b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b44:	2209      	movs	r2, #9
 8008b46:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	781a      	ldrb	r2, [r3, #0]
 8008b4c:	6a3b      	ldr	r3, [r7, #32]
 8008b4e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	785a      	ldrb	r2, [r3, #1]
 8008b54:	6a3b      	ldr	r3, [r7, #32]
 8008b56:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	3302      	adds	r3, #2
 8008b5c:	781b      	ldrb	r3, [r3, #0]
 8008b5e:	461a      	mov	r2, r3
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	3303      	adds	r3, #3
 8008b64:	781b      	ldrb	r3, [r3, #0]
 8008b66:	021b      	lsls	r3, r3, #8
 8008b68:	b29b      	uxth	r3, r3
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	b29b      	uxth	r3, r3
 8008b6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b72:	bf28      	it	cs
 8008b74:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8008b78:	b29a      	uxth	r2, r3
 8008b7a:	6a3b      	ldr	r3, [r7, #32]
 8008b7c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8008b7e:	68bb      	ldr	r3, [r7, #8]
 8008b80:	791a      	ldrb	r2, [r3, #4]
 8008b82:	6a3b      	ldr	r3, [r7, #32]
 8008b84:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8008b86:	68bb      	ldr	r3, [r7, #8]
 8008b88:	795a      	ldrb	r2, [r3, #5]
 8008b8a:	6a3b      	ldr	r3, [r7, #32]
 8008b8c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	799a      	ldrb	r2, [r3, #6]
 8008b92:	6a3b      	ldr	r3, [r7, #32]
 8008b94:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	79da      	ldrb	r2, [r3, #7]
 8008b9a:	6a3b      	ldr	r3, [r7, #32]
 8008b9c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	7a1a      	ldrb	r2, [r3, #8]
 8008ba2:	6a3b      	ldr	r3, [r7, #32]
 8008ba4:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8008ba6:	88fb      	ldrh	r3, [r7, #6]
 8008ba8:	2b09      	cmp	r3, #9
 8008baa:	f240 80a1 	bls.w	8008cf0 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8008bae:	2309      	movs	r3, #9
 8008bb0:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008bb6:	e085      	b.n	8008cc4 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008bb8:	f107 0316 	add.w	r3, r7, #22
 8008bbc:	4619      	mov	r1, r3
 8008bbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008bc0:	f000 f9e6 	bl	8008f90 <USBH_GetNextDesc>
 8008bc4:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8008bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bc8:	785b      	ldrb	r3, [r3, #1]
 8008bca:	2b04      	cmp	r3, #4
 8008bcc:	d17a      	bne.n	8008cc4 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8008bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bd0:	781b      	ldrb	r3, [r3, #0]
 8008bd2:	2b09      	cmp	r3, #9
 8008bd4:	d002      	beq.n	8008bdc <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8008bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bd8:	2209      	movs	r2, #9
 8008bda:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8008bdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008be0:	221a      	movs	r2, #26
 8008be2:	fb02 f303 	mul.w	r3, r2, r3
 8008be6:	3308      	adds	r3, #8
 8008be8:	6a3a      	ldr	r2, [r7, #32]
 8008bea:	4413      	add	r3, r2
 8008bec:	3302      	adds	r3, #2
 8008bee:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8008bf0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008bf2:	69f8      	ldr	r0, [r7, #28]
 8008bf4:	f000 f882 	bl	8008cfc <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8008bfe:	2300      	movs	r3, #0
 8008c00:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008c02:	e043      	b.n	8008c8c <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008c04:	f107 0316 	add.w	r3, r7, #22
 8008c08:	4619      	mov	r1, r3
 8008c0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c0c:	f000 f9c0 	bl	8008f90 <USBH_GetNextDesc>
 8008c10:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c14:	785b      	ldrb	r3, [r3, #1]
 8008c16:	2b05      	cmp	r3, #5
 8008c18:	d138      	bne.n	8008c8c <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8008c1a:	69fb      	ldr	r3, [r7, #28]
 8008c1c:	795b      	ldrb	r3, [r3, #5]
 8008c1e:	2b01      	cmp	r3, #1
 8008c20:	d113      	bne.n	8008c4a <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8008c22:	69fb      	ldr	r3, [r7, #28]
 8008c24:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8008c26:	2b02      	cmp	r3, #2
 8008c28:	d003      	beq.n	8008c32 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8008c2a:	69fb      	ldr	r3, [r7, #28]
 8008c2c:	799b      	ldrb	r3, [r3, #6]
 8008c2e:	2b03      	cmp	r3, #3
 8008c30:	d10b      	bne.n	8008c4a <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008c32:	69fb      	ldr	r3, [r7, #28]
 8008c34:	79db      	ldrb	r3, [r3, #7]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d10b      	bne.n	8008c52 <USBH_ParseCfgDesc+0x14e>
 8008c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c3c:	781b      	ldrb	r3, [r3, #0]
 8008c3e:	2b09      	cmp	r3, #9
 8008c40:	d007      	beq.n	8008c52 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8008c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c44:	2209      	movs	r2, #9
 8008c46:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008c48:	e003      	b.n	8008c52 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8008c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c4c:	2207      	movs	r2, #7
 8008c4e:	701a      	strb	r2, [r3, #0]
 8008c50:	e000      	b.n	8008c54 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008c52:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8008c54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008c58:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008c5c:	3201      	adds	r2, #1
 8008c5e:	00d2      	lsls	r2, r2, #3
 8008c60:	211a      	movs	r1, #26
 8008c62:	fb01 f303 	mul.w	r3, r1, r3
 8008c66:	4413      	add	r3, r2
 8008c68:	3308      	adds	r3, #8
 8008c6a:	6a3a      	ldr	r2, [r7, #32]
 8008c6c:	4413      	add	r3, r2
 8008c6e:	3304      	adds	r3, #4
 8008c70:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8008c72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c74:	69b9      	ldr	r1, [r7, #24]
 8008c76:	68f8      	ldr	r0, [r7, #12]
 8008c78:	f000 f86f 	bl	8008d5a <USBH_ParseEPDesc>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8008c82:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008c86:	3301      	adds	r3, #1
 8008c88:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008c8c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008c90:	2b01      	cmp	r3, #1
 8008c92:	d80a      	bhi.n	8008caa <USBH_ParseCfgDesc+0x1a6>
 8008c94:	69fb      	ldr	r3, [r7, #28]
 8008c96:	791b      	ldrb	r3, [r3, #4]
 8008c98:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008c9c:	429a      	cmp	r2, r3
 8008c9e:	d204      	bcs.n	8008caa <USBH_ParseCfgDesc+0x1a6>
 8008ca0:	6a3b      	ldr	r3, [r7, #32]
 8008ca2:	885a      	ldrh	r2, [r3, #2]
 8008ca4:	8afb      	ldrh	r3, [r7, #22]
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	d8ac      	bhi.n	8008c04 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8008caa:	69fb      	ldr	r3, [r7, #28]
 8008cac:	791b      	ldrb	r3, [r3, #4]
 8008cae:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	d201      	bcs.n	8008cba <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8008cb6:	2303      	movs	r3, #3
 8008cb8:	e01c      	b.n	8008cf4 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8008cba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008cbe:	3301      	adds	r3, #1
 8008cc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008cc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008cc8:	2b01      	cmp	r3, #1
 8008cca:	d805      	bhi.n	8008cd8 <USBH_ParseCfgDesc+0x1d4>
 8008ccc:	6a3b      	ldr	r3, [r7, #32]
 8008cce:	885a      	ldrh	r2, [r3, #2]
 8008cd0:	8afb      	ldrh	r3, [r7, #22]
 8008cd2:	429a      	cmp	r2, r3
 8008cd4:	f63f af70 	bhi.w	8008bb8 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8008cd8:	6a3b      	ldr	r3, [r7, #32]
 8008cda:	791b      	ldrb	r3, [r3, #4]
 8008cdc:	2b02      	cmp	r3, #2
 8008cde:	bf28      	it	cs
 8008ce0:	2302      	movcs	r3, #2
 8008ce2:	b2db      	uxtb	r3, r3
 8008ce4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8008ce8:	429a      	cmp	r2, r3
 8008cea:	d201      	bcs.n	8008cf0 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8008cec:	2303      	movs	r3, #3
 8008cee:	e001      	b.n	8008cf4 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8008cf0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	3730      	adds	r7, #48	@ 0x30
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	bd80      	pop	{r7, pc}

08008cfc <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8008cfc:	b480      	push	{r7}
 8008cfe:	b083      	sub	sp, #12
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
 8008d04:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	781a      	ldrb	r2, [r3, #0]
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	785a      	ldrb	r2, [r3, #1]
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	789a      	ldrb	r2, [r3, #2]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	78da      	ldrb	r2, [r3, #3]
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	791a      	ldrb	r2, [r3, #4]
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	795a      	ldrb	r2, [r3, #5]
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	799a      	ldrb	r2, [r3, #6]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	79da      	ldrb	r2, [r3, #7]
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	7a1a      	ldrb	r2, [r3, #8]
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	721a      	strb	r2, [r3, #8]
}
 8008d4e:	bf00      	nop
 8008d50:	370c      	adds	r7, #12
 8008d52:	46bd      	mov	sp, r7
 8008d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d58:	4770      	bx	lr

08008d5a <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8008d5a:	b480      	push	{r7}
 8008d5c:	b087      	sub	sp, #28
 8008d5e:	af00      	add	r7, sp, #0
 8008d60:	60f8      	str	r0, [r7, #12]
 8008d62:	60b9      	str	r1, [r7, #8]
 8008d64:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8008d66:	2300      	movs	r3, #0
 8008d68:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	781a      	ldrb	r2, [r3, #0]
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	785a      	ldrb	r2, [r3, #1]
 8008d76:	68bb      	ldr	r3, [r7, #8]
 8008d78:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	789a      	ldrb	r2, [r3, #2]
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	78da      	ldrb	r2, [r3, #3]
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	3304      	adds	r3, #4
 8008d8e:	781b      	ldrb	r3, [r3, #0]
 8008d90:	461a      	mov	r2, r3
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	3305      	adds	r3, #5
 8008d96:	781b      	ldrb	r3, [r3, #0]
 8008d98:	021b      	lsls	r3, r3, #8
 8008d9a:	b29b      	uxth	r3, r3
 8008d9c:	4313      	orrs	r3, r2
 8008d9e:	b29a      	uxth	r2, r3
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	799a      	ldrb	r2, [r3, #6]
 8008da8:	68bb      	ldr	r3, [r7, #8]
 8008daa:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008dac:	68bb      	ldr	r3, [r7, #8]
 8008dae:	889b      	ldrh	r3, [r3, #4]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d009      	beq.n	8008dc8 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008db4:	68bb      	ldr	r3, [r7, #8]
 8008db6:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008db8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008dbc:	d804      	bhi.n	8008dc8 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008dc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008dc6:	d901      	bls.n	8008dcc <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8008dc8:	2303      	movs	r3, #3
 8008dca:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d136      	bne.n	8008e44 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	78db      	ldrb	r3, [r3, #3]
 8008dda:	f003 0303 	and.w	r3, r3, #3
 8008dde:	2b02      	cmp	r3, #2
 8008de0:	d108      	bne.n	8008df4 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	889b      	ldrh	r3, [r3, #4]
 8008de6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008dea:	f240 8097 	bls.w	8008f1c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008dee:	2303      	movs	r3, #3
 8008df0:	75fb      	strb	r3, [r7, #23]
 8008df2:	e093      	b.n	8008f1c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	78db      	ldrb	r3, [r3, #3]
 8008df8:	f003 0303 	and.w	r3, r3, #3
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d107      	bne.n	8008e10 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008e00:	68bb      	ldr	r3, [r7, #8]
 8008e02:	889b      	ldrh	r3, [r3, #4]
 8008e04:	2b40      	cmp	r3, #64	@ 0x40
 8008e06:	f240 8089 	bls.w	8008f1c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008e0a:	2303      	movs	r3, #3
 8008e0c:	75fb      	strb	r3, [r7, #23]
 8008e0e:	e085      	b.n	8008f1c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008e10:	68bb      	ldr	r3, [r7, #8]
 8008e12:	78db      	ldrb	r3, [r3, #3]
 8008e14:	f003 0303 	and.w	r3, r3, #3
 8008e18:	2b01      	cmp	r3, #1
 8008e1a:	d005      	beq.n	8008e28 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	78db      	ldrb	r3, [r3, #3]
 8008e20:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008e24:	2b03      	cmp	r3, #3
 8008e26:	d10a      	bne.n	8008e3e <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	799b      	ldrb	r3, [r3, #6]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d003      	beq.n	8008e38 <USBH_ParseEPDesc+0xde>
 8008e30:	68bb      	ldr	r3, [r7, #8]
 8008e32:	799b      	ldrb	r3, [r3, #6]
 8008e34:	2b10      	cmp	r3, #16
 8008e36:	d970      	bls.n	8008f1a <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8008e38:	2303      	movs	r3, #3
 8008e3a:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008e3c:	e06d      	b.n	8008f1a <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008e3e:	2303      	movs	r3, #3
 8008e40:	75fb      	strb	r3, [r7, #23]
 8008e42:	e06b      	b.n	8008f1c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008e4a:	2b01      	cmp	r3, #1
 8008e4c:	d13c      	bne.n	8008ec8 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008e4e:	68bb      	ldr	r3, [r7, #8]
 8008e50:	78db      	ldrb	r3, [r3, #3]
 8008e52:	f003 0303 	and.w	r3, r3, #3
 8008e56:	2b02      	cmp	r3, #2
 8008e58:	d005      	beq.n	8008e66 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	78db      	ldrb	r3, [r3, #3]
 8008e5e:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d106      	bne.n	8008e74 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	889b      	ldrh	r3, [r3, #4]
 8008e6a:	2b40      	cmp	r3, #64	@ 0x40
 8008e6c:	d956      	bls.n	8008f1c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008e6e:	2303      	movs	r3, #3
 8008e70:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008e72:	e053      	b.n	8008f1c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	78db      	ldrb	r3, [r3, #3]
 8008e78:	f003 0303 	and.w	r3, r3, #3
 8008e7c:	2b01      	cmp	r3, #1
 8008e7e:	d10e      	bne.n	8008e9e <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	799b      	ldrb	r3, [r3, #6]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d007      	beq.n	8008e98 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8008e8c:	2b10      	cmp	r3, #16
 8008e8e:	d803      	bhi.n	8008e98 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8008e94:	2b40      	cmp	r3, #64	@ 0x40
 8008e96:	d941      	bls.n	8008f1c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008e98:	2303      	movs	r3, #3
 8008e9a:	75fb      	strb	r3, [r7, #23]
 8008e9c:	e03e      	b.n	8008f1c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	78db      	ldrb	r3, [r3, #3]
 8008ea2:	f003 0303 	and.w	r3, r3, #3
 8008ea6:	2b03      	cmp	r3, #3
 8008ea8:	d10b      	bne.n	8008ec2 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	799b      	ldrb	r3, [r3, #6]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d004      	beq.n	8008ebc <USBH_ParseEPDesc+0x162>
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	889b      	ldrh	r3, [r3, #4]
 8008eb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008eba:	d32f      	bcc.n	8008f1c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008ebc:	2303      	movs	r3, #3
 8008ebe:	75fb      	strb	r3, [r7, #23]
 8008ec0:	e02c      	b.n	8008f1c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008ec2:	2303      	movs	r3, #3
 8008ec4:	75fb      	strb	r3, [r7, #23]
 8008ec6:	e029      	b.n	8008f1c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008ece:	2b02      	cmp	r3, #2
 8008ed0:	d120      	bne.n	8008f14 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	78db      	ldrb	r3, [r3, #3]
 8008ed6:	f003 0303 	and.w	r3, r3, #3
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d106      	bne.n	8008eec <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8008ede:	68bb      	ldr	r3, [r7, #8]
 8008ee0:	889b      	ldrh	r3, [r3, #4]
 8008ee2:	2b08      	cmp	r3, #8
 8008ee4:	d01a      	beq.n	8008f1c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008ee6:	2303      	movs	r3, #3
 8008ee8:	75fb      	strb	r3, [r7, #23]
 8008eea:	e017      	b.n	8008f1c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	78db      	ldrb	r3, [r3, #3]
 8008ef0:	f003 0303 	and.w	r3, r3, #3
 8008ef4:	2b03      	cmp	r3, #3
 8008ef6:	d10a      	bne.n	8008f0e <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	799b      	ldrb	r3, [r3, #6]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d003      	beq.n	8008f08 <USBH_ParseEPDesc+0x1ae>
 8008f00:	68bb      	ldr	r3, [r7, #8]
 8008f02:	889b      	ldrh	r3, [r3, #4]
 8008f04:	2b08      	cmp	r3, #8
 8008f06:	d909      	bls.n	8008f1c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008f08:	2303      	movs	r3, #3
 8008f0a:	75fb      	strb	r3, [r7, #23]
 8008f0c:	e006      	b.n	8008f1c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008f0e:	2303      	movs	r3, #3
 8008f10:	75fb      	strb	r3, [r7, #23]
 8008f12:	e003      	b.n	8008f1c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008f14:	2303      	movs	r3, #3
 8008f16:	75fb      	strb	r3, [r7, #23]
 8008f18:	e000      	b.n	8008f1c <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008f1a:	bf00      	nop
  }

  return status;
 8008f1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f1e:	4618      	mov	r0, r3
 8008f20:	371c      	adds	r7, #28
 8008f22:	46bd      	mov	sp, r7
 8008f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f28:	4770      	bx	lr

08008f2a <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8008f2a:	b480      	push	{r7}
 8008f2c:	b087      	sub	sp, #28
 8008f2e:	af00      	add	r7, sp, #0
 8008f30:	60f8      	str	r0, [r7, #12]
 8008f32:	60b9      	str	r1, [r7, #8]
 8008f34:	4613      	mov	r3, r2
 8008f36:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	3301      	adds	r3, #1
 8008f3c:	781b      	ldrb	r3, [r3, #0]
 8008f3e:	2b03      	cmp	r3, #3
 8008f40:	d120      	bne.n	8008f84 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	781b      	ldrb	r3, [r3, #0]
 8008f46:	1e9a      	subs	r2, r3, #2
 8008f48:	88fb      	ldrh	r3, [r7, #6]
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	bf28      	it	cs
 8008f4e:	4613      	movcs	r3, r2
 8008f50:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	3302      	adds	r3, #2
 8008f56:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8008f58:	2300      	movs	r3, #0
 8008f5a:	82fb      	strh	r3, [r7, #22]
 8008f5c:	e00b      	b.n	8008f76 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8008f5e:	8afb      	ldrh	r3, [r7, #22]
 8008f60:	68fa      	ldr	r2, [r7, #12]
 8008f62:	4413      	add	r3, r2
 8008f64:	781a      	ldrb	r2, [r3, #0]
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	701a      	strb	r2, [r3, #0]
      pdest++;
 8008f6a:	68bb      	ldr	r3, [r7, #8]
 8008f6c:	3301      	adds	r3, #1
 8008f6e:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008f70:	8afb      	ldrh	r3, [r7, #22]
 8008f72:	3302      	adds	r3, #2
 8008f74:	82fb      	strh	r3, [r7, #22]
 8008f76:	8afa      	ldrh	r2, [r7, #22]
 8008f78:	8abb      	ldrh	r3, [r7, #20]
 8008f7a:	429a      	cmp	r2, r3
 8008f7c:	d3ef      	bcc.n	8008f5e <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	2200      	movs	r2, #0
 8008f82:	701a      	strb	r2, [r3, #0]
  }
}
 8008f84:	bf00      	nop
 8008f86:	371c      	adds	r7, #28
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8e:	4770      	bx	lr

08008f90 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008f90:	b480      	push	{r7}
 8008f92:	b085      	sub	sp, #20
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
 8008f98:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	881b      	ldrh	r3, [r3, #0]
 8008f9e:	687a      	ldr	r2, [r7, #4]
 8008fa0:	7812      	ldrb	r2, [r2, #0]
 8008fa2:	4413      	add	r3, r2
 8008fa4:	b29a      	uxth	r2, r3
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	781b      	ldrb	r3, [r3, #0]
 8008fae:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	4413      	add	r3, r2
 8008fb4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008fb6:	68fb      	ldr	r3, [r7, #12]
}
 8008fb8:	4618      	mov	r0, r3
 8008fba:	3714      	adds	r7, #20
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc2:	4770      	bx	lr

08008fc4 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b086      	sub	sp, #24
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	60f8      	str	r0, [r7, #12]
 8008fcc:	60b9      	str	r1, [r7, #8]
 8008fce:	4613      	mov	r3, r2
 8008fd0:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8008fd2:	2301      	movs	r3, #1
 8008fd4:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	789b      	ldrb	r3, [r3, #2]
 8008fda:	2b01      	cmp	r3, #1
 8008fdc:	d002      	beq.n	8008fe4 <USBH_CtlReq+0x20>
 8008fde:	2b02      	cmp	r3, #2
 8008fe0:	d015      	beq.n	800900e <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8008fe2:	e033      	b.n	800904c <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	68ba      	ldr	r2, [r7, #8]
 8008fe8:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	88fa      	ldrh	r2, [r7, #6]
 8008fee:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	2201      	movs	r2, #1
 8008ff4:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	2202      	movs	r2, #2
 8008ffa:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8008ffc:	2301      	movs	r3, #1
 8008ffe:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009000:	2300      	movs	r3, #0
 8009002:	2200      	movs	r2, #0
 8009004:	2103      	movs	r1, #3
 8009006:	68f8      	ldr	r0, [r7, #12]
 8009008:	f7ff fb34 	bl	8008674 <USBH_OS_PutMessage>
      break;
 800900c:	e01e      	b.n	800904c <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 800900e:	68f8      	ldr	r0, [r7, #12]
 8009010:	f000 f822 	bl	8009058 <USBH_HandleControl>
 8009014:	4603      	mov	r3, r0
 8009016:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009018:	7dfb      	ldrb	r3, [r7, #23]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d002      	beq.n	8009024 <USBH_CtlReq+0x60>
 800901e:	7dfb      	ldrb	r3, [r7, #23]
 8009020:	2b03      	cmp	r3, #3
 8009022:	d106      	bne.n	8009032 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	2201      	movs	r2, #1
 8009028:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	2200      	movs	r2, #0
 800902e:	761a      	strb	r2, [r3, #24]
 8009030:	e005      	b.n	800903e <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 8009032:	7dfb      	ldrb	r3, [r7, #23]
 8009034:	2b02      	cmp	r3, #2
 8009036:	d102      	bne.n	800903e <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	2201      	movs	r2, #1
 800903c:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800903e:	2300      	movs	r3, #0
 8009040:	2200      	movs	r2, #0
 8009042:	2103      	movs	r1, #3
 8009044:	68f8      	ldr	r0, [r7, #12]
 8009046:	f7ff fb15 	bl	8008674 <USBH_OS_PutMessage>
      break;
 800904a:	bf00      	nop
  }
  return status;
 800904c:	7dfb      	ldrb	r3, [r7, #23]
}
 800904e:	4618      	mov	r0, r3
 8009050:	3718      	adds	r7, #24
 8009052:	46bd      	mov	sp, r7
 8009054:	bd80      	pop	{r7, pc}
	...

08009058 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b086      	sub	sp, #24
 800905c:	af02      	add	r7, sp, #8
 800905e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009060:	2301      	movs	r3, #1
 8009062:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009064:	2300      	movs	r3, #0
 8009066:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	7e1b      	ldrb	r3, [r3, #24]
 800906c:	3b01      	subs	r3, #1
 800906e:	2b0a      	cmp	r3, #10
 8009070:	f200 81b2 	bhi.w	80093d8 <USBH_HandleControl+0x380>
 8009074:	a201      	add	r2, pc, #4	@ (adr r2, 800907c <USBH_HandleControl+0x24>)
 8009076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800907a:	bf00      	nop
 800907c:	080090a9 	.word	0x080090a9
 8009080:	080090c3 	.word	0x080090c3
 8009084:	08009145 	.word	0x08009145
 8009088:	0800916b 	.word	0x0800916b
 800908c:	080091c9 	.word	0x080091c9
 8009090:	080091f3 	.word	0x080091f3
 8009094:	08009275 	.word	0x08009275
 8009098:	08009297 	.word	0x08009297
 800909c:	080092f9 	.word	0x080092f9
 80090a0:	0800931f 	.word	0x0800931f
 80090a4:	08009381 	.word	0x08009381
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f103 0110 	add.w	r1, r3, #16
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	795b      	ldrb	r3, [r3, #5]
 80090b2:	461a      	mov	r2, r3
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	f000 f99f 	bl	80093f8 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2202      	movs	r2, #2
 80090be:	761a      	strb	r2, [r3, #24]
      break;
 80090c0:	e195      	b.n	80093ee <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	795b      	ldrb	r3, [r3, #5]
 80090c6:	4619      	mov	r1, r3
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f003 fd47 	bl	800cb5c <USBH_LL_GetURBState>
 80090ce:	4603      	mov	r3, r0
 80090d0:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80090d2:	7bbb      	ldrb	r3, [r7, #14]
 80090d4:	2b01      	cmp	r3, #1
 80090d6:	d124      	bne.n	8009122 <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	7c1b      	ldrb	r3, [r3, #16]
 80090dc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80090e0:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	8adb      	ldrh	r3, [r3, #22]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d00a      	beq.n	8009100 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80090ea:	7b7b      	ldrb	r3, [r7, #13]
 80090ec:	2b80      	cmp	r3, #128	@ 0x80
 80090ee:	d103      	bne.n	80090f8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	2203      	movs	r2, #3
 80090f4:	761a      	strb	r2, [r3, #24]
 80090f6:	e00d      	b.n	8009114 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2205      	movs	r2, #5
 80090fc:	761a      	strb	r2, [r3, #24]
 80090fe:	e009      	b.n	8009114 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 8009100:	7b7b      	ldrb	r3, [r7, #13]
 8009102:	2b80      	cmp	r3, #128	@ 0x80
 8009104:	d103      	bne.n	800910e <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2209      	movs	r2, #9
 800910a:	761a      	strb	r2, [r3, #24]
 800910c:	e002      	b.n	8009114 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2207      	movs	r2, #7
 8009112:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009114:	2300      	movs	r3, #0
 8009116:	2200      	movs	r2, #0
 8009118:	2103      	movs	r1, #3
 800911a:	6878      	ldr	r0, [r7, #4]
 800911c:	f7ff faaa 	bl	8008674 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009120:	e15c      	b.n	80093dc <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8009122:	7bbb      	ldrb	r3, [r7, #14]
 8009124:	2b04      	cmp	r3, #4
 8009126:	d003      	beq.n	8009130 <USBH_HandleControl+0xd8>
 8009128:	7bbb      	ldrb	r3, [r7, #14]
 800912a:	2b02      	cmp	r3, #2
 800912c:	f040 8156 	bne.w	80093dc <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	220b      	movs	r2, #11
 8009134:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009136:	2300      	movs	r3, #0
 8009138:	2200      	movs	r2, #0
 800913a:	2103      	movs	r1, #3
 800913c:	6878      	ldr	r0, [r7, #4]
 800913e:	f7ff fa99 	bl	8008674 <USBH_OS_PutMessage>
      break;
 8009142:	e14b      	b.n	80093dc <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800914a:	b29a      	uxth	r2, r3
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6899      	ldr	r1, [r3, #8]
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	899a      	ldrh	r2, [r3, #12]
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	791b      	ldrb	r3, [r3, #4]
 800915c:	6878      	ldr	r0, [r7, #4]
 800915e:	f000 f98a 	bl	8009476 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	2204      	movs	r2, #4
 8009166:	761a      	strb	r2, [r3, #24]
      break;
 8009168:	e141      	b.n	80093ee <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	791b      	ldrb	r3, [r3, #4]
 800916e:	4619      	mov	r1, r3
 8009170:	6878      	ldr	r0, [r7, #4]
 8009172:	f003 fcf3 	bl	800cb5c <USBH_LL_GetURBState>
 8009176:	4603      	mov	r3, r0
 8009178:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800917a:	7bbb      	ldrb	r3, [r7, #14]
 800917c:	2b01      	cmp	r3, #1
 800917e:	d109      	bne.n	8009194 <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2209      	movs	r2, #9
 8009184:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009186:	2300      	movs	r3, #0
 8009188:	2200      	movs	r2, #0
 800918a:	2103      	movs	r1, #3
 800918c:	6878      	ldr	r0, [r7, #4]
 800918e:	f7ff fa71 	bl	8008674 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009192:	e125      	b.n	80093e0 <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 8009194:	7bbb      	ldrb	r3, [r7, #14]
 8009196:	2b05      	cmp	r3, #5
 8009198:	d108      	bne.n	80091ac <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 800919a:	2303      	movs	r3, #3
 800919c:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800919e:	2300      	movs	r3, #0
 80091a0:	2200      	movs	r2, #0
 80091a2:	2103      	movs	r1, #3
 80091a4:	6878      	ldr	r0, [r7, #4]
 80091a6:	f7ff fa65 	bl	8008674 <USBH_OS_PutMessage>
      break;
 80091aa:	e119      	b.n	80093e0 <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 80091ac:	7bbb      	ldrb	r3, [r7, #14]
 80091ae:	2b04      	cmp	r3, #4
 80091b0:	f040 8116 	bne.w	80093e0 <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	220b      	movs	r2, #11
 80091b8:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80091ba:	2300      	movs	r3, #0
 80091bc:	2200      	movs	r2, #0
 80091be:	2103      	movs	r1, #3
 80091c0:	6878      	ldr	r0, [r7, #4]
 80091c2:	f7ff fa57 	bl	8008674 <USBH_OS_PutMessage>
      break;
 80091c6:	e10b      	b.n	80093e0 <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	6899      	ldr	r1, [r3, #8]
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	899a      	ldrh	r2, [r3, #12]
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	795b      	ldrb	r3, [r3, #5]
 80091d4:	2001      	movs	r0, #1
 80091d6:	9000      	str	r0, [sp, #0]
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f000 f927 	bl	800942c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80091e4:	b29a      	uxth	r2, r3
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2206      	movs	r2, #6
 80091ee:	761a      	strb	r2, [r3, #24]
      break;
 80091f0:	e0fd      	b.n	80093ee <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	795b      	ldrb	r3, [r3, #5]
 80091f6:	4619      	mov	r1, r3
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f003 fcaf 	bl	800cb5c <USBH_LL_GetURBState>
 80091fe:	4603      	mov	r3, r0
 8009200:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009202:	7bbb      	ldrb	r3, [r7, #14]
 8009204:	2b01      	cmp	r3, #1
 8009206:	d109      	bne.n	800921c <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2207      	movs	r2, #7
 800920c:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800920e:	2300      	movs	r3, #0
 8009210:	2200      	movs	r2, #0
 8009212:	2103      	movs	r1, #3
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f7ff fa2d 	bl	8008674 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800921a:	e0e3      	b.n	80093e4 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 800921c:	7bbb      	ldrb	r3, [r7, #14]
 800921e:	2b05      	cmp	r3, #5
 8009220:	d10b      	bne.n	800923a <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	220c      	movs	r2, #12
 8009226:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8009228:	2303      	movs	r3, #3
 800922a:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800922c:	2300      	movs	r3, #0
 800922e:	2200      	movs	r2, #0
 8009230:	2103      	movs	r1, #3
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f7ff fa1e 	bl	8008674 <USBH_OS_PutMessage>
      break;
 8009238:	e0d4      	b.n	80093e4 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 800923a:	7bbb      	ldrb	r3, [r7, #14]
 800923c:	2b02      	cmp	r3, #2
 800923e:	d109      	bne.n	8009254 <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2205      	movs	r2, #5
 8009244:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009246:	2300      	movs	r3, #0
 8009248:	2200      	movs	r2, #0
 800924a:	2103      	movs	r1, #3
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f7ff fa11 	bl	8008674 <USBH_OS_PutMessage>
      break;
 8009252:	e0c7      	b.n	80093e4 <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 8009254:	7bbb      	ldrb	r3, [r7, #14]
 8009256:	2b04      	cmp	r3, #4
 8009258:	f040 80c4 	bne.w	80093e4 <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	220b      	movs	r2, #11
 8009260:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8009262:	2302      	movs	r3, #2
 8009264:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009266:	2300      	movs	r3, #0
 8009268:	2200      	movs	r2, #0
 800926a:	2103      	movs	r1, #3
 800926c:	6878      	ldr	r0, [r7, #4]
 800926e:	f7ff fa01 	bl	8008674 <USBH_OS_PutMessage>
      break;
 8009272:	e0b7      	b.n	80093e4 <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	791b      	ldrb	r3, [r3, #4]
 8009278:	2200      	movs	r2, #0
 800927a:	2100      	movs	r1, #0
 800927c:	6878      	ldr	r0, [r7, #4]
 800927e:	f000 f8fa 	bl	8009476 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009288:	b29a      	uxth	r2, r3
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2208      	movs	r2, #8
 8009292:	761a      	strb	r2, [r3, #24]

      break;
 8009294:	e0ab      	b.n	80093ee <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	791b      	ldrb	r3, [r3, #4]
 800929a:	4619      	mov	r1, r3
 800929c:	6878      	ldr	r0, [r7, #4]
 800929e:	f003 fc5d 	bl	800cb5c <USBH_LL_GetURBState>
 80092a2:	4603      	mov	r3, r0
 80092a4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80092a6:	7bbb      	ldrb	r3, [r7, #14]
 80092a8:	2b01      	cmp	r3, #1
 80092aa:	d10b      	bne.n	80092c4 <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	220d      	movs	r2, #13
 80092b0:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80092b2:	2300      	movs	r3, #0
 80092b4:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80092b6:	2300      	movs	r3, #0
 80092b8:	2200      	movs	r2, #0
 80092ba:	2103      	movs	r1, #3
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	f7ff f9d9 	bl	8008674 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80092c2:	e091      	b.n	80093e8 <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 80092c4:	7bbb      	ldrb	r3, [r7, #14]
 80092c6:	2b04      	cmp	r3, #4
 80092c8:	d109      	bne.n	80092de <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	220b      	movs	r2, #11
 80092ce:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80092d0:	2300      	movs	r3, #0
 80092d2:	2200      	movs	r2, #0
 80092d4:	2103      	movs	r1, #3
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f7ff f9cc 	bl	8008674 <USBH_OS_PutMessage>
      break;
 80092dc:	e084      	b.n	80093e8 <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 80092de:	7bbb      	ldrb	r3, [r7, #14]
 80092e0:	2b05      	cmp	r3, #5
 80092e2:	f040 8081 	bne.w	80093e8 <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 80092e6:	2303      	movs	r3, #3
 80092e8:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80092ea:	2300      	movs	r3, #0
 80092ec:	2200      	movs	r2, #0
 80092ee:	2103      	movs	r1, #3
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	f7ff f9bf 	bl	8008674 <USBH_OS_PutMessage>
      break;
 80092f6:	e077      	b.n	80093e8 <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	795b      	ldrb	r3, [r3, #5]
 80092fc:	2201      	movs	r2, #1
 80092fe:	9200      	str	r2, [sp, #0]
 8009300:	2200      	movs	r2, #0
 8009302:	2100      	movs	r1, #0
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f000 f891 	bl	800942c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009310:	b29a      	uxth	r2, r3
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	220a      	movs	r2, #10
 800931a:	761a      	strb	r2, [r3, #24]
      break;
 800931c:	e067      	b.n	80093ee <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	795b      	ldrb	r3, [r3, #5]
 8009322:	4619      	mov	r1, r3
 8009324:	6878      	ldr	r0, [r7, #4]
 8009326:	f003 fc19 	bl	800cb5c <USBH_LL_GetURBState>
 800932a:	4603      	mov	r3, r0
 800932c:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800932e:	7bbb      	ldrb	r3, [r7, #14]
 8009330:	2b01      	cmp	r3, #1
 8009332:	d10b      	bne.n	800934c <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 8009334:	2300      	movs	r3, #0
 8009336:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	220d      	movs	r2, #13
 800933c:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800933e:	2300      	movs	r3, #0
 8009340:	2200      	movs	r2, #0
 8009342:	2103      	movs	r1, #3
 8009344:	6878      	ldr	r0, [r7, #4]
 8009346:	f7ff f995 	bl	8008674 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800934a:	e04f      	b.n	80093ec <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 800934c:	7bbb      	ldrb	r3, [r7, #14]
 800934e:	2b02      	cmp	r3, #2
 8009350:	d109      	bne.n	8009366 <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2209      	movs	r2, #9
 8009356:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009358:	2300      	movs	r3, #0
 800935a:	2200      	movs	r2, #0
 800935c:	2103      	movs	r1, #3
 800935e:	6878      	ldr	r0, [r7, #4]
 8009360:	f7ff f988 	bl	8008674 <USBH_OS_PutMessage>
      break;
 8009364:	e042      	b.n	80093ec <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 8009366:	7bbb      	ldrb	r3, [r7, #14]
 8009368:	2b04      	cmp	r3, #4
 800936a:	d13f      	bne.n	80093ec <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	220b      	movs	r2, #11
 8009370:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009372:	2300      	movs	r3, #0
 8009374:	2200      	movs	r2, #0
 8009376:	2103      	movs	r1, #3
 8009378:	6878      	ldr	r0, [r7, #4]
 800937a:	f7ff f97b 	bl	8008674 <USBH_OS_PutMessage>
      break;
 800937e:	e035      	b.n	80093ec <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	7e5b      	ldrb	r3, [r3, #25]
 8009384:	3301      	adds	r3, #1
 8009386:	b2da      	uxtb	r2, r3
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	765a      	strb	r2, [r3, #25]
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	7e5b      	ldrb	r3, [r3, #25]
 8009390:	2b02      	cmp	r3, #2
 8009392:	d806      	bhi.n	80093a2 <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2201      	movs	r2, #1
 8009398:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2201      	movs	r2, #1
 800939e:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80093a0:	e025      	b.n	80093ee <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80093a8:	2106      	movs	r1, #6
 80093aa:	6878      	ldr	r0, [r7, #4]
 80093ac:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2200      	movs	r2, #0
 80093b2:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	795b      	ldrb	r3, [r3, #5]
 80093b8:	4619      	mov	r1, r3
 80093ba:	6878      	ldr	r0, [r7, #4]
 80093bc:	f000 f90c 	bl	80095d8 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	791b      	ldrb	r3, [r3, #4]
 80093c4:	4619      	mov	r1, r3
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f000 f906 	bl	80095d8 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2200      	movs	r2, #0
 80093d0:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80093d2:	2302      	movs	r3, #2
 80093d4:	73fb      	strb	r3, [r7, #15]
      break;
 80093d6:	e00a      	b.n	80093ee <USBH_HandleControl+0x396>

    default:
      break;
 80093d8:	bf00      	nop
 80093da:	e008      	b.n	80093ee <USBH_HandleControl+0x396>
      break;
 80093dc:	bf00      	nop
 80093de:	e006      	b.n	80093ee <USBH_HandleControl+0x396>
      break;
 80093e0:	bf00      	nop
 80093e2:	e004      	b.n	80093ee <USBH_HandleControl+0x396>
      break;
 80093e4:	bf00      	nop
 80093e6:	e002      	b.n	80093ee <USBH_HandleControl+0x396>
      break;
 80093e8:	bf00      	nop
 80093ea:	e000      	b.n	80093ee <USBH_HandleControl+0x396>
      break;
 80093ec:	bf00      	nop
  }

  return status;
 80093ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80093f0:	4618      	mov	r0, r3
 80093f2:	3710      	adds	r7, #16
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bd80      	pop	{r7, pc}

080093f8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b088      	sub	sp, #32
 80093fc:	af04      	add	r7, sp, #16
 80093fe:	60f8      	str	r0, [r7, #12]
 8009400:	60b9      	str	r1, [r7, #8]
 8009402:	4613      	mov	r3, r2
 8009404:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009406:	79f9      	ldrb	r1, [r7, #7]
 8009408:	2300      	movs	r3, #0
 800940a:	9303      	str	r3, [sp, #12]
 800940c:	2308      	movs	r3, #8
 800940e:	9302      	str	r3, [sp, #8]
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	9301      	str	r3, [sp, #4]
 8009414:	2300      	movs	r3, #0
 8009416:	9300      	str	r3, [sp, #0]
 8009418:	2300      	movs	r3, #0
 800941a:	2200      	movs	r2, #0
 800941c:	68f8      	ldr	r0, [r7, #12]
 800941e:	f003 fb6c 	bl	800cafa <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009422:	2300      	movs	r3, #0
}
 8009424:	4618      	mov	r0, r3
 8009426:	3710      	adds	r7, #16
 8009428:	46bd      	mov	sp, r7
 800942a:	bd80      	pop	{r7, pc}

0800942c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b088      	sub	sp, #32
 8009430:	af04      	add	r7, sp, #16
 8009432:	60f8      	str	r0, [r7, #12]
 8009434:	60b9      	str	r1, [r7, #8]
 8009436:	4611      	mov	r1, r2
 8009438:	461a      	mov	r2, r3
 800943a:	460b      	mov	r3, r1
 800943c:	80fb      	strh	r3, [r7, #6]
 800943e:	4613      	mov	r3, r2
 8009440:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009448:	2b00      	cmp	r3, #0
 800944a:	d001      	beq.n	8009450 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800944c:	2300      	movs	r3, #0
 800944e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009450:	7979      	ldrb	r1, [r7, #5]
 8009452:	7e3b      	ldrb	r3, [r7, #24]
 8009454:	9303      	str	r3, [sp, #12]
 8009456:	88fb      	ldrh	r3, [r7, #6]
 8009458:	9302      	str	r3, [sp, #8]
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	9301      	str	r3, [sp, #4]
 800945e:	2301      	movs	r3, #1
 8009460:	9300      	str	r3, [sp, #0]
 8009462:	2300      	movs	r3, #0
 8009464:	2200      	movs	r2, #0
 8009466:	68f8      	ldr	r0, [r7, #12]
 8009468:	f003 fb47 	bl	800cafa <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800946c:	2300      	movs	r3, #0
}
 800946e:	4618      	mov	r0, r3
 8009470:	3710      	adds	r7, #16
 8009472:	46bd      	mov	sp, r7
 8009474:	bd80      	pop	{r7, pc}

08009476 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009476:	b580      	push	{r7, lr}
 8009478:	b088      	sub	sp, #32
 800947a:	af04      	add	r7, sp, #16
 800947c:	60f8      	str	r0, [r7, #12]
 800947e:	60b9      	str	r1, [r7, #8]
 8009480:	4611      	mov	r1, r2
 8009482:	461a      	mov	r2, r3
 8009484:	460b      	mov	r3, r1
 8009486:	80fb      	strh	r3, [r7, #6]
 8009488:	4613      	mov	r3, r2
 800948a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800948c:	7979      	ldrb	r1, [r7, #5]
 800948e:	2300      	movs	r3, #0
 8009490:	9303      	str	r3, [sp, #12]
 8009492:	88fb      	ldrh	r3, [r7, #6]
 8009494:	9302      	str	r3, [sp, #8]
 8009496:	68bb      	ldr	r3, [r7, #8]
 8009498:	9301      	str	r3, [sp, #4]
 800949a:	2301      	movs	r3, #1
 800949c:	9300      	str	r3, [sp, #0]
 800949e:	2300      	movs	r3, #0
 80094a0:	2201      	movs	r2, #1
 80094a2:	68f8      	ldr	r0, [r7, #12]
 80094a4:	f003 fb29 	bl	800cafa <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80094a8:	2300      	movs	r3, #0

}
 80094aa:	4618      	mov	r0, r3
 80094ac:	3710      	adds	r7, #16
 80094ae:	46bd      	mov	sp, r7
 80094b0:	bd80      	pop	{r7, pc}

080094b2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80094b2:	b580      	push	{r7, lr}
 80094b4:	b088      	sub	sp, #32
 80094b6:	af04      	add	r7, sp, #16
 80094b8:	60f8      	str	r0, [r7, #12]
 80094ba:	60b9      	str	r1, [r7, #8]
 80094bc:	4611      	mov	r1, r2
 80094be:	461a      	mov	r2, r3
 80094c0:	460b      	mov	r3, r1
 80094c2:	80fb      	strh	r3, [r7, #6]
 80094c4:	4613      	mov	r3, r2
 80094c6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d001      	beq.n	80094d6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80094d2:	2300      	movs	r3, #0
 80094d4:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80094d6:	7979      	ldrb	r1, [r7, #5]
 80094d8:	7e3b      	ldrb	r3, [r7, #24]
 80094da:	9303      	str	r3, [sp, #12]
 80094dc:	88fb      	ldrh	r3, [r7, #6]
 80094de:	9302      	str	r3, [sp, #8]
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	9301      	str	r3, [sp, #4]
 80094e4:	2301      	movs	r3, #1
 80094e6:	9300      	str	r3, [sp, #0]
 80094e8:	2302      	movs	r3, #2
 80094ea:	2200      	movs	r2, #0
 80094ec:	68f8      	ldr	r0, [r7, #12]
 80094ee:	f003 fb04 	bl	800cafa <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80094f2:	2300      	movs	r3, #0
}
 80094f4:	4618      	mov	r0, r3
 80094f6:	3710      	adds	r7, #16
 80094f8:	46bd      	mov	sp, r7
 80094fa:	bd80      	pop	{r7, pc}

080094fc <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b088      	sub	sp, #32
 8009500:	af04      	add	r7, sp, #16
 8009502:	60f8      	str	r0, [r7, #12]
 8009504:	60b9      	str	r1, [r7, #8]
 8009506:	4611      	mov	r1, r2
 8009508:	461a      	mov	r2, r3
 800950a:	460b      	mov	r3, r1
 800950c:	80fb      	strh	r3, [r7, #6]
 800950e:	4613      	mov	r3, r2
 8009510:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009512:	7979      	ldrb	r1, [r7, #5]
 8009514:	2300      	movs	r3, #0
 8009516:	9303      	str	r3, [sp, #12]
 8009518:	88fb      	ldrh	r3, [r7, #6]
 800951a:	9302      	str	r3, [sp, #8]
 800951c:	68bb      	ldr	r3, [r7, #8]
 800951e:	9301      	str	r3, [sp, #4]
 8009520:	2301      	movs	r3, #1
 8009522:	9300      	str	r3, [sp, #0]
 8009524:	2302      	movs	r3, #2
 8009526:	2201      	movs	r2, #1
 8009528:	68f8      	ldr	r0, [r7, #12]
 800952a:	f003 fae6 	bl	800cafa <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800952e:	2300      	movs	r3, #0
}
 8009530:	4618      	mov	r0, r3
 8009532:	3710      	adds	r7, #16
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}

08009538 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b086      	sub	sp, #24
 800953c:	af04      	add	r7, sp, #16
 800953e:	6078      	str	r0, [r7, #4]
 8009540:	4608      	mov	r0, r1
 8009542:	4611      	mov	r1, r2
 8009544:	461a      	mov	r2, r3
 8009546:	4603      	mov	r3, r0
 8009548:	70fb      	strb	r3, [r7, #3]
 800954a:	460b      	mov	r3, r1
 800954c:	70bb      	strb	r3, [r7, #2]
 800954e:	4613      	mov	r3, r2
 8009550:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009552:	7878      	ldrb	r0, [r7, #1]
 8009554:	78ba      	ldrb	r2, [r7, #2]
 8009556:	78f9      	ldrb	r1, [r7, #3]
 8009558:	8b3b      	ldrh	r3, [r7, #24]
 800955a:	9302      	str	r3, [sp, #8]
 800955c:	7d3b      	ldrb	r3, [r7, #20]
 800955e:	9301      	str	r3, [sp, #4]
 8009560:	7c3b      	ldrb	r3, [r7, #16]
 8009562:	9300      	str	r3, [sp, #0]
 8009564:	4603      	mov	r3, r0
 8009566:	6878      	ldr	r0, [r7, #4]
 8009568:	f003 fa8b 	bl	800ca82 <USBH_LL_OpenPipe>

  return USBH_OK;
 800956c:	2300      	movs	r3, #0
}
 800956e:	4618      	mov	r0, r3
 8009570:	3708      	adds	r7, #8
 8009572:	46bd      	mov	sp, r7
 8009574:	bd80      	pop	{r7, pc}

08009576 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009576:	b580      	push	{r7, lr}
 8009578:	b082      	sub	sp, #8
 800957a:	af00      	add	r7, sp, #0
 800957c:	6078      	str	r0, [r7, #4]
 800957e:	460b      	mov	r3, r1
 8009580:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009582:	78fb      	ldrb	r3, [r7, #3]
 8009584:	4619      	mov	r1, r3
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f003 faaa 	bl	800cae0 <USBH_LL_ClosePipe>

  return USBH_OK;
 800958c:	2300      	movs	r3, #0
}
 800958e:	4618      	mov	r0, r3
 8009590:	3708      	adds	r7, #8
 8009592:	46bd      	mov	sp, r7
 8009594:	bd80      	pop	{r7, pc}

08009596 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009596:	b580      	push	{r7, lr}
 8009598:	b084      	sub	sp, #16
 800959a:	af00      	add	r7, sp, #0
 800959c:	6078      	str	r0, [r7, #4]
 800959e:	460b      	mov	r3, r1
 80095a0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80095a2:	6878      	ldr	r0, [r7, #4]
 80095a4:	f000 f836 	bl	8009614 <USBH_GetFreePipe>
 80095a8:	4603      	mov	r3, r0
 80095aa:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80095ac:	89fb      	ldrh	r3, [r7, #14]
 80095ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d00a      	beq.n	80095cc <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 80095b6:	78fa      	ldrb	r2, [r7, #3]
 80095b8:	89fb      	ldrh	r3, [r7, #14]
 80095ba:	f003 030f 	and.w	r3, r3, #15
 80095be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80095c2:	6879      	ldr	r1, [r7, #4]
 80095c4:	33e0      	adds	r3, #224	@ 0xe0
 80095c6:	009b      	lsls	r3, r3, #2
 80095c8:	440b      	add	r3, r1
 80095ca:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80095cc:	89fb      	ldrh	r3, [r7, #14]
 80095ce:	b2db      	uxtb	r3, r3
}
 80095d0:	4618      	mov	r0, r3
 80095d2:	3710      	adds	r7, #16
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}

080095d8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80095d8:	b480      	push	{r7}
 80095da:	b083      	sub	sp, #12
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
 80095e0:	460b      	mov	r3, r1
 80095e2:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80095e4:	78fb      	ldrb	r3, [r7, #3]
 80095e6:	2b0f      	cmp	r3, #15
 80095e8:	d80d      	bhi.n	8009606 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80095ea:	78fb      	ldrb	r3, [r7, #3]
 80095ec:	687a      	ldr	r2, [r7, #4]
 80095ee:	33e0      	adds	r3, #224	@ 0xe0
 80095f0:	009b      	lsls	r3, r3, #2
 80095f2:	4413      	add	r3, r2
 80095f4:	685a      	ldr	r2, [r3, #4]
 80095f6:	78fb      	ldrb	r3, [r7, #3]
 80095f8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80095fc:	6879      	ldr	r1, [r7, #4]
 80095fe:	33e0      	adds	r3, #224	@ 0xe0
 8009600:	009b      	lsls	r3, r3, #2
 8009602:	440b      	add	r3, r1
 8009604:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009606:	2300      	movs	r3, #0
}
 8009608:	4618      	mov	r0, r3
 800960a:	370c      	adds	r7, #12
 800960c:	46bd      	mov	sp, r7
 800960e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009612:	4770      	bx	lr

08009614 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009614:	b480      	push	{r7}
 8009616:	b085      	sub	sp, #20
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800961c:	2300      	movs	r3, #0
 800961e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009620:	2300      	movs	r3, #0
 8009622:	73fb      	strb	r3, [r7, #15]
 8009624:	e00f      	b.n	8009646 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009626:	7bfb      	ldrb	r3, [r7, #15]
 8009628:	687a      	ldr	r2, [r7, #4]
 800962a:	33e0      	adds	r3, #224	@ 0xe0
 800962c:	009b      	lsls	r3, r3, #2
 800962e:	4413      	add	r3, r2
 8009630:	685b      	ldr	r3, [r3, #4]
 8009632:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009636:	2b00      	cmp	r3, #0
 8009638:	d102      	bne.n	8009640 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800963a:	7bfb      	ldrb	r3, [r7, #15]
 800963c:	b29b      	uxth	r3, r3
 800963e:	e007      	b.n	8009650 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009640:	7bfb      	ldrb	r3, [r7, #15]
 8009642:	3301      	adds	r3, #1
 8009644:	73fb      	strb	r3, [r7, #15]
 8009646:	7bfb      	ldrb	r3, [r7, #15]
 8009648:	2b0f      	cmp	r3, #15
 800964a:	d9ec      	bls.n	8009626 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800964c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8009650:	4618      	mov	r0, r3
 8009652:	3714      	adds	r7, #20
 8009654:	46bd      	mov	sp, r7
 8009656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965a:	4770      	bx	lr

0800965c <__NVIC_SetPriority>:
{
 800965c:	b480      	push	{r7}
 800965e:	b083      	sub	sp, #12
 8009660:	af00      	add	r7, sp, #0
 8009662:	4603      	mov	r3, r0
 8009664:	6039      	str	r1, [r7, #0]
 8009666:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800966c:	2b00      	cmp	r3, #0
 800966e:	db0a      	blt.n	8009686 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	b2da      	uxtb	r2, r3
 8009674:	490c      	ldr	r1, [pc, #48]	@ (80096a8 <__NVIC_SetPriority+0x4c>)
 8009676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800967a:	0112      	lsls	r2, r2, #4
 800967c:	b2d2      	uxtb	r2, r2
 800967e:	440b      	add	r3, r1
 8009680:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009684:	e00a      	b.n	800969c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	b2da      	uxtb	r2, r3
 800968a:	4908      	ldr	r1, [pc, #32]	@ (80096ac <__NVIC_SetPriority+0x50>)
 800968c:	79fb      	ldrb	r3, [r7, #7]
 800968e:	f003 030f 	and.w	r3, r3, #15
 8009692:	3b04      	subs	r3, #4
 8009694:	0112      	lsls	r2, r2, #4
 8009696:	b2d2      	uxtb	r2, r2
 8009698:	440b      	add	r3, r1
 800969a:	761a      	strb	r2, [r3, #24]
}
 800969c:	bf00      	nop
 800969e:	370c      	adds	r7, #12
 80096a0:	46bd      	mov	sp, r7
 80096a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a6:	4770      	bx	lr
 80096a8:	e000e100 	.word	0xe000e100
 80096ac:	e000ed00 	.word	0xe000ed00

080096b0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80096b0:	b580      	push	{r7, lr}
 80096b2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80096b4:	4b05      	ldr	r3, [pc, #20]	@ (80096cc <SysTick_Handler+0x1c>)
 80096b6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80096b8:	f001 ff8e 	bl	800b5d8 <xTaskGetSchedulerState>
 80096bc:	4603      	mov	r3, r0
 80096be:	2b01      	cmp	r3, #1
 80096c0:	d001      	beq.n	80096c6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80096c2:	f002 fd89 	bl	800c1d8 <xPortSysTickHandler>
  }
}
 80096c6:	bf00      	nop
 80096c8:	bd80      	pop	{r7, pc}
 80096ca:	bf00      	nop
 80096cc:	e000e010 	.word	0xe000e010

080096d0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80096d0:	b580      	push	{r7, lr}
 80096d2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80096d4:	2100      	movs	r1, #0
 80096d6:	f06f 0004 	mvn.w	r0, #4
 80096da:	f7ff ffbf 	bl	800965c <__NVIC_SetPriority>
#endif
}
 80096de:	bf00      	nop
 80096e0:	bd80      	pop	{r7, pc}
	...

080096e4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80096e4:	b480      	push	{r7}
 80096e6:	b083      	sub	sp, #12
 80096e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80096ea:	f3ef 8305 	mrs	r3, IPSR
 80096ee:	603b      	str	r3, [r7, #0]
  return(result);
 80096f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d003      	beq.n	80096fe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80096f6:	f06f 0305 	mvn.w	r3, #5
 80096fa:	607b      	str	r3, [r7, #4]
 80096fc:	e00c      	b.n	8009718 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80096fe:	4b0a      	ldr	r3, [pc, #40]	@ (8009728 <osKernelInitialize+0x44>)
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d105      	bne.n	8009712 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009706:	4b08      	ldr	r3, [pc, #32]	@ (8009728 <osKernelInitialize+0x44>)
 8009708:	2201      	movs	r2, #1
 800970a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800970c:	2300      	movs	r3, #0
 800970e:	607b      	str	r3, [r7, #4]
 8009710:	e002      	b.n	8009718 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009712:	f04f 33ff 	mov.w	r3, #4294967295
 8009716:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009718:	687b      	ldr	r3, [r7, #4]
}
 800971a:	4618      	mov	r0, r3
 800971c:	370c      	adds	r7, #12
 800971e:	46bd      	mov	sp, r7
 8009720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009724:	4770      	bx	lr
 8009726:	bf00      	nop
 8009728:	20000254 	.word	0x20000254

0800972c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800972c:	b580      	push	{r7, lr}
 800972e:	b082      	sub	sp, #8
 8009730:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009732:	f3ef 8305 	mrs	r3, IPSR
 8009736:	603b      	str	r3, [r7, #0]
  return(result);
 8009738:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800973a:	2b00      	cmp	r3, #0
 800973c:	d003      	beq.n	8009746 <osKernelStart+0x1a>
    stat = osErrorISR;
 800973e:	f06f 0305 	mvn.w	r3, #5
 8009742:	607b      	str	r3, [r7, #4]
 8009744:	e010      	b.n	8009768 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009746:	4b0b      	ldr	r3, [pc, #44]	@ (8009774 <osKernelStart+0x48>)
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	2b01      	cmp	r3, #1
 800974c:	d109      	bne.n	8009762 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800974e:	f7ff ffbf 	bl	80096d0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009752:	4b08      	ldr	r3, [pc, #32]	@ (8009774 <osKernelStart+0x48>)
 8009754:	2202      	movs	r2, #2
 8009756:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009758:	f001 fada 	bl	800ad10 <vTaskStartScheduler>
      stat = osOK;
 800975c:	2300      	movs	r3, #0
 800975e:	607b      	str	r3, [r7, #4]
 8009760:	e002      	b.n	8009768 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009762:	f04f 33ff 	mov.w	r3, #4294967295
 8009766:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009768:	687b      	ldr	r3, [r7, #4]
}
 800976a:	4618      	mov	r0, r3
 800976c:	3708      	adds	r7, #8
 800976e:	46bd      	mov	sp, r7
 8009770:	bd80      	pop	{r7, pc}
 8009772:	bf00      	nop
 8009774:	20000254 	.word	0x20000254

08009778 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009778:	b580      	push	{r7, lr}
 800977a:	b08e      	sub	sp, #56	@ 0x38
 800977c:	af04      	add	r7, sp, #16
 800977e:	60f8      	str	r0, [r7, #12]
 8009780:	60b9      	str	r1, [r7, #8]
 8009782:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009784:	2300      	movs	r3, #0
 8009786:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009788:	f3ef 8305 	mrs	r3, IPSR
 800978c:	617b      	str	r3, [r7, #20]
  return(result);
 800978e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009790:	2b00      	cmp	r3, #0
 8009792:	d17e      	bne.n	8009892 <osThreadNew+0x11a>
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d07b      	beq.n	8009892 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800979a:	2380      	movs	r3, #128	@ 0x80
 800979c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800979e:	2318      	movs	r3, #24
 80097a0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80097a2:	2300      	movs	r3, #0
 80097a4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80097a6:	f04f 33ff 	mov.w	r3, #4294967295
 80097aa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d045      	beq.n	800983e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d002      	beq.n	80097c0 <osThreadNew+0x48>
        name = attr->name;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	699b      	ldr	r3, [r3, #24]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d002      	beq.n	80097ce <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	699b      	ldr	r3, [r3, #24]
 80097cc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80097ce:	69fb      	ldr	r3, [r7, #28]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d008      	beq.n	80097e6 <osThreadNew+0x6e>
 80097d4:	69fb      	ldr	r3, [r7, #28]
 80097d6:	2b38      	cmp	r3, #56	@ 0x38
 80097d8:	d805      	bhi.n	80097e6 <osThreadNew+0x6e>
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	685b      	ldr	r3, [r3, #4]
 80097de:	f003 0301 	and.w	r3, r3, #1
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d001      	beq.n	80097ea <osThreadNew+0x72>
        return (NULL);
 80097e6:	2300      	movs	r3, #0
 80097e8:	e054      	b.n	8009894 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	695b      	ldr	r3, [r3, #20]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d003      	beq.n	80097fa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	695b      	ldr	r3, [r3, #20]
 80097f6:	089b      	lsrs	r3, r3, #2
 80097f8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	689b      	ldr	r3, [r3, #8]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d00e      	beq.n	8009820 <osThreadNew+0xa8>
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	68db      	ldr	r3, [r3, #12]
 8009806:	2ba7      	cmp	r3, #167	@ 0xa7
 8009808:	d90a      	bls.n	8009820 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800980e:	2b00      	cmp	r3, #0
 8009810:	d006      	beq.n	8009820 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	695b      	ldr	r3, [r3, #20]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d002      	beq.n	8009820 <osThreadNew+0xa8>
        mem = 1;
 800981a:	2301      	movs	r3, #1
 800981c:	61bb      	str	r3, [r7, #24]
 800981e:	e010      	b.n	8009842 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	689b      	ldr	r3, [r3, #8]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d10c      	bne.n	8009842 <osThreadNew+0xca>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	68db      	ldr	r3, [r3, #12]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d108      	bne.n	8009842 <osThreadNew+0xca>
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	691b      	ldr	r3, [r3, #16]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d104      	bne.n	8009842 <osThreadNew+0xca>
          mem = 0;
 8009838:	2300      	movs	r3, #0
 800983a:	61bb      	str	r3, [r7, #24]
 800983c:	e001      	b.n	8009842 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800983e:	2300      	movs	r3, #0
 8009840:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009842:	69bb      	ldr	r3, [r7, #24]
 8009844:	2b01      	cmp	r3, #1
 8009846:	d110      	bne.n	800986a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800984c:	687a      	ldr	r2, [r7, #4]
 800984e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009850:	9202      	str	r2, [sp, #8]
 8009852:	9301      	str	r3, [sp, #4]
 8009854:	69fb      	ldr	r3, [r7, #28]
 8009856:	9300      	str	r3, [sp, #0]
 8009858:	68bb      	ldr	r3, [r7, #8]
 800985a:	6a3a      	ldr	r2, [r7, #32]
 800985c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800985e:	68f8      	ldr	r0, [r7, #12]
 8009860:	f001 f862 	bl	800a928 <xTaskCreateStatic>
 8009864:	4603      	mov	r3, r0
 8009866:	613b      	str	r3, [r7, #16]
 8009868:	e013      	b.n	8009892 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800986a:	69bb      	ldr	r3, [r7, #24]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d110      	bne.n	8009892 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009870:	6a3b      	ldr	r3, [r7, #32]
 8009872:	b29a      	uxth	r2, r3
 8009874:	f107 0310 	add.w	r3, r7, #16
 8009878:	9301      	str	r3, [sp, #4]
 800987a:	69fb      	ldr	r3, [r7, #28]
 800987c:	9300      	str	r3, [sp, #0]
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009882:	68f8      	ldr	r0, [r7, #12]
 8009884:	f001 f8b0 	bl	800a9e8 <xTaskCreate>
 8009888:	4603      	mov	r3, r0
 800988a:	2b01      	cmp	r3, #1
 800988c:	d001      	beq.n	8009892 <osThreadNew+0x11a>
            hTask = NULL;
 800988e:	2300      	movs	r3, #0
 8009890:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009892:	693b      	ldr	r3, [r7, #16]
}
 8009894:	4618      	mov	r0, r3
 8009896:	3728      	adds	r7, #40	@ 0x28
 8009898:	46bd      	mov	sp, r7
 800989a:	bd80      	pop	{r7, pc}

0800989c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800989c:	b580      	push	{r7, lr}
 800989e:	b084      	sub	sp, #16
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80098a4:	f3ef 8305 	mrs	r3, IPSR
 80098a8:	60bb      	str	r3, [r7, #8]
  return(result);
 80098aa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d003      	beq.n	80098b8 <osDelay+0x1c>
    stat = osErrorISR;
 80098b0:	f06f 0305 	mvn.w	r3, #5
 80098b4:	60fb      	str	r3, [r7, #12]
 80098b6:	e007      	b.n	80098c8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80098b8:	2300      	movs	r3, #0
 80098ba:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d002      	beq.n	80098c8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	f001 f9ee 	bl	800aca4 <vTaskDelay>
    }
  }

  return (stat);
 80098c8:	68fb      	ldr	r3, [r7, #12]
}
 80098ca:	4618      	mov	r0, r3
 80098cc:	3710      	adds	r7, #16
 80098ce:	46bd      	mov	sp, r7
 80098d0:	bd80      	pop	{r7, pc}

080098d2 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80098d2:	b580      	push	{r7, lr}
 80098d4:	b08a      	sub	sp, #40	@ 0x28
 80098d6:	af02      	add	r7, sp, #8
 80098d8:	60f8      	str	r0, [r7, #12]
 80098da:	60b9      	str	r1, [r7, #8]
 80098dc:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80098de:	2300      	movs	r3, #0
 80098e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80098e2:	f3ef 8305 	mrs	r3, IPSR
 80098e6:	613b      	str	r3, [r7, #16]
  return(result);
 80098e8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d15f      	bne.n	80099ae <osMessageQueueNew+0xdc>
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d05c      	beq.n	80099ae <osMessageQueueNew+0xdc>
 80098f4:	68bb      	ldr	r3, [r7, #8]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d059      	beq.n	80099ae <osMessageQueueNew+0xdc>
    mem = -1;
 80098fa:	f04f 33ff 	mov.w	r3, #4294967295
 80098fe:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d029      	beq.n	800995a <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	689b      	ldr	r3, [r3, #8]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d012      	beq.n	8009934 <osMessageQueueNew+0x62>
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	68db      	ldr	r3, [r3, #12]
 8009912:	2b4f      	cmp	r3, #79	@ 0x4f
 8009914:	d90e      	bls.n	8009934 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800991a:	2b00      	cmp	r3, #0
 800991c:	d00a      	beq.n	8009934 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	695a      	ldr	r2, [r3, #20]
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	68b9      	ldr	r1, [r7, #8]
 8009926:	fb01 f303 	mul.w	r3, r1, r3
 800992a:	429a      	cmp	r2, r3
 800992c:	d302      	bcc.n	8009934 <osMessageQueueNew+0x62>
        mem = 1;
 800992e:	2301      	movs	r3, #1
 8009930:	61bb      	str	r3, [r7, #24]
 8009932:	e014      	b.n	800995e <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	689b      	ldr	r3, [r3, #8]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d110      	bne.n	800995e <osMessageQueueNew+0x8c>
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	68db      	ldr	r3, [r3, #12]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d10c      	bne.n	800995e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009948:	2b00      	cmp	r3, #0
 800994a:	d108      	bne.n	800995e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	695b      	ldr	r3, [r3, #20]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d104      	bne.n	800995e <osMessageQueueNew+0x8c>
          mem = 0;
 8009954:	2300      	movs	r3, #0
 8009956:	61bb      	str	r3, [r7, #24]
 8009958:	e001      	b.n	800995e <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800995a:	2300      	movs	r3, #0
 800995c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800995e:	69bb      	ldr	r3, [r7, #24]
 8009960:	2b01      	cmp	r3, #1
 8009962:	d10b      	bne.n	800997c <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	691a      	ldr	r2, [r3, #16]
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	689b      	ldr	r3, [r3, #8]
 800996c:	2100      	movs	r1, #0
 800996e:	9100      	str	r1, [sp, #0]
 8009970:	68b9      	ldr	r1, [r7, #8]
 8009972:	68f8      	ldr	r0, [r7, #12]
 8009974:	f000 fa66 	bl	8009e44 <xQueueGenericCreateStatic>
 8009978:	61f8      	str	r0, [r7, #28]
 800997a:	e008      	b.n	800998e <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800997c:	69bb      	ldr	r3, [r7, #24]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d105      	bne.n	800998e <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8009982:	2200      	movs	r2, #0
 8009984:	68b9      	ldr	r1, [r7, #8]
 8009986:	68f8      	ldr	r0, [r7, #12]
 8009988:	f000 fad9 	bl	8009f3e <xQueueGenericCreate>
 800998c:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800998e:	69fb      	ldr	r3, [r7, #28]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d00c      	beq.n	80099ae <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d003      	beq.n	80099a2 <osMessageQueueNew+0xd0>
        name = attr->name;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	617b      	str	r3, [r7, #20]
 80099a0:	e001      	b.n	80099a6 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80099a2:	2300      	movs	r3, #0
 80099a4:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80099a6:	6979      	ldr	r1, [r7, #20]
 80099a8:	69f8      	ldr	r0, [r7, #28]
 80099aa:	f000 ff5f 	bl	800a86c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80099ae:	69fb      	ldr	r3, [r7, #28]
}
 80099b0:	4618      	mov	r0, r3
 80099b2:	3720      	adds	r7, #32
 80099b4:	46bd      	mov	sp, r7
 80099b6:	bd80      	pop	{r7, pc}

080099b8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b088      	sub	sp, #32
 80099bc:	af00      	add	r7, sp, #0
 80099be:	60f8      	str	r0, [r7, #12]
 80099c0:	60b9      	str	r1, [r7, #8]
 80099c2:	603b      	str	r3, [r7, #0]
 80099c4:	4613      	mov	r3, r2
 80099c6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80099cc:	2300      	movs	r3, #0
 80099ce:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80099d0:	f3ef 8305 	mrs	r3, IPSR
 80099d4:	617b      	str	r3, [r7, #20]
  return(result);
 80099d6:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d028      	beq.n	8009a2e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80099dc:	69bb      	ldr	r3, [r7, #24]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d005      	beq.n	80099ee <osMessageQueuePut+0x36>
 80099e2:	68bb      	ldr	r3, [r7, #8]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d002      	beq.n	80099ee <osMessageQueuePut+0x36>
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d003      	beq.n	80099f6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80099ee:	f06f 0303 	mvn.w	r3, #3
 80099f2:	61fb      	str	r3, [r7, #28]
 80099f4:	e038      	b.n	8009a68 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80099f6:	2300      	movs	r3, #0
 80099f8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80099fa:	f107 0210 	add.w	r2, r7, #16
 80099fe:	2300      	movs	r3, #0
 8009a00:	68b9      	ldr	r1, [r7, #8]
 8009a02:	69b8      	ldr	r0, [r7, #24]
 8009a04:	f000 fbfc 	bl	800a200 <xQueueGenericSendFromISR>
 8009a08:	4603      	mov	r3, r0
 8009a0a:	2b01      	cmp	r3, #1
 8009a0c:	d003      	beq.n	8009a16 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8009a0e:	f06f 0302 	mvn.w	r3, #2
 8009a12:	61fb      	str	r3, [r7, #28]
 8009a14:	e028      	b.n	8009a68 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8009a16:	693b      	ldr	r3, [r7, #16]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d025      	beq.n	8009a68 <osMessageQueuePut+0xb0>
 8009a1c:	4b15      	ldr	r3, [pc, #84]	@ (8009a74 <osMessageQueuePut+0xbc>)
 8009a1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a22:	601a      	str	r2, [r3, #0]
 8009a24:	f3bf 8f4f 	dsb	sy
 8009a28:	f3bf 8f6f 	isb	sy
 8009a2c:	e01c      	b.n	8009a68 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009a2e:	69bb      	ldr	r3, [r7, #24]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d002      	beq.n	8009a3a <osMessageQueuePut+0x82>
 8009a34:	68bb      	ldr	r3, [r7, #8]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d103      	bne.n	8009a42 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8009a3a:	f06f 0303 	mvn.w	r3, #3
 8009a3e:	61fb      	str	r3, [r7, #28]
 8009a40:	e012      	b.n	8009a68 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009a42:	2300      	movs	r3, #0
 8009a44:	683a      	ldr	r2, [r7, #0]
 8009a46:	68b9      	ldr	r1, [r7, #8]
 8009a48:	69b8      	ldr	r0, [r7, #24]
 8009a4a:	f000 fad7 	bl	8009ffc <xQueueGenericSend>
 8009a4e:	4603      	mov	r3, r0
 8009a50:	2b01      	cmp	r3, #1
 8009a52:	d009      	beq.n	8009a68 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d003      	beq.n	8009a62 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8009a5a:	f06f 0301 	mvn.w	r3, #1
 8009a5e:	61fb      	str	r3, [r7, #28]
 8009a60:	e002      	b.n	8009a68 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8009a62:	f06f 0302 	mvn.w	r3, #2
 8009a66:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009a68:	69fb      	ldr	r3, [r7, #28]
}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	3720      	adds	r7, #32
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd80      	pop	{r7, pc}
 8009a72:	bf00      	nop
 8009a74:	e000ed04 	.word	0xe000ed04

08009a78 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b088      	sub	sp, #32
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	60f8      	str	r0, [r7, #12]
 8009a80:	60b9      	str	r1, [r7, #8]
 8009a82:	607a      	str	r2, [r7, #4]
 8009a84:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009a8e:	f3ef 8305 	mrs	r3, IPSR
 8009a92:	617b      	str	r3, [r7, #20]
  return(result);
 8009a94:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d028      	beq.n	8009aec <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009a9a:	69bb      	ldr	r3, [r7, #24]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d005      	beq.n	8009aac <osMessageQueueGet+0x34>
 8009aa0:	68bb      	ldr	r3, [r7, #8]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d002      	beq.n	8009aac <osMessageQueueGet+0x34>
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d003      	beq.n	8009ab4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8009aac:	f06f 0303 	mvn.w	r3, #3
 8009ab0:	61fb      	str	r3, [r7, #28]
 8009ab2:	e037      	b.n	8009b24 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8009ab8:	f107 0310 	add.w	r3, r7, #16
 8009abc:	461a      	mov	r2, r3
 8009abe:	68b9      	ldr	r1, [r7, #8]
 8009ac0:	69b8      	ldr	r0, [r7, #24]
 8009ac2:	f000 fd1d 	bl	800a500 <xQueueReceiveFromISR>
 8009ac6:	4603      	mov	r3, r0
 8009ac8:	2b01      	cmp	r3, #1
 8009aca:	d003      	beq.n	8009ad4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8009acc:	f06f 0302 	mvn.w	r3, #2
 8009ad0:	61fb      	str	r3, [r7, #28]
 8009ad2:	e027      	b.n	8009b24 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8009ad4:	693b      	ldr	r3, [r7, #16]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d024      	beq.n	8009b24 <osMessageQueueGet+0xac>
 8009ada:	4b15      	ldr	r3, [pc, #84]	@ (8009b30 <osMessageQueueGet+0xb8>)
 8009adc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ae0:	601a      	str	r2, [r3, #0]
 8009ae2:	f3bf 8f4f 	dsb	sy
 8009ae6:	f3bf 8f6f 	isb	sy
 8009aea:	e01b      	b.n	8009b24 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009aec:	69bb      	ldr	r3, [r7, #24]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d002      	beq.n	8009af8 <osMessageQueueGet+0x80>
 8009af2:	68bb      	ldr	r3, [r7, #8]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d103      	bne.n	8009b00 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8009af8:	f06f 0303 	mvn.w	r3, #3
 8009afc:	61fb      	str	r3, [r7, #28]
 8009afe:	e011      	b.n	8009b24 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009b00:	683a      	ldr	r2, [r7, #0]
 8009b02:	68b9      	ldr	r1, [r7, #8]
 8009b04:	69b8      	ldr	r0, [r7, #24]
 8009b06:	f000 fc19 	bl	800a33c <xQueueReceive>
 8009b0a:	4603      	mov	r3, r0
 8009b0c:	2b01      	cmp	r3, #1
 8009b0e:	d009      	beq.n	8009b24 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d003      	beq.n	8009b1e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8009b16:	f06f 0301 	mvn.w	r3, #1
 8009b1a:	61fb      	str	r3, [r7, #28]
 8009b1c:	e002      	b.n	8009b24 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8009b1e:	f06f 0302 	mvn.w	r3, #2
 8009b22:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009b24:	69fb      	ldr	r3, [r7, #28]
}
 8009b26:	4618      	mov	r0, r3
 8009b28:	3720      	adds	r7, #32
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	bd80      	pop	{r7, pc}
 8009b2e:	bf00      	nop
 8009b30:	e000ed04 	.word	0xe000ed04

08009b34 <osMessageQueueGetSpace>:
  }

  return ((uint32_t)count);
}

uint32_t osMessageQueueGetSpace (osMessageQueueId_t mq_id) {
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b08a      	sub	sp, #40	@ 0x28
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
  StaticQueue_t *mq = (StaticQueue_t *)mq_id;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	623b      	str	r3, [r7, #32]
  uint32_t space;
  uint32_t isrm;

  if (mq == NULL) {
 8009b40:	6a3b      	ldr	r3, [r7, #32]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d102      	bne.n	8009b4c <osMessageQueueGetSpace+0x18>
    space = 0U;
 8009b46:	2300      	movs	r3, #0
 8009b48:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b4a:	e023      	b.n	8009b94 <osMessageQueueGetSpace+0x60>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b4c:	f3ef 8305 	mrs	r3, IPSR
 8009b50:	61bb      	str	r3, [r7, #24]
  return(result);
 8009b52:	69bb      	ldr	r3, [r7, #24]
  }
  else if (IS_IRQ()) {
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d019      	beq.n	8009b8c <osMessageQueueGetSpace+0x58>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009b58:	f3ef 8211 	mrs	r2, BASEPRI
 8009b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b60:	f383 8811 	msr	BASEPRI, r3
 8009b64:	f3bf 8f6f 	isb	sy
 8009b68:	f3bf 8f4f 	dsb	sy
 8009b6c:	613a      	str	r2, [r7, #16]
 8009b6e:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009b70:	693b      	ldr	r3, [r7, #16]
    isrm = taskENTER_CRITICAL_FROM_ISR();
 8009b72:	61fb      	str	r3, [r7, #28]

    /* space = pxQueue->uxLength - pxQueue->uxMessagesWaiting; */
    space = mq->uxDummy4[1] - mq->uxDummy4[0];
 8009b74:	6a3b      	ldr	r3, [r7, #32]
 8009b76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009b78:	6a3b      	ldr	r3, [r7, #32]
 8009b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b7c:	1ad3      	subs	r3, r2, r3
 8009b7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b80:	69fb      	ldr	r3, [r7, #28]
 8009b82:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009b84:	697b      	ldr	r3, [r7, #20]
 8009b86:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009b8a:	e003      	b.n	8009b94 <osMessageQueueGetSpace+0x60>

    taskEXIT_CRITICAL_FROM_ISR(isrm);
  }
  else {
    space = (uint32_t)uxQueueSpacesAvailable ((QueueHandle_t)mq);
 8009b8c:	6a38      	ldr	r0, [r7, #32]
 8009b8e:	f000 fd39 	bl	800a604 <uxQueueSpacesAvailable>
 8009b92:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  return (space);
 8009b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	3728      	adds	r7, #40	@ 0x28
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}
	...

08009ba0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009ba0:	b480      	push	{r7}
 8009ba2:	b085      	sub	sp, #20
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	60f8      	str	r0, [r7, #12]
 8009ba8:	60b9      	str	r1, [r7, #8]
 8009baa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	4a07      	ldr	r2, [pc, #28]	@ (8009bcc <vApplicationGetIdleTaskMemory+0x2c>)
 8009bb0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009bb2:	68bb      	ldr	r3, [r7, #8]
 8009bb4:	4a06      	ldr	r2, [pc, #24]	@ (8009bd0 <vApplicationGetIdleTaskMemory+0x30>)
 8009bb6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2280      	movs	r2, #128	@ 0x80
 8009bbc:	601a      	str	r2, [r3, #0]
}
 8009bbe:	bf00      	nop
 8009bc0:	3714      	adds	r7, #20
 8009bc2:	46bd      	mov	sp, r7
 8009bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc8:	4770      	bx	lr
 8009bca:	bf00      	nop
 8009bcc:	20000258 	.word	0x20000258
 8009bd0:	20000300 	.word	0x20000300

08009bd4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009bd4:	b480      	push	{r7}
 8009bd6:	b085      	sub	sp, #20
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	60f8      	str	r0, [r7, #12]
 8009bdc:	60b9      	str	r1, [r7, #8]
 8009bde:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	4a07      	ldr	r2, [pc, #28]	@ (8009c00 <vApplicationGetTimerTaskMemory+0x2c>)
 8009be4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009be6:	68bb      	ldr	r3, [r7, #8]
 8009be8:	4a06      	ldr	r2, [pc, #24]	@ (8009c04 <vApplicationGetTimerTaskMemory+0x30>)
 8009bea:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009bf2:	601a      	str	r2, [r3, #0]
}
 8009bf4:	bf00      	nop
 8009bf6:	3714      	adds	r7, #20
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfe:	4770      	bx	lr
 8009c00:	20000500 	.word	0x20000500
 8009c04:	200005a8 	.word	0x200005a8

08009c08 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009c08:	b480      	push	{r7}
 8009c0a:	b083      	sub	sp, #12
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	f103 0208 	add.w	r2, r3, #8
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c20:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	f103 0208 	add.w	r2, r3, #8
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	f103 0208 	add.w	r2, r3, #8
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2200      	movs	r2, #0
 8009c3a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009c3c:	bf00      	nop
 8009c3e:	370c      	adds	r7, #12
 8009c40:	46bd      	mov	sp, r7
 8009c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c46:	4770      	bx	lr

08009c48 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009c48:	b480      	push	{r7}
 8009c4a:	b083      	sub	sp, #12
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2200      	movs	r2, #0
 8009c54:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009c56:	bf00      	nop
 8009c58:	370c      	adds	r7, #12
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c60:	4770      	bx	lr

08009c62 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009c62:	b480      	push	{r7}
 8009c64:	b085      	sub	sp, #20
 8009c66:	af00      	add	r7, sp, #0
 8009c68:	6078      	str	r0, [r7, #4]
 8009c6a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	685b      	ldr	r3, [r3, #4]
 8009c70:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	68fa      	ldr	r2, [r7, #12]
 8009c76:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	689a      	ldr	r2, [r3, #8]
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	689b      	ldr	r3, [r3, #8]
 8009c84:	683a      	ldr	r2, [r7, #0]
 8009c86:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	683a      	ldr	r2, [r7, #0]
 8009c8c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	687a      	ldr	r2, [r7, #4]
 8009c92:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	1c5a      	adds	r2, r3, #1
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	601a      	str	r2, [r3, #0]
}
 8009c9e:	bf00      	nop
 8009ca0:	3714      	adds	r7, #20
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca8:	4770      	bx	lr

08009caa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009caa:	b480      	push	{r7}
 8009cac:	b085      	sub	sp, #20
 8009cae:	af00      	add	r7, sp, #0
 8009cb0:	6078      	str	r0, [r7, #4]
 8009cb2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009cb4:	683b      	ldr	r3, [r7, #0]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cc0:	d103      	bne.n	8009cca <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	691b      	ldr	r3, [r3, #16]
 8009cc6:	60fb      	str	r3, [r7, #12]
 8009cc8:	e00c      	b.n	8009ce4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	3308      	adds	r3, #8
 8009cce:	60fb      	str	r3, [r7, #12]
 8009cd0:	e002      	b.n	8009cd8 <vListInsert+0x2e>
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	685b      	ldr	r3, [r3, #4]
 8009cd6:	60fb      	str	r3, [r7, #12]
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	685b      	ldr	r3, [r3, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	68ba      	ldr	r2, [r7, #8]
 8009ce0:	429a      	cmp	r2, r3
 8009ce2:	d2f6      	bcs.n	8009cd2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	685a      	ldr	r2, [r3, #4]
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	685b      	ldr	r3, [r3, #4]
 8009cf0:	683a      	ldr	r2, [r7, #0]
 8009cf2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	68fa      	ldr	r2, [r7, #12]
 8009cf8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	683a      	ldr	r2, [r7, #0]
 8009cfe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009d00:	683b      	ldr	r3, [r7, #0]
 8009d02:	687a      	ldr	r2, [r7, #4]
 8009d04:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	1c5a      	adds	r2, r3, #1
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	601a      	str	r2, [r3, #0]
}
 8009d10:	bf00      	nop
 8009d12:	3714      	adds	r7, #20
 8009d14:	46bd      	mov	sp, r7
 8009d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1a:	4770      	bx	lr

08009d1c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	b085      	sub	sp, #20
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	691b      	ldr	r3, [r3, #16]
 8009d28:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	685b      	ldr	r3, [r3, #4]
 8009d2e:	687a      	ldr	r2, [r7, #4]
 8009d30:	6892      	ldr	r2, [r2, #8]
 8009d32:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	689b      	ldr	r3, [r3, #8]
 8009d38:	687a      	ldr	r2, [r7, #4]
 8009d3a:	6852      	ldr	r2, [r2, #4]
 8009d3c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	685b      	ldr	r3, [r3, #4]
 8009d42:	687a      	ldr	r2, [r7, #4]
 8009d44:	429a      	cmp	r2, r3
 8009d46:	d103      	bne.n	8009d50 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	689a      	ldr	r2, [r3, #8]
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2200      	movs	r2, #0
 8009d54:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	1e5a      	subs	r2, r3, #1
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
}
 8009d64:	4618      	mov	r0, r3
 8009d66:	3714      	adds	r7, #20
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6e:	4770      	bx	lr

08009d70 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b084      	sub	sp, #16
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
 8009d78:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d10b      	bne.n	8009d9c <xQueueGenericReset+0x2c>
	__asm volatile
 8009d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d88:	f383 8811 	msr	BASEPRI, r3
 8009d8c:	f3bf 8f6f 	isb	sy
 8009d90:	f3bf 8f4f 	dsb	sy
 8009d94:	60bb      	str	r3, [r7, #8]
}
 8009d96:	bf00      	nop
 8009d98:	bf00      	nop
 8009d9a:	e7fd      	b.n	8009d98 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009d9c:	f002 f98c 	bl	800c0b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	681a      	ldr	r2, [r3, #0]
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009da8:	68f9      	ldr	r1, [r7, #12]
 8009daa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009dac:	fb01 f303 	mul.w	r3, r1, r3
 8009db0:	441a      	add	r2, r3
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	2200      	movs	r2, #0
 8009dba:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681a      	ldr	r2, [r3, #0]
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	681a      	ldr	r2, [r3, #0]
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dcc:	3b01      	subs	r3, #1
 8009dce:	68f9      	ldr	r1, [r7, #12]
 8009dd0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009dd2:	fb01 f303 	mul.w	r3, r1, r3
 8009dd6:	441a      	add	r2, r3
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	22ff      	movs	r2, #255	@ 0xff
 8009de0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	22ff      	movs	r2, #255	@ 0xff
 8009de8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d114      	bne.n	8009e1c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	691b      	ldr	r3, [r3, #16]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d01a      	beq.n	8009e30 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	3310      	adds	r3, #16
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f001 fa24 	bl	800b24c <xTaskRemoveFromEventList>
 8009e04:	4603      	mov	r3, r0
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d012      	beq.n	8009e30 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009e0a:	4b0d      	ldr	r3, [pc, #52]	@ (8009e40 <xQueueGenericReset+0xd0>)
 8009e0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e10:	601a      	str	r2, [r3, #0]
 8009e12:	f3bf 8f4f 	dsb	sy
 8009e16:	f3bf 8f6f 	isb	sy
 8009e1a:	e009      	b.n	8009e30 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	3310      	adds	r3, #16
 8009e20:	4618      	mov	r0, r3
 8009e22:	f7ff fef1 	bl	8009c08 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	3324      	adds	r3, #36	@ 0x24
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	f7ff feec 	bl	8009c08 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009e30:	f002 f974 	bl	800c11c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009e34:	2301      	movs	r3, #1
}
 8009e36:	4618      	mov	r0, r3
 8009e38:	3710      	adds	r7, #16
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	bd80      	pop	{r7, pc}
 8009e3e:	bf00      	nop
 8009e40:	e000ed04 	.word	0xe000ed04

08009e44 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b08e      	sub	sp, #56	@ 0x38
 8009e48:	af02      	add	r7, sp, #8
 8009e4a:	60f8      	str	r0, [r7, #12]
 8009e4c:	60b9      	str	r1, [r7, #8]
 8009e4e:	607a      	str	r2, [r7, #4]
 8009e50:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d10b      	bne.n	8009e70 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009e58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e5c:	f383 8811 	msr	BASEPRI, r3
 8009e60:	f3bf 8f6f 	isb	sy
 8009e64:	f3bf 8f4f 	dsb	sy
 8009e68:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009e6a:	bf00      	nop
 8009e6c:	bf00      	nop
 8009e6e:	e7fd      	b.n	8009e6c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d10b      	bne.n	8009e8e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009e76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e7a:	f383 8811 	msr	BASEPRI, r3
 8009e7e:	f3bf 8f6f 	isb	sy
 8009e82:	f3bf 8f4f 	dsb	sy
 8009e86:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009e88:	bf00      	nop
 8009e8a:	bf00      	nop
 8009e8c:	e7fd      	b.n	8009e8a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d002      	beq.n	8009e9a <xQueueGenericCreateStatic+0x56>
 8009e94:	68bb      	ldr	r3, [r7, #8]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d001      	beq.n	8009e9e <xQueueGenericCreateStatic+0x5a>
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	e000      	b.n	8009ea0 <xQueueGenericCreateStatic+0x5c>
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d10b      	bne.n	8009ebc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ea8:	f383 8811 	msr	BASEPRI, r3
 8009eac:	f3bf 8f6f 	isb	sy
 8009eb0:	f3bf 8f4f 	dsb	sy
 8009eb4:	623b      	str	r3, [r7, #32]
}
 8009eb6:	bf00      	nop
 8009eb8:	bf00      	nop
 8009eba:	e7fd      	b.n	8009eb8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d102      	bne.n	8009ec8 <xQueueGenericCreateStatic+0x84>
 8009ec2:	68bb      	ldr	r3, [r7, #8]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d101      	bne.n	8009ecc <xQueueGenericCreateStatic+0x88>
 8009ec8:	2301      	movs	r3, #1
 8009eca:	e000      	b.n	8009ece <xQueueGenericCreateStatic+0x8a>
 8009ecc:	2300      	movs	r3, #0
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d10b      	bne.n	8009eea <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8009ed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ed6:	f383 8811 	msr	BASEPRI, r3
 8009eda:	f3bf 8f6f 	isb	sy
 8009ede:	f3bf 8f4f 	dsb	sy
 8009ee2:	61fb      	str	r3, [r7, #28]
}
 8009ee4:	bf00      	nop
 8009ee6:	bf00      	nop
 8009ee8:	e7fd      	b.n	8009ee6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009eea:	2350      	movs	r3, #80	@ 0x50
 8009eec:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009eee:	697b      	ldr	r3, [r7, #20]
 8009ef0:	2b50      	cmp	r3, #80	@ 0x50
 8009ef2:	d00b      	beq.n	8009f0c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009ef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ef8:	f383 8811 	msr	BASEPRI, r3
 8009efc:	f3bf 8f6f 	isb	sy
 8009f00:	f3bf 8f4f 	dsb	sy
 8009f04:	61bb      	str	r3, [r7, #24]
}
 8009f06:	bf00      	nop
 8009f08:	bf00      	nop
 8009f0a:	e7fd      	b.n	8009f08 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009f0c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009f12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d00d      	beq.n	8009f34 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f1a:	2201      	movs	r2, #1
 8009f1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009f20:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f26:	9300      	str	r3, [sp, #0]
 8009f28:	4613      	mov	r3, r2
 8009f2a:	687a      	ldr	r2, [r7, #4]
 8009f2c:	68b9      	ldr	r1, [r7, #8]
 8009f2e:	68f8      	ldr	r0, [r7, #12]
 8009f30:	f000 f840 	bl	8009fb4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009f36:	4618      	mov	r0, r3
 8009f38:	3730      	adds	r7, #48	@ 0x30
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	bd80      	pop	{r7, pc}

08009f3e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009f3e:	b580      	push	{r7, lr}
 8009f40:	b08a      	sub	sp, #40	@ 0x28
 8009f42:	af02      	add	r7, sp, #8
 8009f44:	60f8      	str	r0, [r7, #12]
 8009f46:	60b9      	str	r1, [r7, #8]
 8009f48:	4613      	mov	r3, r2
 8009f4a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d10b      	bne.n	8009f6a <xQueueGenericCreate+0x2c>
	__asm volatile
 8009f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f56:	f383 8811 	msr	BASEPRI, r3
 8009f5a:	f3bf 8f6f 	isb	sy
 8009f5e:	f3bf 8f4f 	dsb	sy
 8009f62:	613b      	str	r3, [r7, #16]
}
 8009f64:	bf00      	nop
 8009f66:	bf00      	nop
 8009f68:	e7fd      	b.n	8009f66 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	68ba      	ldr	r2, [r7, #8]
 8009f6e:	fb02 f303 	mul.w	r3, r2, r3
 8009f72:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009f74:	69fb      	ldr	r3, [r7, #28]
 8009f76:	3350      	adds	r3, #80	@ 0x50
 8009f78:	4618      	mov	r0, r3
 8009f7a:	f002 f9bf 	bl	800c2fc <pvPortMalloc>
 8009f7e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009f80:	69bb      	ldr	r3, [r7, #24]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d011      	beq.n	8009faa <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009f86:	69bb      	ldr	r3, [r7, #24]
 8009f88:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009f8a:	697b      	ldr	r3, [r7, #20]
 8009f8c:	3350      	adds	r3, #80	@ 0x50
 8009f8e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009f90:	69bb      	ldr	r3, [r7, #24]
 8009f92:	2200      	movs	r2, #0
 8009f94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009f98:	79fa      	ldrb	r2, [r7, #7]
 8009f9a:	69bb      	ldr	r3, [r7, #24]
 8009f9c:	9300      	str	r3, [sp, #0]
 8009f9e:	4613      	mov	r3, r2
 8009fa0:	697a      	ldr	r2, [r7, #20]
 8009fa2:	68b9      	ldr	r1, [r7, #8]
 8009fa4:	68f8      	ldr	r0, [r7, #12]
 8009fa6:	f000 f805 	bl	8009fb4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009faa:	69bb      	ldr	r3, [r7, #24]
	}
 8009fac:	4618      	mov	r0, r3
 8009fae:	3720      	adds	r7, #32
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	bd80      	pop	{r7, pc}

08009fb4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b084      	sub	sp, #16
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	60f8      	str	r0, [r7, #12]
 8009fbc:	60b9      	str	r1, [r7, #8]
 8009fbe:	607a      	str	r2, [r7, #4]
 8009fc0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009fc2:	68bb      	ldr	r3, [r7, #8]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d103      	bne.n	8009fd0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009fc8:	69bb      	ldr	r3, [r7, #24]
 8009fca:	69ba      	ldr	r2, [r7, #24]
 8009fcc:	601a      	str	r2, [r3, #0]
 8009fce:	e002      	b.n	8009fd6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009fd0:	69bb      	ldr	r3, [r7, #24]
 8009fd2:	687a      	ldr	r2, [r7, #4]
 8009fd4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009fd6:	69bb      	ldr	r3, [r7, #24]
 8009fd8:	68fa      	ldr	r2, [r7, #12]
 8009fda:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009fdc:	69bb      	ldr	r3, [r7, #24]
 8009fde:	68ba      	ldr	r2, [r7, #8]
 8009fe0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009fe2:	2101      	movs	r1, #1
 8009fe4:	69b8      	ldr	r0, [r7, #24]
 8009fe6:	f7ff fec3 	bl	8009d70 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009fea:	69bb      	ldr	r3, [r7, #24]
 8009fec:	78fa      	ldrb	r2, [r7, #3]
 8009fee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009ff2:	bf00      	nop
 8009ff4:	3710      	adds	r7, #16
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	bd80      	pop	{r7, pc}
	...

08009ffc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b08e      	sub	sp, #56	@ 0x38
 800a000:	af00      	add	r7, sp, #0
 800a002:	60f8      	str	r0, [r7, #12]
 800a004:	60b9      	str	r1, [r7, #8]
 800a006:	607a      	str	r2, [r7, #4]
 800a008:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a00a:	2300      	movs	r3, #0
 800a00c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a014:	2b00      	cmp	r3, #0
 800a016:	d10b      	bne.n	800a030 <xQueueGenericSend+0x34>
	__asm volatile
 800a018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a01c:	f383 8811 	msr	BASEPRI, r3
 800a020:	f3bf 8f6f 	isb	sy
 800a024:	f3bf 8f4f 	dsb	sy
 800a028:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a02a:	bf00      	nop
 800a02c:	bf00      	nop
 800a02e:	e7fd      	b.n	800a02c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d103      	bne.n	800a03e <xQueueGenericSend+0x42>
 800a036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d101      	bne.n	800a042 <xQueueGenericSend+0x46>
 800a03e:	2301      	movs	r3, #1
 800a040:	e000      	b.n	800a044 <xQueueGenericSend+0x48>
 800a042:	2300      	movs	r3, #0
 800a044:	2b00      	cmp	r3, #0
 800a046:	d10b      	bne.n	800a060 <xQueueGenericSend+0x64>
	__asm volatile
 800a048:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a04c:	f383 8811 	msr	BASEPRI, r3
 800a050:	f3bf 8f6f 	isb	sy
 800a054:	f3bf 8f4f 	dsb	sy
 800a058:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a05a:	bf00      	nop
 800a05c:	bf00      	nop
 800a05e:	e7fd      	b.n	800a05c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a060:	683b      	ldr	r3, [r7, #0]
 800a062:	2b02      	cmp	r3, #2
 800a064:	d103      	bne.n	800a06e <xQueueGenericSend+0x72>
 800a066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a068:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a06a:	2b01      	cmp	r3, #1
 800a06c:	d101      	bne.n	800a072 <xQueueGenericSend+0x76>
 800a06e:	2301      	movs	r3, #1
 800a070:	e000      	b.n	800a074 <xQueueGenericSend+0x78>
 800a072:	2300      	movs	r3, #0
 800a074:	2b00      	cmp	r3, #0
 800a076:	d10b      	bne.n	800a090 <xQueueGenericSend+0x94>
	__asm volatile
 800a078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a07c:	f383 8811 	msr	BASEPRI, r3
 800a080:	f3bf 8f6f 	isb	sy
 800a084:	f3bf 8f4f 	dsb	sy
 800a088:	623b      	str	r3, [r7, #32]
}
 800a08a:	bf00      	nop
 800a08c:	bf00      	nop
 800a08e:	e7fd      	b.n	800a08c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a090:	f001 faa2 	bl	800b5d8 <xTaskGetSchedulerState>
 800a094:	4603      	mov	r3, r0
 800a096:	2b00      	cmp	r3, #0
 800a098:	d102      	bne.n	800a0a0 <xQueueGenericSend+0xa4>
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d101      	bne.n	800a0a4 <xQueueGenericSend+0xa8>
 800a0a0:	2301      	movs	r3, #1
 800a0a2:	e000      	b.n	800a0a6 <xQueueGenericSend+0xaa>
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d10b      	bne.n	800a0c2 <xQueueGenericSend+0xc6>
	__asm volatile
 800a0aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ae:	f383 8811 	msr	BASEPRI, r3
 800a0b2:	f3bf 8f6f 	isb	sy
 800a0b6:	f3bf 8f4f 	dsb	sy
 800a0ba:	61fb      	str	r3, [r7, #28]
}
 800a0bc:	bf00      	nop
 800a0be:	bf00      	nop
 800a0c0:	e7fd      	b.n	800a0be <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a0c2:	f001 fff9 	bl	800c0b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a0c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a0ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0ce:	429a      	cmp	r2, r3
 800a0d0:	d302      	bcc.n	800a0d8 <xQueueGenericSend+0xdc>
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	2b02      	cmp	r3, #2
 800a0d6:	d129      	bne.n	800a12c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a0d8:	683a      	ldr	r2, [r7, #0]
 800a0da:	68b9      	ldr	r1, [r7, #8]
 800a0dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a0de:	f000 fab5 	bl	800a64c <prvCopyDataToQueue>
 800a0e2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a0e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d010      	beq.n	800a10e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a0ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0ee:	3324      	adds	r3, #36	@ 0x24
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	f001 f8ab 	bl	800b24c <xTaskRemoveFromEventList>
 800a0f6:	4603      	mov	r3, r0
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d013      	beq.n	800a124 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a0fc:	4b3f      	ldr	r3, [pc, #252]	@ (800a1fc <xQueueGenericSend+0x200>)
 800a0fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a102:	601a      	str	r2, [r3, #0]
 800a104:	f3bf 8f4f 	dsb	sy
 800a108:	f3bf 8f6f 	isb	sy
 800a10c:	e00a      	b.n	800a124 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a10e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a110:	2b00      	cmp	r3, #0
 800a112:	d007      	beq.n	800a124 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a114:	4b39      	ldr	r3, [pc, #228]	@ (800a1fc <xQueueGenericSend+0x200>)
 800a116:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a11a:	601a      	str	r2, [r3, #0]
 800a11c:	f3bf 8f4f 	dsb	sy
 800a120:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a124:	f001 fffa 	bl	800c11c <vPortExitCritical>
				return pdPASS;
 800a128:	2301      	movs	r3, #1
 800a12a:	e063      	b.n	800a1f4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d103      	bne.n	800a13a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a132:	f001 fff3 	bl	800c11c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a136:	2300      	movs	r3, #0
 800a138:	e05c      	b.n	800a1f4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a13a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d106      	bne.n	800a14e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a140:	f107 0314 	add.w	r3, r7, #20
 800a144:	4618      	mov	r0, r3
 800a146:	f001 f8e5 	bl	800b314 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a14a:	2301      	movs	r3, #1
 800a14c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a14e:	f001 ffe5 	bl	800c11c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a152:	f000 fe4d 	bl	800adf0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a156:	f001 ffaf 	bl	800c0b8 <vPortEnterCritical>
 800a15a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a15c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a160:	b25b      	sxtb	r3, r3
 800a162:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a166:	d103      	bne.n	800a170 <xQueueGenericSend+0x174>
 800a168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a16a:	2200      	movs	r2, #0
 800a16c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a172:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a176:	b25b      	sxtb	r3, r3
 800a178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a17c:	d103      	bne.n	800a186 <xQueueGenericSend+0x18a>
 800a17e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a180:	2200      	movs	r2, #0
 800a182:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a186:	f001 ffc9 	bl	800c11c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a18a:	1d3a      	adds	r2, r7, #4
 800a18c:	f107 0314 	add.w	r3, r7, #20
 800a190:	4611      	mov	r1, r2
 800a192:	4618      	mov	r0, r3
 800a194:	f001 f8d4 	bl	800b340 <xTaskCheckForTimeOut>
 800a198:	4603      	mov	r3, r0
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d124      	bne.n	800a1e8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a19e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a1a0:	f000 fb4c 	bl	800a83c <prvIsQueueFull>
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d018      	beq.n	800a1dc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a1aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1ac:	3310      	adds	r3, #16
 800a1ae:	687a      	ldr	r2, [r7, #4]
 800a1b0:	4611      	mov	r1, r2
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	f000 fff8 	bl	800b1a8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a1b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a1ba:	f000 fad7 	bl	800a76c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a1be:	f000 fe25 	bl	800ae0c <xTaskResumeAll>
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	f47f af7c 	bne.w	800a0c2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a1ca:	4b0c      	ldr	r3, [pc, #48]	@ (800a1fc <xQueueGenericSend+0x200>)
 800a1cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a1d0:	601a      	str	r2, [r3, #0]
 800a1d2:	f3bf 8f4f 	dsb	sy
 800a1d6:	f3bf 8f6f 	isb	sy
 800a1da:	e772      	b.n	800a0c2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a1dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a1de:	f000 fac5 	bl	800a76c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a1e2:	f000 fe13 	bl	800ae0c <xTaskResumeAll>
 800a1e6:	e76c      	b.n	800a0c2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a1e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a1ea:	f000 fabf 	bl	800a76c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a1ee:	f000 fe0d 	bl	800ae0c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a1f2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	3738      	adds	r7, #56	@ 0x38
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	bd80      	pop	{r7, pc}
 800a1fc:	e000ed04 	.word	0xe000ed04

0800a200 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b090      	sub	sp, #64	@ 0x40
 800a204:	af00      	add	r7, sp, #0
 800a206:	60f8      	str	r0, [r7, #12]
 800a208:	60b9      	str	r1, [r7, #8]
 800a20a:	607a      	str	r2, [r7, #4]
 800a20c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800a212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a214:	2b00      	cmp	r3, #0
 800a216:	d10b      	bne.n	800a230 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800a218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a21c:	f383 8811 	msr	BASEPRI, r3
 800a220:	f3bf 8f6f 	isb	sy
 800a224:	f3bf 8f4f 	dsb	sy
 800a228:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a22a:	bf00      	nop
 800a22c:	bf00      	nop
 800a22e:	e7fd      	b.n	800a22c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a230:	68bb      	ldr	r3, [r7, #8]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d103      	bne.n	800a23e <xQueueGenericSendFromISR+0x3e>
 800a236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d101      	bne.n	800a242 <xQueueGenericSendFromISR+0x42>
 800a23e:	2301      	movs	r3, #1
 800a240:	e000      	b.n	800a244 <xQueueGenericSendFromISR+0x44>
 800a242:	2300      	movs	r3, #0
 800a244:	2b00      	cmp	r3, #0
 800a246:	d10b      	bne.n	800a260 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800a248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a24c:	f383 8811 	msr	BASEPRI, r3
 800a250:	f3bf 8f6f 	isb	sy
 800a254:	f3bf 8f4f 	dsb	sy
 800a258:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a25a:	bf00      	nop
 800a25c:	bf00      	nop
 800a25e:	e7fd      	b.n	800a25c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a260:	683b      	ldr	r3, [r7, #0]
 800a262:	2b02      	cmp	r3, #2
 800a264:	d103      	bne.n	800a26e <xQueueGenericSendFromISR+0x6e>
 800a266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a268:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a26a:	2b01      	cmp	r3, #1
 800a26c:	d101      	bne.n	800a272 <xQueueGenericSendFromISR+0x72>
 800a26e:	2301      	movs	r3, #1
 800a270:	e000      	b.n	800a274 <xQueueGenericSendFromISR+0x74>
 800a272:	2300      	movs	r3, #0
 800a274:	2b00      	cmp	r3, #0
 800a276:	d10b      	bne.n	800a290 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800a278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a27c:	f383 8811 	msr	BASEPRI, r3
 800a280:	f3bf 8f6f 	isb	sy
 800a284:	f3bf 8f4f 	dsb	sy
 800a288:	623b      	str	r3, [r7, #32]
}
 800a28a:	bf00      	nop
 800a28c:	bf00      	nop
 800a28e:	e7fd      	b.n	800a28c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a290:	f001 fff2 	bl	800c278 <vPortValidateInterruptPriority>
	__asm volatile
 800a294:	f3ef 8211 	mrs	r2, BASEPRI
 800a298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a29c:	f383 8811 	msr	BASEPRI, r3
 800a2a0:	f3bf 8f6f 	isb	sy
 800a2a4:	f3bf 8f4f 	dsb	sy
 800a2a8:	61fa      	str	r2, [r7, #28]
 800a2aa:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800a2ac:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a2ae:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a2b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a2b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2b8:	429a      	cmp	r2, r3
 800a2ba:	d302      	bcc.n	800a2c2 <xQueueGenericSendFromISR+0xc2>
 800a2bc:	683b      	ldr	r3, [r7, #0]
 800a2be:	2b02      	cmp	r3, #2
 800a2c0:	d12f      	bne.n	800a322 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a2c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a2c8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a2cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a2d2:	683a      	ldr	r2, [r7, #0]
 800a2d4:	68b9      	ldr	r1, [r7, #8]
 800a2d6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a2d8:	f000 f9b8 	bl	800a64c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a2dc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800a2e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2e4:	d112      	bne.n	800a30c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a2e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d016      	beq.n	800a31c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a2ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2f0:	3324      	adds	r3, #36	@ 0x24
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	f000 ffaa 	bl	800b24c <xTaskRemoveFromEventList>
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d00e      	beq.n	800a31c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d00b      	beq.n	800a31c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2201      	movs	r2, #1
 800a308:	601a      	str	r2, [r3, #0]
 800a30a:	e007      	b.n	800a31c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a30c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a310:	3301      	adds	r3, #1
 800a312:	b2db      	uxtb	r3, r3
 800a314:	b25a      	sxtb	r2, r3
 800a316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a318:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a31c:	2301      	movs	r3, #1
 800a31e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800a320:	e001      	b.n	800a326 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a322:	2300      	movs	r3, #0
 800a324:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a326:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a328:	617b      	str	r3, [r7, #20]
	__asm volatile
 800a32a:	697b      	ldr	r3, [r7, #20]
 800a32c:	f383 8811 	msr	BASEPRI, r3
}
 800a330:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a334:	4618      	mov	r0, r3
 800a336:	3740      	adds	r7, #64	@ 0x40
 800a338:	46bd      	mov	sp, r7
 800a33a:	bd80      	pop	{r7, pc}

0800a33c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b08c      	sub	sp, #48	@ 0x30
 800a340:	af00      	add	r7, sp, #0
 800a342:	60f8      	str	r0, [r7, #12]
 800a344:	60b9      	str	r1, [r7, #8]
 800a346:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a348:	2300      	movs	r3, #0
 800a34a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a352:	2b00      	cmp	r3, #0
 800a354:	d10b      	bne.n	800a36e <xQueueReceive+0x32>
	__asm volatile
 800a356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a35a:	f383 8811 	msr	BASEPRI, r3
 800a35e:	f3bf 8f6f 	isb	sy
 800a362:	f3bf 8f4f 	dsb	sy
 800a366:	623b      	str	r3, [r7, #32]
}
 800a368:	bf00      	nop
 800a36a:	bf00      	nop
 800a36c:	e7fd      	b.n	800a36a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a36e:	68bb      	ldr	r3, [r7, #8]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d103      	bne.n	800a37c <xQueueReceive+0x40>
 800a374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d101      	bne.n	800a380 <xQueueReceive+0x44>
 800a37c:	2301      	movs	r3, #1
 800a37e:	e000      	b.n	800a382 <xQueueReceive+0x46>
 800a380:	2300      	movs	r3, #0
 800a382:	2b00      	cmp	r3, #0
 800a384:	d10b      	bne.n	800a39e <xQueueReceive+0x62>
	__asm volatile
 800a386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a38a:	f383 8811 	msr	BASEPRI, r3
 800a38e:	f3bf 8f6f 	isb	sy
 800a392:	f3bf 8f4f 	dsb	sy
 800a396:	61fb      	str	r3, [r7, #28]
}
 800a398:	bf00      	nop
 800a39a:	bf00      	nop
 800a39c:	e7fd      	b.n	800a39a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a39e:	f001 f91b 	bl	800b5d8 <xTaskGetSchedulerState>
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d102      	bne.n	800a3ae <xQueueReceive+0x72>
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d101      	bne.n	800a3b2 <xQueueReceive+0x76>
 800a3ae:	2301      	movs	r3, #1
 800a3b0:	e000      	b.n	800a3b4 <xQueueReceive+0x78>
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d10b      	bne.n	800a3d0 <xQueueReceive+0x94>
	__asm volatile
 800a3b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3bc:	f383 8811 	msr	BASEPRI, r3
 800a3c0:	f3bf 8f6f 	isb	sy
 800a3c4:	f3bf 8f4f 	dsb	sy
 800a3c8:	61bb      	str	r3, [r7, #24]
}
 800a3ca:	bf00      	nop
 800a3cc:	bf00      	nop
 800a3ce:	e7fd      	b.n	800a3cc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a3d0:	f001 fe72 	bl	800c0b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a3d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3d8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a3da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d01f      	beq.n	800a420 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a3e0:	68b9      	ldr	r1, [r7, #8]
 800a3e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a3e4:	f000 f99c 	bl	800a720 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a3e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ea:	1e5a      	subs	r2, r3, #1
 800a3ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3ee:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a3f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3f2:	691b      	ldr	r3, [r3, #16]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d00f      	beq.n	800a418 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a3f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3fa:	3310      	adds	r3, #16
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	f000 ff25 	bl	800b24c <xTaskRemoveFromEventList>
 800a402:	4603      	mov	r3, r0
 800a404:	2b00      	cmp	r3, #0
 800a406:	d007      	beq.n	800a418 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a408:	4b3c      	ldr	r3, [pc, #240]	@ (800a4fc <xQueueReceive+0x1c0>)
 800a40a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a40e:	601a      	str	r2, [r3, #0]
 800a410:	f3bf 8f4f 	dsb	sy
 800a414:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a418:	f001 fe80 	bl	800c11c <vPortExitCritical>
				return pdPASS;
 800a41c:	2301      	movs	r3, #1
 800a41e:	e069      	b.n	800a4f4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d103      	bne.n	800a42e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a426:	f001 fe79 	bl	800c11c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a42a:	2300      	movs	r3, #0
 800a42c:	e062      	b.n	800a4f4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a42e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a430:	2b00      	cmp	r3, #0
 800a432:	d106      	bne.n	800a442 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a434:	f107 0310 	add.w	r3, r7, #16
 800a438:	4618      	mov	r0, r3
 800a43a:	f000 ff6b 	bl	800b314 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a43e:	2301      	movs	r3, #1
 800a440:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a442:	f001 fe6b 	bl	800c11c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a446:	f000 fcd3 	bl	800adf0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a44a:	f001 fe35 	bl	800c0b8 <vPortEnterCritical>
 800a44e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a450:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a454:	b25b      	sxtb	r3, r3
 800a456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a45a:	d103      	bne.n	800a464 <xQueueReceive+0x128>
 800a45c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a45e:	2200      	movs	r2, #0
 800a460:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a466:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a46a:	b25b      	sxtb	r3, r3
 800a46c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a470:	d103      	bne.n	800a47a <xQueueReceive+0x13e>
 800a472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a474:	2200      	movs	r2, #0
 800a476:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a47a:	f001 fe4f 	bl	800c11c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a47e:	1d3a      	adds	r2, r7, #4
 800a480:	f107 0310 	add.w	r3, r7, #16
 800a484:	4611      	mov	r1, r2
 800a486:	4618      	mov	r0, r3
 800a488:	f000 ff5a 	bl	800b340 <xTaskCheckForTimeOut>
 800a48c:	4603      	mov	r3, r0
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d123      	bne.n	800a4da <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a492:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a494:	f000 f9bc 	bl	800a810 <prvIsQueueEmpty>
 800a498:	4603      	mov	r3, r0
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d017      	beq.n	800a4ce <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a49e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4a0:	3324      	adds	r3, #36	@ 0x24
 800a4a2:	687a      	ldr	r2, [r7, #4]
 800a4a4:	4611      	mov	r1, r2
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	f000 fe7e 	bl	800b1a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a4ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a4ae:	f000 f95d 	bl	800a76c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a4b2:	f000 fcab 	bl	800ae0c <xTaskResumeAll>
 800a4b6:	4603      	mov	r3, r0
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d189      	bne.n	800a3d0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a4bc:	4b0f      	ldr	r3, [pc, #60]	@ (800a4fc <xQueueReceive+0x1c0>)
 800a4be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a4c2:	601a      	str	r2, [r3, #0]
 800a4c4:	f3bf 8f4f 	dsb	sy
 800a4c8:	f3bf 8f6f 	isb	sy
 800a4cc:	e780      	b.n	800a3d0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a4ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a4d0:	f000 f94c 	bl	800a76c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a4d4:	f000 fc9a 	bl	800ae0c <xTaskResumeAll>
 800a4d8:	e77a      	b.n	800a3d0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a4da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a4dc:	f000 f946 	bl	800a76c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a4e0:	f000 fc94 	bl	800ae0c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a4e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a4e6:	f000 f993 	bl	800a810 <prvIsQueueEmpty>
 800a4ea:	4603      	mov	r3, r0
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	f43f af6f 	beq.w	800a3d0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a4f2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	3730      	adds	r7, #48	@ 0x30
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	bd80      	pop	{r7, pc}
 800a4fc:	e000ed04 	.word	0xe000ed04

0800a500 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b08e      	sub	sp, #56	@ 0x38
 800a504:	af00      	add	r7, sp, #0
 800a506:	60f8      	str	r0, [r7, #12]
 800a508:	60b9      	str	r1, [r7, #8]
 800a50a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a512:	2b00      	cmp	r3, #0
 800a514:	d10b      	bne.n	800a52e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800a516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a51a:	f383 8811 	msr	BASEPRI, r3
 800a51e:	f3bf 8f6f 	isb	sy
 800a522:	f3bf 8f4f 	dsb	sy
 800a526:	623b      	str	r3, [r7, #32]
}
 800a528:	bf00      	nop
 800a52a:	bf00      	nop
 800a52c:	e7fd      	b.n	800a52a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a52e:	68bb      	ldr	r3, [r7, #8]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d103      	bne.n	800a53c <xQueueReceiveFromISR+0x3c>
 800a534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d101      	bne.n	800a540 <xQueueReceiveFromISR+0x40>
 800a53c:	2301      	movs	r3, #1
 800a53e:	e000      	b.n	800a542 <xQueueReceiveFromISR+0x42>
 800a540:	2300      	movs	r3, #0
 800a542:	2b00      	cmp	r3, #0
 800a544:	d10b      	bne.n	800a55e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800a546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a54a:	f383 8811 	msr	BASEPRI, r3
 800a54e:	f3bf 8f6f 	isb	sy
 800a552:	f3bf 8f4f 	dsb	sy
 800a556:	61fb      	str	r3, [r7, #28]
}
 800a558:	bf00      	nop
 800a55a:	bf00      	nop
 800a55c:	e7fd      	b.n	800a55a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a55e:	f001 fe8b 	bl	800c278 <vPortValidateInterruptPriority>
	__asm volatile
 800a562:	f3ef 8211 	mrs	r2, BASEPRI
 800a566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a56a:	f383 8811 	msr	BASEPRI, r3
 800a56e:	f3bf 8f6f 	isb	sy
 800a572:	f3bf 8f4f 	dsb	sy
 800a576:	61ba      	str	r2, [r7, #24]
 800a578:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a57a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a57c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a57e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a582:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a586:	2b00      	cmp	r3, #0
 800a588:	d02f      	beq.n	800a5ea <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800a58a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a58c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a590:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a594:	68b9      	ldr	r1, [r7, #8]
 800a596:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a598:	f000 f8c2 	bl	800a720 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a59c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a59e:	1e5a      	subs	r2, r3, #1
 800a5a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5a2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800a5a4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a5a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5ac:	d112      	bne.n	800a5d4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a5ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5b0:	691b      	ldr	r3, [r3, #16]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d016      	beq.n	800a5e4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a5b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5b8:	3310      	adds	r3, #16
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	f000 fe46 	bl	800b24c <xTaskRemoveFromEventList>
 800a5c0:	4603      	mov	r3, r0
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d00e      	beq.n	800a5e4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d00b      	beq.n	800a5e4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2201      	movs	r2, #1
 800a5d0:	601a      	str	r2, [r3, #0]
 800a5d2:	e007      	b.n	800a5e4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a5d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5d8:	3301      	adds	r3, #1
 800a5da:	b2db      	uxtb	r3, r3
 800a5dc:	b25a      	sxtb	r2, r3
 800a5de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800a5e4:	2301      	movs	r3, #1
 800a5e6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5e8:	e001      	b.n	800a5ee <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5f0:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a5f2:	693b      	ldr	r3, [r7, #16]
 800a5f4:	f383 8811 	msr	BASEPRI, r3
}
 800a5f8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a5fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	3738      	adds	r7, #56	@ 0x38
 800a600:	46bd      	mov	sp, r7
 800a602:	bd80      	pop	{r7, pc}

0800a604 <uxQueueSpacesAvailable>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 800a604:	b580      	push	{r7, lr}
 800a606:	b086      	sub	sp, #24
 800a608:	af00      	add	r7, sp, #0
 800a60a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800a610:	697b      	ldr	r3, [r7, #20]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d10b      	bne.n	800a62e <uxQueueSpacesAvailable+0x2a>
	__asm volatile
 800a616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a61a:	f383 8811 	msr	BASEPRI, r3
 800a61e:	f3bf 8f6f 	isb	sy
 800a622:	f3bf 8f4f 	dsb	sy
 800a626:	60fb      	str	r3, [r7, #12]
}
 800a628:	bf00      	nop
 800a62a:	bf00      	nop
 800a62c:	e7fd      	b.n	800a62a <uxQueueSpacesAvailable+0x26>

	taskENTER_CRITICAL();
 800a62e:	f001 fd43 	bl	800c0b8 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 800a632:	697b      	ldr	r3, [r7, #20]
 800a634:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a63a:	1ad3      	subs	r3, r2, r3
 800a63c:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800a63e:	f001 fd6d 	bl	800c11c <vPortExitCritical>

	return uxReturn;
 800a642:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800a644:	4618      	mov	r0, r3
 800a646:	3718      	adds	r7, #24
 800a648:	46bd      	mov	sp, r7
 800a64a:	bd80      	pop	{r7, pc}

0800a64c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b086      	sub	sp, #24
 800a650:	af00      	add	r7, sp, #0
 800a652:	60f8      	str	r0, [r7, #12]
 800a654:	60b9      	str	r1, [r7, #8]
 800a656:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a658:	2300      	movs	r3, #0
 800a65a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a660:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a666:	2b00      	cmp	r3, #0
 800a668:	d10d      	bne.n	800a686 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d14d      	bne.n	800a70e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	689b      	ldr	r3, [r3, #8]
 800a676:	4618      	mov	r0, r3
 800a678:	f000 ffcc 	bl	800b614 <xTaskPriorityDisinherit>
 800a67c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	2200      	movs	r2, #0
 800a682:	609a      	str	r2, [r3, #8]
 800a684:	e043      	b.n	800a70e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d119      	bne.n	800a6c0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	6858      	ldr	r0, [r3, #4]
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a694:	461a      	mov	r2, r3
 800a696:	68b9      	ldr	r1, [r7, #8]
 800a698:	f002 fc6e 	bl	800cf78 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	685a      	ldr	r2, [r3, #4]
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6a4:	441a      	add	r2, r3
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	685a      	ldr	r2, [r3, #4]
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	689b      	ldr	r3, [r3, #8]
 800a6b2:	429a      	cmp	r2, r3
 800a6b4:	d32b      	bcc.n	800a70e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	681a      	ldr	r2, [r3, #0]
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	605a      	str	r2, [r3, #4]
 800a6be:	e026      	b.n	800a70e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	68d8      	ldr	r0, [r3, #12]
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6c8:	461a      	mov	r2, r3
 800a6ca:	68b9      	ldr	r1, [r7, #8]
 800a6cc:	f002 fc54 	bl	800cf78 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	68da      	ldr	r2, [r3, #12]
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6d8:	425b      	negs	r3, r3
 800a6da:	441a      	add	r2, r3
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	68da      	ldr	r2, [r3, #12]
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	429a      	cmp	r2, r3
 800a6ea:	d207      	bcs.n	800a6fc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	689a      	ldr	r2, [r3, #8]
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6f4:	425b      	negs	r3, r3
 800a6f6:	441a      	add	r2, r3
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	2b02      	cmp	r3, #2
 800a700:	d105      	bne.n	800a70e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a702:	693b      	ldr	r3, [r7, #16]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d002      	beq.n	800a70e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a708:	693b      	ldr	r3, [r7, #16]
 800a70a:	3b01      	subs	r3, #1
 800a70c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a70e:	693b      	ldr	r3, [r7, #16]
 800a710:	1c5a      	adds	r2, r3, #1
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a716:	697b      	ldr	r3, [r7, #20]
}
 800a718:	4618      	mov	r0, r3
 800a71a:	3718      	adds	r7, #24
 800a71c:	46bd      	mov	sp, r7
 800a71e:	bd80      	pop	{r7, pc}

0800a720 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b082      	sub	sp, #8
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
 800a728:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d018      	beq.n	800a764 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	68da      	ldr	r2, [r3, #12]
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a73a:	441a      	add	r2, r3
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	68da      	ldr	r2, [r3, #12]
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	689b      	ldr	r3, [r3, #8]
 800a748:	429a      	cmp	r2, r3
 800a74a:	d303      	bcc.n	800a754 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681a      	ldr	r2, [r3, #0]
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	68d9      	ldr	r1, [r3, #12]
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a75c:	461a      	mov	r2, r3
 800a75e:	6838      	ldr	r0, [r7, #0]
 800a760:	f002 fc0a 	bl	800cf78 <memcpy>
	}
}
 800a764:	bf00      	nop
 800a766:	3708      	adds	r7, #8
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd80      	pop	{r7, pc}

0800a76c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	b084      	sub	sp, #16
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a774:	f001 fca0 	bl	800c0b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a77e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a780:	e011      	b.n	800a7a6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a786:	2b00      	cmp	r3, #0
 800a788:	d012      	beq.n	800a7b0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	3324      	adds	r3, #36	@ 0x24
 800a78e:	4618      	mov	r0, r3
 800a790:	f000 fd5c 	bl	800b24c <xTaskRemoveFromEventList>
 800a794:	4603      	mov	r3, r0
 800a796:	2b00      	cmp	r3, #0
 800a798:	d001      	beq.n	800a79e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a79a:	f000 fe35 	bl	800b408 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a79e:	7bfb      	ldrb	r3, [r7, #15]
 800a7a0:	3b01      	subs	r3, #1
 800a7a2:	b2db      	uxtb	r3, r3
 800a7a4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a7a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	dce9      	bgt.n	800a782 <prvUnlockQueue+0x16>
 800a7ae:	e000      	b.n	800a7b2 <prvUnlockQueue+0x46>
					break;
 800a7b0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	22ff      	movs	r2, #255	@ 0xff
 800a7b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a7ba:	f001 fcaf 	bl	800c11c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a7be:	f001 fc7b 	bl	800c0b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a7c8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a7ca:	e011      	b.n	800a7f0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	691b      	ldr	r3, [r3, #16]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d012      	beq.n	800a7fa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	3310      	adds	r3, #16
 800a7d8:	4618      	mov	r0, r3
 800a7da:	f000 fd37 	bl	800b24c <xTaskRemoveFromEventList>
 800a7de:	4603      	mov	r3, r0
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d001      	beq.n	800a7e8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a7e4:	f000 fe10 	bl	800b408 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a7e8:	7bbb      	ldrb	r3, [r7, #14]
 800a7ea:	3b01      	subs	r3, #1
 800a7ec:	b2db      	uxtb	r3, r3
 800a7ee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a7f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	dce9      	bgt.n	800a7cc <prvUnlockQueue+0x60>
 800a7f8:	e000      	b.n	800a7fc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a7fa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	22ff      	movs	r2, #255	@ 0xff
 800a800:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a804:	f001 fc8a 	bl	800c11c <vPortExitCritical>
}
 800a808:	bf00      	nop
 800a80a:	3710      	adds	r7, #16
 800a80c:	46bd      	mov	sp, r7
 800a80e:	bd80      	pop	{r7, pc}

0800a810 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b084      	sub	sp, #16
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a818:	f001 fc4e 	bl	800c0b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a820:	2b00      	cmp	r3, #0
 800a822:	d102      	bne.n	800a82a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a824:	2301      	movs	r3, #1
 800a826:	60fb      	str	r3, [r7, #12]
 800a828:	e001      	b.n	800a82e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a82a:	2300      	movs	r3, #0
 800a82c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a82e:	f001 fc75 	bl	800c11c <vPortExitCritical>

	return xReturn;
 800a832:	68fb      	ldr	r3, [r7, #12]
}
 800a834:	4618      	mov	r0, r3
 800a836:	3710      	adds	r7, #16
 800a838:	46bd      	mov	sp, r7
 800a83a:	bd80      	pop	{r7, pc}

0800a83c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b084      	sub	sp, #16
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a844:	f001 fc38 	bl	800c0b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a850:	429a      	cmp	r2, r3
 800a852:	d102      	bne.n	800a85a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a854:	2301      	movs	r3, #1
 800a856:	60fb      	str	r3, [r7, #12]
 800a858:	e001      	b.n	800a85e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a85a:	2300      	movs	r3, #0
 800a85c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a85e:	f001 fc5d 	bl	800c11c <vPortExitCritical>

	return xReturn;
 800a862:	68fb      	ldr	r3, [r7, #12]
}
 800a864:	4618      	mov	r0, r3
 800a866:	3710      	adds	r7, #16
 800a868:	46bd      	mov	sp, r7
 800a86a:	bd80      	pop	{r7, pc}

0800a86c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a86c:	b480      	push	{r7}
 800a86e:	b085      	sub	sp, #20
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
 800a874:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a876:	2300      	movs	r3, #0
 800a878:	60fb      	str	r3, [r7, #12]
 800a87a:	e014      	b.n	800a8a6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a87c:	4a0f      	ldr	r2, [pc, #60]	@ (800a8bc <vQueueAddToRegistry+0x50>)
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d10b      	bne.n	800a8a0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a888:	490c      	ldr	r1, [pc, #48]	@ (800a8bc <vQueueAddToRegistry+0x50>)
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	683a      	ldr	r2, [r7, #0]
 800a88e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a892:	4a0a      	ldr	r2, [pc, #40]	@ (800a8bc <vQueueAddToRegistry+0x50>)
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	00db      	lsls	r3, r3, #3
 800a898:	4413      	add	r3, r2
 800a89a:	687a      	ldr	r2, [r7, #4]
 800a89c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a89e:	e006      	b.n	800a8ae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	3301      	adds	r3, #1
 800a8a4:	60fb      	str	r3, [r7, #12]
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	2b07      	cmp	r3, #7
 800a8aa:	d9e7      	bls.n	800a87c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a8ac:	bf00      	nop
 800a8ae:	bf00      	nop
 800a8b0:	3714      	adds	r7, #20
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b8:	4770      	bx	lr
 800a8ba:	bf00      	nop
 800a8bc:	200009a8 	.word	0x200009a8

0800a8c0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b086      	sub	sp, #24
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	60f8      	str	r0, [r7, #12]
 800a8c8:	60b9      	str	r1, [r7, #8]
 800a8ca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a8d0:	f001 fbf2 	bl	800c0b8 <vPortEnterCritical>
 800a8d4:	697b      	ldr	r3, [r7, #20]
 800a8d6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a8da:	b25b      	sxtb	r3, r3
 800a8dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8e0:	d103      	bne.n	800a8ea <vQueueWaitForMessageRestricted+0x2a>
 800a8e2:	697b      	ldr	r3, [r7, #20]
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a8ea:	697b      	ldr	r3, [r7, #20]
 800a8ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a8f0:	b25b      	sxtb	r3, r3
 800a8f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8f6:	d103      	bne.n	800a900 <vQueueWaitForMessageRestricted+0x40>
 800a8f8:	697b      	ldr	r3, [r7, #20]
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a900:	f001 fc0c 	bl	800c11c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a904:	697b      	ldr	r3, [r7, #20]
 800a906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d106      	bne.n	800a91a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a90c:	697b      	ldr	r3, [r7, #20]
 800a90e:	3324      	adds	r3, #36	@ 0x24
 800a910:	687a      	ldr	r2, [r7, #4]
 800a912:	68b9      	ldr	r1, [r7, #8]
 800a914:	4618      	mov	r0, r3
 800a916:	f000 fc6d 	bl	800b1f4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a91a:	6978      	ldr	r0, [r7, #20]
 800a91c:	f7ff ff26 	bl	800a76c <prvUnlockQueue>
	}
 800a920:	bf00      	nop
 800a922:	3718      	adds	r7, #24
 800a924:	46bd      	mov	sp, r7
 800a926:	bd80      	pop	{r7, pc}

0800a928 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a928:	b580      	push	{r7, lr}
 800a92a:	b08e      	sub	sp, #56	@ 0x38
 800a92c:	af04      	add	r7, sp, #16
 800a92e:	60f8      	str	r0, [r7, #12]
 800a930:	60b9      	str	r1, [r7, #8]
 800a932:	607a      	str	r2, [r7, #4]
 800a934:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a936:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d10b      	bne.n	800a954 <xTaskCreateStatic+0x2c>
	__asm volatile
 800a93c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a940:	f383 8811 	msr	BASEPRI, r3
 800a944:	f3bf 8f6f 	isb	sy
 800a948:	f3bf 8f4f 	dsb	sy
 800a94c:	623b      	str	r3, [r7, #32]
}
 800a94e:	bf00      	nop
 800a950:	bf00      	nop
 800a952:	e7fd      	b.n	800a950 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a956:	2b00      	cmp	r3, #0
 800a958:	d10b      	bne.n	800a972 <xTaskCreateStatic+0x4a>
	__asm volatile
 800a95a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a95e:	f383 8811 	msr	BASEPRI, r3
 800a962:	f3bf 8f6f 	isb	sy
 800a966:	f3bf 8f4f 	dsb	sy
 800a96a:	61fb      	str	r3, [r7, #28]
}
 800a96c:	bf00      	nop
 800a96e:	bf00      	nop
 800a970:	e7fd      	b.n	800a96e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a972:	23a8      	movs	r3, #168	@ 0xa8
 800a974:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a976:	693b      	ldr	r3, [r7, #16]
 800a978:	2ba8      	cmp	r3, #168	@ 0xa8
 800a97a:	d00b      	beq.n	800a994 <xTaskCreateStatic+0x6c>
	__asm volatile
 800a97c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a980:	f383 8811 	msr	BASEPRI, r3
 800a984:	f3bf 8f6f 	isb	sy
 800a988:	f3bf 8f4f 	dsb	sy
 800a98c:	61bb      	str	r3, [r7, #24]
}
 800a98e:	bf00      	nop
 800a990:	bf00      	nop
 800a992:	e7fd      	b.n	800a990 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a994:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d01e      	beq.n	800a9da <xTaskCreateStatic+0xb2>
 800a99c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d01b      	beq.n	800a9da <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a9a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9a4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a9a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a9aa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a9ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ae:	2202      	movs	r2, #2
 800a9b0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	9303      	str	r3, [sp, #12]
 800a9b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ba:	9302      	str	r3, [sp, #8]
 800a9bc:	f107 0314 	add.w	r3, r7, #20
 800a9c0:	9301      	str	r3, [sp, #4]
 800a9c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9c4:	9300      	str	r3, [sp, #0]
 800a9c6:	683b      	ldr	r3, [r7, #0]
 800a9c8:	687a      	ldr	r2, [r7, #4]
 800a9ca:	68b9      	ldr	r1, [r7, #8]
 800a9cc:	68f8      	ldr	r0, [r7, #12]
 800a9ce:	f000 f851 	bl	800aa74 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a9d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a9d4:	f000 f8f6 	bl	800abc4 <prvAddNewTaskToReadyList>
 800a9d8:	e001      	b.n	800a9de <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a9da:	2300      	movs	r3, #0
 800a9dc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a9de:	697b      	ldr	r3, [r7, #20]
	}
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	3728      	adds	r7, #40	@ 0x28
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	bd80      	pop	{r7, pc}

0800a9e8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b08c      	sub	sp, #48	@ 0x30
 800a9ec:	af04      	add	r7, sp, #16
 800a9ee:	60f8      	str	r0, [r7, #12]
 800a9f0:	60b9      	str	r1, [r7, #8]
 800a9f2:	603b      	str	r3, [r7, #0]
 800a9f4:	4613      	mov	r3, r2
 800a9f6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a9f8:	88fb      	ldrh	r3, [r7, #6]
 800a9fa:	009b      	lsls	r3, r3, #2
 800a9fc:	4618      	mov	r0, r3
 800a9fe:	f001 fc7d 	bl	800c2fc <pvPortMalloc>
 800aa02:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800aa04:	697b      	ldr	r3, [r7, #20]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d00e      	beq.n	800aa28 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800aa0a:	20a8      	movs	r0, #168	@ 0xa8
 800aa0c:	f001 fc76 	bl	800c2fc <pvPortMalloc>
 800aa10:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800aa12:	69fb      	ldr	r3, [r7, #28]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d003      	beq.n	800aa20 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800aa18:	69fb      	ldr	r3, [r7, #28]
 800aa1a:	697a      	ldr	r2, [r7, #20]
 800aa1c:	631a      	str	r2, [r3, #48]	@ 0x30
 800aa1e:	e005      	b.n	800aa2c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800aa20:	6978      	ldr	r0, [r7, #20]
 800aa22:	f001 fd39 	bl	800c498 <vPortFree>
 800aa26:	e001      	b.n	800aa2c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800aa28:	2300      	movs	r3, #0
 800aa2a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800aa2c:	69fb      	ldr	r3, [r7, #28]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d017      	beq.n	800aa62 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800aa32:	69fb      	ldr	r3, [r7, #28]
 800aa34:	2200      	movs	r2, #0
 800aa36:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800aa3a:	88fa      	ldrh	r2, [r7, #6]
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	9303      	str	r3, [sp, #12]
 800aa40:	69fb      	ldr	r3, [r7, #28]
 800aa42:	9302      	str	r3, [sp, #8]
 800aa44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa46:	9301      	str	r3, [sp, #4]
 800aa48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa4a:	9300      	str	r3, [sp, #0]
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	68b9      	ldr	r1, [r7, #8]
 800aa50:	68f8      	ldr	r0, [r7, #12]
 800aa52:	f000 f80f 	bl	800aa74 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aa56:	69f8      	ldr	r0, [r7, #28]
 800aa58:	f000 f8b4 	bl	800abc4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800aa5c:	2301      	movs	r3, #1
 800aa5e:	61bb      	str	r3, [r7, #24]
 800aa60:	e002      	b.n	800aa68 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800aa62:	f04f 33ff 	mov.w	r3, #4294967295
 800aa66:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800aa68:	69bb      	ldr	r3, [r7, #24]
	}
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	3720      	adds	r7, #32
 800aa6e:	46bd      	mov	sp, r7
 800aa70:	bd80      	pop	{r7, pc}
	...

0800aa74 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	b088      	sub	sp, #32
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	60f8      	str	r0, [r7, #12]
 800aa7c:	60b9      	str	r1, [r7, #8]
 800aa7e:	607a      	str	r2, [r7, #4]
 800aa80:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800aa82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa84:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	009b      	lsls	r3, r3, #2
 800aa8a:	461a      	mov	r2, r3
 800aa8c:	21a5      	movs	r1, #165	@ 0xa5
 800aa8e:	f002 f9d3 	bl	800ce38 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800aa92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa94:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aa9c:	3b01      	subs	r3, #1
 800aa9e:	009b      	lsls	r3, r3, #2
 800aaa0:	4413      	add	r3, r2
 800aaa2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800aaa4:	69bb      	ldr	r3, [r7, #24]
 800aaa6:	f023 0307 	bic.w	r3, r3, #7
 800aaaa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800aaac:	69bb      	ldr	r3, [r7, #24]
 800aaae:	f003 0307 	and.w	r3, r3, #7
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d00b      	beq.n	800aace <prvInitialiseNewTask+0x5a>
	__asm volatile
 800aab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaba:	f383 8811 	msr	BASEPRI, r3
 800aabe:	f3bf 8f6f 	isb	sy
 800aac2:	f3bf 8f4f 	dsb	sy
 800aac6:	617b      	str	r3, [r7, #20]
}
 800aac8:	bf00      	nop
 800aaca:	bf00      	nop
 800aacc:	e7fd      	b.n	800aaca <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800aace:	68bb      	ldr	r3, [r7, #8]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d01f      	beq.n	800ab14 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aad4:	2300      	movs	r3, #0
 800aad6:	61fb      	str	r3, [r7, #28]
 800aad8:	e012      	b.n	800ab00 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800aada:	68ba      	ldr	r2, [r7, #8]
 800aadc:	69fb      	ldr	r3, [r7, #28]
 800aade:	4413      	add	r3, r2
 800aae0:	7819      	ldrb	r1, [r3, #0]
 800aae2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aae4:	69fb      	ldr	r3, [r7, #28]
 800aae6:	4413      	add	r3, r2
 800aae8:	3334      	adds	r3, #52	@ 0x34
 800aaea:	460a      	mov	r2, r1
 800aaec:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800aaee:	68ba      	ldr	r2, [r7, #8]
 800aaf0:	69fb      	ldr	r3, [r7, #28]
 800aaf2:	4413      	add	r3, r2
 800aaf4:	781b      	ldrb	r3, [r3, #0]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d006      	beq.n	800ab08 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aafa:	69fb      	ldr	r3, [r7, #28]
 800aafc:	3301      	adds	r3, #1
 800aafe:	61fb      	str	r3, [r7, #28]
 800ab00:	69fb      	ldr	r3, [r7, #28]
 800ab02:	2b0f      	cmp	r3, #15
 800ab04:	d9e9      	bls.n	800aada <prvInitialiseNewTask+0x66>
 800ab06:	e000      	b.n	800ab0a <prvInitialiseNewTask+0x96>
			{
				break;
 800ab08:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ab0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ab12:	e003      	b.n	800ab1c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ab14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab16:	2200      	movs	r2, #0
 800ab18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ab1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab1e:	2b37      	cmp	r3, #55	@ 0x37
 800ab20:	d901      	bls.n	800ab26 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ab22:	2337      	movs	r3, #55	@ 0x37
 800ab24:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ab26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ab2a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ab2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ab30:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ab32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab34:	2200      	movs	r2, #0
 800ab36:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ab38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab3a:	3304      	adds	r3, #4
 800ab3c:	4618      	mov	r0, r3
 800ab3e:	f7ff f883 	bl	8009c48 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ab42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab44:	3318      	adds	r3, #24
 800ab46:	4618      	mov	r0, r3
 800ab48:	f7ff f87e 	bl	8009c48 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ab4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab50:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab54:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ab58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab5a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ab5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab60:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ab62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab64:	2200      	movs	r2, #0
 800ab66:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ab6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ab72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab74:	3354      	adds	r3, #84	@ 0x54
 800ab76:	224c      	movs	r2, #76	@ 0x4c
 800ab78:	2100      	movs	r1, #0
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	f002 f95c 	bl	800ce38 <memset>
 800ab80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab82:	4a0d      	ldr	r2, [pc, #52]	@ (800abb8 <prvInitialiseNewTask+0x144>)
 800ab84:	659a      	str	r2, [r3, #88]	@ 0x58
 800ab86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab88:	4a0c      	ldr	r2, [pc, #48]	@ (800abbc <prvInitialiseNewTask+0x148>)
 800ab8a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ab8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab8e:	4a0c      	ldr	r2, [pc, #48]	@ (800abc0 <prvInitialiseNewTask+0x14c>)
 800ab90:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ab92:	683a      	ldr	r2, [r7, #0]
 800ab94:	68f9      	ldr	r1, [r7, #12]
 800ab96:	69b8      	ldr	r0, [r7, #24]
 800ab98:	f001 f95a 	bl	800be50 <pxPortInitialiseStack>
 800ab9c:	4602      	mov	r2, r0
 800ab9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aba0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800aba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d002      	beq.n	800abae <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800aba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800abac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800abae:	bf00      	nop
 800abb0:	3720      	adds	r7, #32
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bd80      	pop	{r7, pc}
 800abb6:	bf00      	nop
 800abb8:	2000540c 	.word	0x2000540c
 800abbc:	20005474 	.word	0x20005474
 800abc0:	200054dc 	.word	0x200054dc

0800abc4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b082      	sub	sp, #8
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800abcc:	f001 fa74 	bl	800c0b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800abd0:	4b2d      	ldr	r3, [pc, #180]	@ (800ac88 <prvAddNewTaskToReadyList+0xc4>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	3301      	adds	r3, #1
 800abd6:	4a2c      	ldr	r2, [pc, #176]	@ (800ac88 <prvAddNewTaskToReadyList+0xc4>)
 800abd8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800abda:	4b2c      	ldr	r3, [pc, #176]	@ (800ac8c <prvAddNewTaskToReadyList+0xc8>)
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d109      	bne.n	800abf6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800abe2:	4a2a      	ldr	r2, [pc, #168]	@ (800ac8c <prvAddNewTaskToReadyList+0xc8>)
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800abe8:	4b27      	ldr	r3, [pc, #156]	@ (800ac88 <prvAddNewTaskToReadyList+0xc4>)
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	2b01      	cmp	r3, #1
 800abee:	d110      	bne.n	800ac12 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800abf0:	f000 fc2e 	bl	800b450 <prvInitialiseTaskLists>
 800abf4:	e00d      	b.n	800ac12 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800abf6:	4b26      	ldr	r3, [pc, #152]	@ (800ac90 <prvAddNewTaskToReadyList+0xcc>)
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d109      	bne.n	800ac12 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800abfe:	4b23      	ldr	r3, [pc, #140]	@ (800ac8c <prvAddNewTaskToReadyList+0xc8>)
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac08:	429a      	cmp	r2, r3
 800ac0a:	d802      	bhi.n	800ac12 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ac0c:	4a1f      	ldr	r2, [pc, #124]	@ (800ac8c <prvAddNewTaskToReadyList+0xc8>)
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ac12:	4b20      	ldr	r3, [pc, #128]	@ (800ac94 <prvAddNewTaskToReadyList+0xd0>)
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	3301      	adds	r3, #1
 800ac18:	4a1e      	ldr	r2, [pc, #120]	@ (800ac94 <prvAddNewTaskToReadyList+0xd0>)
 800ac1a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ac1c:	4b1d      	ldr	r3, [pc, #116]	@ (800ac94 <prvAddNewTaskToReadyList+0xd0>)
 800ac1e:	681a      	ldr	r2, [r3, #0]
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac28:	4b1b      	ldr	r3, [pc, #108]	@ (800ac98 <prvAddNewTaskToReadyList+0xd4>)
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	429a      	cmp	r2, r3
 800ac2e:	d903      	bls.n	800ac38 <prvAddNewTaskToReadyList+0x74>
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac34:	4a18      	ldr	r2, [pc, #96]	@ (800ac98 <prvAddNewTaskToReadyList+0xd4>)
 800ac36:	6013      	str	r3, [r2, #0]
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac3c:	4613      	mov	r3, r2
 800ac3e:	009b      	lsls	r3, r3, #2
 800ac40:	4413      	add	r3, r2
 800ac42:	009b      	lsls	r3, r3, #2
 800ac44:	4a15      	ldr	r2, [pc, #84]	@ (800ac9c <prvAddNewTaskToReadyList+0xd8>)
 800ac46:	441a      	add	r2, r3
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	3304      	adds	r3, #4
 800ac4c:	4619      	mov	r1, r3
 800ac4e:	4610      	mov	r0, r2
 800ac50:	f7ff f807 	bl	8009c62 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ac54:	f001 fa62 	bl	800c11c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ac58:	4b0d      	ldr	r3, [pc, #52]	@ (800ac90 <prvAddNewTaskToReadyList+0xcc>)
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d00e      	beq.n	800ac7e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ac60:	4b0a      	ldr	r3, [pc, #40]	@ (800ac8c <prvAddNewTaskToReadyList+0xc8>)
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac6a:	429a      	cmp	r2, r3
 800ac6c:	d207      	bcs.n	800ac7e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ac6e:	4b0c      	ldr	r3, [pc, #48]	@ (800aca0 <prvAddNewTaskToReadyList+0xdc>)
 800ac70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac74:	601a      	str	r2, [r3, #0]
 800ac76:	f3bf 8f4f 	dsb	sy
 800ac7a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ac7e:	bf00      	nop
 800ac80:	3708      	adds	r7, #8
 800ac82:	46bd      	mov	sp, r7
 800ac84:	bd80      	pop	{r7, pc}
 800ac86:	bf00      	nop
 800ac88:	20000ebc 	.word	0x20000ebc
 800ac8c:	200009e8 	.word	0x200009e8
 800ac90:	20000ec8 	.word	0x20000ec8
 800ac94:	20000ed8 	.word	0x20000ed8
 800ac98:	20000ec4 	.word	0x20000ec4
 800ac9c:	200009ec 	.word	0x200009ec
 800aca0:	e000ed04 	.word	0xe000ed04

0800aca4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800aca4:	b580      	push	{r7, lr}
 800aca6:	b084      	sub	sp, #16
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800acac:	2300      	movs	r3, #0
 800acae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d018      	beq.n	800ace8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800acb6:	4b14      	ldr	r3, [pc, #80]	@ (800ad08 <vTaskDelay+0x64>)
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d00b      	beq.n	800acd6 <vTaskDelay+0x32>
	__asm volatile
 800acbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acc2:	f383 8811 	msr	BASEPRI, r3
 800acc6:	f3bf 8f6f 	isb	sy
 800acca:	f3bf 8f4f 	dsb	sy
 800acce:	60bb      	str	r3, [r7, #8]
}
 800acd0:	bf00      	nop
 800acd2:	bf00      	nop
 800acd4:	e7fd      	b.n	800acd2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800acd6:	f000 f88b 	bl	800adf0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800acda:	2100      	movs	r1, #0
 800acdc:	6878      	ldr	r0, [r7, #4]
 800acde:	f000 fd09 	bl	800b6f4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ace2:	f000 f893 	bl	800ae0c <xTaskResumeAll>
 800ace6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d107      	bne.n	800acfe <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800acee:	4b07      	ldr	r3, [pc, #28]	@ (800ad0c <vTaskDelay+0x68>)
 800acf0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800acf4:	601a      	str	r2, [r3, #0]
 800acf6:	f3bf 8f4f 	dsb	sy
 800acfa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800acfe:	bf00      	nop
 800ad00:	3710      	adds	r7, #16
 800ad02:	46bd      	mov	sp, r7
 800ad04:	bd80      	pop	{r7, pc}
 800ad06:	bf00      	nop
 800ad08:	20000ee4 	.word	0x20000ee4
 800ad0c:	e000ed04 	.word	0xe000ed04

0800ad10 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ad10:	b580      	push	{r7, lr}
 800ad12:	b08a      	sub	sp, #40	@ 0x28
 800ad14:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ad16:	2300      	movs	r3, #0
 800ad18:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ad1e:	463a      	mov	r2, r7
 800ad20:	1d39      	adds	r1, r7, #4
 800ad22:	f107 0308 	add.w	r3, r7, #8
 800ad26:	4618      	mov	r0, r3
 800ad28:	f7fe ff3a 	bl	8009ba0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ad2c:	6839      	ldr	r1, [r7, #0]
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	68ba      	ldr	r2, [r7, #8]
 800ad32:	9202      	str	r2, [sp, #8]
 800ad34:	9301      	str	r3, [sp, #4]
 800ad36:	2300      	movs	r3, #0
 800ad38:	9300      	str	r3, [sp, #0]
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	460a      	mov	r2, r1
 800ad3e:	4924      	ldr	r1, [pc, #144]	@ (800add0 <vTaskStartScheduler+0xc0>)
 800ad40:	4824      	ldr	r0, [pc, #144]	@ (800add4 <vTaskStartScheduler+0xc4>)
 800ad42:	f7ff fdf1 	bl	800a928 <xTaskCreateStatic>
 800ad46:	4603      	mov	r3, r0
 800ad48:	4a23      	ldr	r2, [pc, #140]	@ (800add8 <vTaskStartScheduler+0xc8>)
 800ad4a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ad4c:	4b22      	ldr	r3, [pc, #136]	@ (800add8 <vTaskStartScheduler+0xc8>)
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d002      	beq.n	800ad5a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ad54:	2301      	movs	r3, #1
 800ad56:	617b      	str	r3, [r7, #20]
 800ad58:	e001      	b.n	800ad5e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ad5e:	697b      	ldr	r3, [r7, #20]
 800ad60:	2b01      	cmp	r3, #1
 800ad62:	d102      	bne.n	800ad6a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ad64:	f000 fd1a 	bl	800b79c <xTimerCreateTimerTask>
 800ad68:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ad6a:	697b      	ldr	r3, [r7, #20]
 800ad6c:	2b01      	cmp	r3, #1
 800ad6e:	d11b      	bne.n	800ada8 <vTaskStartScheduler+0x98>
	__asm volatile
 800ad70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad74:	f383 8811 	msr	BASEPRI, r3
 800ad78:	f3bf 8f6f 	isb	sy
 800ad7c:	f3bf 8f4f 	dsb	sy
 800ad80:	613b      	str	r3, [r7, #16]
}
 800ad82:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ad84:	4b15      	ldr	r3, [pc, #84]	@ (800addc <vTaskStartScheduler+0xcc>)
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	3354      	adds	r3, #84	@ 0x54
 800ad8a:	4a15      	ldr	r2, [pc, #84]	@ (800ade0 <vTaskStartScheduler+0xd0>)
 800ad8c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ad8e:	4b15      	ldr	r3, [pc, #84]	@ (800ade4 <vTaskStartScheduler+0xd4>)
 800ad90:	f04f 32ff 	mov.w	r2, #4294967295
 800ad94:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ad96:	4b14      	ldr	r3, [pc, #80]	@ (800ade8 <vTaskStartScheduler+0xd8>)
 800ad98:	2201      	movs	r2, #1
 800ad9a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ad9c:	4b13      	ldr	r3, [pc, #76]	@ (800adec <vTaskStartScheduler+0xdc>)
 800ad9e:	2200      	movs	r2, #0
 800ada0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ada2:	f001 f8e5 	bl	800bf70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ada6:	e00f      	b.n	800adc8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ada8:	697b      	ldr	r3, [r7, #20]
 800adaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adae:	d10b      	bne.n	800adc8 <vTaskStartScheduler+0xb8>
	__asm volatile
 800adb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adb4:	f383 8811 	msr	BASEPRI, r3
 800adb8:	f3bf 8f6f 	isb	sy
 800adbc:	f3bf 8f4f 	dsb	sy
 800adc0:	60fb      	str	r3, [r7, #12]
}
 800adc2:	bf00      	nop
 800adc4:	bf00      	nop
 800adc6:	e7fd      	b.n	800adc4 <vTaskStartScheduler+0xb4>
}
 800adc8:	bf00      	nop
 800adca:	3718      	adds	r7, #24
 800adcc:	46bd      	mov	sp, r7
 800adce:	bd80      	pop	{r7, pc}
 800add0:	0800d070 	.word	0x0800d070
 800add4:	0800b421 	.word	0x0800b421
 800add8:	20000ee0 	.word	0x20000ee0
 800addc:	200009e8 	.word	0x200009e8
 800ade0:	20000030 	.word	0x20000030
 800ade4:	20000edc 	.word	0x20000edc
 800ade8:	20000ec8 	.word	0x20000ec8
 800adec:	20000ec0 	.word	0x20000ec0

0800adf0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800adf0:	b480      	push	{r7}
 800adf2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800adf4:	4b04      	ldr	r3, [pc, #16]	@ (800ae08 <vTaskSuspendAll+0x18>)
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	3301      	adds	r3, #1
 800adfa:	4a03      	ldr	r2, [pc, #12]	@ (800ae08 <vTaskSuspendAll+0x18>)
 800adfc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800adfe:	bf00      	nop
 800ae00:	46bd      	mov	sp, r7
 800ae02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae06:	4770      	bx	lr
 800ae08:	20000ee4 	.word	0x20000ee4

0800ae0c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	b084      	sub	sp, #16
 800ae10:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ae12:	2300      	movs	r3, #0
 800ae14:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ae16:	2300      	movs	r3, #0
 800ae18:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ae1a:	4b42      	ldr	r3, [pc, #264]	@ (800af24 <xTaskResumeAll+0x118>)
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d10b      	bne.n	800ae3a <xTaskResumeAll+0x2e>
	__asm volatile
 800ae22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae26:	f383 8811 	msr	BASEPRI, r3
 800ae2a:	f3bf 8f6f 	isb	sy
 800ae2e:	f3bf 8f4f 	dsb	sy
 800ae32:	603b      	str	r3, [r7, #0]
}
 800ae34:	bf00      	nop
 800ae36:	bf00      	nop
 800ae38:	e7fd      	b.n	800ae36 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ae3a:	f001 f93d 	bl	800c0b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ae3e:	4b39      	ldr	r3, [pc, #228]	@ (800af24 <xTaskResumeAll+0x118>)
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	3b01      	subs	r3, #1
 800ae44:	4a37      	ldr	r2, [pc, #220]	@ (800af24 <xTaskResumeAll+0x118>)
 800ae46:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae48:	4b36      	ldr	r3, [pc, #216]	@ (800af24 <xTaskResumeAll+0x118>)
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d162      	bne.n	800af16 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ae50:	4b35      	ldr	r3, [pc, #212]	@ (800af28 <xTaskResumeAll+0x11c>)
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d05e      	beq.n	800af16 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ae58:	e02f      	b.n	800aeba <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae5a:	4b34      	ldr	r3, [pc, #208]	@ (800af2c <xTaskResumeAll+0x120>)
 800ae5c:	68db      	ldr	r3, [r3, #12]
 800ae5e:	68db      	ldr	r3, [r3, #12]
 800ae60:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	3318      	adds	r3, #24
 800ae66:	4618      	mov	r0, r3
 800ae68:	f7fe ff58 	bl	8009d1c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	3304      	adds	r3, #4
 800ae70:	4618      	mov	r0, r3
 800ae72:	f7fe ff53 	bl	8009d1c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae7a:	4b2d      	ldr	r3, [pc, #180]	@ (800af30 <xTaskResumeAll+0x124>)
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	429a      	cmp	r2, r3
 800ae80:	d903      	bls.n	800ae8a <xTaskResumeAll+0x7e>
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae86:	4a2a      	ldr	r2, [pc, #168]	@ (800af30 <xTaskResumeAll+0x124>)
 800ae88:	6013      	str	r3, [r2, #0]
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae8e:	4613      	mov	r3, r2
 800ae90:	009b      	lsls	r3, r3, #2
 800ae92:	4413      	add	r3, r2
 800ae94:	009b      	lsls	r3, r3, #2
 800ae96:	4a27      	ldr	r2, [pc, #156]	@ (800af34 <xTaskResumeAll+0x128>)
 800ae98:	441a      	add	r2, r3
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	3304      	adds	r3, #4
 800ae9e:	4619      	mov	r1, r3
 800aea0:	4610      	mov	r0, r2
 800aea2:	f7fe fede 	bl	8009c62 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aeaa:	4b23      	ldr	r3, [pc, #140]	@ (800af38 <xTaskResumeAll+0x12c>)
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aeb0:	429a      	cmp	r2, r3
 800aeb2:	d302      	bcc.n	800aeba <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800aeb4:	4b21      	ldr	r3, [pc, #132]	@ (800af3c <xTaskResumeAll+0x130>)
 800aeb6:	2201      	movs	r2, #1
 800aeb8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aeba:	4b1c      	ldr	r3, [pc, #112]	@ (800af2c <xTaskResumeAll+0x120>)
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d1cb      	bne.n	800ae5a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d001      	beq.n	800aecc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800aec8:	f000 fb66 	bl	800b598 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800aecc:	4b1c      	ldr	r3, [pc, #112]	@ (800af40 <xTaskResumeAll+0x134>)
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d010      	beq.n	800aefa <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800aed8:	f000 f846 	bl	800af68 <xTaskIncrementTick>
 800aedc:	4603      	mov	r3, r0
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d002      	beq.n	800aee8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800aee2:	4b16      	ldr	r3, [pc, #88]	@ (800af3c <xTaskResumeAll+0x130>)
 800aee4:	2201      	movs	r2, #1
 800aee6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	3b01      	subs	r3, #1
 800aeec:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d1f1      	bne.n	800aed8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800aef4:	4b12      	ldr	r3, [pc, #72]	@ (800af40 <xTaskResumeAll+0x134>)
 800aef6:	2200      	movs	r2, #0
 800aef8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800aefa:	4b10      	ldr	r3, [pc, #64]	@ (800af3c <xTaskResumeAll+0x130>)
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d009      	beq.n	800af16 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800af02:	2301      	movs	r3, #1
 800af04:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800af06:	4b0f      	ldr	r3, [pc, #60]	@ (800af44 <xTaskResumeAll+0x138>)
 800af08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af0c:	601a      	str	r2, [r3, #0]
 800af0e:	f3bf 8f4f 	dsb	sy
 800af12:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800af16:	f001 f901 	bl	800c11c <vPortExitCritical>

	return xAlreadyYielded;
 800af1a:	68bb      	ldr	r3, [r7, #8]
}
 800af1c:	4618      	mov	r0, r3
 800af1e:	3710      	adds	r7, #16
 800af20:	46bd      	mov	sp, r7
 800af22:	bd80      	pop	{r7, pc}
 800af24:	20000ee4 	.word	0x20000ee4
 800af28:	20000ebc 	.word	0x20000ebc
 800af2c:	20000e7c 	.word	0x20000e7c
 800af30:	20000ec4 	.word	0x20000ec4
 800af34:	200009ec 	.word	0x200009ec
 800af38:	200009e8 	.word	0x200009e8
 800af3c:	20000ed0 	.word	0x20000ed0
 800af40:	20000ecc 	.word	0x20000ecc
 800af44:	e000ed04 	.word	0xe000ed04

0800af48 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800af48:	b480      	push	{r7}
 800af4a:	b083      	sub	sp, #12
 800af4c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800af4e:	4b05      	ldr	r3, [pc, #20]	@ (800af64 <xTaskGetTickCount+0x1c>)
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800af54:	687b      	ldr	r3, [r7, #4]
}
 800af56:	4618      	mov	r0, r3
 800af58:	370c      	adds	r7, #12
 800af5a:	46bd      	mov	sp, r7
 800af5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af60:	4770      	bx	lr
 800af62:	bf00      	nop
 800af64:	20000ec0 	.word	0x20000ec0

0800af68 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b086      	sub	sp, #24
 800af6c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800af6e:	2300      	movs	r3, #0
 800af70:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af72:	4b4f      	ldr	r3, [pc, #316]	@ (800b0b0 <xTaskIncrementTick+0x148>)
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	2b00      	cmp	r3, #0
 800af78:	f040 8090 	bne.w	800b09c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800af7c:	4b4d      	ldr	r3, [pc, #308]	@ (800b0b4 <xTaskIncrementTick+0x14c>)
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	3301      	adds	r3, #1
 800af82:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800af84:	4a4b      	ldr	r2, [pc, #300]	@ (800b0b4 <xTaskIncrementTick+0x14c>)
 800af86:	693b      	ldr	r3, [r7, #16]
 800af88:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800af8a:	693b      	ldr	r3, [r7, #16]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d121      	bne.n	800afd4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800af90:	4b49      	ldr	r3, [pc, #292]	@ (800b0b8 <xTaskIncrementTick+0x150>)
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d00b      	beq.n	800afb2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800af9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af9e:	f383 8811 	msr	BASEPRI, r3
 800afa2:	f3bf 8f6f 	isb	sy
 800afa6:	f3bf 8f4f 	dsb	sy
 800afaa:	603b      	str	r3, [r7, #0]
}
 800afac:	bf00      	nop
 800afae:	bf00      	nop
 800afb0:	e7fd      	b.n	800afae <xTaskIncrementTick+0x46>
 800afb2:	4b41      	ldr	r3, [pc, #260]	@ (800b0b8 <xTaskIncrementTick+0x150>)
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	60fb      	str	r3, [r7, #12]
 800afb8:	4b40      	ldr	r3, [pc, #256]	@ (800b0bc <xTaskIncrementTick+0x154>)
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	4a3e      	ldr	r2, [pc, #248]	@ (800b0b8 <xTaskIncrementTick+0x150>)
 800afbe:	6013      	str	r3, [r2, #0]
 800afc0:	4a3e      	ldr	r2, [pc, #248]	@ (800b0bc <xTaskIncrementTick+0x154>)
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	6013      	str	r3, [r2, #0]
 800afc6:	4b3e      	ldr	r3, [pc, #248]	@ (800b0c0 <xTaskIncrementTick+0x158>)
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	3301      	adds	r3, #1
 800afcc:	4a3c      	ldr	r2, [pc, #240]	@ (800b0c0 <xTaskIncrementTick+0x158>)
 800afce:	6013      	str	r3, [r2, #0]
 800afd0:	f000 fae2 	bl	800b598 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800afd4:	4b3b      	ldr	r3, [pc, #236]	@ (800b0c4 <xTaskIncrementTick+0x15c>)
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	693a      	ldr	r2, [r7, #16]
 800afda:	429a      	cmp	r2, r3
 800afdc:	d349      	bcc.n	800b072 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800afde:	4b36      	ldr	r3, [pc, #216]	@ (800b0b8 <xTaskIncrementTick+0x150>)
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d104      	bne.n	800aff2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800afe8:	4b36      	ldr	r3, [pc, #216]	@ (800b0c4 <xTaskIncrementTick+0x15c>)
 800afea:	f04f 32ff 	mov.w	r2, #4294967295
 800afee:	601a      	str	r2, [r3, #0]
					break;
 800aff0:	e03f      	b.n	800b072 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aff2:	4b31      	ldr	r3, [pc, #196]	@ (800b0b8 <xTaskIncrementTick+0x150>)
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	68db      	ldr	r3, [r3, #12]
 800aff8:	68db      	ldr	r3, [r3, #12]
 800affa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800affc:	68bb      	ldr	r3, [r7, #8]
 800affe:	685b      	ldr	r3, [r3, #4]
 800b000:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b002:	693a      	ldr	r2, [r7, #16]
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	429a      	cmp	r2, r3
 800b008:	d203      	bcs.n	800b012 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b00a:	4a2e      	ldr	r2, [pc, #184]	@ (800b0c4 <xTaskIncrementTick+0x15c>)
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b010:	e02f      	b.n	800b072 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b012:	68bb      	ldr	r3, [r7, #8]
 800b014:	3304      	adds	r3, #4
 800b016:	4618      	mov	r0, r3
 800b018:	f7fe fe80 	bl	8009d1c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b01c:	68bb      	ldr	r3, [r7, #8]
 800b01e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b020:	2b00      	cmp	r3, #0
 800b022:	d004      	beq.n	800b02e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b024:	68bb      	ldr	r3, [r7, #8]
 800b026:	3318      	adds	r3, #24
 800b028:	4618      	mov	r0, r3
 800b02a:	f7fe fe77 	bl	8009d1c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b032:	4b25      	ldr	r3, [pc, #148]	@ (800b0c8 <xTaskIncrementTick+0x160>)
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	429a      	cmp	r2, r3
 800b038:	d903      	bls.n	800b042 <xTaskIncrementTick+0xda>
 800b03a:	68bb      	ldr	r3, [r7, #8]
 800b03c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b03e:	4a22      	ldr	r2, [pc, #136]	@ (800b0c8 <xTaskIncrementTick+0x160>)
 800b040:	6013      	str	r3, [r2, #0]
 800b042:	68bb      	ldr	r3, [r7, #8]
 800b044:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b046:	4613      	mov	r3, r2
 800b048:	009b      	lsls	r3, r3, #2
 800b04a:	4413      	add	r3, r2
 800b04c:	009b      	lsls	r3, r3, #2
 800b04e:	4a1f      	ldr	r2, [pc, #124]	@ (800b0cc <xTaskIncrementTick+0x164>)
 800b050:	441a      	add	r2, r3
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	3304      	adds	r3, #4
 800b056:	4619      	mov	r1, r3
 800b058:	4610      	mov	r0, r2
 800b05a:	f7fe fe02 	bl	8009c62 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b05e:	68bb      	ldr	r3, [r7, #8]
 800b060:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b062:	4b1b      	ldr	r3, [pc, #108]	@ (800b0d0 <xTaskIncrementTick+0x168>)
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b068:	429a      	cmp	r2, r3
 800b06a:	d3b8      	bcc.n	800afde <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b06c:	2301      	movs	r3, #1
 800b06e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b070:	e7b5      	b.n	800afde <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b072:	4b17      	ldr	r3, [pc, #92]	@ (800b0d0 <xTaskIncrementTick+0x168>)
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b078:	4914      	ldr	r1, [pc, #80]	@ (800b0cc <xTaskIncrementTick+0x164>)
 800b07a:	4613      	mov	r3, r2
 800b07c:	009b      	lsls	r3, r3, #2
 800b07e:	4413      	add	r3, r2
 800b080:	009b      	lsls	r3, r3, #2
 800b082:	440b      	add	r3, r1
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	2b01      	cmp	r3, #1
 800b088:	d901      	bls.n	800b08e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800b08a:	2301      	movs	r3, #1
 800b08c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b08e:	4b11      	ldr	r3, [pc, #68]	@ (800b0d4 <xTaskIncrementTick+0x16c>)
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	2b00      	cmp	r3, #0
 800b094:	d007      	beq.n	800b0a6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800b096:	2301      	movs	r3, #1
 800b098:	617b      	str	r3, [r7, #20]
 800b09a:	e004      	b.n	800b0a6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b09c:	4b0e      	ldr	r3, [pc, #56]	@ (800b0d8 <xTaskIncrementTick+0x170>)
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	3301      	adds	r3, #1
 800b0a2:	4a0d      	ldr	r2, [pc, #52]	@ (800b0d8 <xTaskIncrementTick+0x170>)
 800b0a4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b0a6:	697b      	ldr	r3, [r7, #20]
}
 800b0a8:	4618      	mov	r0, r3
 800b0aa:	3718      	adds	r7, #24
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	bd80      	pop	{r7, pc}
 800b0b0:	20000ee4 	.word	0x20000ee4
 800b0b4:	20000ec0 	.word	0x20000ec0
 800b0b8:	20000e74 	.word	0x20000e74
 800b0bc:	20000e78 	.word	0x20000e78
 800b0c0:	20000ed4 	.word	0x20000ed4
 800b0c4:	20000edc 	.word	0x20000edc
 800b0c8:	20000ec4 	.word	0x20000ec4
 800b0cc:	200009ec 	.word	0x200009ec
 800b0d0:	200009e8 	.word	0x200009e8
 800b0d4:	20000ed0 	.word	0x20000ed0
 800b0d8:	20000ecc 	.word	0x20000ecc

0800b0dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b0dc:	b480      	push	{r7}
 800b0de:	b085      	sub	sp, #20
 800b0e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b0e2:	4b2b      	ldr	r3, [pc, #172]	@ (800b190 <vTaskSwitchContext+0xb4>)
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d003      	beq.n	800b0f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b0ea:	4b2a      	ldr	r3, [pc, #168]	@ (800b194 <vTaskSwitchContext+0xb8>)
 800b0ec:	2201      	movs	r2, #1
 800b0ee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b0f0:	e047      	b.n	800b182 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800b0f2:	4b28      	ldr	r3, [pc, #160]	@ (800b194 <vTaskSwitchContext+0xb8>)
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b0f8:	4b27      	ldr	r3, [pc, #156]	@ (800b198 <vTaskSwitchContext+0xbc>)
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	60fb      	str	r3, [r7, #12]
 800b0fe:	e011      	b.n	800b124 <vTaskSwitchContext+0x48>
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	2b00      	cmp	r3, #0
 800b104:	d10b      	bne.n	800b11e <vTaskSwitchContext+0x42>
	__asm volatile
 800b106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b10a:	f383 8811 	msr	BASEPRI, r3
 800b10e:	f3bf 8f6f 	isb	sy
 800b112:	f3bf 8f4f 	dsb	sy
 800b116:	607b      	str	r3, [r7, #4]
}
 800b118:	bf00      	nop
 800b11a:	bf00      	nop
 800b11c:	e7fd      	b.n	800b11a <vTaskSwitchContext+0x3e>
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	3b01      	subs	r3, #1
 800b122:	60fb      	str	r3, [r7, #12]
 800b124:	491d      	ldr	r1, [pc, #116]	@ (800b19c <vTaskSwitchContext+0xc0>)
 800b126:	68fa      	ldr	r2, [r7, #12]
 800b128:	4613      	mov	r3, r2
 800b12a:	009b      	lsls	r3, r3, #2
 800b12c:	4413      	add	r3, r2
 800b12e:	009b      	lsls	r3, r3, #2
 800b130:	440b      	add	r3, r1
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	2b00      	cmp	r3, #0
 800b136:	d0e3      	beq.n	800b100 <vTaskSwitchContext+0x24>
 800b138:	68fa      	ldr	r2, [r7, #12]
 800b13a:	4613      	mov	r3, r2
 800b13c:	009b      	lsls	r3, r3, #2
 800b13e:	4413      	add	r3, r2
 800b140:	009b      	lsls	r3, r3, #2
 800b142:	4a16      	ldr	r2, [pc, #88]	@ (800b19c <vTaskSwitchContext+0xc0>)
 800b144:	4413      	add	r3, r2
 800b146:	60bb      	str	r3, [r7, #8]
 800b148:	68bb      	ldr	r3, [r7, #8]
 800b14a:	685b      	ldr	r3, [r3, #4]
 800b14c:	685a      	ldr	r2, [r3, #4]
 800b14e:	68bb      	ldr	r3, [r7, #8]
 800b150:	605a      	str	r2, [r3, #4]
 800b152:	68bb      	ldr	r3, [r7, #8]
 800b154:	685a      	ldr	r2, [r3, #4]
 800b156:	68bb      	ldr	r3, [r7, #8]
 800b158:	3308      	adds	r3, #8
 800b15a:	429a      	cmp	r2, r3
 800b15c:	d104      	bne.n	800b168 <vTaskSwitchContext+0x8c>
 800b15e:	68bb      	ldr	r3, [r7, #8]
 800b160:	685b      	ldr	r3, [r3, #4]
 800b162:	685a      	ldr	r2, [r3, #4]
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	605a      	str	r2, [r3, #4]
 800b168:	68bb      	ldr	r3, [r7, #8]
 800b16a:	685b      	ldr	r3, [r3, #4]
 800b16c:	68db      	ldr	r3, [r3, #12]
 800b16e:	4a0c      	ldr	r2, [pc, #48]	@ (800b1a0 <vTaskSwitchContext+0xc4>)
 800b170:	6013      	str	r3, [r2, #0]
 800b172:	4a09      	ldr	r2, [pc, #36]	@ (800b198 <vTaskSwitchContext+0xbc>)
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b178:	4b09      	ldr	r3, [pc, #36]	@ (800b1a0 <vTaskSwitchContext+0xc4>)
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	3354      	adds	r3, #84	@ 0x54
 800b17e:	4a09      	ldr	r2, [pc, #36]	@ (800b1a4 <vTaskSwitchContext+0xc8>)
 800b180:	6013      	str	r3, [r2, #0]
}
 800b182:	bf00      	nop
 800b184:	3714      	adds	r7, #20
 800b186:	46bd      	mov	sp, r7
 800b188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b18c:	4770      	bx	lr
 800b18e:	bf00      	nop
 800b190:	20000ee4 	.word	0x20000ee4
 800b194:	20000ed0 	.word	0x20000ed0
 800b198:	20000ec4 	.word	0x20000ec4
 800b19c:	200009ec 	.word	0x200009ec
 800b1a0:	200009e8 	.word	0x200009e8
 800b1a4:	20000030 	.word	0x20000030

0800b1a8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b084      	sub	sp, #16
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
 800b1b0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d10b      	bne.n	800b1d0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b1b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1bc:	f383 8811 	msr	BASEPRI, r3
 800b1c0:	f3bf 8f6f 	isb	sy
 800b1c4:	f3bf 8f4f 	dsb	sy
 800b1c8:	60fb      	str	r3, [r7, #12]
}
 800b1ca:	bf00      	nop
 800b1cc:	bf00      	nop
 800b1ce:	e7fd      	b.n	800b1cc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b1d0:	4b07      	ldr	r3, [pc, #28]	@ (800b1f0 <vTaskPlaceOnEventList+0x48>)
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	3318      	adds	r3, #24
 800b1d6:	4619      	mov	r1, r3
 800b1d8:	6878      	ldr	r0, [r7, #4]
 800b1da:	f7fe fd66 	bl	8009caa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b1de:	2101      	movs	r1, #1
 800b1e0:	6838      	ldr	r0, [r7, #0]
 800b1e2:	f000 fa87 	bl	800b6f4 <prvAddCurrentTaskToDelayedList>
}
 800b1e6:	bf00      	nop
 800b1e8:	3710      	adds	r7, #16
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	bd80      	pop	{r7, pc}
 800b1ee:	bf00      	nop
 800b1f0:	200009e8 	.word	0x200009e8

0800b1f4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	b086      	sub	sp, #24
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	60f8      	str	r0, [r7, #12]
 800b1fc:	60b9      	str	r1, [r7, #8]
 800b1fe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	2b00      	cmp	r3, #0
 800b204:	d10b      	bne.n	800b21e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800b206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b20a:	f383 8811 	msr	BASEPRI, r3
 800b20e:	f3bf 8f6f 	isb	sy
 800b212:	f3bf 8f4f 	dsb	sy
 800b216:	617b      	str	r3, [r7, #20]
}
 800b218:	bf00      	nop
 800b21a:	bf00      	nop
 800b21c:	e7fd      	b.n	800b21a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b21e:	4b0a      	ldr	r3, [pc, #40]	@ (800b248 <vTaskPlaceOnEventListRestricted+0x54>)
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	3318      	adds	r3, #24
 800b224:	4619      	mov	r1, r3
 800b226:	68f8      	ldr	r0, [r7, #12]
 800b228:	f7fe fd1b 	bl	8009c62 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d002      	beq.n	800b238 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800b232:	f04f 33ff 	mov.w	r3, #4294967295
 800b236:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b238:	6879      	ldr	r1, [r7, #4]
 800b23a:	68b8      	ldr	r0, [r7, #8]
 800b23c:	f000 fa5a 	bl	800b6f4 <prvAddCurrentTaskToDelayedList>
	}
 800b240:	bf00      	nop
 800b242:	3718      	adds	r7, #24
 800b244:	46bd      	mov	sp, r7
 800b246:	bd80      	pop	{r7, pc}
 800b248:	200009e8 	.word	0x200009e8

0800b24c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b24c:	b580      	push	{r7, lr}
 800b24e:	b086      	sub	sp, #24
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	68db      	ldr	r3, [r3, #12]
 800b258:	68db      	ldr	r3, [r3, #12]
 800b25a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b25c:	693b      	ldr	r3, [r7, #16]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d10b      	bne.n	800b27a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b266:	f383 8811 	msr	BASEPRI, r3
 800b26a:	f3bf 8f6f 	isb	sy
 800b26e:	f3bf 8f4f 	dsb	sy
 800b272:	60fb      	str	r3, [r7, #12]
}
 800b274:	bf00      	nop
 800b276:	bf00      	nop
 800b278:	e7fd      	b.n	800b276 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b27a:	693b      	ldr	r3, [r7, #16]
 800b27c:	3318      	adds	r3, #24
 800b27e:	4618      	mov	r0, r3
 800b280:	f7fe fd4c 	bl	8009d1c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b284:	4b1d      	ldr	r3, [pc, #116]	@ (800b2fc <xTaskRemoveFromEventList+0xb0>)
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d11d      	bne.n	800b2c8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b28c:	693b      	ldr	r3, [r7, #16]
 800b28e:	3304      	adds	r3, #4
 800b290:	4618      	mov	r0, r3
 800b292:	f7fe fd43 	bl	8009d1c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b296:	693b      	ldr	r3, [r7, #16]
 800b298:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b29a:	4b19      	ldr	r3, [pc, #100]	@ (800b300 <xTaskRemoveFromEventList+0xb4>)
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	429a      	cmp	r2, r3
 800b2a0:	d903      	bls.n	800b2aa <xTaskRemoveFromEventList+0x5e>
 800b2a2:	693b      	ldr	r3, [r7, #16]
 800b2a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2a6:	4a16      	ldr	r2, [pc, #88]	@ (800b300 <xTaskRemoveFromEventList+0xb4>)
 800b2a8:	6013      	str	r3, [r2, #0]
 800b2aa:	693b      	ldr	r3, [r7, #16]
 800b2ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2ae:	4613      	mov	r3, r2
 800b2b0:	009b      	lsls	r3, r3, #2
 800b2b2:	4413      	add	r3, r2
 800b2b4:	009b      	lsls	r3, r3, #2
 800b2b6:	4a13      	ldr	r2, [pc, #76]	@ (800b304 <xTaskRemoveFromEventList+0xb8>)
 800b2b8:	441a      	add	r2, r3
 800b2ba:	693b      	ldr	r3, [r7, #16]
 800b2bc:	3304      	adds	r3, #4
 800b2be:	4619      	mov	r1, r3
 800b2c0:	4610      	mov	r0, r2
 800b2c2:	f7fe fcce 	bl	8009c62 <vListInsertEnd>
 800b2c6:	e005      	b.n	800b2d4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b2c8:	693b      	ldr	r3, [r7, #16]
 800b2ca:	3318      	adds	r3, #24
 800b2cc:	4619      	mov	r1, r3
 800b2ce:	480e      	ldr	r0, [pc, #56]	@ (800b308 <xTaskRemoveFromEventList+0xbc>)
 800b2d0:	f7fe fcc7 	bl	8009c62 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b2d4:	693b      	ldr	r3, [r7, #16]
 800b2d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2d8:	4b0c      	ldr	r3, [pc, #48]	@ (800b30c <xTaskRemoveFromEventList+0xc0>)
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2de:	429a      	cmp	r2, r3
 800b2e0:	d905      	bls.n	800b2ee <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b2e2:	2301      	movs	r3, #1
 800b2e4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b2e6:	4b0a      	ldr	r3, [pc, #40]	@ (800b310 <xTaskRemoveFromEventList+0xc4>)
 800b2e8:	2201      	movs	r2, #1
 800b2ea:	601a      	str	r2, [r3, #0]
 800b2ec:	e001      	b.n	800b2f2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b2f2:	697b      	ldr	r3, [r7, #20]
}
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	3718      	adds	r7, #24
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	bd80      	pop	{r7, pc}
 800b2fc:	20000ee4 	.word	0x20000ee4
 800b300:	20000ec4 	.word	0x20000ec4
 800b304:	200009ec 	.word	0x200009ec
 800b308:	20000e7c 	.word	0x20000e7c
 800b30c:	200009e8 	.word	0x200009e8
 800b310:	20000ed0 	.word	0x20000ed0

0800b314 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b314:	b480      	push	{r7}
 800b316:	b083      	sub	sp, #12
 800b318:	af00      	add	r7, sp, #0
 800b31a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b31c:	4b06      	ldr	r3, [pc, #24]	@ (800b338 <vTaskInternalSetTimeOutState+0x24>)
 800b31e:	681a      	ldr	r2, [r3, #0]
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b324:	4b05      	ldr	r3, [pc, #20]	@ (800b33c <vTaskInternalSetTimeOutState+0x28>)
 800b326:	681a      	ldr	r2, [r3, #0]
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	605a      	str	r2, [r3, #4]
}
 800b32c:	bf00      	nop
 800b32e:	370c      	adds	r7, #12
 800b330:	46bd      	mov	sp, r7
 800b332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b336:	4770      	bx	lr
 800b338:	20000ed4 	.word	0x20000ed4
 800b33c:	20000ec0 	.word	0x20000ec0

0800b340 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b340:	b580      	push	{r7, lr}
 800b342:	b088      	sub	sp, #32
 800b344:	af00      	add	r7, sp, #0
 800b346:	6078      	str	r0, [r7, #4]
 800b348:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d10b      	bne.n	800b368 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b354:	f383 8811 	msr	BASEPRI, r3
 800b358:	f3bf 8f6f 	isb	sy
 800b35c:	f3bf 8f4f 	dsb	sy
 800b360:	613b      	str	r3, [r7, #16]
}
 800b362:	bf00      	nop
 800b364:	bf00      	nop
 800b366:	e7fd      	b.n	800b364 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d10b      	bne.n	800b386 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b36e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b372:	f383 8811 	msr	BASEPRI, r3
 800b376:	f3bf 8f6f 	isb	sy
 800b37a:	f3bf 8f4f 	dsb	sy
 800b37e:	60fb      	str	r3, [r7, #12]
}
 800b380:	bf00      	nop
 800b382:	bf00      	nop
 800b384:	e7fd      	b.n	800b382 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b386:	f000 fe97 	bl	800c0b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b38a:	4b1d      	ldr	r3, [pc, #116]	@ (800b400 <xTaskCheckForTimeOut+0xc0>)
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	685b      	ldr	r3, [r3, #4]
 800b394:	69ba      	ldr	r2, [r7, #24]
 800b396:	1ad3      	subs	r3, r2, r3
 800b398:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3a2:	d102      	bne.n	800b3aa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	61fb      	str	r3, [r7, #28]
 800b3a8:	e023      	b.n	800b3f2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681a      	ldr	r2, [r3, #0]
 800b3ae:	4b15      	ldr	r3, [pc, #84]	@ (800b404 <xTaskCheckForTimeOut+0xc4>)
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	429a      	cmp	r2, r3
 800b3b4:	d007      	beq.n	800b3c6 <xTaskCheckForTimeOut+0x86>
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	685b      	ldr	r3, [r3, #4]
 800b3ba:	69ba      	ldr	r2, [r7, #24]
 800b3bc:	429a      	cmp	r2, r3
 800b3be:	d302      	bcc.n	800b3c6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b3c0:	2301      	movs	r3, #1
 800b3c2:	61fb      	str	r3, [r7, #28]
 800b3c4:	e015      	b.n	800b3f2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	697a      	ldr	r2, [r7, #20]
 800b3cc:	429a      	cmp	r2, r3
 800b3ce:	d20b      	bcs.n	800b3e8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	681a      	ldr	r2, [r3, #0]
 800b3d4:	697b      	ldr	r3, [r7, #20]
 800b3d6:	1ad2      	subs	r2, r2, r3
 800b3d8:	683b      	ldr	r3, [r7, #0]
 800b3da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b3dc:	6878      	ldr	r0, [r7, #4]
 800b3de:	f7ff ff99 	bl	800b314 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	61fb      	str	r3, [r7, #28]
 800b3e6:	e004      	b.n	800b3f2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b3e8:	683b      	ldr	r3, [r7, #0]
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b3ee:	2301      	movs	r3, #1
 800b3f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b3f2:	f000 fe93 	bl	800c11c <vPortExitCritical>

	return xReturn;
 800b3f6:	69fb      	ldr	r3, [r7, #28]
}
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	3720      	adds	r7, #32
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	bd80      	pop	{r7, pc}
 800b400:	20000ec0 	.word	0x20000ec0
 800b404:	20000ed4 	.word	0x20000ed4

0800b408 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b408:	b480      	push	{r7}
 800b40a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b40c:	4b03      	ldr	r3, [pc, #12]	@ (800b41c <vTaskMissedYield+0x14>)
 800b40e:	2201      	movs	r2, #1
 800b410:	601a      	str	r2, [r3, #0]
}
 800b412:	bf00      	nop
 800b414:	46bd      	mov	sp, r7
 800b416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41a:	4770      	bx	lr
 800b41c:	20000ed0 	.word	0x20000ed0

0800b420 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b420:	b580      	push	{r7, lr}
 800b422:	b082      	sub	sp, #8
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b428:	f000 f852 	bl	800b4d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b42c:	4b06      	ldr	r3, [pc, #24]	@ (800b448 <prvIdleTask+0x28>)
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	2b01      	cmp	r3, #1
 800b432:	d9f9      	bls.n	800b428 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b434:	4b05      	ldr	r3, [pc, #20]	@ (800b44c <prvIdleTask+0x2c>)
 800b436:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b43a:	601a      	str	r2, [r3, #0]
 800b43c:	f3bf 8f4f 	dsb	sy
 800b440:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b444:	e7f0      	b.n	800b428 <prvIdleTask+0x8>
 800b446:	bf00      	nop
 800b448:	200009ec 	.word	0x200009ec
 800b44c:	e000ed04 	.word	0xe000ed04

0800b450 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b450:	b580      	push	{r7, lr}
 800b452:	b082      	sub	sp, #8
 800b454:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b456:	2300      	movs	r3, #0
 800b458:	607b      	str	r3, [r7, #4]
 800b45a:	e00c      	b.n	800b476 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b45c:	687a      	ldr	r2, [r7, #4]
 800b45e:	4613      	mov	r3, r2
 800b460:	009b      	lsls	r3, r3, #2
 800b462:	4413      	add	r3, r2
 800b464:	009b      	lsls	r3, r3, #2
 800b466:	4a12      	ldr	r2, [pc, #72]	@ (800b4b0 <prvInitialiseTaskLists+0x60>)
 800b468:	4413      	add	r3, r2
 800b46a:	4618      	mov	r0, r3
 800b46c:	f7fe fbcc 	bl	8009c08 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	3301      	adds	r3, #1
 800b474:	607b      	str	r3, [r7, #4]
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	2b37      	cmp	r3, #55	@ 0x37
 800b47a:	d9ef      	bls.n	800b45c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b47c:	480d      	ldr	r0, [pc, #52]	@ (800b4b4 <prvInitialiseTaskLists+0x64>)
 800b47e:	f7fe fbc3 	bl	8009c08 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b482:	480d      	ldr	r0, [pc, #52]	@ (800b4b8 <prvInitialiseTaskLists+0x68>)
 800b484:	f7fe fbc0 	bl	8009c08 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b488:	480c      	ldr	r0, [pc, #48]	@ (800b4bc <prvInitialiseTaskLists+0x6c>)
 800b48a:	f7fe fbbd 	bl	8009c08 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b48e:	480c      	ldr	r0, [pc, #48]	@ (800b4c0 <prvInitialiseTaskLists+0x70>)
 800b490:	f7fe fbba 	bl	8009c08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b494:	480b      	ldr	r0, [pc, #44]	@ (800b4c4 <prvInitialiseTaskLists+0x74>)
 800b496:	f7fe fbb7 	bl	8009c08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b49a:	4b0b      	ldr	r3, [pc, #44]	@ (800b4c8 <prvInitialiseTaskLists+0x78>)
 800b49c:	4a05      	ldr	r2, [pc, #20]	@ (800b4b4 <prvInitialiseTaskLists+0x64>)
 800b49e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b4a0:	4b0a      	ldr	r3, [pc, #40]	@ (800b4cc <prvInitialiseTaskLists+0x7c>)
 800b4a2:	4a05      	ldr	r2, [pc, #20]	@ (800b4b8 <prvInitialiseTaskLists+0x68>)
 800b4a4:	601a      	str	r2, [r3, #0]
}
 800b4a6:	bf00      	nop
 800b4a8:	3708      	adds	r7, #8
 800b4aa:	46bd      	mov	sp, r7
 800b4ac:	bd80      	pop	{r7, pc}
 800b4ae:	bf00      	nop
 800b4b0:	200009ec 	.word	0x200009ec
 800b4b4:	20000e4c 	.word	0x20000e4c
 800b4b8:	20000e60 	.word	0x20000e60
 800b4bc:	20000e7c 	.word	0x20000e7c
 800b4c0:	20000e90 	.word	0x20000e90
 800b4c4:	20000ea8 	.word	0x20000ea8
 800b4c8:	20000e74 	.word	0x20000e74
 800b4cc:	20000e78 	.word	0x20000e78

0800b4d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	b082      	sub	sp, #8
 800b4d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b4d6:	e019      	b.n	800b50c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b4d8:	f000 fdee 	bl	800c0b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b4dc:	4b10      	ldr	r3, [pc, #64]	@ (800b520 <prvCheckTasksWaitingTermination+0x50>)
 800b4de:	68db      	ldr	r3, [r3, #12]
 800b4e0:	68db      	ldr	r3, [r3, #12]
 800b4e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	3304      	adds	r3, #4
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	f7fe fc17 	bl	8009d1c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b4ee:	4b0d      	ldr	r3, [pc, #52]	@ (800b524 <prvCheckTasksWaitingTermination+0x54>)
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	3b01      	subs	r3, #1
 800b4f4:	4a0b      	ldr	r2, [pc, #44]	@ (800b524 <prvCheckTasksWaitingTermination+0x54>)
 800b4f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b4f8:	4b0b      	ldr	r3, [pc, #44]	@ (800b528 <prvCheckTasksWaitingTermination+0x58>)
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	3b01      	subs	r3, #1
 800b4fe:	4a0a      	ldr	r2, [pc, #40]	@ (800b528 <prvCheckTasksWaitingTermination+0x58>)
 800b500:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b502:	f000 fe0b 	bl	800c11c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b506:	6878      	ldr	r0, [r7, #4]
 800b508:	f000 f810 	bl	800b52c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b50c:	4b06      	ldr	r3, [pc, #24]	@ (800b528 <prvCheckTasksWaitingTermination+0x58>)
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d1e1      	bne.n	800b4d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b514:	bf00      	nop
 800b516:	bf00      	nop
 800b518:	3708      	adds	r7, #8
 800b51a:	46bd      	mov	sp, r7
 800b51c:	bd80      	pop	{r7, pc}
 800b51e:	bf00      	nop
 800b520:	20000e90 	.word	0x20000e90
 800b524:	20000ebc 	.word	0x20000ebc
 800b528:	20000ea4 	.word	0x20000ea4

0800b52c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b084      	sub	sp, #16
 800b530:	af00      	add	r7, sp, #0
 800b532:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	3354      	adds	r3, #84	@ 0x54
 800b538:	4618      	mov	r0, r3
 800b53a:	f001 fc85 	bl	800ce48 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b544:	2b00      	cmp	r3, #0
 800b546:	d108      	bne.n	800b55a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b54c:	4618      	mov	r0, r3
 800b54e:	f000 ffa3 	bl	800c498 <vPortFree>
				vPortFree( pxTCB );
 800b552:	6878      	ldr	r0, [r7, #4]
 800b554:	f000 ffa0 	bl	800c498 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b558:	e019      	b.n	800b58e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b560:	2b01      	cmp	r3, #1
 800b562:	d103      	bne.n	800b56c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b564:	6878      	ldr	r0, [r7, #4]
 800b566:	f000 ff97 	bl	800c498 <vPortFree>
	}
 800b56a:	e010      	b.n	800b58e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b572:	2b02      	cmp	r3, #2
 800b574:	d00b      	beq.n	800b58e <prvDeleteTCB+0x62>
	__asm volatile
 800b576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b57a:	f383 8811 	msr	BASEPRI, r3
 800b57e:	f3bf 8f6f 	isb	sy
 800b582:	f3bf 8f4f 	dsb	sy
 800b586:	60fb      	str	r3, [r7, #12]
}
 800b588:	bf00      	nop
 800b58a:	bf00      	nop
 800b58c:	e7fd      	b.n	800b58a <prvDeleteTCB+0x5e>
	}
 800b58e:	bf00      	nop
 800b590:	3710      	adds	r7, #16
 800b592:	46bd      	mov	sp, r7
 800b594:	bd80      	pop	{r7, pc}
	...

0800b598 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b598:	b480      	push	{r7}
 800b59a:	b083      	sub	sp, #12
 800b59c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b59e:	4b0c      	ldr	r3, [pc, #48]	@ (800b5d0 <prvResetNextTaskUnblockTime+0x38>)
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d104      	bne.n	800b5b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b5a8:	4b0a      	ldr	r3, [pc, #40]	@ (800b5d4 <prvResetNextTaskUnblockTime+0x3c>)
 800b5aa:	f04f 32ff 	mov.w	r2, #4294967295
 800b5ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b5b0:	e008      	b.n	800b5c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5b2:	4b07      	ldr	r3, [pc, #28]	@ (800b5d0 <prvResetNextTaskUnblockTime+0x38>)
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	68db      	ldr	r3, [r3, #12]
 800b5b8:	68db      	ldr	r3, [r3, #12]
 800b5ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	685b      	ldr	r3, [r3, #4]
 800b5c0:	4a04      	ldr	r2, [pc, #16]	@ (800b5d4 <prvResetNextTaskUnblockTime+0x3c>)
 800b5c2:	6013      	str	r3, [r2, #0]
}
 800b5c4:	bf00      	nop
 800b5c6:	370c      	adds	r7, #12
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ce:	4770      	bx	lr
 800b5d0:	20000e74 	.word	0x20000e74
 800b5d4:	20000edc 	.word	0x20000edc

0800b5d8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b5d8:	b480      	push	{r7}
 800b5da:	b083      	sub	sp, #12
 800b5dc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b5de:	4b0b      	ldr	r3, [pc, #44]	@ (800b60c <xTaskGetSchedulerState+0x34>)
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d102      	bne.n	800b5ec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b5e6:	2301      	movs	r3, #1
 800b5e8:	607b      	str	r3, [r7, #4]
 800b5ea:	e008      	b.n	800b5fe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b5ec:	4b08      	ldr	r3, [pc, #32]	@ (800b610 <xTaskGetSchedulerState+0x38>)
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d102      	bne.n	800b5fa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b5f4:	2302      	movs	r3, #2
 800b5f6:	607b      	str	r3, [r7, #4]
 800b5f8:	e001      	b.n	800b5fe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b5fe:	687b      	ldr	r3, [r7, #4]
	}
 800b600:	4618      	mov	r0, r3
 800b602:	370c      	adds	r7, #12
 800b604:	46bd      	mov	sp, r7
 800b606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60a:	4770      	bx	lr
 800b60c:	20000ec8 	.word	0x20000ec8
 800b610:	20000ee4 	.word	0x20000ee4

0800b614 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b614:	b580      	push	{r7, lr}
 800b616:	b086      	sub	sp, #24
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b620:	2300      	movs	r3, #0
 800b622:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d058      	beq.n	800b6dc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b62a:	4b2f      	ldr	r3, [pc, #188]	@ (800b6e8 <xTaskPriorityDisinherit+0xd4>)
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	693a      	ldr	r2, [r7, #16]
 800b630:	429a      	cmp	r2, r3
 800b632:	d00b      	beq.n	800b64c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b638:	f383 8811 	msr	BASEPRI, r3
 800b63c:	f3bf 8f6f 	isb	sy
 800b640:	f3bf 8f4f 	dsb	sy
 800b644:	60fb      	str	r3, [r7, #12]
}
 800b646:	bf00      	nop
 800b648:	bf00      	nop
 800b64a:	e7fd      	b.n	800b648 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b64c:	693b      	ldr	r3, [r7, #16]
 800b64e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b650:	2b00      	cmp	r3, #0
 800b652:	d10b      	bne.n	800b66c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b658:	f383 8811 	msr	BASEPRI, r3
 800b65c:	f3bf 8f6f 	isb	sy
 800b660:	f3bf 8f4f 	dsb	sy
 800b664:	60bb      	str	r3, [r7, #8]
}
 800b666:	bf00      	nop
 800b668:	bf00      	nop
 800b66a:	e7fd      	b.n	800b668 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b66c:	693b      	ldr	r3, [r7, #16]
 800b66e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b670:	1e5a      	subs	r2, r3, #1
 800b672:	693b      	ldr	r3, [r7, #16]
 800b674:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b676:	693b      	ldr	r3, [r7, #16]
 800b678:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b67a:	693b      	ldr	r3, [r7, #16]
 800b67c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b67e:	429a      	cmp	r2, r3
 800b680:	d02c      	beq.n	800b6dc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b682:	693b      	ldr	r3, [r7, #16]
 800b684:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b686:	2b00      	cmp	r3, #0
 800b688:	d128      	bne.n	800b6dc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b68a:	693b      	ldr	r3, [r7, #16]
 800b68c:	3304      	adds	r3, #4
 800b68e:	4618      	mov	r0, r3
 800b690:	f7fe fb44 	bl	8009d1c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b694:	693b      	ldr	r3, [r7, #16]
 800b696:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b698:	693b      	ldr	r3, [r7, #16]
 800b69a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b69c:	693b      	ldr	r3, [r7, #16]
 800b69e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6a0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b6a4:	693b      	ldr	r3, [r7, #16]
 800b6a6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b6a8:	693b      	ldr	r3, [r7, #16]
 800b6aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6ac:	4b0f      	ldr	r3, [pc, #60]	@ (800b6ec <xTaskPriorityDisinherit+0xd8>)
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	429a      	cmp	r2, r3
 800b6b2:	d903      	bls.n	800b6bc <xTaskPriorityDisinherit+0xa8>
 800b6b4:	693b      	ldr	r3, [r7, #16]
 800b6b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6b8:	4a0c      	ldr	r2, [pc, #48]	@ (800b6ec <xTaskPriorityDisinherit+0xd8>)
 800b6ba:	6013      	str	r3, [r2, #0]
 800b6bc:	693b      	ldr	r3, [r7, #16]
 800b6be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6c0:	4613      	mov	r3, r2
 800b6c2:	009b      	lsls	r3, r3, #2
 800b6c4:	4413      	add	r3, r2
 800b6c6:	009b      	lsls	r3, r3, #2
 800b6c8:	4a09      	ldr	r2, [pc, #36]	@ (800b6f0 <xTaskPriorityDisinherit+0xdc>)
 800b6ca:	441a      	add	r2, r3
 800b6cc:	693b      	ldr	r3, [r7, #16]
 800b6ce:	3304      	adds	r3, #4
 800b6d0:	4619      	mov	r1, r3
 800b6d2:	4610      	mov	r0, r2
 800b6d4:	f7fe fac5 	bl	8009c62 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b6d8:	2301      	movs	r3, #1
 800b6da:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b6dc:	697b      	ldr	r3, [r7, #20]
	}
 800b6de:	4618      	mov	r0, r3
 800b6e0:	3718      	adds	r7, #24
 800b6e2:	46bd      	mov	sp, r7
 800b6e4:	bd80      	pop	{r7, pc}
 800b6e6:	bf00      	nop
 800b6e8:	200009e8 	.word	0x200009e8
 800b6ec:	20000ec4 	.word	0x20000ec4
 800b6f0:	200009ec 	.word	0x200009ec

0800b6f4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b6f4:	b580      	push	{r7, lr}
 800b6f6:	b084      	sub	sp, #16
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]
 800b6fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b6fe:	4b21      	ldr	r3, [pc, #132]	@ (800b784 <prvAddCurrentTaskToDelayedList+0x90>)
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b704:	4b20      	ldr	r3, [pc, #128]	@ (800b788 <prvAddCurrentTaskToDelayedList+0x94>)
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	3304      	adds	r3, #4
 800b70a:	4618      	mov	r0, r3
 800b70c:	f7fe fb06 	bl	8009d1c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b716:	d10a      	bne.n	800b72e <prvAddCurrentTaskToDelayedList+0x3a>
 800b718:	683b      	ldr	r3, [r7, #0]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d007      	beq.n	800b72e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b71e:	4b1a      	ldr	r3, [pc, #104]	@ (800b788 <prvAddCurrentTaskToDelayedList+0x94>)
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	3304      	adds	r3, #4
 800b724:	4619      	mov	r1, r3
 800b726:	4819      	ldr	r0, [pc, #100]	@ (800b78c <prvAddCurrentTaskToDelayedList+0x98>)
 800b728:	f7fe fa9b 	bl	8009c62 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b72c:	e026      	b.n	800b77c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b72e:	68fa      	ldr	r2, [r7, #12]
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	4413      	add	r3, r2
 800b734:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b736:	4b14      	ldr	r3, [pc, #80]	@ (800b788 <prvAddCurrentTaskToDelayedList+0x94>)
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	68ba      	ldr	r2, [r7, #8]
 800b73c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b73e:	68ba      	ldr	r2, [r7, #8]
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	429a      	cmp	r2, r3
 800b744:	d209      	bcs.n	800b75a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b746:	4b12      	ldr	r3, [pc, #72]	@ (800b790 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b748:	681a      	ldr	r2, [r3, #0]
 800b74a:	4b0f      	ldr	r3, [pc, #60]	@ (800b788 <prvAddCurrentTaskToDelayedList+0x94>)
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	3304      	adds	r3, #4
 800b750:	4619      	mov	r1, r3
 800b752:	4610      	mov	r0, r2
 800b754:	f7fe faa9 	bl	8009caa <vListInsert>
}
 800b758:	e010      	b.n	800b77c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b75a:	4b0e      	ldr	r3, [pc, #56]	@ (800b794 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b75c:	681a      	ldr	r2, [r3, #0]
 800b75e:	4b0a      	ldr	r3, [pc, #40]	@ (800b788 <prvAddCurrentTaskToDelayedList+0x94>)
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	3304      	adds	r3, #4
 800b764:	4619      	mov	r1, r3
 800b766:	4610      	mov	r0, r2
 800b768:	f7fe fa9f 	bl	8009caa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b76c:	4b0a      	ldr	r3, [pc, #40]	@ (800b798 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	68ba      	ldr	r2, [r7, #8]
 800b772:	429a      	cmp	r2, r3
 800b774:	d202      	bcs.n	800b77c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b776:	4a08      	ldr	r2, [pc, #32]	@ (800b798 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b778:	68bb      	ldr	r3, [r7, #8]
 800b77a:	6013      	str	r3, [r2, #0]
}
 800b77c:	bf00      	nop
 800b77e:	3710      	adds	r7, #16
 800b780:	46bd      	mov	sp, r7
 800b782:	bd80      	pop	{r7, pc}
 800b784:	20000ec0 	.word	0x20000ec0
 800b788:	200009e8 	.word	0x200009e8
 800b78c:	20000ea8 	.word	0x20000ea8
 800b790:	20000e78 	.word	0x20000e78
 800b794:	20000e74 	.word	0x20000e74
 800b798:	20000edc 	.word	0x20000edc

0800b79c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b79c:	b580      	push	{r7, lr}
 800b79e:	b08a      	sub	sp, #40	@ 0x28
 800b7a0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b7a2:	2300      	movs	r3, #0
 800b7a4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b7a6:	f000 fb13 	bl	800bdd0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b7aa:	4b1d      	ldr	r3, [pc, #116]	@ (800b820 <xTimerCreateTimerTask+0x84>)
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d021      	beq.n	800b7f6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b7ba:	1d3a      	adds	r2, r7, #4
 800b7bc:	f107 0108 	add.w	r1, r7, #8
 800b7c0:	f107 030c 	add.w	r3, r7, #12
 800b7c4:	4618      	mov	r0, r3
 800b7c6:	f7fe fa05 	bl	8009bd4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b7ca:	6879      	ldr	r1, [r7, #4]
 800b7cc:	68bb      	ldr	r3, [r7, #8]
 800b7ce:	68fa      	ldr	r2, [r7, #12]
 800b7d0:	9202      	str	r2, [sp, #8]
 800b7d2:	9301      	str	r3, [sp, #4]
 800b7d4:	2302      	movs	r3, #2
 800b7d6:	9300      	str	r3, [sp, #0]
 800b7d8:	2300      	movs	r3, #0
 800b7da:	460a      	mov	r2, r1
 800b7dc:	4911      	ldr	r1, [pc, #68]	@ (800b824 <xTimerCreateTimerTask+0x88>)
 800b7de:	4812      	ldr	r0, [pc, #72]	@ (800b828 <xTimerCreateTimerTask+0x8c>)
 800b7e0:	f7ff f8a2 	bl	800a928 <xTaskCreateStatic>
 800b7e4:	4603      	mov	r3, r0
 800b7e6:	4a11      	ldr	r2, [pc, #68]	@ (800b82c <xTimerCreateTimerTask+0x90>)
 800b7e8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b7ea:	4b10      	ldr	r3, [pc, #64]	@ (800b82c <xTimerCreateTimerTask+0x90>)
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d001      	beq.n	800b7f6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b7f2:	2301      	movs	r3, #1
 800b7f4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b7f6:	697b      	ldr	r3, [r7, #20]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d10b      	bne.n	800b814 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b7fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b800:	f383 8811 	msr	BASEPRI, r3
 800b804:	f3bf 8f6f 	isb	sy
 800b808:	f3bf 8f4f 	dsb	sy
 800b80c:	613b      	str	r3, [r7, #16]
}
 800b80e:	bf00      	nop
 800b810:	bf00      	nop
 800b812:	e7fd      	b.n	800b810 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b814:	697b      	ldr	r3, [r7, #20]
}
 800b816:	4618      	mov	r0, r3
 800b818:	3718      	adds	r7, #24
 800b81a:	46bd      	mov	sp, r7
 800b81c:	bd80      	pop	{r7, pc}
 800b81e:	bf00      	nop
 800b820:	20000f18 	.word	0x20000f18
 800b824:	0800d078 	.word	0x0800d078
 800b828:	0800b969 	.word	0x0800b969
 800b82c:	20000f1c 	.word	0x20000f1c

0800b830 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b830:	b580      	push	{r7, lr}
 800b832:	b08a      	sub	sp, #40	@ 0x28
 800b834:	af00      	add	r7, sp, #0
 800b836:	60f8      	str	r0, [r7, #12]
 800b838:	60b9      	str	r1, [r7, #8]
 800b83a:	607a      	str	r2, [r7, #4]
 800b83c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b83e:	2300      	movs	r3, #0
 800b840:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	2b00      	cmp	r3, #0
 800b846:	d10b      	bne.n	800b860 <xTimerGenericCommand+0x30>
	__asm volatile
 800b848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b84c:	f383 8811 	msr	BASEPRI, r3
 800b850:	f3bf 8f6f 	isb	sy
 800b854:	f3bf 8f4f 	dsb	sy
 800b858:	623b      	str	r3, [r7, #32]
}
 800b85a:	bf00      	nop
 800b85c:	bf00      	nop
 800b85e:	e7fd      	b.n	800b85c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b860:	4b19      	ldr	r3, [pc, #100]	@ (800b8c8 <xTimerGenericCommand+0x98>)
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	2b00      	cmp	r3, #0
 800b866:	d02a      	beq.n	800b8be <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b868:	68bb      	ldr	r3, [r7, #8]
 800b86a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b874:	68bb      	ldr	r3, [r7, #8]
 800b876:	2b05      	cmp	r3, #5
 800b878:	dc18      	bgt.n	800b8ac <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b87a:	f7ff fead 	bl	800b5d8 <xTaskGetSchedulerState>
 800b87e:	4603      	mov	r3, r0
 800b880:	2b02      	cmp	r3, #2
 800b882:	d109      	bne.n	800b898 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b884:	4b10      	ldr	r3, [pc, #64]	@ (800b8c8 <xTimerGenericCommand+0x98>)
 800b886:	6818      	ldr	r0, [r3, #0]
 800b888:	f107 0110 	add.w	r1, r7, #16
 800b88c:	2300      	movs	r3, #0
 800b88e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b890:	f7fe fbb4 	bl	8009ffc <xQueueGenericSend>
 800b894:	6278      	str	r0, [r7, #36]	@ 0x24
 800b896:	e012      	b.n	800b8be <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b898:	4b0b      	ldr	r3, [pc, #44]	@ (800b8c8 <xTimerGenericCommand+0x98>)
 800b89a:	6818      	ldr	r0, [r3, #0]
 800b89c:	f107 0110 	add.w	r1, r7, #16
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	f7fe fbaa 	bl	8009ffc <xQueueGenericSend>
 800b8a8:	6278      	str	r0, [r7, #36]	@ 0x24
 800b8aa:	e008      	b.n	800b8be <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b8ac:	4b06      	ldr	r3, [pc, #24]	@ (800b8c8 <xTimerGenericCommand+0x98>)
 800b8ae:	6818      	ldr	r0, [r3, #0]
 800b8b0:	f107 0110 	add.w	r1, r7, #16
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	683a      	ldr	r2, [r7, #0]
 800b8b8:	f7fe fca2 	bl	800a200 <xQueueGenericSendFromISR>
 800b8bc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b8be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	3728      	adds	r7, #40	@ 0x28
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	bd80      	pop	{r7, pc}
 800b8c8:	20000f18 	.word	0x20000f18

0800b8cc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b8cc:	b580      	push	{r7, lr}
 800b8ce:	b088      	sub	sp, #32
 800b8d0:	af02      	add	r7, sp, #8
 800b8d2:	6078      	str	r0, [r7, #4]
 800b8d4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b8d6:	4b23      	ldr	r3, [pc, #140]	@ (800b964 <prvProcessExpiredTimer+0x98>)
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	68db      	ldr	r3, [r3, #12]
 800b8dc:	68db      	ldr	r3, [r3, #12]
 800b8de:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b8e0:	697b      	ldr	r3, [r7, #20]
 800b8e2:	3304      	adds	r3, #4
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	f7fe fa19 	bl	8009d1c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b8ea:	697b      	ldr	r3, [r7, #20]
 800b8ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b8f0:	f003 0304 	and.w	r3, r3, #4
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d023      	beq.n	800b940 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b8f8:	697b      	ldr	r3, [r7, #20]
 800b8fa:	699a      	ldr	r2, [r3, #24]
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	18d1      	adds	r1, r2, r3
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	683a      	ldr	r2, [r7, #0]
 800b904:	6978      	ldr	r0, [r7, #20]
 800b906:	f000 f8d5 	bl	800bab4 <prvInsertTimerInActiveList>
 800b90a:	4603      	mov	r3, r0
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d020      	beq.n	800b952 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b910:	2300      	movs	r3, #0
 800b912:	9300      	str	r3, [sp, #0]
 800b914:	2300      	movs	r3, #0
 800b916:	687a      	ldr	r2, [r7, #4]
 800b918:	2100      	movs	r1, #0
 800b91a:	6978      	ldr	r0, [r7, #20]
 800b91c:	f7ff ff88 	bl	800b830 <xTimerGenericCommand>
 800b920:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b922:	693b      	ldr	r3, [r7, #16]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d114      	bne.n	800b952 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b92c:	f383 8811 	msr	BASEPRI, r3
 800b930:	f3bf 8f6f 	isb	sy
 800b934:	f3bf 8f4f 	dsb	sy
 800b938:	60fb      	str	r3, [r7, #12]
}
 800b93a:	bf00      	nop
 800b93c:	bf00      	nop
 800b93e:	e7fd      	b.n	800b93c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b940:	697b      	ldr	r3, [r7, #20]
 800b942:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b946:	f023 0301 	bic.w	r3, r3, #1
 800b94a:	b2da      	uxtb	r2, r3
 800b94c:	697b      	ldr	r3, [r7, #20]
 800b94e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b952:	697b      	ldr	r3, [r7, #20]
 800b954:	6a1b      	ldr	r3, [r3, #32]
 800b956:	6978      	ldr	r0, [r7, #20]
 800b958:	4798      	blx	r3
}
 800b95a:	bf00      	nop
 800b95c:	3718      	adds	r7, #24
 800b95e:	46bd      	mov	sp, r7
 800b960:	bd80      	pop	{r7, pc}
 800b962:	bf00      	nop
 800b964:	20000f10 	.word	0x20000f10

0800b968 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b968:	b580      	push	{r7, lr}
 800b96a:	b084      	sub	sp, #16
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b970:	f107 0308 	add.w	r3, r7, #8
 800b974:	4618      	mov	r0, r3
 800b976:	f000 f859 	bl	800ba2c <prvGetNextExpireTime>
 800b97a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b97c:	68bb      	ldr	r3, [r7, #8]
 800b97e:	4619      	mov	r1, r3
 800b980:	68f8      	ldr	r0, [r7, #12]
 800b982:	f000 f805 	bl	800b990 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b986:	f000 f8d7 	bl	800bb38 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b98a:	bf00      	nop
 800b98c:	e7f0      	b.n	800b970 <prvTimerTask+0x8>
	...

0800b990 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b084      	sub	sp, #16
 800b994:	af00      	add	r7, sp, #0
 800b996:	6078      	str	r0, [r7, #4]
 800b998:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b99a:	f7ff fa29 	bl	800adf0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b99e:	f107 0308 	add.w	r3, r7, #8
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	f000 f866 	bl	800ba74 <prvSampleTimeNow>
 800b9a8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b9aa:	68bb      	ldr	r3, [r7, #8]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d130      	bne.n	800ba12 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d10a      	bne.n	800b9cc <prvProcessTimerOrBlockTask+0x3c>
 800b9b6:	687a      	ldr	r2, [r7, #4]
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	429a      	cmp	r2, r3
 800b9bc:	d806      	bhi.n	800b9cc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b9be:	f7ff fa25 	bl	800ae0c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b9c2:	68f9      	ldr	r1, [r7, #12]
 800b9c4:	6878      	ldr	r0, [r7, #4]
 800b9c6:	f7ff ff81 	bl	800b8cc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b9ca:	e024      	b.n	800ba16 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b9cc:	683b      	ldr	r3, [r7, #0]
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d008      	beq.n	800b9e4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b9d2:	4b13      	ldr	r3, [pc, #76]	@ (800ba20 <prvProcessTimerOrBlockTask+0x90>)
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d101      	bne.n	800b9e0 <prvProcessTimerOrBlockTask+0x50>
 800b9dc:	2301      	movs	r3, #1
 800b9de:	e000      	b.n	800b9e2 <prvProcessTimerOrBlockTask+0x52>
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b9e4:	4b0f      	ldr	r3, [pc, #60]	@ (800ba24 <prvProcessTimerOrBlockTask+0x94>)
 800b9e6:	6818      	ldr	r0, [r3, #0]
 800b9e8:	687a      	ldr	r2, [r7, #4]
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	1ad3      	subs	r3, r2, r3
 800b9ee:	683a      	ldr	r2, [r7, #0]
 800b9f0:	4619      	mov	r1, r3
 800b9f2:	f7fe ff65 	bl	800a8c0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b9f6:	f7ff fa09 	bl	800ae0c <xTaskResumeAll>
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d10a      	bne.n	800ba16 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ba00:	4b09      	ldr	r3, [pc, #36]	@ (800ba28 <prvProcessTimerOrBlockTask+0x98>)
 800ba02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba06:	601a      	str	r2, [r3, #0]
 800ba08:	f3bf 8f4f 	dsb	sy
 800ba0c:	f3bf 8f6f 	isb	sy
}
 800ba10:	e001      	b.n	800ba16 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ba12:	f7ff f9fb 	bl	800ae0c <xTaskResumeAll>
}
 800ba16:	bf00      	nop
 800ba18:	3710      	adds	r7, #16
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bd80      	pop	{r7, pc}
 800ba1e:	bf00      	nop
 800ba20:	20000f14 	.word	0x20000f14
 800ba24:	20000f18 	.word	0x20000f18
 800ba28:	e000ed04 	.word	0xe000ed04

0800ba2c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ba2c:	b480      	push	{r7}
 800ba2e:	b085      	sub	sp, #20
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ba34:	4b0e      	ldr	r3, [pc, #56]	@ (800ba70 <prvGetNextExpireTime+0x44>)
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d101      	bne.n	800ba42 <prvGetNextExpireTime+0x16>
 800ba3e:	2201      	movs	r2, #1
 800ba40:	e000      	b.n	800ba44 <prvGetNextExpireTime+0x18>
 800ba42:	2200      	movs	r2, #0
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d105      	bne.n	800ba5c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ba50:	4b07      	ldr	r3, [pc, #28]	@ (800ba70 <prvGetNextExpireTime+0x44>)
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	68db      	ldr	r3, [r3, #12]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	60fb      	str	r3, [r7, #12]
 800ba5a:	e001      	b.n	800ba60 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ba5c:	2300      	movs	r3, #0
 800ba5e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ba60:	68fb      	ldr	r3, [r7, #12]
}
 800ba62:	4618      	mov	r0, r3
 800ba64:	3714      	adds	r7, #20
 800ba66:	46bd      	mov	sp, r7
 800ba68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba6c:	4770      	bx	lr
 800ba6e:	bf00      	nop
 800ba70:	20000f10 	.word	0x20000f10

0800ba74 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ba74:	b580      	push	{r7, lr}
 800ba76:	b084      	sub	sp, #16
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ba7c:	f7ff fa64 	bl	800af48 <xTaskGetTickCount>
 800ba80:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ba82:	4b0b      	ldr	r3, [pc, #44]	@ (800bab0 <prvSampleTimeNow+0x3c>)
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	68fa      	ldr	r2, [r7, #12]
 800ba88:	429a      	cmp	r2, r3
 800ba8a:	d205      	bcs.n	800ba98 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ba8c:	f000 f93a 	bl	800bd04 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	2201      	movs	r2, #1
 800ba94:	601a      	str	r2, [r3, #0]
 800ba96:	e002      	b.n	800ba9e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ba9e:	4a04      	ldr	r2, [pc, #16]	@ (800bab0 <prvSampleTimeNow+0x3c>)
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800baa4:	68fb      	ldr	r3, [r7, #12]
}
 800baa6:	4618      	mov	r0, r3
 800baa8:	3710      	adds	r7, #16
 800baaa:	46bd      	mov	sp, r7
 800baac:	bd80      	pop	{r7, pc}
 800baae:	bf00      	nop
 800bab0:	20000f20 	.word	0x20000f20

0800bab4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	b086      	sub	sp, #24
 800bab8:	af00      	add	r7, sp, #0
 800baba:	60f8      	str	r0, [r7, #12]
 800babc:	60b9      	str	r1, [r7, #8]
 800babe:	607a      	str	r2, [r7, #4]
 800bac0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bac2:	2300      	movs	r3, #0
 800bac4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	68ba      	ldr	r2, [r7, #8]
 800baca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	68fa      	ldr	r2, [r7, #12]
 800bad0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bad2:	68ba      	ldr	r2, [r7, #8]
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	429a      	cmp	r2, r3
 800bad8:	d812      	bhi.n	800bb00 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bada:	687a      	ldr	r2, [r7, #4]
 800badc:	683b      	ldr	r3, [r7, #0]
 800bade:	1ad2      	subs	r2, r2, r3
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	699b      	ldr	r3, [r3, #24]
 800bae4:	429a      	cmp	r2, r3
 800bae6:	d302      	bcc.n	800baee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bae8:	2301      	movs	r3, #1
 800baea:	617b      	str	r3, [r7, #20]
 800baec:	e01b      	b.n	800bb26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800baee:	4b10      	ldr	r3, [pc, #64]	@ (800bb30 <prvInsertTimerInActiveList+0x7c>)
 800baf0:	681a      	ldr	r2, [r3, #0]
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	3304      	adds	r3, #4
 800baf6:	4619      	mov	r1, r3
 800baf8:	4610      	mov	r0, r2
 800bafa:	f7fe f8d6 	bl	8009caa <vListInsert>
 800bafe:	e012      	b.n	800bb26 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bb00:	687a      	ldr	r2, [r7, #4]
 800bb02:	683b      	ldr	r3, [r7, #0]
 800bb04:	429a      	cmp	r2, r3
 800bb06:	d206      	bcs.n	800bb16 <prvInsertTimerInActiveList+0x62>
 800bb08:	68ba      	ldr	r2, [r7, #8]
 800bb0a:	683b      	ldr	r3, [r7, #0]
 800bb0c:	429a      	cmp	r2, r3
 800bb0e:	d302      	bcc.n	800bb16 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bb10:	2301      	movs	r3, #1
 800bb12:	617b      	str	r3, [r7, #20]
 800bb14:	e007      	b.n	800bb26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bb16:	4b07      	ldr	r3, [pc, #28]	@ (800bb34 <prvInsertTimerInActiveList+0x80>)
 800bb18:	681a      	ldr	r2, [r3, #0]
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	3304      	adds	r3, #4
 800bb1e:	4619      	mov	r1, r3
 800bb20:	4610      	mov	r0, r2
 800bb22:	f7fe f8c2 	bl	8009caa <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bb26:	697b      	ldr	r3, [r7, #20]
}
 800bb28:	4618      	mov	r0, r3
 800bb2a:	3718      	adds	r7, #24
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	bd80      	pop	{r7, pc}
 800bb30:	20000f14 	.word	0x20000f14
 800bb34:	20000f10 	.word	0x20000f10

0800bb38 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b08e      	sub	sp, #56	@ 0x38
 800bb3c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bb3e:	e0ce      	b.n	800bcde <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	da19      	bge.n	800bb7a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bb46:	1d3b      	adds	r3, r7, #4
 800bb48:	3304      	adds	r3, #4
 800bb4a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bb4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d10b      	bne.n	800bb6a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800bb52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb56:	f383 8811 	msr	BASEPRI, r3
 800bb5a:	f3bf 8f6f 	isb	sy
 800bb5e:	f3bf 8f4f 	dsb	sy
 800bb62:	61fb      	str	r3, [r7, #28]
}
 800bb64:	bf00      	nop
 800bb66:	bf00      	nop
 800bb68:	e7fd      	b.n	800bb66 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bb6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bb70:	6850      	ldr	r0, [r2, #4]
 800bb72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bb74:	6892      	ldr	r2, [r2, #8]
 800bb76:	4611      	mov	r1, r2
 800bb78:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	f2c0 80ae 	blt.w	800bcde <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bb86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb88:	695b      	ldr	r3, [r3, #20]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d004      	beq.n	800bb98 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bb8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb90:	3304      	adds	r3, #4
 800bb92:	4618      	mov	r0, r3
 800bb94:	f7fe f8c2 	bl	8009d1c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bb98:	463b      	mov	r3, r7
 800bb9a:	4618      	mov	r0, r3
 800bb9c:	f7ff ff6a 	bl	800ba74 <prvSampleTimeNow>
 800bba0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	2b09      	cmp	r3, #9
 800bba6:	f200 8097 	bhi.w	800bcd8 <prvProcessReceivedCommands+0x1a0>
 800bbaa:	a201      	add	r2, pc, #4	@ (adr r2, 800bbb0 <prvProcessReceivedCommands+0x78>)
 800bbac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbb0:	0800bbd9 	.word	0x0800bbd9
 800bbb4:	0800bbd9 	.word	0x0800bbd9
 800bbb8:	0800bbd9 	.word	0x0800bbd9
 800bbbc:	0800bc4f 	.word	0x0800bc4f
 800bbc0:	0800bc63 	.word	0x0800bc63
 800bbc4:	0800bcaf 	.word	0x0800bcaf
 800bbc8:	0800bbd9 	.word	0x0800bbd9
 800bbcc:	0800bbd9 	.word	0x0800bbd9
 800bbd0:	0800bc4f 	.word	0x0800bc4f
 800bbd4:	0800bc63 	.word	0x0800bc63
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bbd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbda:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bbde:	f043 0301 	orr.w	r3, r3, #1
 800bbe2:	b2da      	uxtb	r2, r3
 800bbe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbe6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800bbea:	68ba      	ldr	r2, [r7, #8]
 800bbec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbee:	699b      	ldr	r3, [r3, #24]
 800bbf0:	18d1      	adds	r1, r2, r3
 800bbf2:	68bb      	ldr	r3, [r7, #8]
 800bbf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbf6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bbf8:	f7ff ff5c 	bl	800bab4 <prvInsertTimerInActiveList>
 800bbfc:	4603      	mov	r3, r0
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d06c      	beq.n	800bcdc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bc02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc04:	6a1b      	ldr	r3, [r3, #32]
 800bc06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bc08:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bc0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bc10:	f003 0304 	and.w	r3, r3, #4
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d061      	beq.n	800bcdc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bc18:	68ba      	ldr	r2, [r7, #8]
 800bc1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc1c:	699b      	ldr	r3, [r3, #24]
 800bc1e:	441a      	add	r2, r3
 800bc20:	2300      	movs	r3, #0
 800bc22:	9300      	str	r3, [sp, #0]
 800bc24:	2300      	movs	r3, #0
 800bc26:	2100      	movs	r1, #0
 800bc28:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bc2a:	f7ff fe01 	bl	800b830 <xTimerGenericCommand>
 800bc2e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bc30:	6a3b      	ldr	r3, [r7, #32]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d152      	bne.n	800bcdc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800bc36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc3a:	f383 8811 	msr	BASEPRI, r3
 800bc3e:	f3bf 8f6f 	isb	sy
 800bc42:	f3bf 8f4f 	dsb	sy
 800bc46:	61bb      	str	r3, [r7, #24]
}
 800bc48:	bf00      	nop
 800bc4a:	bf00      	nop
 800bc4c:	e7fd      	b.n	800bc4a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bc4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bc54:	f023 0301 	bic.w	r3, r3, #1
 800bc58:	b2da      	uxtb	r2, r3
 800bc5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc5c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800bc60:	e03d      	b.n	800bcde <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bc62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bc68:	f043 0301 	orr.w	r3, r3, #1
 800bc6c:	b2da      	uxtb	r2, r3
 800bc6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc70:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bc74:	68ba      	ldr	r2, [r7, #8]
 800bc76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc78:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bc7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc7c:	699b      	ldr	r3, [r3, #24]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d10b      	bne.n	800bc9a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800bc82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc86:	f383 8811 	msr	BASEPRI, r3
 800bc8a:	f3bf 8f6f 	isb	sy
 800bc8e:	f3bf 8f4f 	dsb	sy
 800bc92:	617b      	str	r3, [r7, #20]
}
 800bc94:	bf00      	nop
 800bc96:	bf00      	nop
 800bc98:	e7fd      	b.n	800bc96 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bc9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc9c:	699a      	ldr	r2, [r3, #24]
 800bc9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bca0:	18d1      	adds	r1, r2, r3
 800bca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bca4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bca6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bca8:	f7ff ff04 	bl	800bab4 <prvInsertTimerInActiveList>
					break;
 800bcac:	e017      	b.n	800bcde <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800bcae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcb0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bcb4:	f003 0302 	and.w	r3, r3, #2
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d103      	bne.n	800bcc4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800bcbc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bcbe:	f000 fbeb 	bl	800c498 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bcc2:	e00c      	b.n	800bcde <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bcc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcc6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bcca:	f023 0301 	bic.w	r3, r3, #1
 800bcce:	b2da      	uxtb	r2, r3
 800bcd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcd2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800bcd6:	e002      	b.n	800bcde <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800bcd8:	bf00      	nop
 800bcda:	e000      	b.n	800bcde <prvProcessReceivedCommands+0x1a6>
					break;
 800bcdc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bcde:	4b08      	ldr	r3, [pc, #32]	@ (800bd00 <prvProcessReceivedCommands+0x1c8>)
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	1d39      	adds	r1, r7, #4
 800bce4:	2200      	movs	r2, #0
 800bce6:	4618      	mov	r0, r3
 800bce8:	f7fe fb28 	bl	800a33c <xQueueReceive>
 800bcec:	4603      	mov	r3, r0
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	f47f af26 	bne.w	800bb40 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800bcf4:	bf00      	nop
 800bcf6:	bf00      	nop
 800bcf8:	3730      	adds	r7, #48	@ 0x30
 800bcfa:	46bd      	mov	sp, r7
 800bcfc:	bd80      	pop	{r7, pc}
 800bcfe:	bf00      	nop
 800bd00:	20000f18 	.word	0x20000f18

0800bd04 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bd04:	b580      	push	{r7, lr}
 800bd06:	b088      	sub	sp, #32
 800bd08:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bd0a:	e049      	b.n	800bda0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bd0c:	4b2e      	ldr	r3, [pc, #184]	@ (800bdc8 <prvSwitchTimerLists+0xc4>)
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	68db      	ldr	r3, [r3, #12]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd16:	4b2c      	ldr	r3, [pc, #176]	@ (800bdc8 <prvSwitchTimerLists+0xc4>)
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	68db      	ldr	r3, [r3, #12]
 800bd1c:	68db      	ldr	r3, [r3, #12]
 800bd1e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	3304      	adds	r3, #4
 800bd24:	4618      	mov	r0, r3
 800bd26:	f7fd fff9 	bl	8009d1c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	6a1b      	ldr	r3, [r3, #32]
 800bd2e:	68f8      	ldr	r0, [r7, #12]
 800bd30:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bd38:	f003 0304 	and.w	r3, r3, #4
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d02f      	beq.n	800bda0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	699b      	ldr	r3, [r3, #24]
 800bd44:	693a      	ldr	r2, [r7, #16]
 800bd46:	4413      	add	r3, r2
 800bd48:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bd4a:	68ba      	ldr	r2, [r7, #8]
 800bd4c:	693b      	ldr	r3, [r7, #16]
 800bd4e:	429a      	cmp	r2, r3
 800bd50:	d90e      	bls.n	800bd70 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	68ba      	ldr	r2, [r7, #8]
 800bd56:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	68fa      	ldr	r2, [r7, #12]
 800bd5c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bd5e:	4b1a      	ldr	r3, [pc, #104]	@ (800bdc8 <prvSwitchTimerLists+0xc4>)
 800bd60:	681a      	ldr	r2, [r3, #0]
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	3304      	adds	r3, #4
 800bd66:	4619      	mov	r1, r3
 800bd68:	4610      	mov	r0, r2
 800bd6a:	f7fd ff9e 	bl	8009caa <vListInsert>
 800bd6e:	e017      	b.n	800bda0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bd70:	2300      	movs	r3, #0
 800bd72:	9300      	str	r3, [sp, #0]
 800bd74:	2300      	movs	r3, #0
 800bd76:	693a      	ldr	r2, [r7, #16]
 800bd78:	2100      	movs	r1, #0
 800bd7a:	68f8      	ldr	r0, [r7, #12]
 800bd7c:	f7ff fd58 	bl	800b830 <xTimerGenericCommand>
 800bd80:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d10b      	bne.n	800bda0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800bd88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd8c:	f383 8811 	msr	BASEPRI, r3
 800bd90:	f3bf 8f6f 	isb	sy
 800bd94:	f3bf 8f4f 	dsb	sy
 800bd98:	603b      	str	r3, [r7, #0]
}
 800bd9a:	bf00      	nop
 800bd9c:	bf00      	nop
 800bd9e:	e7fd      	b.n	800bd9c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bda0:	4b09      	ldr	r3, [pc, #36]	@ (800bdc8 <prvSwitchTimerLists+0xc4>)
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d1b0      	bne.n	800bd0c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bdaa:	4b07      	ldr	r3, [pc, #28]	@ (800bdc8 <prvSwitchTimerLists+0xc4>)
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bdb0:	4b06      	ldr	r3, [pc, #24]	@ (800bdcc <prvSwitchTimerLists+0xc8>)
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	4a04      	ldr	r2, [pc, #16]	@ (800bdc8 <prvSwitchTimerLists+0xc4>)
 800bdb6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bdb8:	4a04      	ldr	r2, [pc, #16]	@ (800bdcc <prvSwitchTimerLists+0xc8>)
 800bdba:	697b      	ldr	r3, [r7, #20]
 800bdbc:	6013      	str	r3, [r2, #0]
}
 800bdbe:	bf00      	nop
 800bdc0:	3718      	adds	r7, #24
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	bd80      	pop	{r7, pc}
 800bdc6:	bf00      	nop
 800bdc8:	20000f10 	.word	0x20000f10
 800bdcc:	20000f14 	.word	0x20000f14

0800bdd0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bdd0:	b580      	push	{r7, lr}
 800bdd2:	b082      	sub	sp, #8
 800bdd4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bdd6:	f000 f96f 	bl	800c0b8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800bdda:	4b15      	ldr	r3, [pc, #84]	@ (800be30 <prvCheckForValidListAndQueue+0x60>)
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d120      	bne.n	800be24 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800bde2:	4814      	ldr	r0, [pc, #80]	@ (800be34 <prvCheckForValidListAndQueue+0x64>)
 800bde4:	f7fd ff10 	bl	8009c08 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800bde8:	4813      	ldr	r0, [pc, #76]	@ (800be38 <prvCheckForValidListAndQueue+0x68>)
 800bdea:	f7fd ff0d 	bl	8009c08 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bdee:	4b13      	ldr	r3, [pc, #76]	@ (800be3c <prvCheckForValidListAndQueue+0x6c>)
 800bdf0:	4a10      	ldr	r2, [pc, #64]	@ (800be34 <prvCheckForValidListAndQueue+0x64>)
 800bdf2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bdf4:	4b12      	ldr	r3, [pc, #72]	@ (800be40 <prvCheckForValidListAndQueue+0x70>)
 800bdf6:	4a10      	ldr	r2, [pc, #64]	@ (800be38 <prvCheckForValidListAndQueue+0x68>)
 800bdf8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	9300      	str	r3, [sp, #0]
 800bdfe:	4b11      	ldr	r3, [pc, #68]	@ (800be44 <prvCheckForValidListAndQueue+0x74>)
 800be00:	4a11      	ldr	r2, [pc, #68]	@ (800be48 <prvCheckForValidListAndQueue+0x78>)
 800be02:	2110      	movs	r1, #16
 800be04:	200a      	movs	r0, #10
 800be06:	f7fe f81d 	bl	8009e44 <xQueueGenericCreateStatic>
 800be0a:	4603      	mov	r3, r0
 800be0c:	4a08      	ldr	r2, [pc, #32]	@ (800be30 <prvCheckForValidListAndQueue+0x60>)
 800be0e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800be10:	4b07      	ldr	r3, [pc, #28]	@ (800be30 <prvCheckForValidListAndQueue+0x60>)
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d005      	beq.n	800be24 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800be18:	4b05      	ldr	r3, [pc, #20]	@ (800be30 <prvCheckForValidListAndQueue+0x60>)
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	490b      	ldr	r1, [pc, #44]	@ (800be4c <prvCheckForValidListAndQueue+0x7c>)
 800be1e:	4618      	mov	r0, r3
 800be20:	f7fe fd24 	bl	800a86c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800be24:	f000 f97a 	bl	800c11c <vPortExitCritical>
}
 800be28:	bf00      	nop
 800be2a:	46bd      	mov	sp, r7
 800be2c:	bd80      	pop	{r7, pc}
 800be2e:	bf00      	nop
 800be30:	20000f18 	.word	0x20000f18
 800be34:	20000ee8 	.word	0x20000ee8
 800be38:	20000efc 	.word	0x20000efc
 800be3c:	20000f10 	.word	0x20000f10
 800be40:	20000f14 	.word	0x20000f14
 800be44:	20000fc4 	.word	0x20000fc4
 800be48:	20000f24 	.word	0x20000f24
 800be4c:	0800d080 	.word	0x0800d080

0800be50 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800be50:	b480      	push	{r7}
 800be52:	b085      	sub	sp, #20
 800be54:	af00      	add	r7, sp, #0
 800be56:	60f8      	str	r0, [r7, #12]
 800be58:	60b9      	str	r1, [r7, #8]
 800be5a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	3b04      	subs	r3, #4
 800be60:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800be68:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	3b04      	subs	r3, #4
 800be6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800be70:	68bb      	ldr	r3, [r7, #8]
 800be72:	f023 0201 	bic.w	r2, r3, #1
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	3b04      	subs	r3, #4
 800be7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800be80:	4a0c      	ldr	r2, [pc, #48]	@ (800beb4 <pxPortInitialiseStack+0x64>)
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	3b14      	subs	r3, #20
 800be8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800be8c:	687a      	ldr	r2, [r7, #4]
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	3b04      	subs	r3, #4
 800be96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	f06f 0202 	mvn.w	r2, #2
 800be9e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	3b20      	subs	r3, #32
 800bea4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bea6:	68fb      	ldr	r3, [r7, #12]
}
 800bea8:	4618      	mov	r0, r3
 800beaa:	3714      	adds	r7, #20
 800beac:	46bd      	mov	sp, r7
 800beae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb2:	4770      	bx	lr
 800beb4:	0800beb9 	.word	0x0800beb9

0800beb8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800beb8:	b480      	push	{r7}
 800beba:	b085      	sub	sp, #20
 800bebc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bebe:	2300      	movs	r3, #0
 800bec0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bec2:	4b13      	ldr	r3, [pc, #76]	@ (800bf10 <prvTaskExitError+0x58>)
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800beca:	d00b      	beq.n	800bee4 <prvTaskExitError+0x2c>
	__asm volatile
 800becc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bed0:	f383 8811 	msr	BASEPRI, r3
 800bed4:	f3bf 8f6f 	isb	sy
 800bed8:	f3bf 8f4f 	dsb	sy
 800bedc:	60fb      	str	r3, [r7, #12]
}
 800bede:	bf00      	nop
 800bee0:	bf00      	nop
 800bee2:	e7fd      	b.n	800bee0 <prvTaskExitError+0x28>
	__asm volatile
 800bee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bee8:	f383 8811 	msr	BASEPRI, r3
 800beec:	f3bf 8f6f 	isb	sy
 800bef0:	f3bf 8f4f 	dsb	sy
 800bef4:	60bb      	str	r3, [r7, #8]
}
 800bef6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bef8:	bf00      	nop
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	2b00      	cmp	r3, #0
 800befe:	d0fc      	beq.n	800befa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bf00:	bf00      	nop
 800bf02:	bf00      	nop
 800bf04:	3714      	adds	r7, #20
 800bf06:	46bd      	mov	sp, r7
 800bf08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf0c:	4770      	bx	lr
 800bf0e:	bf00      	nop
 800bf10:	2000002c 	.word	0x2000002c
	...

0800bf20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bf20:	4b07      	ldr	r3, [pc, #28]	@ (800bf40 <pxCurrentTCBConst2>)
 800bf22:	6819      	ldr	r1, [r3, #0]
 800bf24:	6808      	ldr	r0, [r1, #0]
 800bf26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf2a:	f380 8809 	msr	PSP, r0
 800bf2e:	f3bf 8f6f 	isb	sy
 800bf32:	f04f 0000 	mov.w	r0, #0
 800bf36:	f380 8811 	msr	BASEPRI, r0
 800bf3a:	4770      	bx	lr
 800bf3c:	f3af 8000 	nop.w

0800bf40 <pxCurrentTCBConst2>:
 800bf40:	200009e8 	.word	0x200009e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bf44:	bf00      	nop
 800bf46:	bf00      	nop

0800bf48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bf48:	4808      	ldr	r0, [pc, #32]	@ (800bf6c <prvPortStartFirstTask+0x24>)
 800bf4a:	6800      	ldr	r0, [r0, #0]
 800bf4c:	6800      	ldr	r0, [r0, #0]
 800bf4e:	f380 8808 	msr	MSP, r0
 800bf52:	f04f 0000 	mov.w	r0, #0
 800bf56:	f380 8814 	msr	CONTROL, r0
 800bf5a:	b662      	cpsie	i
 800bf5c:	b661      	cpsie	f
 800bf5e:	f3bf 8f4f 	dsb	sy
 800bf62:	f3bf 8f6f 	isb	sy
 800bf66:	df00      	svc	0
 800bf68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bf6a:	bf00      	nop
 800bf6c:	e000ed08 	.word	0xe000ed08

0800bf70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bf70:	b580      	push	{r7, lr}
 800bf72:	b086      	sub	sp, #24
 800bf74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bf76:	4b47      	ldr	r3, [pc, #284]	@ (800c094 <xPortStartScheduler+0x124>)
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	4a47      	ldr	r2, [pc, #284]	@ (800c098 <xPortStartScheduler+0x128>)
 800bf7c:	4293      	cmp	r3, r2
 800bf7e:	d10b      	bne.n	800bf98 <xPortStartScheduler+0x28>
	__asm volatile
 800bf80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf84:	f383 8811 	msr	BASEPRI, r3
 800bf88:	f3bf 8f6f 	isb	sy
 800bf8c:	f3bf 8f4f 	dsb	sy
 800bf90:	60fb      	str	r3, [r7, #12]
}
 800bf92:	bf00      	nop
 800bf94:	bf00      	nop
 800bf96:	e7fd      	b.n	800bf94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bf98:	4b3e      	ldr	r3, [pc, #248]	@ (800c094 <xPortStartScheduler+0x124>)
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	4a3f      	ldr	r2, [pc, #252]	@ (800c09c <xPortStartScheduler+0x12c>)
 800bf9e:	4293      	cmp	r3, r2
 800bfa0:	d10b      	bne.n	800bfba <xPortStartScheduler+0x4a>
	__asm volatile
 800bfa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfa6:	f383 8811 	msr	BASEPRI, r3
 800bfaa:	f3bf 8f6f 	isb	sy
 800bfae:	f3bf 8f4f 	dsb	sy
 800bfb2:	613b      	str	r3, [r7, #16]
}
 800bfb4:	bf00      	nop
 800bfb6:	bf00      	nop
 800bfb8:	e7fd      	b.n	800bfb6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bfba:	4b39      	ldr	r3, [pc, #228]	@ (800c0a0 <xPortStartScheduler+0x130>)
 800bfbc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bfbe:	697b      	ldr	r3, [r7, #20]
 800bfc0:	781b      	ldrb	r3, [r3, #0]
 800bfc2:	b2db      	uxtb	r3, r3
 800bfc4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bfc6:	697b      	ldr	r3, [r7, #20]
 800bfc8:	22ff      	movs	r2, #255	@ 0xff
 800bfca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bfcc:	697b      	ldr	r3, [r7, #20]
 800bfce:	781b      	ldrb	r3, [r3, #0]
 800bfd0:	b2db      	uxtb	r3, r3
 800bfd2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bfd4:	78fb      	ldrb	r3, [r7, #3]
 800bfd6:	b2db      	uxtb	r3, r3
 800bfd8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800bfdc:	b2da      	uxtb	r2, r3
 800bfde:	4b31      	ldr	r3, [pc, #196]	@ (800c0a4 <xPortStartScheduler+0x134>)
 800bfe0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bfe2:	4b31      	ldr	r3, [pc, #196]	@ (800c0a8 <xPortStartScheduler+0x138>)
 800bfe4:	2207      	movs	r2, #7
 800bfe6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bfe8:	e009      	b.n	800bffe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800bfea:	4b2f      	ldr	r3, [pc, #188]	@ (800c0a8 <xPortStartScheduler+0x138>)
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	3b01      	subs	r3, #1
 800bff0:	4a2d      	ldr	r2, [pc, #180]	@ (800c0a8 <xPortStartScheduler+0x138>)
 800bff2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bff4:	78fb      	ldrb	r3, [r7, #3]
 800bff6:	b2db      	uxtb	r3, r3
 800bff8:	005b      	lsls	r3, r3, #1
 800bffa:	b2db      	uxtb	r3, r3
 800bffc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bffe:	78fb      	ldrb	r3, [r7, #3]
 800c000:	b2db      	uxtb	r3, r3
 800c002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c006:	2b80      	cmp	r3, #128	@ 0x80
 800c008:	d0ef      	beq.n	800bfea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c00a:	4b27      	ldr	r3, [pc, #156]	@ (800c0a8 <xPortStartScheduler+0x138>)
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	f1c3 0307 	rsb	r3, r3, #7
 800c012:	2b04      	cmp	r3, #4
 800c014:	d00b      	beq.n	800c02e <xPortStartScheduler+0xbe>
	__asm volatile
 800c016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c01a:	f383 8811 	msr	BASEPRI, r3
 800c01e:	f3bf 8f6f 	isb	sy
 800c022:	f3bf 8f4f 	dsb	sy
 800c026:	60bb      	str	r3, [r7, #8]
}
 800c028:	bf00      	nop
 800c02a:	bf00      	nop
 800c02c:	e7fd      	b.n	800c02a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c02e:	4b1e      	ldr	r3, [pc, #120]	@ (800c0a8 <xPortStartScheduler+0x138>)
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	021b      	lsls	r3, r3, #8
 800c034:	4a1c      	ldr	r2, [pc, #112]	@ (800c0a8 <xPortStartScheduler+0x138>)
 800c036:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c038:	4b1b      	ldr	r3, [pc, #108]	@ (800c0a8 <xPortStartScheduler+0x138>)
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c040:	4a19      	ldr	r2, [pc, #100]	@ (800c0a8 <xPortStartScheduler+0x138>)
 800c042:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	b2da      	uxtb	r2, r3
 800c048:	697b      	ldr	r3, [r7, #20]
 800c04a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c04c:	4b17      	ldr	r3, [pc, #92]	@ (800c0ac <xPortStartScheduler+0x13c>)
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	4a16      	ldr	r2, [pc, #88]	@ (800c0ac <xPortStartScheduler+0x13c>)
 800c052:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c056:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c058:	4b14      	ldr	r3, [pc, #80]	@ (800c0ac <xPortStartScheduler+0x13c>)
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	4a13      	ldr	r2, [pc, #76]	@ (800c0ac <xPortStartScheduler+0x13c>)
 800c05e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c062:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c064:	f000 f8da 	bl	800c21c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c068:	4b11      	ldr	r3, [pc, #68]	@ (800c0b0 <xPortStartScheduler+0x140>)
 800c06a:	2200      	movs	r2, #0
 800c06c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c06e:	f000 f8f9 	bl	800c264 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c072:	4b10      	ldr	r3, [pc, #64]	@ (800c0b4 <xPortStartScheduler+0x144>)
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	4a0f      	ldr	r2, [pc, #60]	@ (800c0b4 <xPortStartScheduler+0x144>)
 800c078:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c07c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c07e:	f7ff ff63 	bl	800bf48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c082:	f7ff f82b 	bl	800b0dc <vTaskSwitchContext>
	prvTaskExitError();
 800c086:	f7ff ff17 	bl	800beb8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c08a:	2300      	movs	r3, #0
}
 800c08c:	4618      	mov	r0, r3
 800c08e:	3718      	adds	r7, #24
 800c090:	46bd      	mov	sp, r7
 800c092:	bd80      	pop	{r7, pc}
 800c094:	e000ed00 	.word	0xe000ed00
 800c098:	410fc271 	.word	0x410fc271
 800c09c:	410fc270 	.word	0x410fc270
 800c0a0:	e000e400 	.word	0xe000e400
 800c0a4:	20001014 	.word	0x20001014
 800c0a8:	20001018 	.word	0x20001018
 800c0ac:	e000ed20 	.word	0xe000ed20
 800c0b0:	2000002c 	.word	0x2000002c
 800c0b4:	e000ef34 	.word	0xe000ef34

0800c0b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c0b8:	b480      	push	{r7}
 800c0ba:	b083      	sub	sp, #12
 800c0bc:	af00      	add	r7, sp, #0
	__asm volatile
 800c0be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0c2:	f383 8811 	msr	BASEPRI, r3
 800c0c6:	f3bf 8f6f 	isb	sy
 800c0ca:	f3bf 8f4f 	dsb	sy
 800c0ce:	607b      	str	r3, [r7, #4]
}
 800c0d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c0d2:	4b10      	ldr	r3, [pc, #64]	@ (800c114 <vPortEnterCritical+0x5c>)
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	3301      	adds	r3, #1
 800c0d8:	4a0e      	ldr	r2, [pc, #56]	@ (800c114 <vPortEnterCritical+0x5c>)
 800c0da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c0dc:	4b0d      	ldr	r3, [pc, #52]	@ (800c114 <vPortEnterCritical+0x5c>)
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	2b01      	cmp	r3, #1
 800c0e2:	d110      	bne.n	800c106 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c0e4:	4b0c      	ldr	r3, [pc, #48]	@ (800c118 <vPortEnterCritical+0x60>)
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	b2db      	uxtb	r3, r3
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d00b      	beq.n	800c106 <vPortEnterCritical+0x4e>
	__asm volatile
 800c0ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0f2:	f383 8811 	msr	BASEPRI, r3
 800c0f6:	f3bf 8f6f 	isb	sy
 800c0fa:	f3bf 8f4f 	dsb	sy
 800c0fe:	603b      	str	r3, [r7, #0]
}
 800c100:	bf00      	nop
 800c102:	bf00      	nop
 800c104:	e7fd      	b.n	800c102 <vPortEnterCritical+0x4a>
	}
}
 800c106:	bf00      	nop
 800c108:	370c      	adds	r7, #12
 800c10a:	46bd      	mov	sp, r7
 800c10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c110:	4770      	bx	lr
 800c112:	bf00      	nop
 800c114:	2000002c 	.word	0x2000002c
 800c118:	e000ed04 	.word	0xe000ed04

0800c11c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c11c:	b480      	push	{r7}
 800c11e:	b083      	sub	sp, #12
 800c120:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c122:	4b12      	ldr	r3, [pc, #72]	@ (800c16c <vPortExitCritical+0x50>)
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	2b00      	cmp	r3, #0
 800c128:	d10b      	bne.n	800c142 <vPortExitCritical+0x26>
	__asm volatile
 800c12a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c12e:	f383 8811 	msr	BASEPRI, r3
 800c132:	f3bf 8f6f 	isb	sy
 800c136:	f3bf 8f4f 	dsb	sy
 800c13a:	607b      	str	r3, [r7, #4]
}
 800c13c:	bf00      	nop
 800c13e:	bf00      	nop
 800c140:	e7fd      	b.n	800c13e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c142:	4b0a      	ldr	r3, [pc, #40]	@ (800c16c <vPortExitCritical+0x50>)
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	3b01      	subs	r3, #1
 800c148:	4a08      	ldr	r2, [pc, #32]	@ (800c16c <vPortExitCritical+0x50>)
 800c14a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c14c:	4b07      	ldr	r3, [pc, #28]	@ (800c16c <vPortExitCritical+0x50>)
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	2b00      	cmp	r3, #0
 800c152:	d105      	bne.n	800c160 <vPortExitCritical+0x44>
 800c154:	2300      	movs	r3, #0
 800c156:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c158:	683b      	ldr	r3, [r7, #0]
 800c15a:	f383 8811 	msr	BASEPRI, r3
}
 800c15e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c160:	bf00      	nop
 800c162:	370c      	adds	r7, #12
 800c164:	46bd      	mov	sp, r7
 800c166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16a:	4770      	bx	lr
 800c16c:	2000002c 	.word	0x2000002c

0800c170 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c170:	f3ef 8009 	mrs	r0, PSP
 800c174:	f3bf 8f6f 	isb	sy
 800c178:	4b15      	ldr	r3, [pc, #84]	@ (800c1d0 <pxCurrentTCBConst>)
 800c17a:	681a      	ldr	r2, [r3, #0]
 800c17c:	f01e 0f10 	tst.w	lr, #16
 800c180:	bf08      	it	eq
 800c182:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c186:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c18a:	6010      	str	r0, [r2, #0]
 800c18c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c190:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c194:	f380 8811 	msr	BASEPRI, r0
 800c198:	f3bf 8f4f 	dsb	sy
 800c19c:	f3bf 8f6f 	isb	sy
 800c1a0:	f7fe ff9c 	bl	800b0dc <vTaskSwitchContext>
 800c1a4:	f04f 0000 	mov.w	r0, #0
 800c1a8:	f380 8811 	msr	BASEPRI, r0
 800c1ac:	bc09      	pop	{r0, r3}
 800c1ae:	6819      	ldr	r1, [r3, #0]
 800c1b0:	6808      	ldr	r0, [r1, #0]
 800c1b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1b6:	f01e 0f10 	tst.w	lr, #16
 800c1ba:	bf08      	it	eq
 800c1bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c1c0:	f380 8809 	msr	PSP, r0
 800c1c4:	f3bf 8f6f 	isb	sy
 800c1c8:	4770      	bx	lr
 800c1ca:	bf00      	nop
 800c1cc:	f3af 8000 	nop.w

0800c1d0 <pxCurrentTCBConst>:
 800c1d0:	200009e8 	.word	0x200009e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c1d4:	bf00      	nop
 800c1d6:	bf00      	nop

0800c1d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c1d8:	b580      	push	{r7, lr}
 800c1da:	b082      	sub	sp, #8
 800c1dc:	af00      	add	r7, sp, #0
	__asm volatile
 800c1de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1e2:	f383 8811 	msr	BASEPRI, r3
 800c1e6:	f3bf 8f6f 	isb	sy
 800c1ea:	f3bf 8f4f 	dsb	sy
 800c1ee:	607b      	str	r3, [r7, #4]
}
 800c1f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c1f2:	f7fe feb9 	bl	800af68 <xTaskIncrementTick>
 800c1f6:	4603      	mov	r3, r0
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d003      	beq.n	800c204 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c1fc:	4b06      	ldr	r3, [pc, #24]	@ (800c218 <xPortSysTickHandler+0x40>)
 800c1fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c202:	601a      	str	r2, [r3, #0]
 800c204:	2300      	movs	r3, #0
 800c206:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c208:	683b      	ldr	r3, [r7, #0]
 800c20a:	f383 8811 	msr	BASEPRI, r3
}
 800c20e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c210:	bf00      	nop
 800c212:	3708      	adds	r7, #8
 800c214:	46bd      	mov	sp, r7
 800c216:	bd80      	pop	{r7, pc}
 800c218:	e000ed04 	.word	0xe000ed04

0800c21c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c21c:	b480      	push	{r7}
 800c21e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c220:	4b0b      	ldr	r3, [pc, #44]	@ (800c250 <vPortSetupTimerInterrupt+0x34>)
 800c222:	2200      	movs	r2, #0
 800c224:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c226:	4b0b      	ldr	r3, [pc, #44]	@ (800c254 <vPortSetupTimerInterrupt+0x38>)
 800c228:	2200      	movs	r2, #0
 800c22a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c22c:	4b0a      	ldr	r3, [pc, #40]	@ (800c258 <vPortSetupTimerInterrupt+0x3c>)
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	4a0a      	ldr	r2, [pc, #40]	@ (800c25c <vPortSetupTimerInterrupt+0x40>)
 800c232:	fba2 2303 	umull	r2, r3, r2, r3
 800c236:	099b      	lsrs	r3, r3, #6
 800c238:	4a09      	ldr	r2, [pc, #36]	@ (800c260 <vPortSetupTimerInterrupt+0x44>)
 800c23a:	3b01      	subs	r3, #1
 800c23c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c23e:	4b04      	ldr	r3, [pc, #16]	@ (800c250 <vPortSetupTimerInterrupt+0x34>)
 800c240:	2207      	movs	r2, #7
 800c242:	601a      	str	r2, [r3, #0]
}
 800c244:	bf00      	nop
 800c246:	46bd      	mov	sp, r7
 800c248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24c:	4770      	bx	lr
 800c24e:	bf00      	nop
 800c250:	e000e010 	.word	0xe000e010
 800c254:	e000e018 	.word	0xe000e018
 800c258:	20000000 	.word	0x20000000
 800c25c:	10624dd3 	.word	0x10624dd3
 800c260:	e000e014 	.word	0xe000e014

0800c264 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c264:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c274 <vPortEnableVFP+0x10>
 800c268:	6801      	ldr	r1, [r0, #0]
 800c26a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c26e:	6001      	str	r1, [r0, #0]
 800c270:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c272:	bf00      	nop
 800c274:	e000ed88 	.word	0xe000ed88

0800c278 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c278:	b480      	push	{r7}
 800c27a:	b085      	sub	sp, #20
 800c27c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c27e:	f3ef 8305 	mrs	r3, IPSR
 800c282:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	2b0f      	cmp	r3, #15
 800c288:	d915      	bls.n	800c2b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c28a:	4a18      	ldr	r2, [pc, #96]	@ (800c2ec <vPortValidateInterruptPriority+0x74>)
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	4413      	add	r3, r2
 800c290:	781b      	ldrb	r3, [r3, #0]
 800c292:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c294:	4b16      	ldr	r3, [pc, #88]	@ (800c2f0 <vPortValidateInterruptPriority+0x78>)
 800c296:	781b      	ldrb	r3, [r3, #0]
 800c298:	7afa      	ldrb	r2, [r7, #11]
 800c29a:	429a      	cmp	r2, r3
 800c29c:	d20b      	bcs.n	800c2b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c29e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2a2:	f383 8811 	msr	BASEPRI, r3
 800c2a6:	f3bf 8f6f 	isb	sy
 800c2aa:	f3bf 8f4f 	dsb	sy
 800c2ae:	607b      	str	r3, [r7, #4]
}
 800c2b0:	bf00      	nop
 800c2b2:	bf00      	nop
 800c2b4:	e7fd      	b.n	800c2b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c2b6:	4b0f      	ldr	r3, [pc, #60]	@ (800c2f4 <vPortValidateInterruptPriority+0x7c>)
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c2be:	4b0e      	ldr	r3, [pc, #56]	@ (800c2f8 <vPortValidateInterruptPriority+0x80>)
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	429a      	cmp	r2, r3
 800c2c4:	d90b      	bls.n	800c2de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c2c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2ca:	f383 8811 	msr	BASEPRI, r3
 800c2ce:	f3bf 8f6f 	isb	sy
 800c2d2:	f3bf 8f4f 	dsb	sy
 800c2d6:	603b      	str	r3, [r7, #0]
}
 800c2d8:	bf00      	nop
 800c2da:	bf00      	nop
 800c2dc:	e7fd      	b.n	800c2da <vPortValidateInterruptPriority+0x62>
	}
 800c2de:	bf00      	nop
 800c2e0:	3714      	adds	r7, #20
 800c2e2:	46bd      	mov	sp, r7
 800c2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e8:	4770      	bx	lr
 800c2ea:	bf00      	nop
 800c2ec:	e000e3f0 	.word	0xe000e3f0
 800c2f0:	20001014 	.word	0x20001014
 800c2f4:	e000ed0c 	.word	0xe000ed0c
 800c2f8:	20001018 	.word	0x20001018

0800c2fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	b08a      	sub	sp, #40	@ 0x28
 800c300:	af00      	add	r7, sp, #0
 800c302:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c304:	2300      	movs	r3, #0
 800c306:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c308:	f7fe fd72 	bl	800adf0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c30c:	4b5c      	ldr	r3, [pc, #368]	@ (800c480 <pvPortMalloc+0x184>)
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	2b00      	cmp	r3, #0
 800c312:	d101      	bne.n	800c318 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c314:	f000 f924 	bl	800c560 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c318:	4b5a      	ldr	r3, [pc, #360]	@ (800c484 <pvPortMalloc+0x188>)
 800c31a:	681a      	ldr	r2, [r3, #0]
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	4013      	ands	r3, r2
 800c320:	2b00      	cmp	r3, #0
 800c322:	f040 8095 	bne.w	800c450 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d01e      	beq.n	800c36a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c32c:	2208      	movs	r2, #8
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	4413      	add	r3, r2
 800c332:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	f003 0307 	and.w	r3, r3, #7
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d015      	beq.n	800c36a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	f023 0307 	bic.w	r3, r3, #7
 800c344:	3308      	adds	r3, #8
 800c346:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	f003 0307 	and.w	r3, r3, #7
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d00b      	beq.n	800c36a <pvPortMalloc+0x6e>
	__asm volatile
 800c352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c356:	f383 8811 	msr	BASEPRI, r3
 800c35a:	f3bf 8f6f 	isb	sy
 800c35e:	f3bf 8f4f 	dsb	sy
 800c362:	617b      	str	r3, [r7, #20]
}
 800c364:	bf00      	nop
 800c366:	bf00      	nop
 800c368:	e7fd      	b.n	800c366 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d06f      	beq.n	800c450 <pvPortMalloc+0x154>
 800c370:	4b45      	ldr	r3, [pc, #276]	@ (800c488 <pvPortMalloc+0x18c>)
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	687a      	ldr	r2, [r7, #4]
 800c376:	429a      	cmp	r2, r3
 800c378:	d86a      	bhi.n	800c450 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c37a:	4b44      	ldr	r3, [pc, #272]	@ (800c48c <pvPortMalloc+0x190>)
 800c37c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c37e:	4b43      	ldr	r3, [pc, #268]	@ (800c48c <pvPortMalloc+0x190>)
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c384:	e004      	b.n	800c390 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c388:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c38a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c392:	685b      	ldr	r3, [r3, #4]
 800c394:	687a      	ldr	r2, [r7, #4]
 800c396:	429a      	cmp	r2, r3
 800c398:	d903      	bls.n	800c3a2 <pvPortMalloc+0xa6>
 800c39a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d1f1      	bne.n	800c386 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c3a2:	4b37      	ldr	r3, [pc, #220]	@ (800c480 <pvPortMalloc+0x184>)
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c3a8:	429a      	cmp	r2, r3
 800c3aa:	d051      	beq.n	800c450 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c3ac:	6a3b      	ldr	r3, [r7, #32]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	2208      	movs	r2, #8
 800c3b2:	4413      	add	r3, r2
 800c3b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c3b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3b8:	681a      	ldr	r2, [r3, #0]
 800c3ba:	6a3b      	ldr	r3, [r7, #32]
 800c3bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c3be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3c0:	685a      	ldr	r2, [r3, #4]
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	1ad2      	subs	r2, r2, r3
 800c3c6:	2308      	movs	r3, #8
 800c3c8:	005b      	lsls	r3, r3, #1
 800c3ca:	429a      	cmp	r2, r3
 800c3cc:	d920      	bls.n	800c410 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c3ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	4413      	add	r3, r2
 800c3d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c3d6:	69bb      	ldr	r3, [r7, #24]
 800c3d8:	f003 0307 	and.w	r3, r3, #7
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d00b      	beq.n	800c3f8 <pvPortMalloc+0xfc>
	__asm volatile
 800c3e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3e4:	f383 8811 	msr	BASEPRI, r3
 800c3e8:	f3bf 8f6f 	isb	sy
 800c3ec:	f3bf 8f4f 	dsb	sy
 800c3f0:	613b      	str	r3, [r7, #16]
}
 800c3f2:	bf00      	nop
 800c3f4:	bf00      	nop
 800c3f6:	e7fd      	b.n	800c3f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c3f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3fa:	685a      	ldr	r2, [r3, #4]
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	1ad2      	subs	r2, r2, r3
 800c400:	69bb      	ldr	r3, [r7, #24]
 800c402:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c406:	687a      	ldr	r2, [r7, #4]
 800c408:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c40a:	69b8      	ldr	r0, [r7, #24]
 800c40c:	f000 f90a 	bl	800c624 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c410:	4b1d      	ldr	r3, [pc, #116]	@ (800c488 <pvPortMalloc+0x18c>)
 800c412:	681a      	ldr	r2, [r3, #0]
 800c414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c416:	685b      	ldr	r3, [r3, #4]
 800c418:	1ad3      	subs	r3, r2, r3
 800c41a:	4a1b      	ldr	r2, [pc, #108]	@ (800c488 <pvPortMalloc+0x18c>)
 800c41c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c41e:	4b1a      	ldr	r3, [pc, #104]	@ (800c488 <pvPortMalloc+0x18c>)
 800c420:	681a      	ldr	r2, [r3, #0]
 800c422:	4b1b      	ldr	r3, [pc, #108]	@ (800c490 <pvPortMalloc+0x194>)
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	429a      	cmp	r2, r3
 800c428:	d203      	bcs.n	800c432 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c42a:	4b17      	ldr	r3, [pc, #92]	@ (800c488 <pvPortMalloc+0x18c>)
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	4a18      	ldr	r2, [pc, #96]	@ (800c490 <pvPortMalloc+0x194>)
 800c430:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c434:	685a      	ldr	r2, [r3, #4]
 800c436:	4b13      	ldr	r3, [pc, #76]	@ (800c484 <pvPortMalloc+0x188>)
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	431a      	orrs	r2, r3
 800c43c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c43e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c442:	2200      	movs	r2, #0
 800c444:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c446:	4b13      	ldr	r3, [pc, #76]	@ (800c494 <pvPortMalloc+0x198>)
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	3301      	adds	r3, #1
 800c44c:	4a11      	ldr	r2, [pc, #68]	@ (800c494 <pvPortMalloc+0x198>)
 800c44e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c450:	f7fe fcdc 	bl	800ae0c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c454:	69fb      	ldr	r3, [r7, #28]
 800c456:	f003 0307 	and.w	r3, r3, #7
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d00b      	beq.n	800c476 <pvPortMalloc+0x17a>
	__asm volatile
 800c45e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c462:	f383 8811 	msr	BASEPRI, r3
 800c466:	f3bf 8f6f 	isb	sy
 800c46a:	f3bf 8f4f 	dsb	sy
 800c46e:	60fb      	str	r3, [r7, #12]
}
 800c470:	bf00      	nop
 800c472:	bf00      	nop
 800c474:	e7fd      	b.n	800c472 <pvPortMalloc+0x176>
	return pvReturn;
 800c476:	69fb      	ldr	r3, [r7, #28]
}
 800c478:	4618      	mov	r0, r3
 800c47a:	3728      	adds	r7, #40	@ 0x28
 800c47c:	46bd      	mov	sp, r7
 800c47e:	bd80      	pop	{r7, pc}
 800c480:	20004c24 	.word	0x20004c24
 800c484:	20004c38 	.word	0x20004c38
 800c488:	20004c28 	.word	0x20004c28
 800c48c:	20004c1c 	.word	0x20004c1c
 800c490:	20004c2c 	.word	0x20004c2c
 800c494:	20004c30 	.word	0x20004c30

0800c498 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c498:	b580      	push	{r7, lr}
 800c49a:	b086      	sub	sp, #24
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d04f      	beq.n	800c54a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c4aa:	2308      	movs	r3, #8
 800c4ac:	425b      	negs	r3, r3
 800c4ae:	697a      	ldr	r2, [r7, #20]
 800c4b0:	4413      	add	r3, r2
 800c4b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c4b4:	697b      	ldr	r3, [r7, #20]
 800c4b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c4b8:	693b      	ldr	r3, [r7, #16]
 800c4ba:	685a      	ldr	r2, [r3, #4]
 800c4bc:	4b25      	ldr	r3, [pc, #148]	@ (800c554 <vPortFree+0xbc>)
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	4013      	ands	r3, r2
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d10b      	bne.n	800c4de <vPortFree+0x46>
	__asm volatile
 800c4c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4ca:	f383 8811 	msr	BASEPRI, r3
 800c4ce:	f3bf 8f6f 	isb	sy
 800c4d2:	f3bf 8f4f 	dsb	sy
 800c4d6:	60fb      	str	r3, [r7, #12]
}
 800c4d8:	bf00      	nop
 800c4da:	bf00      	nop
 800c4dc:	e7fd      	b.n	800c4da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c4de:	693b      	ldr	r3, [r7, #16]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d00b      	beq.n	800c4fe <vPortFree+0x66>
	__asm volatile
 800c4e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4ea:	f383 8811 	msr	BASEPRI, r3
 800c4ee:	f3bf 8f6f 	isb	sy
 800c4f2:	f3bf 8f4f 	dsb	sy
 800c4f6:	60bb      	str	r3, [r7, #8]
}
 800c4f8:	bf00      	nop
 800c4fa:	bf00      	nop
 800c4fc:	e7fd      	b.n	800c4fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c4fe:	693b      	ldr	r3, [r7, #16]
 800c500:	685a      	ldr	r2, [r3, #4]
 800c502:	4b14      	ldr	r3, [pc, #80]	@ (800c554 <vPortFree+0xbc>)
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	4013      	ands	r3, r2
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d01e      	beq.n	800c54a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c50c:	693b      	ldr	r3, [r7, #16]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	2b00      	cmp	r3, #0
 800c512:	d11a      	bne.n	800c54a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c514:	693b      	ldr	r3, [r7, #16]
 800c516:	685a      	ldr	r2, [r3, #4]
 800c518:	4b0e      	ldr	r3, [pc, #56]	@ (800c554 <vPortFree+0xbc>)
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	43db      	mvns	r3, r3
 800c51e:	401a      	ands	r2, r3
 800c520:	693b      	ldr	r3, [r7, #16]
 800c522:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c524:	f7fe fc64 	bl	800adf0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c528:	693b      	ldr	r3, [r7, #16]
 800c52a:	685a      	ldr	r2, [r3, #4]
 800c52c:	4b0a      	ldr	r3, [pc, #40]	@ (800c558 <vPortFree+0xc0>)
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	4413      	add	r3, r2
 800c532:	4a09      	ldr	r2, [pc, #36]	@ (800c558 <vPortFree+0xc0>)
 800c534:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c536:	6938      	ldr	r0, [r7, #16]
 800c538:	f000 f874 	bl	800c624 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c53c:	4b07      	ldr	r3, [pc, #28]	@ (800c55c <vPortFree+0xc4>)
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	3301      	adds	r3, #1
 800c542:	4a06      	ldr	r2, [pc, #24]	@ (800c55c <vPortFree+0xc4>)
 800c544:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c546:	f7fe fc61 	bl	800ae0c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c54a:	bf00      	nop
 800c54c:	3718      	adds	r7, #24
 800c54e:	46bd      	mov	sp, r7
 800c550:	bd80      	pop	{r7, pc}
 800c552:	bf00      	nop
 800c554:	20004c38 	.word	0x20004c38
 800c558:	20004c28 	.word	0x20004c28
 800c55c:	20004c34 	.word	0x20004c34

0800c560 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c560:	b480      	push	{r7}
 800c562:	b085      	sub	sp, #20
 800c564:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c566:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800c56a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c56c:	4b27      	ldr	r3, [pc, #156]	@ (800c60c <prvHeapInit+0xac>)
 800c56e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	f003 0307 	and.w	r3, r3, #7
 800c576:	2b00      	cmp	r3, #0
 800c578:	d00c      	beq.n	800c594 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	3307      	adds	r3, #7
 800c57e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	f023 0307 	bic.w	r3, r3, #7
 800c586:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c588:	68ba      	ldr	r2, [r7, #8]
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	1ad3      	subs	r3, r2, r3
 800c58e:	4a1f      	ldr	r2, [pc, #124]	@ (800c60c <prvHeapInit+0xac>)
 800c590:	4413      	add	r3, r2
 800c592:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c598:	4a1d      	ldr	r2, [pc, #116]	@ (800c610 <prvHeapInit+0xb0>)
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c59e:	4b1c      	ldr	r3, [pc, #112]	@ (800c610 <prvHeapInit+0xb0>)
 800c5a0:	2200      	movs	r2, #0
 800c5a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	68ba      	ldr	r2, [r7, #8]
 800c5a8:	4413      	add	r3, r2
 800c5aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c5ac:	2208      	movs	r2, #8
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	1a9b      	subs	r3, r3, r2
 800c5b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	f023 0307 	bic.w	r3, r3, #7
 800c5ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	4a15      	ldr	r2, [pc, #84]	@ (800c614 <prvHeapInit+0xb4>)
 800c5c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c5c2:	4b14      	ldr	r3, [pc, #80]	@ (800c614 <prvHeapInit+0xb4>)
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	2200      	movs	r2, #0
 800c5c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c5ca:	4b12      	ldr	r3, [pc, #72]	@ (800c614 <prvHeapInit+0xb4>)
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	2200      	movs	r2, #0
 800c5d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c5d6:	683b      	ldr	r3, [r7, #0]
 800c5d8:	68fa      	ldr	r2, [r7, #12]
 800c5da:	1ad2      	subs	r2, r2, r3
 800c5dc:	683b      	ldr	r3, [r7, #0]
 800c5de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c5e0:	4b0c      	ldr	r3, [pc, #48]	@ (800c614 <prvHeapInit+0xb4>)
 800c5e2:	681a      	ldr	r2, [r3, #0]
 800c5e4:	683b      	ldr	r3, [r7, #0]
 800c5e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c5e8:	683b      	ldr	r3, [r7, #0]
 800c5ea:	685b      	ldr	r3, [r3, #4]
 800c5ec:	4a0a      	ldr	r2, [pc, #40]	@ (800c618 <prvHeapInit+0xb8>)
 800c5ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c5f0:	683b      	ldr	r3, [r7, #0]
 800c5f2:	685b      	ldr	r3, [r3, #4]
 800c5f4:	4a09      	ldr	r2, [pc, #36]	@ (800c61c <prvHeapInit+0xbc>)
 800c5f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c5f8:	4b09      	ldr	r3, [pc, #36]	@ (800c620 <prvHeapInit+0xc0>)
 800c5fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c5fe:	601a      	str	r2, [r3, #0]
}
 800c600:	bf00      	nop
 800c602:	3714      	adds	r7, #20
 800c604:	46bd      	mov	sp, r7
 800c606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60a:	4770      	bx	lr
 800c60c:	2000101c 	.word	0x2000101c
 800c610:	20004c1c 	.word	0x20004c1c
 800c614:	20004c24 	.word	0x20004c24
 800c618:	20004c2c 	.word	0x20004c2c
 800c61c:	20004c28 	.word	0x20004c28
 800c620:	20004c38 	.word	0x20004c38

0800c624 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c624:	b480      	push	{r7}
 800c626:	b085      	sub	sp, #20
 800c628:	af00      	add	r7, sp, #0
 800c62a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c62c:	4b28      	ldr	r3, [pc, #160]	@ (800c6d0 <prvInsertBlockIntoFreeList+0xac>)
 800c62e:	60fb      	str	r3, [r7, #12]
 800c630:	e002      	b.n	800c638 <prvInsertBlockIntoFreeList+0x14>
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	60fb      	str	r3, [r7, #12]
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	687a      	ldr	r2, [r7, #4]
 800c63e:	429a      	cmp	r2, r3
 800c640:	d8f7      	bhi.n	800c632 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	685b      	ldr	r3, [r3, #4]
 800c64a:	68ba      	ldr	r2, [r7, #8]
 800c64c:	4413      	add	r3, r2
 800c64e:	687a      	ldr	r2, [r7, #4]
 800c650:	429a      	cmp	r2, r3
 800c652:	d108      	bne.n	800c666 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	685a      	ldr	r2, [r3, #4]
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	685b      	ldr	r3, [r3, #4]
 800c65c:	441a      	add	r2, r3
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	685b      	ldr	r3, [r3, #4]
 800c66e:	68ba      	ldr	r2, [r7, #8]
 800c670:	441a      	add	r2, r3
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	429a      	cmp	r2, r3
 800c678:	d118      	bne.n	800c6ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	681a      	ldr	r2, [r3, #0]
 800c67e:	4b15      	ldr	r3, [pc, #84]	@ (800c6d4 <prvInsertBlockIntoFreeList+0xb0>)
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	429a      	cmp	r2, r3
 800c684:	d00d      	beq.n	800c6a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	685a      	ldr	r2, [r3, #4]
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	685b      	ldr	r3, [r3, #4]
 800c690:	441a      	add	r2, r3
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	681a      	ldr	r2, [r3, #0]
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	601a      	str	r2, [r3, #0]
 800c6a0:	e008      	b.n	800c6b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c6a2:	4b0c      	ldr	r3, [pc, #48]	@ (800c6d4 <prvInsertBlockIntoFreeList+0xb0>)
 800c6a4:	681a      	ldr	r2, [r3, #0]
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	601a      	str	r2, [r3, #0]
 800c6aa:	e003      	b.n	800c6b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	681a      	ldr	r2, [r3, #0]
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c6b4:	68fa      	ldr	r2, [r7, #12]
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	429a      	cmp	r2, r3
 800c6ba:	d002      	beq.n	800c6c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	687a      	ldr	r2, [r7, #4]
 800c6c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c6c2:	bf00      	nop
 800c6c4:	3714      	adds	r7, #20
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6cc:	4770      	bx	lr
 800c6ce:	bf00      	nop
 800c6d0:	20004c1c 	.word	0x20004c1c
 800c6d4:	20004c24 	.word	0x20004c24

0800c6d8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800c6d8:	b580      	push	{r7, lr}
 800c6da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800c6dc:	2201      	movs	r2, #1
 800c6de:	490e      	ldr	r1, [pc, #56]	@ (800c718 <MX_USB_HOST_Init+0x40>)
 800c6e0:	480e      	ldr	r0, [pc, #56]	@ (800c71c <MX_USB_HOST_Init+0x44>)
 800c6e2:	f7fb f9a3 	bl	8007a2c <USBH_Init>
 800c6e6:	4603      	mov	r3, r0
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d001      	beq.n	800c6f0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800c6ec:	f7f4 fa10 	bl	8000b10 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800c6f0:	490b      	ldr	r1, [pc, #44]	@ (800c720 <MX_USB_HOST_Init+0x48>)
 800c6f2:	480a      	ldr	r0, [pc, #40]	@ (800c71c <MX_USB_HOST_Init+0x44>)
 800c6f4:	f7fb fa67 	bl	8007bc6 <USBH_RegisterClass>
 800c6f8:	4603      	mov	r3, r0
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d001      	beq.n	800c702 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800c6fe:	f7f4 fa07 	bl	8000b10 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800c702:	4806      	ldr	r0, [pc, #24]	@ (800c71c <MX_USB_HOST_Init+0x44>)
 800c704:	f7fb faeb 	bl	8007cde <USBH_Start>
 800c708:	4603      	mov	r3, r0
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d001      	beq.n	800c712 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800c70e:	f7f4 f9ff 	bl	8000b10 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800c712:	bf00      	nop
 800c714:	bd80      	pop	{r7, pc}
 800c716:	bf00      	nop
 800c718:	0800c725 	.word	0x0800c725
 800c71c:	20004c3c 	.word	0x20004c3c
 800c720:	2000000c 	.word	0x2000000c

0800c724 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800c724:	b480      	push	{r7}
 800c726:	b083      	sub	sp, #12
 800c728:	af00      	add	r7, sp, #0
 800c72a:	6078      	str	r0, [r7, #4]
 800c72c:	460b      	mov	r3, r1
 800c72e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800c730:	78fb      	ldrb	r3, [r7, #3]
 800c732:	3b01      	subs	r3, #1
 800c734:	2b04      	cmp	r3, #4
 800c736:	d819      	bhi.n	800c76c <USBH_UserProcess+0x48>
 800c738:	a201      	add	r2, pc, #4	@ (adr r2, 800c740 <USBH_UserProcess+0x1c>)
 800c73a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c73e:	bf00      	nop
 800c740:	0800c76d 	.word	0x0800c76d
 800c744:	0800c75d 	.word	0x0800c75d
 800c748:	0800c76d 	.word	0x0800c76d
 800c74c:	0800c765 	.word	0x0800c765
 800c750:	0800c755 	.word	0x0800c755
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800c754:	4b09      	ldr	r3, [pc, #36]	@ (800c77c <USBH_UserProcess+0x58>)
 800c756:	2203      	movs	r2, #3
 800c758:	701a      	strb	r2, [r3, #0]
  break;
 800c75a:	e008      	b.n	800c76e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800c75c:	4b07      	ldr	r3, [pc, #28]	@ (800c77c <USBH_UserProcess+0x58>)
 800c75e:	2202      	movs	r2, #2
 800c760:	701a      	strb	r2, [r3, #0]
  break;
 800c762:	e004      	b.n	800c76e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800c764:	4b05      	ldr	r3, [pc, #20]	@ (800c77c <USBH_UserProcess+0x58>)
 800c766:	2201      	movs	r2, #1
 800c768:	701a      	strb	r2, [r3, #0]
  break;
 800c76a:	e000      	b.n	800c76e <USBH_UserProcess+0x4a>

  default:
  break;
 800c76c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800c76e:	bf00      	nop
 800c770:	370c      	adds	r7, #12
 800c772:	46bd      	mov	sp, r7
 800c774:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c778:	4770      	bx	lr
 800c77a:	bf00      	nop
 800c77c:	20005020 	.word	0x20005020

0800c780 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800c780:	b580      	push	{r7, lr}
 800c782:	b08a      	sub	sp, #40	@ 0x28
 800c784:	af00      	add	r7, sp, #0
 800c786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c788:	f107 0314 	add.w	r3, r7, #20
 800c78c:	2200      	movs	r2, #0
 800c78e:	601a      	str	r2, [r3, #0]
 800c790:	605a      	str	r2, [r3, #4]
 800c792:	609a      	str	r2, [r3, #8]
 800c794:	60da      	str	r2, [r3, #12]
 800c796:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c7a0:	d147      	bne.n	800c832 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	613b      	str	r3, [r7, #16]
 800c7a6:	4b25      	ldr	r3, [pc, #148]	@ (800c83c <HAL_HCD_MspInit+0xbc>)
 800c7a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7aa:	4a24      	ldr	r2, [pc, #144]	@ (800c83c <HAL_HCD_MspInit+0xbc>)
 800c7ac:	f043 0301 	orr.w	r3, r3, #1
 800c7b0:	6313      	str	r3, [r2, #48]	@ 0x30
 800c7b2:	4b22      	ldr	r3, [pc, #136]	@ (800c83c <HAL_HCD_MspInit+0xbc>)
 800c7b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7b6:	f003 0301 	and.w	r3, r3, #1
 800c7ba:	613b      	str	r3, [r7, #16]
 800c7bc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800c7be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c7c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c7c8:	2300      	movs	r3, #0
 800c7ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800c7cc:	f107 0314 	add.w	r3, r7, #20
 800c7d0:	4619      	mov	r1, r3
 800c7d2:	481b      	ldr	r0, [pc, #108]	@ (800c840 <HAL_HCD_MspInit+0xc0>)
 800c7d4:	f7f4 fd8c 	bl	80012f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800c7d8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800c7dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c7de:	2302      	movs	r3, #2
 800c7e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c7e2:	2300      	movs	r3, #0
 800c7e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c7e6:	2300      	movs	r3, #0
 800c7e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c7ea:	230a      	movs	r3, #10
 800c7ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c7ee:	f107 0314 	add.w	r3, r7, #20
 800c7f2:	4619      	mov	r1, r3
 800c7f4:	4812      	ldr	r0, [pc, #72]	@ (800c840 <HAL_HCD_MspInit+0xc0>)
 800c7f6:	f7f4 fd7b 	bl	80012f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c7fa:	4b10      	ldr	r3, [pc, #64]	@ (800c83c <HAL_HCD_MspInit+0xbc>)
 800c7fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c7fe:	4a0f      	ldr	r2, [pc, #60]	@ (800c83c <HAL_HCD_MspInit+0xbc>)
 800c800:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c804:	6353      	str	r3, [r2, #52]	@ 0x34
 800c806:	2300      	movs	r3, #0
 800c808:	60fb      	str	r3, [r7, #12]
 800c80a:	4b0c      	ldr	r3, [pc, #48]	@ (800c83c <HAL_HCD_MspInit+0xbc>)
 800c80c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c80e:	4a0b      	ldr	r2, [pc, #44]	@ (800c83c <HAL_HCD_MspInit+0xbc>)
 800c810:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c814:	6453      	str	r3, [r2, #68]	@ 0x44
 800c816:	4b09      	ldr	r3, [pc, #36]	@ (800c83c <HAL_HCD_MspInit+0xbc>)
 800c818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c81a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c81e:	60fb      	str	r3, [r7, #12]
 800c820:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800c822:	2200      	movs	r2, #0
 800c824:	2105      	movs	r1, #5
 800c826:	2043      	movs	r0, #67	@ 0x43
 800c828:	f7f4 fd38 	bl	800129c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c82c:	2043      	movs	r0, #67	@ 0x43
 800c82e:	f7f4 fd51 	bl	80012d4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c832:	bf00      	nop
 800c834:	3728      	adds	r7, #40	@ 0x28
 800c836:	46bd      	mov	sp, r7
 800c838:	bd80      	pop	{r7, pc}
 800c83a:	bf00      	nop
 800c83c:	40023800 	.word	0x40023800
 800c840:	40020000 	.word	0x40020000

0800c844 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800c844:	b580      	push	{r7, lr}
 800c846:	b082      	sub	sp, #8
 800c848:	af00      	add	r7, sp, #0
 800c84a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c852:	4618      	mov	r0, r3
 800c854:	f7fb fe7b 	bl	800854e <USBH_LL_IncTimer>
}
 800c858:	bf00      	nop
 800c85a:	3708      	adds	r7, #8
 800c85c:	46bd      	mov	sp, r7
 800c85e:	bd80      	pop	{r7, pc}

0800c860 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c860:	b580      	push	{r7, lr}
 800c862:	b082      	sub	sp, #8
 800c864:	af00      	add	r7, sp, #0
 800c866:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c86e:	4618      	mov	r0, r3
 800c870:	f7fb febb 	bl	80085ea <USBH_LL_Connect>
}
 800c874:	bf00      	nop
 800c876:	3708      	adds	r7, #8
 800c878:	46bd      	mov	sp, r7
 800c87a:	bd80      	pop	{r7, pc}

0800c87c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c87c:	b580      	push	{r7, lr}
 800c87e:	b082      	sub	sp, #8
 800c880:	af00      	add	r7, sp, #0
 800c882:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c88a:	4618      	mov	r0, r3
 800c88c:	f7fb fec8 	bl	8008620 <USBH_LL_Disconnect>
}
 800c890:	bf00      	nop
 800c892:	3708      	adds	r7, #8
 800c894:	46bd      	mov	sp, r7
 800c896:	bd80      	pop	{r7, pc}

0800c898 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800c898:	b580      	push	{r7, lr}
 800c89a:	b082      	sub	sp, #8
 800c89c:	af00      	add	r7, sp, #0
 800c89e:	6078      	str	r0, [r7, #4]
 800c8a0:	460b      	mov	r3, r1
 800c8a2:	70fb      	strb	r3, [r7, #3]
 800c8a4:	4613      	mov	r3, r2
 800c8a6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	f7fb ff1b 	bl	80086ea <USBH_LL_NotifyURBChange>
#endif
}
 800c8b4:	bf00      	nop
 800c8b6:	3708      	adds	r7, #8
 800c8b8:	46bd      	mov	sp, r7
 800c8ba:	bd80      	pop	{r7, pc}

0800c8bc <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c8bc:	b580      	push	{r7, lr}
 800c8be:	b082      	sub	sp, #8
 800c8c0:	af00      	add	r7, sp, #0
 800c8c2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	f7fb fe69 	bl	80085a2 <USBH_LL_PortEnabled>
}
 800c8d0:	bf00      	nop
 800c8d2:	3708      	adds	r7, #8
 800c8d4:	46bd      	mov	sp, r7
 800c8d6:	bd80      	pop	{r7, pc}

0800c8d8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c8d8:	b580      	push	{r7, lr}
 800c8da:	b082      	sub	sp, #8
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c8e6:	4618      	mov	r0, r3
 800c8e8:	f7fb fe6d 	bl	80085c6 <USBH_LL_PortDisabled>
}
 800c8ec:	bf00      	nop
 800c8ee:	3708      	adds	r7, #8
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	bd80      	pop	{r7, pc}

0800c8f4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800c8f4:	b580      	push	{r7, lr}
 800c8f6:	b082      	sub	sp, #8
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800c902:	2b01      	cmp	r3, #1
 800c904:	d12a      	bne.n	800c95c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800c906:	4a18      	ldr	r2, [pc, #96]	@ (800c968 <USBH_LL_Init+0x74>)
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	4a15      	ldr	r2, [pc, #84]	@ (800c968 <USBH_LL_Init+0x74>)
 800c912:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c916:	4b14      	ldr	r3, [pc, #80]	@ (800c968 <USBH_LL_Init+0x74>)
 800c918:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c91c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800c91e:	4b12      	ldr	r3, [pc, #72]	@ (800c968 <USBH_LL_Init+0x74>)
 800c920:	2208      	movs	r2, #8
 800c922:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800c924:	4b10      	ldr	r3, [pc, #64]	@ (800c968 <USBH_LL_Init+0x74>)
 800c926:	2201      	movs	r2, #1
 800c928:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c92a:	4b0f      	ldr	r3, [pc, #60]	@ (800c968 <USBH_LL_Init+0x74>)
 800c92c:	2200      	movs	r2, #0
 800c92e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800c930:	4b0d      	ldr	r3, [pc, #52]	@ (800c968 <USBH_LL_Init+0x74>)
 800c932:	2202      	movs	r2, #2
 800c934:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c936:	4b0c      	ldr	r3, [pc, #48]	@ (800c968 <USBH_LL_Init+0x74>)
 800c938:	2200      	movs	r2, #0
 800c93a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800c93c:	480a      	ldr	r0, [pc, #40]	@ (800c968 <USBH_LL_Init+0x74>)
 800c93e:	f7f4 fe8c 	bl	800165a <HAL_HCD_Init>
 800c942:	4603      	mov	r3, r0
 800c944:	2b00      	cmp	r3, #0
 800c946:	d001      	beq.n	800c94c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800c948:	f7f4 f8e2 	bl	8000b10 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800c94c:	4806      	ldr	r0, [pc, #24]	@ (800c968 <USBH_LL_Init+0x74>)
 800c94e:	f7f5 fac9 	bl	8001ee4 <HAL_HCD_GetCurrentFrame>
 800c952:	4603      	mov	r3, r0
 800c954:	4619      	mov	r1, r3
 800c956:	6878      	ldr	r0, [r7, #4]
 800c958:	f7fb fdea 	bl	8008530 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800c95c:	2300      	movs	r3, #0
}
 800c95e:	4618      	mov	r0, r3
 800c960:	3708      	adds	r7, #8
 800c962:	46bd      	mov	sp, r7
 800c964:	bd80      	pop	{r7, pc}
 800c966:	bf00      	nop
 800c968:	20005024 	.word	0x20005024

0800c96c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800c96c:	b580      	push	{r7, lr}
 800c96e:	b084      	sub	sp, #16
 800c970:	af00      	add	r7, sp, #0
 800c972:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c974:	2300      	movs	r3, #0
 800c976:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c978:	2300      	movs	r3, #0
 800c97a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c982:	4618      	mov	r0, r3
 800c984:	f7f5 fa36 	bl	8001df4 <HAL_HCD_Start>
 800c988:	4603      	mov	r3, r0
 800c98a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c98c:	7bfb      	ldrb	r3, [r7, #15]
 800c98e:	4618      	mov	r0, r3
 800c990:	f000 f94c 	bl	800cc2c <USBH_Get_USB_Status>
 800c994:	4603      	mov	r3, r0
 800c996:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c998:	7bbb      	ldrb	r3, [r7, #14]
}
 800c99a:	4618      	mov	r0, r3
 800c99c:	3710      	adds	r7, #16
 800c99e:	46bd      	mov	sp, r7
 800c9a0:	bd80      	pop	{r7, pc}

0800c9a2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800c9a2:	b580      	push	{r7, lr}
 800c9a4:	b084      	sub	sp, #16
 800c9a6:	af00      	add	r7, sp, #0
 800c9a8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c9aa:	2300      	movs	r3, #0
 800c9ac:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c9b8:	4618      	mov	r0, r3
 800c9ba:	f7f5 fa3e 	bl	8001e3a <HAL_HCD_Stop>
 800c9be:	4603      	mov	r3, r0
 800c9c0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c9c2:	7bfb      	ldrb	r3, [r7, #15]
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	f000 f931 	bl	800cc2c <USBH_Get_USB_Status>
 800c9ca:	4603      	mov	r3, r0
 800c9cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c9ce:	7bbb      	ldrb	r3, [r7, #14]
}
 800c9d0:	4618      	mov	r0, r3
 800c9d2:	3710      	adds	r7, #16
 800c9d4:	46bd      	mov	sp, r7
 800c9d6:	bd80      	pop	{r7, pc}

0800c9d8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800c9d8:	b580      	push	{r7, lr}
 800c9da:	b084      	sub	sp, #16
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800c9e0:	2301      	movs	r3, #1
 800c9e2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c9ea:	4618      	mov	r0, r3
 800c9ec:	f7f5 fa88 	bl	8001f00 <HAL_HCD_GetCurrentSpeed>
 800c9f0:	4603      	mov	r3, r0
 800c9f2:	2b02      	cmp	r3, #2
 800c9f4:	d00c      	beq.n	800ca10 <USBH_LL_GetSpeed+0x38>
 800c9f6:	2b02      	cmp	r3, #2
 800c9f8:	d80d      	bhi.n	800ca16 <USBH_LL_GetSpeed+0x3e>
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d002      	beq.n	800ca04 <USBH_LL_GetSpeed+0x2c>
 800c9fe:	2b01      	cmp	r3, #1
 800ca00:	d003      	beq.n	800ca0a <USBH_LL_GetSpeed+0x32>
 800ca02:	e008      	b.n	800ca16 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800ca04:	2300      	movs	r3, #0
 800ca06:	73fb      	strb	r3, [r7, #15]
    break;
 800ca08:	e008      	b.n	800ca1c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800ca0a:	2301      	movs	r3, #1
 800ca0c:	73fb      	strb	r3, [r7, #15]
    break;
 800ca0e:	e005      	b.n	800ca1c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800ca10:	2302      	movs	r3, #2
 800ca12:	73fb      	strb	r3, [r7, #15]
    break;
 800ca14:	e002      	b.n	800ca1c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800ca16:	2301      	movs	r3, #1
 800ca18:	73fb      	strb	r3, [r7, #15]
    break;
 800ca1a:	bf00      	nop
  }
  return  speed;
 800ca1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca1e:	4618      	mov	r0, r3
 800ca20:	3710      	adds	r7, #16
 800ca22:	46bd      	mov	sp, r7
 800ca24:	bd80      	pop	{r7, pc}

0800ca26 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800ca26:	b580      	push	{r7, lr}
 800ca28:	b084      	sub	sp, #16
 800ca2a:	af00      	add	r7, sp, #0
 800ca2c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca2e:	2300      	movs	r3, #0
 800ca30:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ca32:	2300      	movs	r3, #0
 800ca34:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	f7f5 fa19 	bl	8001e74 <HAL_HCD_ResetPort>
 800ca42:	4603      	mov	r3, r0
 800ca44:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ca46:	7bfb      	ldrb	r3, [r7, #15]
 800ca48:	4618      	mov	r0, r3
 800ca4a:	f000 f8ef 	bl	800cc2c <USBH_Get_USB_Status>
 800ca4e:	4603      	mov	r3, r0
 800ca50:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ca52:	7bbb      	ldrb	r3, [r7, #14]
}
 800ca54:	4618      	mov	r0, r3
 800ca56:	3710      	adds	r7, #16
 800ca58:	46bd      	mov	sp, r7
 800ca5a:	bd80      	pop	{r7, pc}

0800ca5c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ca5c:	b580      	push	{r7, lr}
 800ca5e:	b082      	sub	sp, #8
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	6078      	str	r0, [r7, #4]
 800ca64:	460b      	mov	r3, r1
 800ca66:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ca6e:	78fa      	ldrb	r2, [r7, #3]
 800ca70:	4611      	mov	r1, r2
 800ca72:	4618      	mov	r0, r3
 800ca74:	f7f5 fa21 	bl	8001eba <HAL_HCD_HC_GetXferCount>
 800ca78:	4603      	mov	r3, r0
}
 800ca7a:	4618      	mov	r0, r3
 800ca7c:	3708      	adds	r7, #8
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	bd80      	pop	{r7, pc}

0800ca82 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800ca82:	b590      	push	{r4, r7, lr}
 800ca84:	b089      	sub	sp, #36	@ 0x24
 800ca86:	af04      	add	r7, sp, #16
 800ca88:	6078      	str	r0, [r7, #4]
 800ca8a:	4608      	mov	r0, r1
 800ca8c:	4611      	mov	r1, r2
 800ca8e:	461a      	mov	r2, r3
 800ca90:	4603      	mov	r3, r0
 800ca92:	70fb      	strb	r3, [r7, #3]
 800ca94:	460b      	mov	r3, r1
 800ca96:	70bb      	strb	r3, [r7, #2]
 800ca98:	4613      	mov	r3, r2
 800ca9a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800caa0:	2300      	movs	r3, #0
 800caa2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800caaa:	787c      	ldrb	r4, [r7, #1]
 800caac:	78ba      	ldrb	r2, [r7, #2]
 800caae:	78f9      	ldrb	r1, [r7, #3]
 800cab0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cab2:	9302      	str	r3, [sp, #8]
 800cab4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800cab8:	9301      	str	r3, [sp, #4]
 800caba:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cabe:	9300      	str	r3, [sp, #0]
 800cac0:	4623      	mov	r3, r4
 800cac2:	f7f4 fe31 	bl	8001728 <HAL_HCD_HC_Init>
 800cac6:	4603      	mov	r3, r0
 800cac8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800caca:	7bfb      	ldrb	r3, [r7, #15]
 800cacc:	4618      	mov	r0, r3
 800cace:	f000 f8ad 	bl	800cc2c <USBH_Get_USB_Status>
 800cad2:	4603      	mov	r3, r0
 800cad4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cad6:	7bbb      	ldrb	r3, [r7, #14]
}
 800cad8:	4618      	mov	r0, r3
 800cada:	3714      	adds	r7, #20
 800cadc:	46bd      	mov	sp, r7
 800cade:	bd90      	pop	{r4, r7, pc}

0800cae0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800cae0:	b480      	push	{r7}
 800cae2:	b083      	sub	sp, #12
 800cae4:	af00      	add	r7, sp, #0
 800cae6:	6078      	str	r0, [r7, #4]
 800cae8:	460b      	mov	r3, r1
 800caea:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800caec:	2300      	movs	r3, #0
}
 800caee:	4618      	mov	r0, r3
 800caf0:	370c      	adds	r7, #12
 800caf2:	46bd      	mov	sp, r7
 800caf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caf8:	4770      	bx	lr

0800cafa <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800cafa:	b590      	push	{r4, r7, lr}
 800cafc:	b089      	sub	sp, #36	@ 0x24
 800cafe:	af04      	add	r7, sp, #16
 800cb00:	6078      	str	r0, [r7, #4]
 800cb02:	4608      	mov	r0, r1
 800cb04:	4611      	mov	r1, r2
 800cb06:	461a      	mov	r2, r3
 800cb08:	4603      	mov	r3, r0
 800cb0a:	70fb      	strb	r3, [r7, #3]
 800cb0c:	460b      	mov	r3, r1
 800cb0e:	70bb      	strb	r3, [r7, #2]
 800cb10:	4613      	mov	r3, r2
 800cb12:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cb14:	2300      	movs	r3, #0
 800cb16:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cb18:	2300      	movs	r3, #0
 800cb1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800cb22:	787c      	ldrb	r4, [r7, #1]
 800cb24:	78ba      	ldrb	r2, [r7, #2]
 800cb26:	78f9      	ldrb	r1, [r7, #3]
 800cb28:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800cb2c:	9303      	str	r3, [sp, #12]
 800cb2e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cb30:	9302      	str	r3, [sp, #8]
 800cb32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb34:	9301      	str	r3, [sp, #4]
 800cb36:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cb3a:	9300      	str	r3, [sp, #0]
 800cb3c:	4623      	mov	r3, r4
 800cb3e:	f7f4 feab 	bl	8001898 <HAL_HCD_HC_SubmitRequest>
 800cb42:	4603      	mov	r3, r0
 800cb44:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800cb46:	7bfb      	ldrb	r3, [r7, #15]
 800cb48:	4618      	mov	r0, r3
 800cb4a:	f000 f86f 	bl	800cc2c <USBH_Get_USB_Status>
 800cb4e:	4603      	mov	r3, r0
 800cb50:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cb52:	7bbb      	ldrb	r3, [r7, #14]
}
 800cb54:	4618      	mov	r0, r3
 800cb56:	3714      	adds	r7, #20
 800cb58:	46bd      	mov	sp, r7
 800cb5a:	bd90      	pop	{r4, r7, pc}

0800cb5c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800cb5c:	b580      	push	{r7, lr}
 800cb5e:	b082      	sub	sp, #8
 800cb60:	af00      	add	r7, sp, #0
 800cb62:	6078      	str	r0, [r7, #4]
 800cb64:	460b      	mov	r3, r1
 800cb66:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800cb6e:	78fa      	ldrb	r2, [r7, #3]
 800cb70:	4611      	mov	r1, r2
 800cb72:	4618      	mov	r0, r3
 800cb74:	f7f5 f98c 	bl	8001e90 <HAL_HCD_HC_GetURBState>
 800cb78:	4603      	mov	r3, r0
}
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	3708      	adds	r7, #8
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	bd80      	pop	{r7, pc}

0800cb82 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800cb82:	b580      	push	{r7, lr}
 800cb84:	b082      	sub	sp, #8
 800cb86:	af00      	add	r7, sp, #0
 800cb88:	6078      	str	r0, [r7, #4]
 800cb8a:	460b      	mov	r3, r1
 800cb8c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800cb94:	2b01      	cmp	r3, #1
 800cb96:	d103      	bne.n	800cba0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800cb98:	78fb      	ldrb	r3, [r7, #3]
 800cb9a:	4618      	mov	r0, r3
 800cb9c:	f000 f872 	bl	800cc84 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800cba0:	20c8      	movs	r0, #200	@ 0xc8
 800cba2:	f7f4 fa9f 	bl	80010e4 <HAL_Delay>
  return USBH_OK;
 800cba6:	2300      	movs	r3, #0
}
 800cba8:	4618      	mov	r0, r3
 800cbaa:	3708      	adds	r7, #8
 800cbac:	46bd      	mov	sp, r7
 800cbae:	bd80      	pop	{r7, pc}

0800cbb0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800cbb0:	b480      	push	{r7}
 800cbb2:	b085      	sub	sp, #20
 800cbb4:	af00      	add	r7, sp, #0
 800cbb6:	6078      	str	r0, [r7, #4]
 800cbb8:	460b      	mov	r3, r1
 800cbba:	70fb      	strb	r3, [r7, #3]
 800cbbc:	4613      	mov	r3, r2
 800cbbe:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800cbc6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800cbc8:	78fa      	ldrb	r2, [r7, #3]
 800cbca:	68f9      	ldr	r1, [r7, #12]
 800cbcc:	4613      	mov	r3, r2
 800cbce:	011b      	lsls	r3, r3, #4
 800cbd0:	1a9b      	subs	r3, r3, r2
 800cbd2:	009b      	lsls	r3, r3, #2
 800cbd4:	440b      	add	r3, r1
 800cbd6:	3317      	adds	r3, #23
 800cbd8:	781b      	ldrb	r3, [r3, #0]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d00a      	beq.n	800cbf4 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800cbde:	78fa      	ldrb	r2, [r7, #3]
 800cbe0:	68f9      	ldr	r1, [r7, #12]
 800cbe2:	4613      	mov	r3, r2
 800cbe4:	011b      	lsls	r3, r3, #4
 800cbe6:	1a9b      	subs	r3, r3, r2
 800cbe8:	009b      	lsls	r3, r3, #2
 800cbea:	440b      	add	r3, r1
 800cbec:	333c      	adds	r3, #60	@ 0x3c
 800cbee:	78ba      	ldrb	r2, [r7, #2]
 800cbf0:	701a      	strb	r2, [r3, #0]
 800cbf2:	e009      	b.n	800cc08 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800cbf4:	78fa      	ldrb	r2, [r7, #3]
 800cbf6:	68f9      	ldr	r1, [r7, #12]
 800cbf8:	4613      	mov	r3, r2
 800cbfa:	011b      	lsls	r3, r3, #4
 800cbfc:	1a9b      	subs	r3, r3, r2
 800cbfe:	009b      	lsls	r3, r3, #2
 800cc00:	440b      	add	r3, r1
 800cc02:	333d      	adds	r3, #61	@ 0x3d
 800cc04:	78ba      	ldrb	r2, [r7, #2]
 800cc06:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800cc08:	2300      	movs	r3, #0
}
 800cc0a:	4618      	mov	r0, r3
 800cc0c:	3714      	adds	r7, #20
 800cc0e:	46bd      	mov	sp, r7
 800cc10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc14:	4770      	bx	lr

0800cc16 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800cc16:	b580      	push	{r7, lr}
 800cc18:	b082      	sub	sp, #8
 800cc1a:	af00      	add	r7, sp, #0
 800cc1c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800cc1e:	6878      	ldr	r0, [r7, #4]
 800cc20:	f7f4 fa60 	bl	80010e4 <HAL_Delay>
}
 800cc24:	bf00      	nop
 800cc26:	3708      	adds	r7, #8
 800cc28:	46bd      	mov	sp, r7
 800cc2a:	bd80      	pop	{r7, pc}

0800cc2c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800cc2c:	b480      	push	{r7}
 800cc2e:	b085      	sub	sp, #20
 800cc30:	af00      	add	r7, sp, #0
 800cc32:	4603      	mov	r3, r0
 800cc34:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cc36:	2300      	movs	r3, #0
 800cc38:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800cc3a:	79fb      	ldrb	r3, [r7, #7]
 800cc3c:	2b03      	cmp	r3, #3
 800cc3e:	d817      	bhi.n	800cc70 <USBH_Get_USB_Status+0x44>
 800cc40:	a201      	add	r2, pc, #4	@ (adr r2, 800cc48 <USBH_Get_USB_Status+0x1c>)
 800cc42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc46:	bf00      	nop
 800cc48:	0800cc59 	.word	0x0800cc59
 800cc4c:	0800cc5f 	.word	0x0800cc5f
 800cc50:	0800cc65 	.word	0x0800cc65
 800cc54:	0800cc6b 	.word	0x0800cc6b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800cc58:	2300      	movs	r3, #0
 800cc5a:	73fb      	strb	r3, [r7, #15]
    break;
 800cc5c:	e00b      	b.n	800cc76 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800cc5e:	2302      	movs	r3, #2
 800cc60:	73fb      	strb	r3, [r7, #15]
    break;
 800cc62:	e008      	b.n	800cc76 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800cc64:	2301      	movs	r3, #1
 800cc66:	73fb      	strb	r3, [r7, #15]
    break;
 800cc68:	e005      	b.n	800cc76 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800cc6a:	2302      	movs	r3, #2
 800cc6c:	73fb      	strb	r3, [r7, #15]
    break;
 800cc6e:	e002      	b.n	800cc76 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800cc70:	2302      	movs	r3, #2
 800cc72:	73fb      	strb	r3, [r7, #15]
    break;
 800cc74:	bf00      	nop
  }
  return usb_status;
 800cc76:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc78:	4618      	mov	r0, r3
 800cc7a:	3714      	adds	r7, #20
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc82:	4770      	bx	lr

0800cc84 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b084      	sub	sp, #16
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	4603      	mov	r3, r0
 800cc8c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800cc8e:	79fb      	ldrb	r3, [r7, #7]
 800cc90:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800cc92:	79fb      	ldrb	r3, [r7, #7]
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d102      	bne.n	800cc9e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800cc98:	2300      	movs	r3, #0
 800cc9a:	73fb      	strb	r3, [r7, #15]
 800cc9c:	e001      	b.n	800cca2 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800cc9e:	2301      	movs	r3, #1
 800cca0:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800cca2:	7bfb      	ldrb	r3, [r7, #15]
 800cca4:	461a      	mov	r2, r3
 800cca6:	2101      	movs	r1, #1
 800cca8:	4803      	ldr	r0, [pc, #12]	@ (800ccb8 <MX_DriverVbusFS+0x34>)
 800ccaa:	f7f4 fcbd 	bl	8001628 <HAL_GPIO_WritePin>
}
 800ccae:	bf00      	nop
 800ccb0:	3710      	adds	r7, #16
 800ccb2:	46bd      	mov	sp, r7
 800ccb4:	bd80      	pop	{r7, pc}
 800ccb6:	bf00      	nop
 800ccb8:	40020800 	.word	0x40020800

0800ccbc <malloc>:
 800ccbc:	4b02      	ldr	r3, [pc, #8]	@ (800ccc8 <malloc+0xc>)
 800ccbe:	4601      	mov	r1, r0
 800ccc0:	6818      	ldr	r0, [r3, #0]
 800ccc2:	f000 b82d 	b.w	800cd20 <_malloc_r>
 800ccc6:	bf00      	nop
 800ccc8:	20000030 	.word	0x20000030

0800cccc <free>:
 800cccc:	4b02      	ldr	r3, [pc, #8]	@ (800ccd8 <free+0xc>)
 800ccce:	4601      	mov	r1, r0
 800ccd0:	6818      	ldr	r0, [r3, #0]
 800ccd2:	f000 b95f 	b.w	800cf94 <_free_r>
 800ccd6:	bf00      	nop
 800ccd8:	20000030 	.word	0x20000030

0800ccdc <sbrk_aligned>:
 800ccdc:	b570      	push	{r4, r5, r6, lr}
 800ccde:	4e0f      	ldr	r6, [pc, #60]	@ (800cd1c <sbrk_aligned+0x40>)
 800cce0:	460c      	mov	r4, r1
 800cce2:	6831      	ldr	r1, [r6, #0]
 800cce4:	4605      	mov	r5, r0
 800cce6:	b911      	cbnz	r1, 800ccee <sbrk_aligned+0x12>
 800cce8:	f000 f90c 	bl	800cf04 <_sbrk_r>
 800ccec:	6030      	str	r0, [r6, #0]
 800ccee:	4621      	mov	r1, r4
 800ccf0:	4628      	mov	r0, r5
 800ccf2:	f000 f907 	bl	800cf04 <_sbrk_r>
 800ccf6:	1c43      	adds	r3, r0, #1
 800ccf8:	d103      	bne.n	800cd02 <sbrk_aligned+0x26>
 800ccfa:	f04f 34ff 	mov.w	r4, #4294967295
 800ccfe:	4620      	mov	r0, r4
 800cd00:	bd70      	pop	{r4, r5, r6, pc}
 800cd02:	1cc4      	adds	r4, r0, #3
 800cd04:	f024 0403 	bic.w	r4, r4, #3
 800cd08:	42a0      	cmp	r0, r4
 800cd0a:	d0f8      	beq.n	800ccfe <sbrk_aligned+0x22>
 800cd0c:	1a21      	subs	r1, r4, r0
 800cd0e:	4628      	mov	r0, r5
 800cd10:	f000 f8f8 	bl	800cf04 <_sbrk_r>
 800cd14:	3001      	adds	r0, #1
 800cd16:	d1f2      	bne.n	800ccfe <sbrk_aligned+0x22>
 800cd18:	e7ef      	b.n	800ccfa <sbrk_aligned+0x1e>
 800cd1a:	bf00      	nop
 800cd1c:	20005404 	.word	0x20005404

0800cd20 <_malloc_r>:
 800cd20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd24:	1ccd      	adds	r5, r1, #3
 800cd26:	f025 0503 	bic.w	r5, r5, #3
 800cd2a:	3508      	adds	r5, #8
 800cd2c:	2d0c      	cmp	r5, #12
 800cd2e:	bf38      	it	cc
 800cd30:	250c      	movcc	r5, #12
 800cd32:	2d00      	cmp	r5, #0
 800cd34:	4606      	mov	r6, r0
 800cd36:	db01      	blt.n	800cd3c <_malloc_r+0x1c>
 800cd38:	42a9      	cmp	r1, r5
 800cd3a:	d904      	bls.n	800cd46 <_malloc_r+0x26>
 800cd3c:	230c      	movs	r3, #12
 800cd3e:	6033      	str	r3, [r6, #0]
 800cd40:	2000      	movs	r0, #0
 800cd42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ce1c <_malloc_r+0xfc>
 800cd4a:	f000 f869 	bl	800ce20 <__malloc_lock>
 800cd4e:	f8d8 3000 	ldr.w	r3, [r8]
 800cd52:	461c      	mov	r4, r3
 800cd54:	bb44      	cbnz	r4, 800cda8 <_malloc_r+0x88>
 800cd56:	4629      	mov	r1, r5
 800cd58:	4630      	mov	r0, r6
 800cd5a:	f7ff ffbf 	bl	800ccdc <sbrk_aligned>
 800cd5e:	1c43      	adds	r3, r0, #1
 800cd60:	4604      	mov	r4, r0
 800cd62:	d158      	bne.n	800ce16 <_malloc_r+0xf6>
 800cd64:	f8d8 4000 	ldr.w	r4, [r8]
 800cd68:	4627      	mov	r7, r4
 800cd6a:	2f00      	cmp	r7, #0
 800cd6c:	d143      	bne.n	800cdf6 <_malloc_r+0xd6>
 800cd6e:	2c00      	cmp	r4, #0
 800cd70:	d04b      	beq.n	800ce0a <_malloc_r+0xea>
 800cd72:	6823      	ldr	r3, [r4, #0]
 800cd74:	4639      	mov	r1, r7
 800cd76:	4630      	mov	r0, r6
 800cd78:	eb04 0903 	add.w	r9, r4, r3
 800cd7c:	f000 f8c2 	bl	800cf04 <_sbrk_r>
 800cd80:	4581      	cmp	r9, r0
 800cd82:	d142      	bne.n	800ce0a <_malloc_r+0xea>
 800cd84:	6821      	ldr	r1, [r4, #0]
 800cd86:	1a6d      	subs	r5, r5, r1
 800cd88:	4629      	mov	r1, r5
 800cd8a:	4630      	mov	r0, r6
 800cd8c:	f7ff ffa6 	bl	800ccdc <sbrk_aligned>
 800cd90:	3001      	adds	r0, #1
 800cd92:	d03a      	beq.n	800ce0a <_malloc_r+0xea>
 800cd94:	6823      	ldr	r3, [r4, #0]
 800cd96:	442b      	add	r3, r5
 800cd98:	6023      	str	r3, [r4, #0]
 800cd9a:	f8d8 3000 	ldr.w	r3, [r8]
 800cd9e:	685a      	ldr	r2, [r3, #4]
 800cda0:	bb62      	cbnz	r2, 800cdfc <_malloc_r+0xdc>
 800cda2:	f8c8 7000 	str.w	r7, [r8]
 800cda6:	e00f      	b.n	800cdc8 <_malloc_r+0xa8>
 800cda8:	6822      	ldr	r2, [r4, #0]
 800cdaa:	1b52      	subs	r2, r2, r5
 800cdac:	d420      	bmi.n	800cdf0 <_malloc_r+0xd0>
 800cdae:	2a0b      	cmp	r2, #11
 800cdb0:	d917      	bls.n	800cde2 <_malloc_r+0xc2>
 800cdb2:	1961      	adds	r1, r4, r5
 800cdb4:	42a3      	cmp	r3, r4
 800cdb6:	6025      	str	r5, [r4, #0]
 800cdb8:	bf18      	it	ne
 800cdba:	6059      	strne	r1, [r3, #4]
 800cdbc:	6863      	ldr	r3, [r4, #4]
 800cdbe:	bf08      	it	eq
 800cdc0:	f8c8 1000 	streq.w	r1, [r8]
 800cdc4:	5162      	str	r2, [r4, r5]
 800cdc6:	604b      	str	r3, [r1, #4]
 800cdc8:	4630      	mov	r0, r6
 800cdca:	f000 f82f 	bl	800ce2c <__malloc_unlock>
 800cdce:	f104 000b 	add.w	r0, r4, #11
 800cdd2:	1d23      	adds	r3, r4, #4
 800cdd4:	f020 0007 	bic.w	r0, r0, #7
 800cdd8:	1ac2      	subs	r2, r0, r3
 800cdda:	bf1c      	itt	ne
 800cddc:	1a1b      	subne	r3, r3, r0
 800cdde:	50a3      	strne	r3, [r4, r2]
 800cde0:	e7af      	b.n	800cd42 <_malloc_r+0x22>
 800cde2:	6862      	ldr	r2, [r4, #4]
 800cde4:	42a3      	cmp	r3, r4
 800cde6:	bf0c      	ite	eq
 800cde8:	f8c8 2000 	streq.w	r2, [r8]
 800cdec:	605a      	strne	r2, [r3, #4]
 800cdee:	e7eb      	b.n	800cdc8 <_malloc_r+0xa8>
 800cdf0:	4623      	mov	r3, r4
 800cdf2:	6864      	ldr	r4, [r4, #4]
 800cdf4:	e7ae      	b.n	800cd54 <_malloc_r+0x34>
 800cdf6:	463c      	mov	r4, r7
 800cdf8:	687f      	ldr	r7, [r7, #4]
 800cdfa:	e7b6      	b.n	800cd6a <_malloc_r+0x4a>
 800cdfc:	461a      	mov	r2, r3
 800cdfe:	685b      	ldr	r3, [r3, #4]
 800ce00:	42a3      	cmp	r3, r4
 800ce02:	d1fb      	bne.n	800cdfc <_malloc_r+0xdc>
 800ce04:	2300      	movs	r3, #0
 800ce06:	6053      	str	r3, [r2, #4]
 800ce08:	e7de      	b.n	800cdc8 <_malloc_r+0xa8>
 800ce0a:	230c      	movs	r3, #12
 800ce0c:	6033      	str	r3, [r6, #0]
 800ce0e:	4630      	mov	r0, r6
 800ce10:	f000 f80c 	bl	800ce2c <__malloc_unlock>
 800ce14:	e794      	b.n	800cd40 <_malloc_r+0x20>
 800ce16:	6005      	str	r5, [r0, #0]
 800ce18:	e7d6      	b.n	800cdc8 <_malloc_r+0xa8>
 800ce1a:	bf00      	nop
 800ce1c:	20005408 	.word	0x20005408

0800ce20 <__malloc_lock>:
 800ce20:	4801      	ldr	r0, [pc, #4]	@ (800ce28 <__malloc_lock+0x8>)
 800ce22:	f7f4 b8f2 	b.w	800100a <__retarget_lock_acquire_recursive>
 800ce26:	bf00      	nop
 800ce28:	20000228 	.word	0x20000228

0800ce2c <__malloc_unlock>:
 800ce2c:	4801      	ldr	r0, [pc, #4]	@ (800ce34 <__malloc_unlock+0x8>)
 800ce2e:	f7f4 b901 	b.w	8001034 <__retarget_lock_release_recursive>
 800ce32:	bf00      	nop
 800ce34:	20000228 	.word	0x20000228

0800ce38 <memset>:
 800ce38:	4402      	add	r2, r0
 800ce3a:	4603      	mov	r3, r0
 800ce3c:	4293      	cmp	r3, r2
 800ce3e:	d100      	bne.n	800ce42 <memset+0xa>
 800ce40:	4770      	bx	lr
 800ce42:	f803 1b01 	strb.w	r1, [r3], #1
 800ce46:	e7f9      	b.n	800ce3c <memset+0x4>

0800ce48 <_reclaim_reent>:
 800ce48:	4b2d      	ldr	r3, [pc, #180]	@ (800cf00 <_reclaim_reent+0xb8>)
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	4283      	cmp	r3, r0
 800ce4e:	b570      	push	{r4, r5, r6, lr}
 800ce50:	4604      	mov	r4, r0
 800ce52:	d053      	beq.n	800cefc <_reclaim_reent+0xb4>
 800ce54:	69c3      	ldr	r3, [r0, #28]
 800ce56:	b31b      	cbz	r3, 800cea0 <_reclaim_reent+0x58>
 800ce58:	68db      	ldr	r3, [r3, #12]
 800ce5a:	b163      	cbz	r3, 800ce76 <_reclaim_reent+0x2e>
 800ce5c:	2500      	movs	r5, #0
 800ce5e:	69e3      	ldr	r3, [r4, #28]
 800ce60:	68db      	ldr	r3, [r3, #12]
 800ce62:	5959      	ldr	r1, [r3, r5]
 800ce64:	b9b1      	cbnz	r1, 800ce94 <_reclaim_reent+0x4c>
 800ce66:	3504      	adds	r5, #4
 800ce68:	2d80      	cmp	r5, #128	@ 0x80
 800ce6a:	d1f8      	bne.n	800ce5e <_reclaim_reent+0x16>
 800ce6c:	69e3      	ldr	r3, [r4, #28]
 800ce6e:	4620      	mov	r0, r4
 800ce70:	68d9      	ldr	r1, [r3, #12]
 800ce72:	f000 f88f 	bl	800cf94 <_free_r>
 800ce76:	69e3      	ldr	r3, [r4, #28]
 800ce78:	6819      	ldr	r1, [r3, #0]
 800ce7a:	b111      	cbz	r1, 800ce82 <_reclaim_reent+0x3a>
 800ce7c:	4620      	mov	r0, r4
 800ce7e:	f000 f889 	bl	800cf94 <_free_r>
 800ce82:	69e3      	ldr	r3, [r4, #28]
 800ce84:	689d      	ldr	r5, [r3, #8]
 800ce86:	b15d      	cbz	r5, 800cea0 <_reclaim_reent+0x58>
 800ce88:	4629      	mov	r1, r5
 800ce8a:	4620      	mov	r0, r4
 800ce8c:	682d      	ldr	r5, [r5, #0]
 800ce8e:	f000 f881 	bl	800cf94 <_free_r>
 800ce92:	e7f8      	b.n	800ce86 <_reclaim_reent+0x3e>
 800ce94:	680e      	ldr	r6, [r1, #0]
 800ce96:	4620      	mov	r0, r4
 800ce98:	f000 f87c 	bl	800cf94 <_free_r>
 800ce9c:	4631      	mov	r1, r6
 800ce9e:	e7e1      	b.n	800ce64 <_reclaim_reent+0x1c>
 800cea0:	6961      	ldr	r1, [r4, #20]
 800cea2:	b111      	cbz	r1, 800ceaa <_reclaim_reent+0x62>
 800cea4:	4620      	mov	r0, r4
 800cea6:	f000 f875 	bl	800cf94 <_free_r>
 800ceaa:	69e1      	ldr	r1, [r4, #28]
 800ceac:	b111      	cbz	r1, 800ceb4 <_reclaim_reent+0x6c>
 800ceae:	4620      	mov	r0, r4
 800ceb0:	f000 f870 	bl	800cf94 <_free_r>
 800ceb4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ceb6:	b111      	cbz	r1, 800cebe <_reclaim_reent+0x76>
 800ceb8:	4620      	mov	r0, r4
 800ceba:	f000 f86b 	bl	800cf94 <_free_r>
 800cebe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cec0:	b111      	cbz	r1, 800cec8 <_reclaim_reent+0x80>
 800cec2:	4620      	mov	r0, r4
 800cec4:	f000 f866 	bl	800cf94 <_free_r>
 800cec8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800ceca:	b111      	cbz	r1, 800ced2 <_reclaim_reent+0x8a>
 800cecc:	4620      	mov	r0, r4
 800cece:	f000 f861 	bl	800cf94 <_free_r>
 800ced2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800ced4:	b111      	cbz	r1, 800cedc <_reclaim_reent+0x94>
 800ced6:	4620      	mov	r0, r4
 800ced8:	f000 f85c 	bl	800cf94 <_free_r>
 800cedc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800cede:	b111      	cbz	r1, 800cee6 <_reclaim_reent+0x9e>
 800cee0:	4620      	mov	r0, r4
 800cee2:	f000 f857 	bl	800cf94 <_free_r>
 800cee6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800cee8:	b111      	cbz	r1, 800cef0 <_reclaim_reent+0xa8>
 800ceea:	4620      	mov	r0, r4
 800ceec:	f000 f852 	bl	800cf94 <_free_r>
 800cef0:	6a23      	ldr	r3, [r4, #32]
 800cef2:	b11b      	cbz	r3, 800cefc <_reclaim_reent+0xb4>
 800cef4:	4620      	mov	r0, r4
 800cef6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cefa:	4718      	bx	r3
 800cefc:	bd70      	pop	{r4, r5, r6, pc}
 800cefe:	bf00      	nop
 800cf00:	20000030 	.word	0x20000030

0800cf04 <_sbrk_r>:
 800cf04:	b538      	push	{r3, r4, r5, lr}
 800cf06:	4d06      	ldr	r5, [pc, #24]	@ (800cf20 <_sbrk_r+0x1c>)
 800cf08:	2300      	movs	r3, #0
 800cf0a:	4604      	mov	r4, r0
 800cf0c:	4608      	mov	r0, r1
 800cf0e:	602b      	str	r3, [r5, #0]
 800cf10:	f7f3 ff5a 	bl	8000dc8 <_sbrk>
 800cf14:	1c43      	adds	r3, r0, #1
 800cf16:	d102      	bne.n	800cf1e <_sbrk_r+0x1a>
 800cf18:	682b      	ldr	r3, [r5, #0]
 800cf1a:	b103      	cbz	r3, 800cf1e <_sbrk_r+0x1a>
 800cf1c:	6023      	str	r3, [r4, #0]
 800cf1e:	bd38      	pop	{r3, r4, r5, pc}
 800cf20:	20005544 	.word	0x20005544

0800cf24 <__errno>:
 800cf24:	4b01      	ldr	r3, [pc, #4]	@ (800cf2c <__errno+0x8>)
 800cf26:	6818      	ldr	r0, [r3, #0]
 800cf28:	4770      	bx	lr
 800cf2a:	bf00      	nop
 800cf2c:	20000030 	.word	0x20000030

0800cf30 <__libc_init_array>:
 800cf30:	b570      	push	{r4, r5, r6, lr}
 800cf32:	4d0d      	ldr	r5, [pc, #52]	@ (800cf68 <__libc_init_array+0x38>)
 800cf34:	4c0d      	ldr	r4, [pc, #52]	@ (800cf6c <__libc_init_array+0x3c>)
 800cf36:	1b64      	subs	r4, r4, r5
 800cf38:	10a4      	asrs	r4, r4, #2
 800cf3a:	2600      	movs	r6, #0
 800cf3c:	42a6      	cmp	r6, r4
 800cf3e:	d109      	bne.n	800cf54 <__libc_init_array+0x24>
 800cf40:	4d0b      	ldr	r5, [pc, #44]	@ (800cf70 <__libc_init_array+0x40>)
 800cf42:	4c0c      	ldr	r4, [pc, #48]	@ (800cf74 <__libc_init_array+0x44>)
 800cf44:	f000 f870 	bl	800d028 <_init>
 800cf48:	1b64      	subs	r4, r4, r5
 800cf4a:	10a4      	asrs	r4, r4, #2
 800cf4c:	2600      	movs	r6, #0
 800cf4e:	42a6      	cmp	r6, r4
 800cf50:	d105      	bne.n	800cf5e <__libc_init_array+0x2e>
 800cf52:	bd70      	pop	{r4, r5, r6, pc}
 800cf54:	f855 3b04 	ldr.w	r3, [r5], #4
 800cf58:	4798      	blx	r3
 800cf5a:	3601      	adds	r6, #1
 800cf5c:	e7ee      	b.n	800cf3c <__libc_init_array+0xc>
 800cf5e:	f855 3b04 	ldr.w	r3, [r5], #4
 800cf62:	4798      	blx	r3
 800cf64:	3601      	adds	r6, #1
 800cf66:	e7f2      	b.n	800cf4e <__libc_init_array+0x1e>
 800cf68:	0800d0cc 	.word	0x0800d0cc
 800cf6c:	0800d0cc 	.word	0x0800d0cc
 800cf70:	0800d0cc 	.word	0x0800d0cc
 800cf74:	0800d0d0 	.word	0x0800d0d0

0800cf78 <memcpy>:
 800cf78:	440a      	add	r2, r1
 800cf7a:	4291      	cmp	r1, r2
 800cf7c:	f100 33ff 	add.w	r3, r0, #4294967295
 800cf80:	d100      	bne.n	800cf84 <memcpy+0xc>
 800cf82:	4770      	bx	lr
 800cf84:	b510      	push	{r4, lr}
 800cf86:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cf8a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cf8e:	4291      	cmp	r1, r2
 800cf90:	d1f9      	bne.n	800cf86 <memcpy+0xe>
 800cf92:	bd10      	pop	{r4, pc}

0800cf94 <_free_r>:
 800cf94:	b538      	push	{r3, r4, r5, lr}
 800cf96:	4605      	mov	r5, r0
 800cf98:	2900      	cmp	r1, #0
 800cf9a:	d041      	beq.n	800d020 <_free_r+0x8c>
 800cf9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cfa0:	1f0c      	subs	r4, r1, #4
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	bfb8      	it	lt
 800cfa6:	18e4      	addlt	r4, r4, r3
 800cfa8:	f7ff ff3a 	bl	800ce20 <__malloc_lock>
 800cfac:	4a1d      	ldr	r2, [pc, #116]	@ (800d024 <_free_r+0x90>)
 800cfae:	6813      	ldr	r3, [r2, #0]
 800cfb0:	b933      	cbnz	r3, 800cfc0 <_free_r+0x2c>
 800cfb2:	6063      	str	r3, [r4, #4]
 800cfb4:	6014      	str	r4, [r2, #0]
 800cfb6:	4628      	mov	r0, r5
 800cfb8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cfbc:	f7ff bf36 	b.w	800ce2c <__malloc_unlock>
 800cfc0:	42a3      	cmp	r3, r4
 800cfc2:	d908      	bls.n	800cfd6 <_free_r+0x42>
 800cfc4:	6820      	ldr	r0, [r4, #0]
 800cfc6:	1821      	adds	r1, r4, r0
 800cfc8:	428b      	cmp	r3, r1
 800cfca:	bf01      	itttt	eq
 800cfcc:	6819      	ldreq	r1, [r3, #0]
 800cfce:	685b      	ldreq	r3, [r3, #4]
 800cfd0:	1809      	addeq	r1, r1, r0
 800cfd2:	6021      	streq	r1, [r4, #0]
 800cfd4:	e7ed      	b.n	800cfb2 <_free_r+0x1e>
 800cfd6:	461a      	mov	r2, r3
 800cfd8:	685b      	ldr	r3, [r3, #4]
 800cfda:	b10b      	cbz	r3, 800cfe0 <_free_r+0x4c>
 800cfdc:	42a3      	cmp	r3, r4
 800cfde:	d9fa      	bls.n	800cfd6 <_free_r+0x42>
 800cfe0:	6811      	ldr	r1, [r2, #0]
 800cfe2:	1850      	adds	r0, r2, r1
 800cfe4:	42a0      	cmp	r0, r4
 800cfe6:	d10b      	bne.n	800d000 <_free_r+0x6c>
 800cfe8:	6820      	ldr	r0, [r4, #0]
 800cfea:	4401      	add	r1, r0
 800cfec:	1850      	adds	r0, r2, r1
 800cfee:	4283      	cmp	r3, r0
 800cff0:	6011      	str	r1, [r2, #0]
 800cff2:	d1e0      	bne.n	800cfb6 <_free_r+0x22>
 800cff4:	6818      	ldr	r0, [r3, #0]
 800cff6:	685b      	ldr	r3, [r3, #4]
 800cff8:	6053      	str	r3, [r2, #4]
 800cffa:	4408      	add	r0, r1
 800cffc:	6010      	str	r0, [r2, #0]
 800cffe:	e7da      	b.n	800cfb6 <_free_r+0x22>
 800d000:	d902      	bls.n	800d008 <_free_r+0x74>
 800d002:	230c      	movs	r3, #12
 800d004:	602b      	str	r3, [r5, #0]
 800d006:	e7d6      	b.n	800cfb6 <_free_r+0x22>
 800d008:	6820      	ldr	r0, [r4, #0]
 800d00a:	1821      	adds	r1, r4, r0
 800d00c:	428b      	cmp	r3, r1
 800d00e:	bf04      	itt	eq
 800d010:	6819      	ldreq	r1, [r3, #0]
 800d012:	685b      	ldreq	r3, [r3, #4]
 800d014:	6063      	str	r3, [r4, #4]
 800d016:	bf04      	itt	eq
 800d018:	1809      	addeq	r1, r1, r0
 800d01a:	6021      	streq	r1, [r4, #0]
 800d01c:	6054      	str	r4, [r2, #4]
 800d01e:	e7ca      	b.n	800cfb6 <_free_r+0x22>
 800d020:	bd38      	pop	{r3, r4, r5, pc}
 800d022:	bf00      	nop
 800d024:	20005408 	.word	0x20005408

0800d028 <_init>:
 800d028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d02a:	bf00      	nop
 800d02c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d02e:	bc08      	pop	{r3}
 800d030:	469e      	mov	lr, r3
 800d032:	4770      	bx	lr

0800d034 <_fini>:
 800d034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d036:	bf00      	nop
 800d038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d03a:	bc08      	pop	{r3}
 800d03c:	469e      	mov	lr, r3
 800d03e:	4770      	bx	lr
