make[1]: Entering directory `/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim'
vsim -c -coverage   -sv_seed 7 +UVM_TESTNAME=ctrl_test +UVM_VERBOSITY=UVM_MEDIUM -permit_unmatched_virtual_intf +notimingchecks -suppress 8887 -solvefaildebug -solvefailtestcase    -uvmcontrol=none  -printsimstats     -do " coverage save -onexit ctrl_test.ucdb; set IterationLimit 140000; set NoQuitOnFinish 1;   run -all; quit -f;"  optimized_batch_top_tb  
Reading pref.tcl

# 2023.2_2

# vsim -c -coverage -sv_seed 7 "+UVM_TESTNAME=ctrl_test" "+UVM_VERBOSITY=UVM_MEDIUM" -permit_unmatched_virtual_intf "+notimingchecks" -suppress 8887 -solvefaildebug -solvefailtestcase -uvmcontrol=none -printsimstats -do " coverage save -onexit ctrl_test.ucdb; set IterationLimit 140000; set NoQuitOnFinish 1;   run -all; quit -f;" optimized_batch_top_tb 
# Start time: 06:05:49 on Dec 06,2023
# //  Questa Sim
# //  Version 2023.2_2 linux Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.imem_driver_bfm(fast)
# Loading work.imem_monitor_bfm(fast)
# Loading work.uvmf_base_pkg_hdl(fast)
# Loading work.imem_pkg_hdl(fast)
# Loading work.fetch_in_driver_bfm(fast)
# Loading work.fetch_in_monitor_bfm(fast)
# Loading work.fetch_out_driver_bfm(fast)
# Loading work.fetch_out_monitor_bfm(fast)
# Loading work.decode_in_driver_bfm(fast)
# Loading work.decode_in_monitor_bfm(fast)
# Loading work.decode_out_driver_bfm(fast)
# Loading work.decode_out_monitor_bfm(fast)
# Loading work.execute_in_driver_bfm(fast)
# Loading work.execute_in_monitor_bfm(fast)
# Loading work.execute_out_driver_bfm(fast)
# Loading work.execute_out_monitor_bfm(fast)
# Loading work.writeback_in_driver_bfm(fast)
# Loading work.writeback_in_monitor_bfm(fast)
# Loading work.writeback_out_driver_bfm(fast)
# Loading work.writeback_out_monitor_bfm(fast)
# Loading work.memaccess_in_driver_bfm(fast)
# Loading work.memaccess_in_monitor_bfm(fast)
# Loading work.memaccess_out_driver_bfm(fast)
# Loading work.memaccess_out_monitor_bfm(fast)
# Loading work.control_in_driver_bfm(fast)
# Loading work.control_in_monitor_bfm(fast)
# Loading work.control_out_driver_bfm(fast)
# Loading work.control_out_monitor_bfm(fast)
# Loading work.dmem_driver_bfm(fast)
# Loading work.dmem_monitor_bfm(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvmf_base_pkg(fast)
# Loading work.imem_pkg(fast)
# Loading work.dmem_pkg_hdl(fast)
# Loading work.dmem_pkg(fast)
# Loading work.control_out_pkg_hdl(fast)
# Loading work.control_out_pkg(fast)
# Loading work.control_in_pkg_hdl(fast)
# Loading work.control_in_pkg(fast)
# Loading work.lc3_prediction_pkg(fast)
# Loading work.control_env_pkg(fast)
# Loading work.writeback_out_pkg_hdl(fast)
# Loading work.writeback_out_pkg(fast)
# Loading work.writeback_in_pkg_hdl(fast)
# Loading work.writeback_in_pkg(fast)
# Loading work.writeback_env_pkg(fast)
# Loading work.memaccess_out_pkg_hdl(fast)
# Loading work.memaccess_out_pkg(fast)
# Loading work.memaccess_in_pkg_hdl(fast)
# Loading work.memaccess_in_pkg(fast)
# Loading work.memaccess_env_pkg(fast)
# Loading work.execute_out_pkg_hdl(fast)
# Loading work.execute_out_pkg(fast)
# Loading work.execute_in_pkg_hdl(fast)
# Loading work.execute_in_pkg(fast)
# Loading work.execute_env_pkg(fast)
# Loading work.decode_out_pkg_hdl(fast)
# Loading work.decode_out_pkg(fast)
# Loading work.decode_in_pkg_hdl(fast)
# Loading work.decode_in_pkg(fast)
# Loading work.decode_env_pkg(fast)
# Loading work.fetch_out_pkg_hdl(fast)
# Loading work.fetch_out_pkg(fast)
# Loading work.fetch_in_pkg_hdl(fast)
# Loading work.fetch_in_pkg(fast)
# Loading work.fetch_env_pkg(fast)
# Loading work.lc3_env_pkg(fast)
# Loading work.lc3_parameters_pkg(fast)
# Loading work.lc3_sequences_pkg(fast)
# Loading work.lc3_test_pkg(fast)
# Loading work.hvl_top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.hvl_top(fast)
# Loading work.hdl_top(fast)
# Loading work.fetch_in_if_sv_unit(fast)
# Loading work.fetch_in_if(fast__1)
# Loading work.fetch_out_if_sv_unit(fast)
# Loading work.fetch_out_if(fast__1)
# Loading work.decode_in_if_sv_unit(fast)
# Loading work.decode_in_if(fast__1)
# Loading work.decode_out_if_sv_unit(fast)
# Loading work.decode_out_if(fast__1)
# Loading work.execute_in_if_sv_unit(fast)
# Loading work.execute_in_if(fast__1)
# Loading work.execute_out_if_sv_unit(fast)
# Loading work.execute_out_if(fast__1)
# Loading work.writeback_in_if_sv_unit(fast)
# Loading work.writeback_in_if(fast__1)
# Loading work.writeback_out_if_sv_unit(fast)
# Loading work.writeback_out_if(fast__1)
# Loading work.memaccess_in_if_sv_unit(fast)
# Loading work.memaccess_in_if(fast__1)
# Loading work.memaccess_out_if_sv_unit(fast)
# Loading work.memaccess_out_if(fast__1)
# Loading work.control_in_if_sv_unit(fast)
# Loading work.control_in_if(fast__1)
# Loading work.control_out_if_sv_unit(fast)
# Loading work.control_out_if(fast__1)
# Loading work.imem_if_sv_unit(fast)
# Loading work.imem_if(fast__1)
# Loading work.dmem_if_sv_unit(fast)
# Loading work.dmem_if(fast__1)
# Loading work.fetch_in_monitor_bfm_sv_unit(fast)
# Loading work.fetch_in_monitor_bfm(fast__1)
# Loading work.fetch_out_monitor_bfm_sv_unit(fast)
# Loading work.fetch_out_monitor_bfm(fast__1)
# Loading work.decode_in_monitor_bfm_sv_unit(fast)
# Loading work.decode_in_monitor_bfm(fast__1)
# Loading work.decode_out_monitor_bfm_sv_unit(fast)
# Loading work.decode_out_monitor_bfm(fast__1)
# Loading work.execute_in_monitor_bfm_sv_unit(fast)
# Loading work.execute_in_monitor_bfm(fast__1)
# Loading work.execute_out_monitor_bfm_sv_unit(fast)
# Loading work.execute_out_monitor_bfm(fast__1)
# Loading work.writeback_in_monitor_bfm_sv_unit(fast)
# Loading work.writeback_in_monitor_bfm(fast__1)
# Loading work.writeback_out_monitor_bfm_sv_unit(fast)
# Loading work.writeback_out_monitor_bfm(fast__1)
# Loading work.memaccess_in_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_in_monitor_bfm(fast__1)
# Loading work.memaccess_out_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_out_monitor_bfm(fast__1)
# Loading work.control_in_monitor_bfm_sv_unit(fast)
# Loading work.control_in_monitor_bfm(fast__1)
# Loading work.control_out_monitor_bfm_sv_unit(fast)
# Loading work.control_out_monitor_bfm(fast__1)
# Loading work.imem_monitor_bfm_sv_unit(fast)
# Loading work.imem_monitor_bfm(fast__1)
# Loading work.dmem_monitor_bfm_sv_unit(fast)
# Loading work.dmem_monitor_bfm(fast__1)
# Loading work.imem_driver_bfm_sv_unit(fast)
# Loading work.imem_driver_bfm(fast__1)
# Loading work.dmem_driver_bfm_sv_unit(fast)
# Loading work.dmem_driver_bfm(fast__1)
# Loading work.LC3(fast)
# Loading /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/uvm-1.1d/linux/uvm_dpi.so
#  coverage save -onexit ctrl_test.ucdb
#  set IterationLimit 140000
# 140000
#  set NoQuitOnFinish 1
# 1
#    run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ----------------------------------------------------------------
# //  UVM Framework 
# //  Version 2023.3
# //  (C) 2013-2023 Siemens Corporation
# //  Digital Industries Software
# //  Siemens EDA
# //  All Rights Reserved.
# ----------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init()
# Entered into hvl top
# UVM_INFO @ 0: reporter [RNTST] Running test ctrl_test...
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.control_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.execute_env.exe_pred [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] end_of_test_empty_check has been turned off
# UVM_WARNING @ 0: uvm_test_top.environment.fetch_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.imem_resp.imem_resp_coverage [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that transaction variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.writeback_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_INFO @ 0: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] bfm.start_monitoring() 
# UVM_INFO @ 20: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 20: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x0 ACTUAL: npc:0x0000 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 20: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 30: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 30: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x0 
# UVM_INFO @ 30: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 40: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 40: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 50: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 50: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 50: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 50: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 60: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 60: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 60: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 60: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 70: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 70: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 70: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 70: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 80: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 80: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 80: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 80: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 90: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3002 pc:0x3001 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 90: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 90: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 90: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3003 pc:0x3002 instrmem_rd:0x1 ACTUAL: npc:0x3002 pc:0x3001 instrmem_rd:0x1 
# UVM_INFO @ 100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x0 pcoffset9:0x000 instruction:0x2000 npc_in:0x3002 
# UVM_INFO @ 100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x1 ACTUAL: npc:0x3003 pc:0x3002 instrmem_rd:0x1 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x1 pcoffset9:0x000 instruction:0x2200 npc_in:0x3003 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 
# UVM_INFO @ 110: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x0 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x1 
# UVM_INFO @ 120: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 
# UVM_INFO @ 120: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 
# UVM_INFO @ 120: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3001 M_Data:0x0000 IR_Exec:0x2000 pcout:0x3001 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3001 M_Data:0x0000 IR_Exec:0x2000 pcout:0x3001 
# UVM_INFO @ 120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x0 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x0 
# UVM_INFO @ 130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3005 pc:0x3004 instrmem_rd:0x1 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x2 pcoffset9:0x000 instruction:0x2400 npc_in:0x3004 
# UVM_INFO @ 140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3005 pc:0x3004 instrmem_rd:0x0 ACTUAL: npc:0x3005 pc:0x3004 instrmem_rd:0x1 
# UVM_INFO @ 150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 
# UVM_INFO @ 150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 
# UVM_INFO @ 150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3002 M_Data:0x0000 IR_Exec:0x2200 pcout:0x3002 ACTUAL: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3002 M_Data:0x0000 IR_Exec:0x2200 pcout:0x3002 
# UVM_INFO @ 150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3006 pc:0x3005 instrmem_rd:0x1 ACTUAL: npc:0x3005 pc:0x3004 instrmem_rd:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x3 pcoffset9:0x000 instruction:0x2600 npc_in:0x3005 
# UVM_INFO @ 160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3006 pc:0x3005 instrmem_rd:0x0 ACTUAL: npc:0x3006 pc:0x3005 instrmem_rd:0x1 
# UVM_INFO @ 170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 
# UVM_INFO @ 170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 
# UVM_INFO @ 170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3003 M_Data:0x0000 IR_Exec:0x2400 pcout:0x3003 ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3003 M_Data:0x0000 IR_Exec:0x2400 pcout:0x3003 
# UVM_INFO @ 170: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3007 pc:0x3006 instrmem_rd:0x1 ACTUAL: npc:0x3006 pc:0x3005 instrmem_rd:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x4 pcoffset9:0x000 instruction:0x2800 npc_in:0x3006 
# UVM_INFO @ 180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3007 pc:0x3006 instrmem_rd:0x0 ACTUAL: npc:0x3007 pc:0x3006 instrmem_rd:0x1 
# UVM_INFO @ 190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 
# UVM_INFO @ 190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 
# UVM_INFO @ 190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3004 M_Data:0x0000 IR_Exec:0x2600 pcout:0x3004 ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3004 M_Data:0x0000 IR_Exec:0x2600 pcout:0x3004 
# UVM_INFO @ 190: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3004 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3004 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3008 pc:0x3007 instrmem_rd:0x1 ACTUAL: npc:0x3007 pc:0x3006 instrmem_rd:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x5 pcoffset9:0x000 instruction:0x2a00 npc_in:0x3007 
# UVM_INFO @ 200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3008 pc:0x3007 instrmem_rd:0x0 ACTUAL: npc:0x3008 pc:0x3007 instrmem_rd:0x1 
# UVM_INFO @ 210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 
# UVM_INFO @ 210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 
# UVM_INFO @ 210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3005 M_Data:0x0000 IR_Exec:0x2800 pcout:0x3005 ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3005 M_Data:0x0000 IR_Exec:0x2800 pcout:0x3005 
# UVM_INFO @ 210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3005 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3005 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3009 pc:0x3008 instrmem_rd:0x1 ACTUAL: npc:0x3008 pc:0x3007 instrmem_rd:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x6 pcoffset9:0x000 instruction:0x2c00 npc_in:0x3008 
# UVM_INFO @ 220: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3009 pc:0x3008 instrmem_rd:0x0 ACTUAL: npc:0x3009 pc:0x3008 instrmem_rd:0x1 
# UVM_INFO @ 230: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 
# UVM_INFO @ 230: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 
# UVM_INFO @ 230: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3006 M_Data:0x0000 IR_Exec:0x2a00 pcout:0x3006 ACTUAL: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3006 M_Data:0x0000 IR_Exec:0x2a00 pcout:0x3006 
# UVM_INFO @ 230: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3006 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3006 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 instrmem_rd:0x1 ACTUAL: npc:0x3009 pc:0x3008 instrmem_rd:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x7 pcoffset9:0x000 instruction:0x2e00 npc_in:0x3009 
# UVM_INFO @ 240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 instrmem_rd:0x0 ACTUAL: npc:0x300a pc:0x3009 instrmem_rd:0x1 
# UVM_INFO @ 250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 
# UVM_INFO @ 250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 
# UVM_INFO @ 250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3007 M_Data:0x0000 IR_Exec:0x2c00 pcout:0x3007 ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3007 M_Data:0x0000 IR_Exec:0x2c00 pcout:0x3007 
# UVM_INFO @ 250: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 instrmem_rd:0x0 ACTUAL: npc:0x300a pc:0x3009 instrmem_rd:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x0 p:0x0 pcoffset9:0x040 instruction:0x0840 npc_in:0x300a 
# UVM_INFO @ 260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 instrmem_rd:0x0 ACTUAL: npc:0x300a pc:0x3009 instrmem_rd:0x0 
# UVM_INFO @ 270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300a ir_var:0x0840 
# UVM_INFO @ 270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300a ir_var:0x0840 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300a ir_var:0x0840 
# UVM_INFO @ 270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3008 M_Data:0x0000 IR_Exec:0x2e00 pcout:0x3008 ACTUAL: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3008 M_Data:0x0000 IR_Exec:0x2e00 pcout:0x3008 
# UVM_INFO @ 270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3008 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3008 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 instrmem_rd:0x0 ACTUAL: npc:0x300a pc:0x3009 instrmem_rd:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 instrmem_rd:0x0 ACTUAL: npc:0x300a pc:0x3009 instrmem_rd:0x0 
# UVM_INFO @ 290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x4 aluout:0x3049 M_Data:0x0000 IR_Exec:0x0840 pcout:0x3049 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x4 aluout:0x3049 M_Data:0x0000 IR_Exec:0x0840 pcout:0x3049 
# UVM_INFO @ 290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300b pc:0x300a instrmem_rd:0x1 ACTUAL: npc:0x300a pc:0x3009 instrmem_rd:0x0 
# UVM_INFO @ 300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300b pc:0x300a instrmem_rd:0x0 ACTUAL: npc:0x300b pc:0x300a instrmem_rd:0x1 
# UVM_INFO @ 310: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x0 p:0x0 pcoffset9:0x1ef instruction:0x09ef npc_in:0x300b 
# UVM_INFO @ 310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300b pc:0x300a instrmem_rd:0x0 ACTUAL: npc:0x300b pc:0x300a instrmem_rd:0x0 
# UVM_INFO @ 320: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300b ir_var:0x09ef 
# UVM_INFO @ 320: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300b ir_var:0x09ef ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300b ir_var:0x09ef 
# UVM_INFO @ 320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300b pc:0x300a instrmem_rd:0x0 ACTUAL: npc:0x300b pc:0x300a instrmem_rd:0x0 
# UVM_INFO @ 330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x4 aluout:0x2ff9 M_Data:0x0000 IR_Exec:0x09ef pcout:0x2ff9 ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x4 aluout:0x2ff9 M_Data:0x0000 IR_Exec:0x09ef pcout:0x2ff9 
# UVM_INFO @ 330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300c pc:0x300b instrmem_rd:0x1 ACTUAL: npc:0x300b pc:0x300a instrmem_rd:0x0 
# UVM_INFO @ 340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300c pc:0x300b instrmem_rd:0x0 ACTUAL: npc:0x300c pc:0x300b instrmem_rd:0x1 
# UVM_INFO @ 350: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x5 instruction:0xc140 npc_in:0x300c 
# UVM_INFO @ 350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300c pc:0x300b instrmem_rd:0x0 ACTUAL: npc:0x300c pc:0x300b instrmem_rd:0x0 
# UVM_INFO @ 360: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300c ir_var:0xc140 
# UVM_INFO @ 360: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300c ir_var:0xc140 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x300c ir_var:0xc140 
# UVM_INFO @ 360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x300c pc:0x300b instrmem_rd:0x0 
# UVM_INFO @ 370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc140 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc140 pcout:0x0000 
# UVM_INFO @ 370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 390: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x7 instruction:0xc1c0 npc_in:0x0002 
# UVM_INFO @ 390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 400: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc1c0 
# UVM_INFO @ 400: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc1c0 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc1c0 
# UVM_INFO @ 400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc1c0 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc1c0 pcout:0x0000 
# UVM_INFO @ 410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 430: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x7 instruction:0xc1c0 npc_in:0x0002 
# UVM_INFO @ 430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 440: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc1c0 
# UVM_INFO @ 440: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc1c0 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc1c0 
# UVM_INFO @ 440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc1c0 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc1c0 pcout:0x0000 
# UVM_INFO @ 450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 470: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x2 instruction:0xc080 npc_in:0x0002 
# UVM_INFO @ 470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 480: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc080 
# UVM_INFO @ 480: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc080 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc080 
# UVM_INFO @ 480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc080 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc080 pcout:0x0000 
# UVM_INFO @ 490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 510: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x4 instruction:0xc100 npc_in:0x0002 
# UVM_INFO @ 510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 520: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc100 
# UVM_INFO @ 520: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc100 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc100 
# UVM_INFO @ 520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc100 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc100 pcout:0x0000 
# UVM_INFO @ 530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 550: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x3 instruction:0xc0c0 npc_in:0x0002 
# UVM_INFO @ 550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 560: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc0c0 
# UVM_INFO @ 560: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc0c0 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc0c0 
# UVM_INFO @ 560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc0c0 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc0c0 pcout:0x0000 
# UVM_INFO @ 570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 590: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x0 p:0x0 pcoffset9:0x086 instruction:0x0886 npc_in:0x0002 
# UVM_INFO @ 590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 600: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0886 
# UVM_INFO @ 600: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0886 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0886 
# UVM_INFO @ 600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x4 aluout:0x0087 M_Data:0x0000 IR_Exec:0x0886 pcout:0x0087 ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x4 aluout:0x0087 M_Data:0x0000 IR_Exec:0x0886 pcout:0x0087 
# UVM_INFO @ 610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x1 
# UVM_INFO @ 630: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x3 instruction:0xc0c0 npc_in:0x0003 
# UVM_INFO @ 630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x0 
# UVM_INFO @ 640: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0xc0c0 
# UVM_INFO @ 640: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0xc0c0 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0xc0c0 
# UVM_INFO @ 640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x0 
# UVM_INFO @ 650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc0c0 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc0c0 pcout:0x0000 
# UVM_INFO @ 650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 670: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x0 instruction:0xc000 npc_in:0x0002 
# UVM_INFO @ 670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 680: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc000 
# UVM_INFO @ 680: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc000 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc000 
# UVM_INFO @ 680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc000 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc000 pcout:0x0000 
# UVM_INFO @ 690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 710: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x1 p:0x1 pcoffset9:0x1cc instruction:0x0fcc npc_in:0x0002 
# UVM_INFO @ 710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 720: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0fcc 
# UVM_INFO @ 720: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0fcc ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0fcc 
# UVM_INFO @ 720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0xffcd M_Data:0x0000 IR_Exec:0x0fcc pcout:0xffcd ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0xffcd M_Data:0x0000 IR_Exec:0x0fcc pcout:0xffcd 
# UVM_INFO @ 730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0xffce pc:0xffcd instrmem_rd:0x0 
# UVM_INFO @ 740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xffcf pc:0xffce instrmem_rd:0x1 
# UVM_INFO @ 750: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x1 p:0x0 pcoffset9:0x118 instruction:0x0d18 npc_in:0xffcf 
# UVM_INFO @ 750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xffcf pc:0xffce instrmem_rd:0x0 
# UVM_INFO @ 760: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xffcf ir_var:0x0d18 
# UVM_INFO @ 760: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xffcf ir_var:0x0d18 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xffcf ir_var:0x0d18 
# UVM_INFO @ 760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0xffcf pc:0xffce instrmem_rd:0x0 
# UVM_INFO @ 770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x6 aluout:0xfee6 M_Data:0x0000 IR_Exec:0x0d18 pcout:0xfee6 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x6 aluout:0xfee6 M_Data:0x0000 IR_Exec:0x0d18 pcout:0xfee6 
# UVM_INFO @ 770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0xfee7 pc:0xfee6 instrmem_rd:0x0 
# UVM_INFO @ 780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xfee8 pc:0xfee7 instrmem_rd:0x1 
# UVM_INFO @ 790: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x0 z:0x1 p:0x0 pcoffset9:0x0d6 instruction:0x04d6 npc_in:0xfee8 
# UVM_INFO @ 790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xfee8 pc:0xfee7 instrmem_rd:0x0 
# UVM_INFO @ 800: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xfee8 ir_var:0x04d6 
# UVM_INFO @ 800: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xfee8 ir_var:0x04d6 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xfee8 ir_var:0x04d6 
# UVM_INFO @ 800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0xfee8 pc:0xfee7 instrmem_rd:0x0 
# UVM_INFO @ 810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x2 aluout:0xffbd M_Data:0x0000 IR_Exec:0x04d6 pcout:0xffbd ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x2 aluout:0xffbd M_Data:0x0000 IR_Exec:0x04d6 pcout:0xffbd 
# UVM_INFO @ 810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0xffbe pc:0xffbd instrmem_rd:0x0 
# UVM_INFO @ 820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xffbf pc:0xffbe instrmem_rd:0x1 
# UVM_INFO @ 830: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x0 z:0x1 p:0x1 pcoffset9:0x074 instruction:0x0674 npc_in:0xffbf 
# UVM_INFO @ 830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xffbf pc:0xffbe instrmem_rd:0x0 
# UVM_INFO @ 840: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xffbf ir_var:0x0674 
# UVM_INFO @ 840: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xffbf ir_var:0x0674 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xffbf ir_var:0x0674 
# UVM_INFO @ 840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0xffbf pc:0xffbe instrmem_rd:0x0 
# UVM_INFO @ 850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x3 aluout:0x0032 M_Data:0x0000 IR_Exec:0x0674 pcout:0x0032 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x3 aluout:0x0032 M_Data:0x0000 IR_Exec:0x0674 pcout:0x0032 
# UVM_INFO @ 850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0033 pc:0x0032 instrmem_rd:0x0 
# UVM_INFO @ 860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0034 pc:0x0033 instrmem_rd:0x1 
# UVM_INFO @ 870: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x0 z:0x0 p:0x1 pcoffset9:0x0e2 instruction:0x02e2 npc_in:0x0034 
# UVM_INFO @ 870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0034 pc:0x0033 instrmem_rd:0x0 
# UVM_INFO @ 880: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0034 ir_var:0x02e2 
# UVM_INFO @ 880: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0034 ir_var:0x02e2 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0034 ir_var:0x02e2 
# UVM_INFO @ 880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0034 pc:0x0033 instrmem_rd:0x0 
# UVM_INFO @ 890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x1 aluout:0x0115 M_Data:0x0000 IR_Exec:0x02e2 pcout:0x0115 ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x1 aluout:0x0115 M_Data:0x0000 IR_Exec:0x02e2 pcout:0x0115 
# UVM_INFO @ 890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x0034 pc:0x0033 instrmem_rd:0x0 
# UVM_INFO @ 900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0035 pc:0x0034 instrmem_rd:0x1 
# UVM_INFO @ 910: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x1 p:0x0 pcoffset9:0x088 instruction:0x0c88 npc_in:0x0035 
# UVM_INFO @ 910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0035 pc:0x0034 instrmem_rd:0x0 
# UVM_INFO @ 920: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0035 ir_var:0x0c88 
# UVM_INFO @ 920: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0035 ir_var:0x0c88 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0035 ir_var:0x0c88 
# UVM_INFO @ 920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0035 pc:0x0034 instrmem_rd:0x0 
# UVM_INFO @ 930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x6 aluout:0x00bc M_Data:0x0000 IR_Exec:0x0c88 pcout:0x00bc ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x6 aluout:0x00bc M_Data:0x0000 IR_Exec:0x0c88 pcout:0x00bc 
# UVM_INFO @ 930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x00bd pc:0x00bc instrmem_rd:0x0 
# UVM_INFO @ 940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x00be pc:0x00bd instrmem_rd:0x1 
# UVM_INFO @ 950: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x6 instruction:0xc180 npc_in:0x00be 
# UVM_INFO @ 950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x00be pc:0x00bd instrmem_rd:0x0 
# UVM_INFO @ 960: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00be ir_var:0xc180 
# UVM_INFO @ 960: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00be ir_var:0xc180 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00be ir_var:0xc180 
# UVM_INFO @ 960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x00be pc:0x00bd instrmem_rd:0x0 
# UVM_INFO @ 970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc180 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc180 pcout:0x0000 
# UVM_INFO @ 970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 990: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x1 p:0x0 pcoffset9:0x041 instruction:0x0c41 npc_in:0x0002 
# UVM_INFO @ 990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1000: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0c41 
# UVM_INFO @ 1000: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0c41 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0c41 
# UVM_INFO @ 1000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x6 aluout:0x0042 M_Data:0x0000 IR_Exec:0x0c41 pcout:0x0042 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x6 aluout:0x0042 M_Data:0x0000 IR_Exec:0x0c41 pcout:0x0042 
# UVM_INFO @ 1010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0043 pc:0x0042 instrmem_rd:0x0 
# UVM_INFO @ 1020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0044 pc:0x0043 instrmem_rd:0x1 
# UVM_INFO @ 1030: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x3 instruction:0xc0c0 npc_in:0x0044 
# UVM_INFO @ 1030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0044 pc:0x0043 instrmem_rd:0x0 
# UVM_INFO @ 1040: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0044 ir_var:0xc0c0 
# UVM_INFO @ 1040: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0044 ir_var:0xc0c0 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0044 ir_var:0xc0c0 
# UVM_INFO @ 1040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0044 pc:0x0043 instrmem_rd:0x0 
# UVM_INFO @ 1050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc0c0 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc0c0 pcout:0x0000 
# UVM_INFO @ 1050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 1070: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x6 instruction:0xc180 npc_in:0x0002 
# UVM_INFO @ 1070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1080: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc180 
# UVM_INFO @ 1080: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc180 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc180 
# UVM_INFO @ 1080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc180 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc180 pcout:0x0000 
# UVM_INFO @ 1090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 1110: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x1 p:0x0 pcoffset9:0x1f3 instruction:0x0df3 npc_in:0x0002 
# UVM_INFO @ 1110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1120: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0df3 
# UVM_INFO @ 1120: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0df3 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0df3 
# UVM_INFO @ 1120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x6 aluout:0xfff4 M_Data:0x0000 IR_Exec:0x0df3 pcout:0xfff4 ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x6 aluout:0xfff4 M_Data:0x0000 IR_Exec:0x0df3 pcout:0xfff4 
# UVM_INFO @ 1130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0xfff5 pc:0xfff4 instrmem_rd:0x0 
# UVM_INFO @ 1140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xfff6 pc:0xfff5 instrmem_rd:0x1 
# UVM_INFO @ 1150: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x1 instruction:0xc040 npc_in:0xfff6 
# UVM_INFO @ 1150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xfff6 pc:0xfff5 instrmem_rd:0x0 
# UVM_INFO @ 1160: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xfff6 ir_var:0xc040 
# UVM_INFO @ 1160: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xfff6 ir_var:0xc040 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xfff6 ir_var:0xc040 
# UVM_INFO @ 1160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0xfff6 pc:0xfff5 instrmem_rd:0x0 
# UVM_INFO @ 1170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc040 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc040 pcout:0x0000 
# UVM_INFO @ 1170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 1190: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x3 instruction:0xc0c0 npc_in:0x0002 
# UVM_INFO @ 1190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1200: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc0c0 
# UVM_INFO @ 1200: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc0c0 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc0c0 
# UVM_INFO @ 1200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc0c0 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc0c0 pcout:0x0000 
# UVM_INFO @ 1210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 1230: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x2 instruction:0xc080 npc_in:0x0002 
# UVM_INFO @ 1230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1240: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc080 
# UVM_INFO @ 1240: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc080 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc080 
# UVM_INFO @ 1240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc080 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc080 pcout:0x0000 
# UVM_INFO @ 1250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 1270: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x0 instruction:0xc000 npc_in:0x0002 
# UVM_INFO @ 1270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1280: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc000 
# UVM_INFO @ 1280: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc000 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc000 
# UVM_INFO @ 1280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc000 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc000 pcout:0x0000 
# UVM_INFO @ 1290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 1310: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x2 instruction:0xc080 npc_in:0x0002 
# UVM_INFO @ 1310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1320: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc080 
# UVM_INFO @ 1320: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc080 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc080 
# UVM_INFO @ 1320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc080 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc080 pcout:0x0000 
# UVM_INFO @ 1330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 1350: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x0 p:0x1 pcoffset9:0x125 instruction:0x0b25 npc_in:0x0002 
# UVM_INFO @ 1350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1360: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0b25 
# UVM_INFO @ 1360: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0b25 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0b25 
# UVM_INFO @ 1360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x5 aluout:0xff26 M_Data:0x0000 IR_Exec:0x0b25 pcout:0xff26 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x5 aluout:0xff26 M_Data:0x0000 IR_Exec:0x0b25 pcout:0xff26 
# UVM_INFO @ 1370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x1 
# UVM_INFO @ 1390: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x1 p:0x1 pcoffset9:0x08f instruction:0x0e8f npc_in:0x0003 
# UVM_INFO @ 1390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x0 
# UVM_INFO @ 1400: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0x0e8f 
# UVM_INFO @ 1400: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0x0e8f ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0x0e8f 
# UVM_INFO @ 1400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x0 
# UVM_INFO @ 1410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0091 M_Data:0x0000 IR_Exec:0x0e8f pcout:0x0091 ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0091 M_Data:0x0000 IR_Exec:0x0e8f pcout:0x0091 
# UVM_INFO @ 1410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0092 pc:0x0091 instrmem_rd:0x0 
# UVM_INFO @ 1420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0093 pc:0x0092 instrmem_rd:0x1 
# UVM_INFO @ 1430: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x7 instruction:0xc1c0 npc_in:0x0093 
# UVM_INFO @ 1430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0093 pc:0x0092 instrmem_rd:0x0 
# UVM_INFO @ 1440: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0093 ir_var:0xc1c0 
# UVM_INFO @ 1440: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0093 ir_var:0xc1c0 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0093 ir_var:0xc1c0 
# UVM_INFO @ 1440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0093 pc:0x0092 instrmem_rd:0x0 
# UVM_INFO @ 1450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc1c0 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc1c0 pcout:0x0000 
# UVM_INFO @ 1450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 1470: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x6 instruction:0xc180 npc_in:0x0002 
# UVM_INFO @ 1470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1480: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc180 
# UVM_INFO @ 1480: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc180 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc180 
# UVM_INFO @ 1480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc180 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc180 pcout:0x0000 
# UVM_INFO @ 1490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 1510: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x0 instruction:0xc000 npc_in:0x0002 
# UVM_INFO @ 1510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1520: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc000 
# UVM_INFO @ 1520: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc000 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc000 
# UVM_INFO @ 1520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc000 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc000 pcout:0x0000 
# UVM_INFO @ 1530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 1550: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x0 z:0x1 p:0x0 pcoffset9:0x0a1 instruction:0x04a1 npc_in:0x0002 
# UVM_INFO @ 1550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1560: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x04a1 
# UVM_INFO @ 1560: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x04a1 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x04a1 
# UVM_INFO @ 1560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x2 aluout:0x00a2 M_Data:0x0000 IR_Exec:0x04a1 pcout:0x00a2 ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x2 aluout:0x00a2 M_Data:0x0000 IR_Exec:0x04a1 pcout:0x00a2 
# UVM_INFO @ 1570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x00a3 pc:0x00a2 instrmem_rd:0x0 
# UVM_INFO @ 1580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x00a4 pc:0x00a3 instrmem_rd:0x1 
# UVM_INFO @ 1590: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x1 p:0x0 pcoffset9:0x02b instruction:0x0c2b npc_in:0x00a4 
# UVM_INFO @ 1590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x00a4 pc:0x00a3 instrmem_rd:0x0 
# UVM_INFO @ 1600: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00a4 ir_var:0x0c2b 
# UVM_INFO @ 1600: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00a4 ir_var:0x0c2b ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00a4 ir_var:0x0c2b 
# UVM_INFO @ 1600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x00a4 pc:0x00a3 instrmem_rd:0x0 
# UVM_INFO @ 1610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x6 aluout:0x00ce M_Data:0x0000 IR_Exec:0x0c2b pcout:0x00ce ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x6 aluout:0x00ce M_Data:0x0000 IR_Exec:0x0c2b pcout:0x00ce 
# UVM_INFO @ 1610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x00cf pc:0x00ce instrmem_rd:0x0 
# UVM_INFO @ 1620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x00d0 pc:0x00cf instrmem_rd:0x1 
# UVM_INFO @ 1630: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x0 p:0x0 pcoffset9:0x1bc instruction:0x09bc npc_in:0x00d0 
# UVM_INFO @ 1630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x00d0 pc:0x00cf instrmem_rd:0x0 
# UVM_INFO @ 1640: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00d0 ir_var:0x09bc 
# UVM_INFO @ 1640: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00d0 ir_var:0x09bc ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00d0 ir_var:0x09bc 
# UVM_INFO @ 1640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x00d0 pc:0x00cf instrmem_rd:0x0 
# UVM_INFO @ 1650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x4 aluout:0x008b M_Data:0x0000 IR_Exec:0x09bc pcout:0x008b ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x4 aluout:0x008b M_Data:0x0000 IR_Exec:0x09bc pcout:0x008b 
# UVM_INFO @ 1650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x00d0 pc:0x00cf instrmem_rd:0x0 
# UVM_INFO @ 1660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x00d1 pc:0x00d0 instrmem_rd:0x1 
# UVM_INFO @ 1670: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x4 instruction:0xc100 npc_in:0x00d1 
# UVM_INFO @ 1670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x00d1 pc:0x00d0 instrmem_rd:0x0 
# UVM_INFO @ 1680: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00d1 ir_var:0xc100 
# UVM_INFO @ 1680: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00d1 ir_var:0xc100 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00d1 ir_var:0xc100 
# UVM_INFO @ 1680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x00d1 pc:0x00d0 instrmem_rd:0x0 
# UVM_INFO @ 1690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc100 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc100 pcout:0x0000 
# UVM_INFO @ 1690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 1710: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x1 p:0x1 pcoffset9:0x0bf instruction:0x0ebf npc_in:0x0002 
# UVM_INFO @ 1710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1720: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0ebf 
# UVM_INFO @ 1720: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0ebf ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0ebf 
# UVM_INFO @ 1720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x00c0 M_Data:0x0000 IR_Exec:0x0ebf pcout:0x00c0 ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x00c0 M_Data:0x0000 IR_Exec:0x0ebf pcout:0x00c0 
# UVM_INFO @ 1730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x00c1 pc:0x00c0 instrmem_rd:0x0 
# UVM_INFO @ 1740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x00c2 pc:0x00c1 instrmem_rd:0x1 
# UVM_INFO @ 1750: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x0 z:0x1 p:0x1 pcoffset9:0x16a instruction:0x076a npc_in:0x00c2 
# UVM_INFO @ 1750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x00c2 pc:0x00c1 instrmem_rd:0x0 
# UVM_INFO @ 1760: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00c2 ir_var:0x076a 
# UVM_INFO @ 1760: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00c2 ir_var:0x076a ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00c2 ir_var:0x076a 
# UVM_INFO @ 1760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x00c2 pc:0x00c1 instrmem_rd:0x0 
# UVM_INFO @ 1770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x3 aluout:0x002b M_Data:0x0000 IR_Exec:0x076a pcout:0x002b ACTUAL: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x3 aluout:0x002b M_Data:0x0000 IR_Exec:0x076a pcout:0x002b 
# UVM_INFO @ 1770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x002c pc:0x002b instrmem_rd:0x0 
# UVM_INFO @ 1780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x002d pc:0x002c instrmem_rd:0x1 
# UVM_INFO @ 1790: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x1 p:0x1 pcoffset9:0x11c instruction:0x0f1c npc_in:0x002d 
# UVM_INFO @ 1790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x002d pc:0x002c instrmem_rd:0x0 
# UVM_INFO @ 1800: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x002d ir_var:0x0f1c 
# UVM_INFO @ 1800: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x002d ir_var:0x0f1c ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x002d ir_var:0x0f1c 
# UVM_INFO @ 1800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x002d pc:0x002c instrmem_rd:0x0 
# UVM_INFO @ 1810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0xff48 M_Data:0x0000 IR_Exec:0x0f1c pcout:0xff48 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0xff48 M_Data:0x0000 IR_Exec:0x0f1c pcout:0xff48 
# UVM_INFO @ 1810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0xff49 pc:0xff48 instrmem_rd:0x0 
# UVM_INFO @ 1820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xff4a pc:0xff49 instrmem_rd:0x1 
# UVM_INFO @ 1830: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x7 instruction:0xc1c0 npc_in:0xff4a 
# UVM_INFO @ 1830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xff4a pc:0xff49 instrmem_rd:0x0 
# UVM_INFO @ 1840: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xff4a ir_var:0xc1c0 
# UVM_INFO @ 1840: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xff4a ir_var:0xc1c0 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xff4a ir_var:0xc1c0 
# UVM_INFO @ 1840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0xff4a pc:0xff49 instrmem_rd:0x0 
# UVM_INFO @ 1850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc1c0 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc1c0 pcout:0x0000 
# UVM_INFO @ 1850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 1870: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x6 instruction:0xc180 npc_in:0x0002 
# UVM_INFO @ 1870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1880: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc180 
# UVM_INFO @ 1880: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc180 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc180 
# UVM_INFO @ 1880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc180 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc180 pcout:0x0000 
# UVM_INFO @ 1890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 1910: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x6 instruction:0xc180 npc_in:0x0002 
# UVM_INFO @ 1910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1920: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc180 
# UVM_INFO @ 1920: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc180 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc180 
# UVM_INFO @ 1920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc180 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc180 pcout:0x0000 
# UVM_INFO @ 1930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 1930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 1950: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x0 p:0x0 pcoffset9:0x06a instruction:0x086a npc_in:0x0002 
# UVM_INFO @ 1950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1960: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x086a 
# UVM_INFO @ 1960: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x086a ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x086a 
# UVM_INFO @ 1960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x4 aluout:0x006b M_Data:0x0000 IR_Exec:0x086a pcout:0x006b ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x4 aluout:0x006b M_Data:0x0000 IR_Exec:0x086a pcout:0x006b 
# UVM_INFO @ 1970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 1980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x1 
# UVM_INFO @ 1990: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x1 instruction:0xc040 npc_in:0x0003 
# UVM_INFO @ 1990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x0 
# UVM_INFO @ 2000: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0xc040 
# UVM_INFO @ 2000: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0xc040 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0xc040 
# UVM_INFO @ 2000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x0 
# UVM_INFO @ 2010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc040 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc040 pcout:0x0000 
# UVM_INFO @ 2010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 2030: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x5 instruction:0xc140 npc_in:0x0002 
# UVM_INFO @ 2030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2040: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc140 
# UVM_INFO @ 2040: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc140 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc140 
# UVM_INFO @ 2040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc140 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc140 pcout:0x0000 
# UVM_INFO @ 2050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 2070: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x1 p:0x1 pcoffset9:0x076 instruction:0x0e76 npc_in:0x0002 
# UVM_INFO @ 2070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2080: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0e76 
# UVM_INFO @ 2080: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0e76 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0e76 
# UVM_INFO @ 2080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0077 M_Data:0x0000 IR_Exec:0x0e76 pcout:0x0077 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0077 M_Data:0x0000 IR_Exec:0x0e76 pcout:0x0077 
# UVM_INFO @ 2090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0078 pc:0x0077 instrmem_rd:0x0 
# UVM_INFO @ 2100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0079 pc:0x0078 instrmem_rd:0x1 
# UVM_INFO @ 2110: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x5 instruction:0xc140 npc_in:0x0079 
# UVM_INFO @ 2110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0079 pc:0x0078 instrmem_rd:0x0 
# UVM_INFO @ 2120: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0079 ir_var:0xc140 
# UVM_INFO @ 2120: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0079 ir_var:0xc140 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0079 ir_var:0xc140 
# UVM_INFO @ 2120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0079 pc:0x0078 instrmem_rd:0x0 
# UVM_INFO @ 2130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc140 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc140 pcout:0x0000 
# UVM_INFO @ 2130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 2150: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x2 instruction:0xc080 npc_in:0x0002 
# UVM_INFO @ 2150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2160: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc080 
# UVM_INFO @ 2160: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc080 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc080 
# UVM_INFO @ 2160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc080 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc080 pcout:0x0000 
# UVM_INFO @ 2170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 2190: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x1 p:0x1 pcoffset9:0x130 instruction:0x0f30 npc_in:0x0002 
# UVM_INFO @ 2190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2200: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0f30 
# UVM_INFO @ 2200: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0f30 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0f30 
# UVM_INFO @ 2200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0xff31 M_Data:0x0000 IR_Exec:0x0f30 pcout:0xff31 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0xff31 M_Data:0x0000 IR_Exec:0x0f30 pcout:0xff31 
# UVM_INFO @ 2210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0xff32 pc:0xff31 instrmem_rd:0x0 
# UVM_INFO @ 2220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xff33 pc:0xff32 instrmem_rd:0x1 
# UVM_INFO @ 2230: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x3 instruction:0xc0c0 npc_in:0xff33 
# UVM_INFO @ 2230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xff33 pc:0xff32 instrmem_rd:0x0 
# UVM_INFO @ 2240: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xff33 ir_var:0xc0c0 
# UVM_INFO @ 2240: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xff33 ir_var:0xc0c0 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xff33 ir_var:0xc0c0 
# UVM_INFO @ 2240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0xff33 pc:0xff32 instrmem_rd:0x0 
# UVM_INFO @ 2250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc0c0 pcout:0x0000 ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc0c0 pcout:0x0000 
# UVM_INFO @ 2250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 2270: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x0 p:0x0 pcoffset9:0x031 instruction:0x0831 npc_in:0x0002 
# UVM_INFO @ 2270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2280: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0831 
# UVM_INFO @ 2280: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0831 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0831 
# UVM_INFO @ 2280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x4 aluout:0x0032 M_Data:0x0000 IR_Exec:0x0831 pcout:0x0032 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x4 aluout:0x0032 M_Data:0x0000 IR_Exec:0x0831 pcout:0x0032 
# UVM_INFO @ 2290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x1 
# UVM_INFO @ 2310: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x0 z:0x1 p:0x1 pcoffset9:0x1dc instruction:0x07dc npc_in:0x0003 
# UVM_INFO @ 2310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x0 
# UVM_INFO @ 2320: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0x07dc 
# UVM_INFO @ 2320: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0x07dc ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0x07dc 
# UVM_INFO @ 2320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x0 
# UVM_INFO @ 2330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x3 aluout:0xffde M_Data:0x0000 IR_Exec:0x07dc pcout:0xffde ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x3 aluout:0xffde M_Data:0x0000 IR_Exec:0x07dc pcout:0xffde 
# UVM_INFO @ 2330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0xffdf pc:0xffde instrmem_rd:0x0 
# UVM_INFO @ 2340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xffe0 pc:0xffdf instrmem_rd:0x1 
# UVM_INFO @ 2350: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x0 z:0x1 p:0x0 pcoffset9:0x074 instruction:0x0474 npc_in:0xffe0 
# UVM_INFO @ 2350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xffe0 pc:0xffdf instrmem_rd:0x0 
# UVM_INFO @ 2360: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xffe0 ir_var:0x0474 
# UVM_INFO @ 2360: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xffe0 ir_var:0x0474 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xffe0 ir_var:0x0474 
# UVM_INFO @ 2360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0xffe0 pc:0xffdf instrmem_rd:0x0 
# UVM_INFO @ 2370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x2 aluout:0x0053 M_Data:0x0000 IR_Exec:0x0474 pcout:0x0053 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x2 aluout:0x0053 M_Data:0x0000 IR_Exec:0x0474 pcout:0x0053 
# UVM_INFO @ 2370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0054 pc:0x0053 instrmem_rd:0x0 
# UVM_INFO @ 2380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0055 pc:0x0054 instrmem_rd:0x1 
# UVM_INFO @ 2390: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x2 instruction:0xc080 npc_in:0x0055 
# UVM_INFO @ 2390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0055 pc:0x0054 instrmem_rd:0x0 
# UVM_INFO @ 2400: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0055 ir_var:0xc080 
# UVM_INFO @ 2400: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0055 ir_var:0xc080 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0055 ir_var:0xc080 
# UVM_INFO @ 2400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0055 pc:0x0054 instrmem_rd:0x0 
# UVM_INFO @ 2410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc080 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc080 pcout:0x0000 
# UVM_INFO @ 2410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 2430: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x0 p:0x0 pcoffset9:0x045 instruction:0x0845 npc_in:0x0002 
# UVM_INFO @ 2430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2440: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0845 
# UVM_INFO @ 2440: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0845 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0845 
# UVM_INFO @ 2440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x4 aluout:0x0046 M_Data:0x0000 IR_Exec:0x0845 pcout:0x0046 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x4 aluout:0x0046 M_Data:0x0000 IR_Exec:0x0845 pcout:0x0046 
# UVM_INFO @ 2450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x1 
# UVM_INFO @ 2470: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x4 instruction:0xc100 npc_in:0x0003 
# UVM_INFO @ 2470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x0 
# UVM_INFO @ 2480: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0xc100 
# UVM_INFO @ 2480: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0xc100 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0xc100 
# UVM_INFO @ 2480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x0 
# UVM_INFO @ 2490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc100 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc100 pcout:0x0000 
# UVM_INFO @ 2490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 2510: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x1 p:0x1 pcoffset9:0x062 instruction:0x0e62 npc_in:0x0002 
# UVM_INFO @ 2510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2520: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0e62 
# UVM_INFO @ 2520: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0e62 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0e62 
# UVM_INFO @ 2520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0063 M_Data:0x0000 IR_Exec:0x0e62 pcout:0x0063 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0063 M_Data:0x0000 IR_Exec:0x0e62 pcout:0x0063 
# UVM_INFO @ 2530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0064 pc:0x0063 instrmem_rd:0x0 
# UVM_INFO @ 2540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0065 pc:0x0064 instrmem_rd:0x1 
# UVM_INFO @ 2550: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x0 p:0x0 pcoffset9:0x172 instruction:0x0972 npc_in:0x0065 
# UVM_INFO @ 2550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0065 pc:0x0064 instrmem_rd:0x0 
# UVM_INFO @ 2560: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0065 ir_var:0x0972 
# UVM_INFO @ 2560: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0065 ir_var:0x0972 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0065 ir_var:0x0972 
# UVM_INFO @ 2560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0065 pc:0x0064 instrmem_rd:0x0 
# UVM_INFO @ 2570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x4 aluout:0xffd6 M_Data:0x0000 IR_Exec:0x0972 pcout:0xffd6 ACTUAL: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x4 aluout:0xffd6 M_Data:0x0000 IR_Exec:0x0972 pcout:0xffd6 
# UVM_INFO @ 2570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x0065 pc:0x0064 instrmem_rd:0x0 
# UVM_INFO @ 2580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0066 pc:0x0065 instrmem_rd:0x1 
# UVM_INFO @ 2590: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x2 instruction:0xc080 npc_in:0x0066 
# UVM_INFO @ 2590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0066 pc:0x0065 instrmem_rd:0x0 
# UVM_INFO @ 2600: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0066 ir_var:0xc080 
# UVM_INFO @ 2600: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0066 ir_var:0xc080 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0066 ir_var:0xc080 
# UVM_INFO @ 2600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0066 pc:0x0065 instrmem_rd:0x0 
# UVM_INFO @ 2610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc080 pcout:0x0000 ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc080 pcout:0x0000 
# UVM_INFO @ 2610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 2630: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x4 instruction:0xc100 npc_in:0x0002 
# UVM_INFO @ 2630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2640: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc100 
# UVM_INFO @ 2640: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc100 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc100 
# UVM_INFO @ 2640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc100 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc100 pcout:0x0000 
# UVM_INFO @ 2650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 2670: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x0 z:0x0 p:0x1 pcoffset9:0x0b2 instruction:0x02b2 npc_in:0x0002 
# UVM_INFO @ 2670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2680: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x02b2 
# UVM_INFO @ 2680: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x02b2 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x02b2 
# UVM_INFO @ 2680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x1 aluout:0x00b3 M_Data:0x0000 IR_Exec:0x02b2 pcout:0x00b3 ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x1 aluout:0x00b3 M_Data:0x0000 IR_Exec:0x02b2 pcout:0x00b3 
# UVM_INFO @ 2690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x1 
# UVM_INFO @ 2710: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x0 z:0x0 p:0x1 pcoffset9:0x11f instruction:0x031f npc_in:0x0003 
# UVM_INFO @ 2710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x0 
# UVM_INFO @ 2720: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0x031f 
# UVM_INFO @ 2720: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0x031f ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0x031f 
# UVM_INFO @ 2720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x0 
# UVM_INFO @ 2730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x1 aluout:0xff21 M_Data:0x0000 IR_Exec:0x031f pcout:0xff21 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x1 aluout:0xff21 M_Data:0x0000 IR_Exec:0x031f pcout:0xff21 
# UVM_INFO @ 2730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0004 pc:0x0003 instrmem_rd:0x1 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x0 
# UVM_INFO @ 2740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0004 pc:0x0003 instrmem_rd:0x0 ACTUAL: npc:0x0004 pc:0x0003 instrmem_rd:0x1 
# UVM_INFO @ 2750: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x0 p:0x0 pcoffset9:0x0aa instruction:0x08aa npc_in:0x0004 
# UVM_INFO @ 2750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0004 pc:0x0003 instrmem_rd:0x0 ACTUAL: npc:0x0004 pc:0x0003 instrmem_rd:0x0 
# UVM_INFO @ 2760: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0004 ir_var:0x08aa 
# UVM_INFO @ 2760: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0004 ir_var:0x08aa ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0004 ir_var:0x08aa 
# UVM_INFO @ 2760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0004 pc:0x0003 instrmem_rd:0x0 ACTUAL: npc:0x0004 pc:0x0003 instrmem_rd:0x0 
# UVM_INFO @ 2770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x4 aluout:0x00ad M_Data:0x0000 IR_Exec:0x08aa pcout:0x00ad ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x4 aluout:0x00ad M_Data:0x0000 IR_Exec:0x08aa pcout:0x00ad 
# UVM_INFO @ 2770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0005 pc:0x0004 instrmem_rd:0x1 ACTUAL: npc:0x0004 pc:0x0003 instrmem_rd:0x0 
# UVM_INFO @ 2780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0005 pc:0x0004 instrmem_rd:0x0 ACTUAL: npc:0x0005 pc:0x0004 instrmem_rd:0x1 
# UVM_INFO @ 2790: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x7 instruction:0xc1c0 npc_in:0x0005 
# UVM_INFO @ 2790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0005 pc:0x0004 instrmem_rd:0x0 ACTUAL: npc:0x0005 pc:0x0004 instrmem_rd:0x0 
# UVM_INFO @ 2800: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0005 ir_var:0xc1c0 
# UVM_INFO @ 2800: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0005 ir_var:0xc1c0 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0005 ir_var:0xc1c0 
# UVM_INFO @ 2800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0005 pc:0x0004 instrmem_rd:0x0 
# UVM_INFO @ 2810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc1c0 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc1c0 pcout:0x0000 
# UVM_INFO @ 2810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 2830: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x0 instruction:0xc000 npc_in:0x0002 
# UVM_INFO @ 2830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2840: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc000 
# UVM_INFO @ 2840: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc000 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc000 
# UVM_INFO @ 2840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc000 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc000 pcout:0x0000 
# UVM_INFO @ 2850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 2870: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x0 z:0x0 p:0x1 pcoffset9:0x125 instruction:0x0325 npc_in:0x0002 
# UVM_INFO @ 2870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2880: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0325 
# UVM_INFO @ 2880: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0325 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0325 
# UVM_INFO @ 2880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x1 aluout:0xff26 M_Data:0x0000 IR_Exec:0x0325 pcout:0xff26 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x1 aluout:0xff26 M_Data:0x0000 IR_Exec:0x0325 pcout:0xff26 
# UVM_INFO @ 2890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x1 
# UVM_INFO @ 2910: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x1 instruction:0xc040 npc_in:0x0003 
# UVM_INFO @ 2910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x0 
# UVM_INFO @ 2920: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0xc040 
# UVM_INFO @ 2920: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0xc040 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0xc040 
# UVM_INFO @ 2920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x0 
# UVM_INFO @ 2930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc040 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc040 pcout:0x0000 
# UVM_INFO @ 2930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 2950: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x1 instruction:0xc040 npc_in:0x0002 
# UVM_INFO @ 2950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2960: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc040 
# UVM_INFO @ 2960: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc040 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc040 
# UVM_INFO @ 2960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 2970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc040 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc040 pcout:0x0000 
# UVM_INFO @ 2970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 2970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 2990: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x0 instruction:0xc000 npc_in:0x0002 
# UVM_INFO @ 2990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3000: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc000 
# UVM_INFO @ 3000: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc000 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc000 
# UVM_INFO @ 3000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc000 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc000 pcout:0x0000 
# UVM_INFO @ 3010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 3030: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x0 z:0x1 p:0x0 pcoffset9:0x017 instruction:0x0417 npc_in:0x0002 
# UVM_INFO @ 3030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3040: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0417 
# UVM_INFO @ 3040: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0417 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0417 
# UVM_INFO @ 3040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x2 aluout:0x0018 M_Data:0x0000 IR_Exec:0x0417 pcout:0x0018 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x2 aluout:0x0018 M_Data:0x0000 IR_Exec:0x0417 pcout:0x0018 
# UVM_INFO @ 3050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0019 pc:0x0018 instrmem_rd:0x0 
# UVM_INFO @ 3060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x001a pc:0x0019 instrmem_rd:0x1 
# UVM_INFO @ 3070: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x6 instruction:0xc180 npc_in:0x001a 
# UVM_INFO @ 3070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x001a pc:0x0019 instrmem_rd:0x0 
# UVM_INFO @ 3080: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x001a ir_var:0xc180 
# UVM_INFO @ 3080: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x001a ir_var:0xc180 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x001a ir_var:0xc180 
# UVM_INFO @ 3080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x001a pc:0x0019 instrmem_rd:0x0 
# UVM_INFO @ 3090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc180 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc180 pcout:0x0000 
# UVM_INFO @ 3090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 3110: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x0 z:0x1 p:0x0 pcoffset9:0x0bd instruction:0x04bd npc_in:0x0002 
# UVM_INFO @ 3110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3120: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x04bd 
# UVM_INFO @ 3120: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x04bd ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x04bd 
# UVM_INFO @ 3120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x2 aluout:0x00be M_Data:0x0000 IR_Exec:0x04bd pcout:0x00be ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x2 aluout:0x00be M_Data:0x0000 IR_Exec:0x04bd pcout:0x00be 
# UVM_INFO @ 3130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x00bf pc:0x00be instrmem_rd:0x0 
# UVM_INFO @ 3140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x00c0 pc:0x00bf instrmem_rd:0x1 
# UVM_INFO @ 3150: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x1 p:0x0 pcoffset9:0x14b instruction:0x0d4b npc_in:0x00c0 
# UVM_INFO @ 3150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x00c0 pc:0x00bf instrmem_rd:0x0 
# UVM_INFO @ 3160: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00c0 ir_var:0x0d4b 
# UVM_INFO @ 3160: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00c0 ir_var:0x0d4b ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00c0 ir_var:0x0d4b 
# UVM_INFO @ 3160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x00c0 pc:0x00bf instrmem_rd:0x0 
# UVM_INFO @ 3170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x6 aluout:0x000a M_Data:0x0000 IR_Exec:0x0d4b pcout:0x000a ACTUAL: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x6 aluout:0x000a M_Data:0x0000 IR_Exec:0x0d4b pcout:0x000a 
# UVM_INFO @ 3170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x000b pc:0x000a instrmem_rd:0x0 
# UVM_INFO @ 3180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x000c pc:0x000b instrmem_rd:0x1 
# UVM_INFO @ 3190: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x6 instruction:0xc180 npc_in:0x000c 
# UVM_INFO @ 3190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x000c pc:0x000b instrmem_rd:0x0 
# UVM_INFO @ 3200: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x000c ir_var:0xc180 
# UVM_INFO @ 3200: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x000c ir_var:0xc180 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x000c ir_var:0xc180 
# UVM_INFO @ 3200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x000c pc:0x000b instrmem_rd:0x0 
# UVM_INFO @ 3210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc180 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc180 pcout:0x0000 
# UVM_INFO @ 3210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 3230: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x1 p:0x0 pcoffset9:0x116 instruction:0x0d16 npc_in:0x0002 
# UVM_INFO @ 3230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3240: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0d16 
# UVM_INFO @ 3240: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0d16 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0d16 
# UVM_INFO @ 3240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x6 aluout:0xff17 M_Data:0x0000 IR_Exec:0x0d16 pcout:0xff17 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x6 aluout:0xff17 M_Data:0x0000 IR_Exec:0x0d16 pcout:0xff17 
# UVM_INFO @ 3250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0xff18 pc:0xff17 instrmem_rd:0x0 
# UVM_INFO @ 3260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xff19 pc:0xff18 instrmem_rd:0x1 
# UVM_INFO @ 3270: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x6 instruction:0xc180 npc_in:0xff19 
# UVM_INFO @ 3270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xff19 pc:0xff18 instrmem_rd:0x0 
# UVM_INFO @ 3280: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xff19 ir_var:0xc180 
# UVM_INFO @ 3280: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xff19 ir_var:0xc180 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xff19 ir_var:0xc180 
# UVM_INFO @ 3280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0xff19 pc:0xff18 instrmem_rd:0x0 
# UVM_INFO @ 3290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc180 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc180 pcout:0x0000 
# UVM_INFO @ 3290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 3310: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x4 instruction:0xc100 npc_in:0x0002 
# UVM_INFO @ 3310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3320: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc100 
# UVM_INFO @ 3320: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc100 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc100 
# UVM_INFO @ 3320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc100 pcout:0x0000 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc100 pcout:0x0000 
# UVM_INFO @ 3330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 3350: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x0 p:0x1 pcoffset9:0x1cc instruction:0x0bcc npc_in:0x0002 
# UVM_INFO @ 3350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3360: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0bcc 
# UVM_INFO @ 3360: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0bcc ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0bcc 
# UVM_INFO @ 3360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x5 aluout:0xffcd M_Data:0x0000 IR_Exec:0x0bcc pcout:0xffcd ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x5 aluout:0xffcd M_Data:0x0000 IR_Exec:0x0bcc pcout:0xffcd 
# UVM_INFO @ 3370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x1 
# UVM_INFO @ 3390: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x0 z:0x1 p:0x1 pcoffset9:0x071 instruction:0x0671 npc_in:0x0003 
# UVM_INFO @ 3390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x0 
# UVM_INFO @ 3400: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0x0671 
# UVM_INFO @ 3400: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0x0671 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0x0671 
# UVM_INFO @ 3400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x0 
# UVM_INFO @ 3410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x3 aluout:0x0073 M_Data:0x0000 IR_Exec:0x0671 pcout:0x0073 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x3 aluout:0x0073 M_Data:0x0000 IR_Exec:0x0671 pcout:0x0073 
# UVM_INFO @ 3410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0074 pc:0x0073 instrmem_rd:0x0 
# UVM_INFO @ 3420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0075 pc:0x0074 instrmem_rd:0x1 
# UVM_INFO @ 3430: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x7 instruction:0xc1c0 npc_in:0x0075 
# UVM_INFO @ 3430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0075 pc:0x0074 instrmem_rd:0x0 
# UVM_INFO @ 3440: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0075 ir_var:0xc1c0 
# UVM_INFO @ 3440: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0075 ir_var:0xc1c0 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0075 ir_var:0xc1c0 
# UVM_INFO @ 3440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0075 pc:0x0074 instrmem_rd:0x0 
# UVM_INFO @ 3450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc1c0 pcout:0x0000 ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc1c0 pcout:0x0000 
# UVM_INFO @ 3450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 3470: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x6 instruction:0xc180 npc_in:0x0002 
# UVM_INFO @ 3470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3480: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc180 
# UVM_INFO @ 3480: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc180 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc180 
# UVM_INFO @ 3480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc180 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc180 pcout:0x0000 
# UVM_INFO @ 3490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 3510: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x0 z:0x1 p:0x1 pcoffset9:0x0ce instruction:0x06ce npc_in:0x0002 
# UVM_INFO @ 3510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3520: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x06ce 
# UVM_INFO @ 3520: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x06ce ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x06ce 
# UVM_INFO @ 3520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x3 aluout:0x00cf M_Data:0x0000 IR_Exec:0x06ce pcout:0x00cf ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x3 aluout:0x00cf M_Data:0x0000 IR_Exec:0x06ce pcout:0x00cf 
# UVM_INFO @ 3530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x00d0 pc:0x00cf instrmem_rd:0x0 
# UVM_INFO @ 3540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x00d1 pc:0x00d0 instrmem_rd:0x1 
# UVM_INFO @ 3550: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x1 p:0x1 pcoffset9:0x1a8 instruction:0x0fa8 npc_in:0x00d1 
# UVM_INFO @ 3550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x00d1 pc:0x00d0 instrmem_rd:0x0 
# UVM_INFO @ 3560: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00d1 ir_var:0x0fa8 
# UVM_INFO @ 3560: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00d1 ir_var:0x0fa8 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00d1 ir_var:0x0fa8 
# UVM_INFO @ 3560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x00d1 pc:0x00d0 instrmem_rd:0x0 
# UVM_INFO @ 3570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0078 M_Data:0x0000 IR_Exec:0x0fa8 pcout:0x0078 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0078 M_Data:0x0000 IR_Exec:0x0fa8 pcout:0x0078 
# UVM_INFO @ 3570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0079 pc:0x0078 instrmem_rd:0x0 
# UVM_INFO @ 3580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x007a pc:0x0079 instrmem_rd:0x1 
# UVM_INFO @ 3590: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x1 instruction:0xc040 npc_in:0x007a 
# UVM_INFO @ 3590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x007a pc:0x0079 instrmem_rd:0x0 
# UVM_INFO @ 3600: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x007a ir_var:0xc040 
# UVM_INFO @ 3600: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x007a ir_var:0xc040 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x007a ir_var:0xc040 
# UVM_INFO @ 3600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x007a pc:0x0079 instrmem_rd:0x0 
# UVM_INFO @ 3610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc040 pcout:0x0000 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc040 pcout:0x0000 
# UVM_INFO @ 3610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 3630: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x0 instruction:0xc000 npc_in:0x0002 
# UVM_INFO @ 3630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3640: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc000 
# UVM_INFO @ 3640: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc000 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc000 
# UVM_INFO @ 3640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc000 pcout:0x0000 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc000 pcout:0x0000 
# UVM_INFO @ 3650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 3670: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x6 instruction:0xc180 npc_in:0x0002 
# UVM_INFO @ 3670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3680: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc180 
# UVM_INFO @ 3680: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc180 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0xc180 
# UVM_INFO @ 3680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc180 pcout:0x0000 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc180 pcout:0x0000 
# UVM_INFO @ 3690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 3710: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x0 p:0x0 pcoffset9:0x0ce instruction:0x08ce npc_in:0x0002 
# UVM_INFO @ 3710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3720: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x08ce 
# UVM_INFO @ 3720: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x08ce ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x08ce 
# UVM_INFO @ 3720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x4 aluout:0x00cf M_Data:0x0000 IR_Exec:0x08ce pcout:0x00cf ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x4 aluout:0x00cf M_Data:0x0000 IR_Exec:0x08ce pcout:0x00cf 
# UVM_INFO @ 3730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 3740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x1 
# UVM_INFO @ 3750: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x1 p:0x1 pcoffset9:0x1de instruction:0x0fde npc_in:0x0003 
# UVM_INFO @ 3750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x0 
# UVM_INFO @ 3760: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0x0fde 
# UVM_INFO @ 3760: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0x0fde ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0003 ir_var:0x0fde 
# UVM_INFO @ 3760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0003 pc:0x0002 instrmem_rd:0x0 
# UVM_INFO @ 3770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0xffe0 M_Data:0x0000 IR_Exec:0x0fde pcout:0xffe0 ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0xffe0 M_Data:0x0000 IR_Exec:0x0fde pcout:0xffe0 
# UVM_INFO @ 3770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0xffe1 pc:0xffe0 instrmem_rd:0x0 
# UVM_INFO @ 3780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xffe2 pc:0xffe1 instrmem_rd:0x1 
# UVM_INFO @ 3790: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x0 p:0x1 pcoffset9:0x0f4 instruction:0x0af4 npc_in:0xffe2 
# UVM_INFO @ 3790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xffe2 pc:0xffe1 instrmem_rd:0x0 
# UVM_INFO @ 3800: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xffe2 ir_var:0x0af4 
# UVM_INFO @ 3800: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xffe2 ir_var:0x0af4 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xffe2 ir_var:0x0af4 
# UVM_INFO @ 3800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xffe2 pc:0xffe1 instrmem_rd:0x0 
# UVM_INFO @ 3810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x5 aluout:0x00d5 M_Data:0x0000 IR_Exec:0x0af4 pcout:0x00d5 ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x5 aluout:0x00d5 M_Data:0x0000 IR_Exec:0x0af4 pcout:0x00d5 
# UVM_INFO @ 3810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xffe2 pc:0xffe1 instrmem_rd:0x0 
# UVM_INFO @ 3820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0xffe3 pc:0xffe2 instrmem_rd:0x1 
# UVM_INFO @ 3830: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x0 z:0x1 p:0x1 pcoffset9:0x0e1 instruction:0x06e1 npc_in:0xffe3 
# UVM_INFO @ 3830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0xffe3 pc:0xffe2 instrmem_rd:0x0 
# UVM_INFO @ 3840: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xffe3 ir_var:0x06e1 
# UVM_INFO @ 3840: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xffe3 ir_var:0x06e1 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xffe3 ir_var:0x06e1 
# UVM_INFO @ 3840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0xffe3 pc:0xffe2 instrmem_rd:0x0 
# UVM_INFO @ 3850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x3 aluout:0x00c3 M_Data:0x0000 IR_Exec:0x06e1 pcout:0x00c3 ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x3 aluout:0x00c3 M_Data:0x0000 IR_Exec:0x06e1 pcout:0x00c3 
# UVM_INFO @ 3850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x00c4 pc:0x00c3 instrmem_rd:0x0 
# UVM_INFO @ 3860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x00c5 pc:0x00c4 instrmem_rd:0x1 
# UVM_INFO @ 3870: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x0 z:0x0 p:0x1 pcoffset9:0x042 instruction:0x0242 npc_in:0x00c5 
# UVM_INFO @ 3870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x00c5 pc:0x00c4 instrmem_rd:0x0 
# UVM_INFO @ 3880: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00c5 ir_var:0x0242 
# UVM_INFO @ 3880: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00c5 ir_var:0x0242 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00c5 ir_var:0x0242 
# UVM_INFO @ 3880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x00c5 pc:0x00c4 instrmem_rd:0x0 
# UVM_INFO @ 3890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x1 aluout:0x0106 M_Data:0x0000 IR_Exec:0x0242 pcout:0x0106 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x1 aluout:0x0106 M_Data:0x0000 IR_Exec:0x0242 pcout:0x0106 
# UVM_INFO @ 3890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0x00c5 pc:0x00c4 instrmem_rd:0x0 
# UVM_INFO @ 3900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x00c6 pc:0x00c5 instrmem_rd:0x1 
# UVM_INFO @ 3910: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x0 z:0x1 p:0x0 pcoffset9:0x15c instruction:0x055c npc_in:0x00c6 
# UVM_INFO @ 3910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x0 ACTUAL: npc:0x00c6 pc:0x00c5 instrmem_rd:0x0 
# UVM_INFO @ 3920: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00c6 ir_var:0x055c 
# UVM_INFO @ 3920: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00c6 ir_var:0x055c ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x00c6 ir_var:0x055c 
# UVM_INFO @ 3920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x00c6 pc:0x00c5 instrmem_rd:0x0 
# UVM_INFO @ 3930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x2 aluout:0x0021 M_Data:0x0000 IR_Exec:0x055c pcout:0x0021 ACTUAL: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x2 aluout:0x0021 M_Data:0x0000 IR_Exec:0x055c pcout:0x0021 
# UVM_INFO @ 3930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0022 pc:0x0021 instrmem_rd:0x0 
# UVM_INFO @ 3940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0023 pc:0x0022 instrmem_rd:0x1 
# UVM_INFO @ 3950: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:JMP baser:0x5 instruction:0xc140 npc_in:0x0023 
# UVM_INFO @ 3950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0023 pc:0x0022 instrmem_rd:0x0 
# UVM_INFO @ 3960: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0023 ir_var:0xc140 
# UVM_INFO @ 3960: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0023 ir_var:0xc140 ACTUAL: e_control_var:0x0c w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0023 ir_var:0xc140 
# UVM_INFO @ 3960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0023 pc:0x0022 instrmem_rd:0x0 
# UVM_INFO @ 3970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc140 pcout:0x0000 ACTUAL: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x7 aluout:0x0000 M_Data:0x0000 IR_Exec:0xc140 pcout:0x0000 
# UVM_INFO @ 3970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 3970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0x0001 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x1 
# UVM_INFO @ 3990: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x1 p:0x0 pcoffset9:0x146 instruction:0x0d46 npc_in:0x0002 
# UVM_INFO @ 3990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 4000: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0d46 
# UVM_INFO @ 4000: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0d46 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0x0002 ir_var:0x0d46 
# UVM_INFO @ 4000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0x0002 pc:0x0001 instrmem_rd:0x0 
# UVM_INFO @ 4010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x6 aluout:0xff47 M_Data:0x0000 IR_Exec:0x0d46 pcout:0xff47 ACTUAL: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x6 aluout:0xff47 M_Data:0x0000 IR_Exec:0x0d46 pcout:0xff47 
# UVM_INFO @ 4010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 4010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0xff48 pc:0xff47 instrmem_rd:0x0 
# UVM_INFO @ 4020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xff49 pc:0xff48 instrmem_rd:0x1 
# UVM_INFO @ 4030: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x1 p:0x0 pcoffset9:0x02a instruction:0x0c2a npc_in:0xff49 
# UVM_INFO @ 4030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xff49 pc:0xff48 instrmem_rd:0x0 
# UVM_INFO @ 4040: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xff49 ir_var:0x0c2a 
# UVM_INFO @ 4040: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xff49 ir_var:0x0c2a ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xff49 ir_var:0x0c2a 
# UVM_INFO @ 4040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0001 pc:0x0000 instrmem_rd:0x0 ACTUAL: npc:0xff49 pc:0xff48 instrmem_rd:0x0 
# UVM_INFO @ 4050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x6 aluout:0xff72 M_Data:0x0000 IR_Exec:0x0c2a pcout:0xff72 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x6 aluout:0xff72 M_Data:0x0000 IR_Exec:0x0c2a pcout:0xff72 
# UVM_INFO @ 4050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x1 
# UVM_INFO @ 4050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x1 ACTUAL: npc:0xff73 pc:0xff72 instrmem_rd:0x0 
# UVM_INFO @ 4060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xff74 pc:0xff73 instrmem_rd:0x1 
# UVM_INFO @ 4070: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:BR n:0x1 z:0x0 p:0x1 pcoffset9:0x005 instruction:0x0a05 npc_in:0xff74 
# UVM_INFO @ 4070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xff74 pc:0xff73 instrmem_rd:0x0 
# UVM_INFO @ 4080: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xff74 ir_var:0x0a05 
# UVM_INFO @ 4080: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xff74 ir_var:0x0a05 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x0 npc_out_var:0xff74 ir_var:0x0a05 
# UVM_INFO @ 4080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0002 pc:0x0001 instrmem_rd:0x0 ACTUAL: npc:0xff74 pc:0xff73 instrmem_rd:0x0 
# UVM_INFO @ 4090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x5 aluout:0xff78 M_Data:0x0000 IR_Exec:0x0a05 pcout:0xff78 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x0 NZP:0x5 aluout:0xff78 M_Data:0x0000 IR_Exec:0x0a05 pcout:0xff78 
# UVM_INFO @ 4090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff74 pc:0xff73 instrmem_rd:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0003 pc:0x0002 instrmem_rd:0x1 ACTUAL: npc:0xff75 pc:0xff74 instrmem_rd:0x1 
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 4360: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=432 MATCHES=432 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.decode_env.scbd [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=104 MATCHES=104 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=104 MATCHES=104 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=435 MATCHES=435 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.scbd [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=432 MATCHES=432 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=8 MATCHES=8 MISMATCHES=0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 3684
# UVM_WARNING :   13
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COV]   435
# [COVERAGE_MODEL_REVIEW]     8
# [DEC]   105
# [PRED]  1619
# [PREDICTOR_REVIEW]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCBD]  1522
# [TEST_DONE]     1
# ** Note: $finish    : /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4360 ns  Iteration: 62  Instance: /hvl_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
#  quit -f
# Saving coverage database on exit...
# Memory Statistics                         
#     mem: size after elab (VSZ)                 153.76 Mb
#     mem: size during sim (VSZ)                 153.76 Mb
# Elaboration Time                          
#    elab: wall time                               3.43 s
#    elab: cpu time                                2.31 s
# Simulation Time                           
#     sim: wall time                               0.92 s
#     sim: cpu time                                0.53 s
# Coverage Save Time                        
#    save: wall time                               1.09 s
#    save: cpu time                                0.18 s
# Total Time                                
#   total: wall time                               5.44 s
#   total: cpu time                                3.02 s
# HDL Simulation time                              4360 ns
# 
# End time: 06:05:54 on Dec 06,2023, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
make[1]: Leaving directory `/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim'
