Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Sep 26 13:21:35 2017
| Host         : DESKTOP-MH2MRKQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file keyboard_test_control_sets_placed.rpt
| Design       : keyboard_test
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |              31 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------+----------------------------+------------------+----------------+
|   Clock Signal   |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------+----------------------------+----------------------------+------------------+----------------+
|  clock_IBUF_BUFG | keyb/count[3]_i_1_n_0      | keyb/count0                |                1 |              4 |
|  clock_IBUF_BUFG | keyb/keyb_char[15]_i_1_n_0 | keyb/keyb_char[31]_i_1_n_0 |                1 |              5 |
|  clock_IBUF_BUFG | keyb/keyb_char[15]_i_1_n_0 |                            |                4 |              9 |
|  clock_IBUF_BUFG | keyb/bits[9]_i_1_n_0       |                            |                3 |             10 |
|  clock_IBUF_BUFG | keyb/count0                |                            |                2 |             12 |
|  clock_IBUF_BUFG |                            | keyb/clear                 |                5 |             20 |
|  clock_IBUF_BUFG |                            |                            |                7 |             22 |
+------------------+----------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 5      |                     1 |
| 9      |                     1 |
| 10     |                     1 |
| 12     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


