Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver gpio 3.01.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs	axi4lite_0
  (0x40020000-0x4002ffff) DIP_Switches	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40800000-0x4080ffff) I2C	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
INFO:EDK - Use LEDs as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_gpio_0
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Deleting Internal port DIP_Switches:IP2INTC_Irpt 
DIP_Switches has been deleted from the project
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
Writing filter settings....
Done writing filter settings to:
	C:\Users\Pc\Documents\VHDL\mpu6050\etc\mpu6050.filters
Done writing Tab View settings to:
	C:\Users\Pc\Documents\VHDL\mpu6050\etc\mpu6050.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Wed Nov 09 20:00:03 2016
 make -f mpu6050.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst mpu6050.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst mpu6050.mhs 

Parse C:/Users/Pc/Documents/VHDL/mpu6050/mpu6050.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs	axi4lite_0
  (0x40040000-0x4004ffff) Display16x2	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40800000-0x4080ffff) I2C	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 132 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 80 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 125 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line
24 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_intc - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line
37 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line
48 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line
64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 71 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 80 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 87 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 112
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line
125 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 137 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 149 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usb_uart - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 157 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 173 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:i2c - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 188 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:display16x2 - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 202 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:mpu6050_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 48 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. mpu6050_microblaze_0_ilmb_wrapper.ngc
../mpu6050_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/microblaze_0_ilmb_wrapper/mpu
6050_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mpu6050_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mpu6050_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:mpu6050_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 64 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. mpu6050_microblaze_0_dlmb_wrapper.ngc
../mpu6050_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/microblaze_0_dlmb_wrapper/mpu
6050_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mpu6050_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mpu6050_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:mpu6050_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 87 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. mpu6050_microblaze_0_wrapper.ngc
../mpu6050_microblaze_0_wrapper

Reading NGO file
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/microblaze_0_wrapper/mpu6050_
microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mpu6050_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mpu6050_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:mpu6050_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 125 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. mpu6050_clock_generator_0_wrapper.ngc
../mpu6050_clock_generator_0_wrapper

Reading NGO file
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/clock_generator_0_wrapper/mpu
6050_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mpu6050_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mpu6050_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:mpu6050_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 149 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. mpu6050_axi4lite_0_wrapper.ngc
../mpu6050_axi4lite_0_wrapper

Reading NGO file
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/axi4lite_0_wrapper/mpu6050_ax
i4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mpu6050_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mpu6050_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/mpu6050.ucf file.

Rebuilding cache ...

Total run time: 200.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "mpu6050_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt mpu6050.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt mpu6050.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/Users/Pc/Documents/VHDL/mpu6050/implementation 

Using Flow File: C:/Users/Pc/Documents/VHDL/mpu6050/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Pc/Documents/VHDL/mpu6050/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm mpu6050.bmm
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc" -uc mpu6050.ucf
mpu6050.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm mpu6050.bmm
C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc -uc mpu6050.ucf
mpu6050.ngd

Reading NGO file "C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc"
...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_usb_uart_wrapper.ngc"
...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_proc_sys_reset_0_wrap
per.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_clock_generator_0_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_ilmb_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_dlmb_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi4lite_0_wrapper.ng
c"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_wrapper.
ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_intc_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_i_bram_c
trl_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_d_bram_c
trl_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_debug_module_wrapper.
ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi_timer_0_wrapper.n
gc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_leds_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_i2c_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_display16x2_wrapper.n
gc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_bram_blo
ck_wrapper.ngc"...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_ilmb_wra
pper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_dlmb_wra
pper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi4lite_0_wrapper.nc
f" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_wrapper.
ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_intc_wra
pper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "mpu6050.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /mpu6050/EXPANDED/mpu6050/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_
   slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET LCD_IO_PIN<6> LOC = "H12" |>
   [mpu6050.ucf(17)]: NET "LCD_IO_PIN<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET LCD_IO_PIN<6> LOC = "H12" |> [mpu6050.ucf(17)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33" |>
   [mpu6050.ucf(17)]: NET "LCD_IO_PIN<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <PULLDOWN;> [mpu6050.ucf(17)]: NET
   "LCD_IO_PIN<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET LCD_IO_PIN<5> LOC = "G13" |>
   [mpu6050.ucf(20)]: NET "LCD_IO_PIN<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET LCD_IO_PIN<5> LOC = "G13" |> [mpu6050.ucf(20)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33" |>
   [mpu6050.ucf(20)]: NET "LCD_IO_PIN<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <PULLDOWN;> [mpu6050.ucf(20)]: NET
   "LCD_IO_PIN<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET LCD_IO_PIN<4> LOC = "E16" |>
   [mpu6050.ucf(23)]: NET "LCD_IO_PIN<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET LCD_IO_PIN<4> LOC = "E16" |> [mpu6050.ucf(23)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33" |>
   [mpu6050.ucf(23)]: NET "LCD_IO_PIN<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <PULLDOWN;> [mpu6050.ucf(23)]: NET
   "LCD_IO_PIN<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET LCD_IO_PIN<3> LOC = "E18" |>
   [mpu6050.ucf(26)]: NET "LCD_IO_PIN<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET LCD_IO_PIN<3> LOC = "E18" |> [mpu6050.ucf(26)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33" |>
   [mpu6050.ucf(26)]: NET "LCD_IO_PIN<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <PULLDOWN;> [mpu6050.ucf(26)]: NET
   "LCD_IO_PIN<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET LCD_IO_PIN<2> LOC = "K13" |>
   [mpu6050.ucf(29)]: NET "LCD_IO_PIN<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET LCD_IO_PIN<2> LOC = "K13" |> [mpu6050.ucf(29)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33" |>
   [mpu6050.ucf(29)]: NET "LCD_IO_PIN<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <PULLDOWN;> [mpu6050.ucf(29)]: NET
   "LCD_IO_PIN<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET LCD_IO_PIN<1> LOC = "K12" |>
   [mpu6050.ucf(32)]: NET "LCD_IO_PIN<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET LCD_IO_PIN<1> LOC = "K12" |> [mpu6050.ucf(32)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33" |>
   [mpu6050.ucf(32)]: NET "LCD_IO_PIN<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <PULLDOWN;> [mpu6050.ucf(32)]: NET
   "LCD_IO_PIN<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET LCD_IO_PIN<0> LOC = "F17" |>
   [mpu6050.ucf(35)]: NET "LCD_IO_PIN<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET LCD_IO_PIN<0> LOC = "F17" |> [mpu6050.ucf(35)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS33" |>
   [mpu6050.ucf(35)]: NET "LCD_IO_PIN<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <PULLDOWN;> [mpu6050.ucf(35)]: NET
   "LCD_IO_PIN<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.5 HIGH 50>

Done...

Processing BMM file "mpu6050.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    21
  Number of warnings:  12

Total REAL time to NGDBUILD completion:  43 sec
Total CPU time to NGDBUILD completion:   42 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "mpu6050.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Wed Nov 09 20:08:24 2016
 make -f mpu6050.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst mpu6050.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst mpu6050.mhs 

Parse C:/Users/Pc/Documents/VHDL/mpu6050/mpu6050.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs	axi4lite_0
  (0x40040000-0x4004ffff) Display16x2	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40800000-0x4080ffff) I2C	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 132 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 24 - Copying cache
implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 37 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 48 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 55 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 64 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 71 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 80 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 87 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 112 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 137 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 149 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 157 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:leds - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs
line 173 - Copying cache implementation netlist
IPNAME:axi_iic INSTANCE:i2c - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs
line 188 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:display16x2 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 202 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 80 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 125 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line
125 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:mpu6050_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 125 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. mpu6050_clock_generator_0_wrapper.ngc
../mpu6050_clock_generator_0_wrapper

Reading NGO file
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/clock_generator_0_wrapper/mpu
6050_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mpu6050_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mpu6050_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/mpu6050.ucf file.

Rebuilding cache ...

Total run time: 17.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "mpu6050_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt mpu6050.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt mpu6050.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Users/Pc/Documents/VHDL/mpu6050/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Pc/Documents/VHDL/mpu6050/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm mpu6050.bmm
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc" -uc mpu6050.ucf
mpu6050.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm mpu6050.bmm
C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc -uc mpu6050.ucf
mpu6050.ngd

Reading NGO file "C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc"
...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_usb_uart_wrapper.ngc"
...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_proc_sys_reset_0_wrap
per.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_clock_generator_0_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_ilmb_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_dlmb_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi4lite_0_wrapper.ng
c"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_wrapper.
ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_intc_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_i_bram_c
trl_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_d_bram_c
trl_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_debug_module_wrapper.
ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi_timer_0_wrapper.n
gc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_leds_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_i2c_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_display16x2_wrapper.n
gc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_bram_blo
ck_wrapper.ngc"...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_ilmb_wra
pper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_dlmb_wra
pper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi4lite_0_wrapper.nc
f" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_wrapper.
ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_intc_wra
pper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "mpu6050.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /mpu6050/EXPANDED/mpu6050/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_
   slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.5 HIGH 50>

Done...

Processing BMM file "mpu6050.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "mpu6050.ngd" ...
Total REAL time to NGDBUILD completion:  42 sec
Total CPU time to NGDBUILD completion:   42 sec

Writing NGDBUILD log file "mpu6050.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o mpu6050_map.ncd -w -pr b -ol high -timing -detail mpu6050.ngd
mpu6050.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
Writing file mpu6050_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 11 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e03f5043) REAL time: 13 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:e03f5043) REAL time: 13 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e36fa233) REAL time: 13 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:344afc49) REAL time: 18 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:344afc49) REAL time: 18 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:344afc49) REAL time: 18 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:344afc49) REAL time: 18 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:344afc49) REAL time: 18 secs 

Phase 9.8  Global Placement
..........................
..........................
..........................................................................................................................................................................................
..........................................................................................................................................................................................................
............................................................................
Phase 9.8  Global Placement (Checksum:9359c5e5) REAL time: 42 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:9359c5e5) REAL time: 42 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c29ffe85) REAL time: 48 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c29ffe85) REAL time: 49 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:91787cf6) REAL time: 49 secs 

Total REAL time to Placer completion: 49 secs 
Total CPU  time to Placer completion: 46 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                 1,786 out of  11,440   15
    Number used as Flip Flops:               1,784
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                      2,432 out of   5,720   42
    Number used as logic:                    2,252 out of   5,720   39
      Number using O6 output only:           1,763
      Number using O5 output only:              43
      Number using O5 and O6:                  446
      Number used as ROM:                        0
    Number used as Memory:                     156 out of   1,440   10
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            92
        Number using O6 output only:            23
        Number using O5 output only:             1
        Number using O5 and O6:                 68
    Number used exclusively as route-thrus:     24
      Number with same-slice register load:     16
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,007 out of   1,430   70
  Number of MUXCYs used:                       460 out of   2,860   16
  Number of LUT Flip Flop pairs used:        2,769
    Number with an unused Flip Flop:         1,075 out of   2,769   38
    Number with an unused LUT:                 337 out of   2,769   12
    Number of fully used LUT-FF pairs:       1,357 out of   2,769   49
    Number of unique control sets:             183
    Number of slice register sites lost
      to control set restrictions:             792 out of  11,440    6

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        17 out of     200    8
    Number of LOCed IOBs:                       17 out of      17  100
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      32   25
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     200    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0
  Number of OLOGIC2/OSERDES2s:                   5 out of     200    2
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                4.01

Peak Memory Usage:  515 MB
Total REAL time to MAP completion:  52 secs 
Total CPU time to MAP completion:   49 secs 

Mapping completed.
See MAP report file "mpu6050_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high mpu6050_map.ncd mpu6050.ncd mpu6050.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: mpu6050.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "mpu6050" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,786 out of  11,440   15
    Number used as Flip Flops:               1,784
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                      2,432 out of   5,720   42
    Number used as logic:                    2,252 out of   5,720   39
      Number using O6 output only:           1,763
      Number using O5 output only:              43
      Number using O5 and O6:                  446
      Number used as ROM:                        0
    Number used as Memory:                     156 out of   1,440   10
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            92
        Number using O6 output only:            23
        Number using O5 output only:             1
        Number using O5 and O6:                 68
    Number used exclusively as route-thrus:     24
      Number with same-slice register load:     16
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,007 out of   1,430   70
  Number of MUXCYs used:                       460 out of   2,860   16
  Number of LUT Flip Flop pairs used:        2,769
    Number with an unused Flip Flop:         1,075 out of   2,769   38
    Number with an unused LUT:                 337 out of   2,769   12
    Number of fully used LUT-FF pairs:       1,357 out of   2,769   49
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        17 out of     200    8
    Number of LOCed IOBs:                       17 out of      17  100
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      32   25
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     200    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0
  Number of OLOGIC2/OSERDES2s:                   5 out of     200    2
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

Starting Router


Phase  1  : 16471 unrouted;      REAL time: 5 secs 

Phase  2  : 13875 unrouted;      REAL time: 6 secs 

Phase  3  : 6296 unrouted;      REAL time: 11 secs 

Phase  4  : 6296 unrouted; (Setup:0, Hold:1745, Component Switching Limit:0)     REAL time: 12 secs 

Updating file: mpu6050.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:1381, Component Switching Limit:0)     REAL time: 19 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:1381, Component Switching Limit:0)     REAL time: 19 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:1381, Component Switching Limit:0)     REAL time: 19 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:1381, Component Switching Limit:0)     REAL time: 19 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 
Total REAL time to Router completion: 20 secs 
Total CPU time to Router completion: 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |  BUFGMUX_X2Y3| No   |  779 |  0.752     |  2.143      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk | BUFGMUX_X3Y13| No   |   63 |  0.116     |  1.507      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  2.383      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  2.625     |  3.903      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.563ns|     9.437ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.322ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     7.725ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|     0.750ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.874ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.533ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.463ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.593ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.799ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     14.156ns|            0|            0|            0|       162626|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.437ns|          N/A|            0|            0|       162626|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 21 secs 
Total CPU time to PAR completion: 22 secs 

Peak Memory Usage:  423 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file mpu6050.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml mpu6050.twx mpu6050.ncd mpu6050.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "mpu6050" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml mpu6050.twx
mpu6050.ncd mpu6050.pcf


Design file:              mpu6050.ncd
Physical constraint file: mpu6050.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 162644 paths, 0 nets, and 13784 connections

Design statistics:
   Minimum period:   9.437ns (Maximum frequency: 105.966MHz)


Analysis completed Wed Nov 09 20:11:09 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 6 secs 


xflow done!
touch __xps/mpu6050_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/mpu6050.par
Analyzing implementation/mpu6050.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut mpu6050 & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "mpu6050" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file mpu6050.pcf.

Wed Nov 09 20:11:16 2016

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "mpu6050.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Nov 09 20:13:01 2016
 make -f mpu6050.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp mpu6050.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/mpu6050.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.
Conversion to XML complete.
xdsgen -inp mpu6050.xmp -report SDK\SDK_Export\hw/mpu6050.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing USB_Uart.jpg.....
Rasterizing LEDs.jpg.....
Rasterizing I2C.jpg.....
Rasterizing Display16x2.jpg.....
Rasterizing mpu6050_blkd.jpg.....
Report generated.
Report generation completed.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Wed Nov 09 20:13:21 2016
 xsdk.exe -hwspec C:\Users\Pc\Documents\VHDL\mpu6050\SDK\SDK_Export\hw\mpu6050.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Pc\Documents\VHDL\mpu6050\etc\mpu6050.filters
Done writing Tab View settings to:
	C:\Users\Pc\Documents\VHDL\mpu6050\etc\mpu6050.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\Users\Pc\Documents\VHDL\mpu6050\etc\mpu6050.filters
Done writing Tab View settings to:
	C:\Users\Pc\Documents\VHDL\mpu6050\etc\mpu6050.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Mon Nov 14 18:16:33 2016
 make -f mpu6050.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt mpu6050.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt mpu6050.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Users/Pc/Documents/VHDL/mpu6050/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Pc/Documents/VHDL/mpu6050/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm mpu6050.bmm
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc" -uc mpu6050.ucf
mpu6050.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm mpu6050.bmm
C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc -uc mpu6050.ucf
mpu6050.ngd

Reading NGO file "C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc"
...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_usb_uart_wrapper.ngc"
...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_proc_sys_reset_0_wrap
per.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_clock_generator_0_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_ilmb_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_dlmb_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi4lite_0_wrapper.ng
c"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_wrapper.
ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_intc_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_i_bram_c
trl_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_d_bram_c
trl_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_debug_module_wrapper.
ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi_timer_0_wrapper.n
gc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_leds_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_i2c_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_display16x2_wrapper.n
gc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_bram_blo
ck_wrapper.ngc"...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_ilmb_wra
pper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_dlmb_wra
pper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi4lite_0_wrapper.nc
f" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_wrapper.
ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_intc_wra
pper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "mpu6050.ucf" ...
ERROR:ConstraintSystem:300 - In file: mpu6050.ucf(20): Syntax error.  Ensure
   that the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: mpu6050.ucf(23): Syntax error.  Ensure
   that the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: mpu6050.ucf(26): Syntax error.  Ensure
   that the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: mpu6050.ucf(29): Syntax error.  Ensure
   that the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: mpu6050.ucf(32): Syntax error.  Ensure
   that the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: mpu6050.ucf(35): Syntax error.  Ensure
   that the previous constraint specification was terminated with ';'.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /mpu6050/EXPANDED/mpu6050/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_
   slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "mpu6050.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     6
  Number of warnings:   4

Total REAL time to NGDBUILD completion:  56 sec
Total CPU time to NGDBUILD completion:   55 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "mpu6050.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
Done!

********************************************************************************
At Local date and time: Mon Nov 14 18:20:40 2016
 make -f mpu6050.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt mpu6050.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt mpu6050.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Users/Pc/Documents/VHDL/mpu6050/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Pc/Documents/VHDL/mpu6050/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm mpu6050.bmm
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc" -uc mpu6050.ucf
mpu6050.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm mpu6050.bmm
C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc -uc mpu6050.ucf
mpu6050.ngd

Reading NGO file "C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc"
...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_usb_uart_wrapper.ngc"
...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_proc_sys_reset_0_wrap
per.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_clock_generator_0_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_ilmb_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_dlmb_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi4lite_0_wrapper.ng
c"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_wrapper.
ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_intc_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_i_bram_c
trl_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_d_bram_c
trl_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_debug_module_wrapper.
ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi_timer_0_wrapper.n
gc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_leds_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_i2c_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_display16x2_wrapper.n
gc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_bram_blo
ck_wrapper.ngc"...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_ilmb_wra
pper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_dlmb_wra
pper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi4lite_0_wrapper.nc
f" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_wrapper.
ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_intc_wra
pper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "mpu6050.ucf" ...
ERROR:ConstraintSystem:300 - In file: mpu6050.ucf(20): Syntax error.  Ensure
   that the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: mpu6050.ucf(23): Syntax error.  Ensure
   that the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: mpu6050.ucf(26): Syntax error.  Ensure
   that the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: mpu6050.ucf(29): Syntax error.  Ensure
   that the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: mpu6050.ucf(32): Syntax error.  Ensure
   that the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: mpu6050.ucf(35): Syntax error.  Ensure
   that the previous constraint specification was terminated with ';'.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /mpu6050/EXPANDED/mpu6050/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_
   slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "mpu6050.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     6
  Number of warnings:   4

Total REAL time to NGDBUILD completion:  47 sec
Total CPU time to NGDBUILD completion:   47 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "mpu6050.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Mon Nov 14 18:23:21 2016
 make -f mpu6050.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt mpu6050.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt mpu6050.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Users/Pc/Documents/VHDL/mpu6050/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Pc/Documents/VHDL/mpu6050/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm mpu6050.bmm
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc" -uc mpu6050.ucf
mpu6050.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm mpu6050.bmm
C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc -uc mpu6050.ucf
mpu6050.ngd

Reading NGO file "C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc"
...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_usb_uart_wrapper.ngc"
...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_proc_sys_reset_0_wrap
per.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_clock_generator_0_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_ilmb_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_dlmb_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi4lite_0_wrapper.ng
c"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_wrapper.
ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_intc_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_i_bram_c
trl_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_d_bram_c
trl_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_debug_module_wrapper.
ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi_timer_0_wrapper.n
gc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_leds_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_i2c_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_display16x2_wrapper.n
gc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_bram_blo
ck_wrapper.ngc"...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_ilmb_wra
pper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_dlmb_wra
pper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi4lite_0_wrapper.nc
f" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_wrapper.
ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_intc_wra
pper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "mpu6050.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /mpu6050/EXPANDED/mpu6050/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_
   slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.5 HIGH 50>

Done...

Processing BMM file "mpu6050.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "mpu6050.ngd" ...
Total REAL time to NGDBUILD completion:  48 sec
Total CPU time to NGDBUILD completion:   48 sec

Writing NGDBUILD log file "mpu6050.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o mpu6050_map.ncd -w -pr b -ol high -timing -detail mpu6050.ngd
mpu6050.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
Writing file mpu6050_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 15 secs 
Total CPU  time at the beginning of Placer: 13 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f340ebab) REAL time: 17 secs 

Phase 2.7  Design Feasibility Check
ERROR:Place:864 - Incompatible IOB's are locked to the same bank 1
   Conflicting IO Standards are:
   IO Standard 1: Name = LVCMOS33, VREF = NR, VCCO = 3.30, TERM = NONE, DIR =
   BIDIR, DRIVE_STR = 12
   List of locked IOB's:
   	CDCE913_SDA
   	CDCE913_SCL

   IO Standard 2: Name = LVCMOS25, VREF = NR, VCCO = 2.50, TERM = NONE, DIR =
   BIDIR, DRIVE_STR = 2
   List of locked IOB's:
   	LCD_IO_PIN<0>
   	LCD_IO_PIN<1>
   	LCD_IO_PIN<2>
   	LCD_IO_PIN<3>
   	LCD_IO_PIN<4>
   	LCD_IO_PIN<5>
   	LCD_IO_PIN<6>

   These IO Standards are incompatible due to VCCO mismatch.

Phase 2.7  Design Feasibility Check (Checksum:f340ebab) REAL time: 17 secs 

Total REAL time to Placer completion: 17 secs 
Total CPU  time to Placer completion: 14 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "mpu6050_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
Done!

********************************************************************************
At Local date and time: Mon Nov 14 18:26:48 2016
 make -f mpu6050.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt mpu6050.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt mpu6050.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Users/Pc/Documents/VHDL/mpu6050/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Pc/Documents/VHDL/mpu6050/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm mpu6050.bmm
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc" -uc mpu6050.ucf
mpu6050.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm mpu6050.bmm
C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc -uc mpu6050.ucf
mpu6050.ngd

Reading NGO file "C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc"
...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_usb_uart_wrapper.ngc"
...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_proc_sys_reset_0_wrap
per.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_clock_generator_0_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_ilmb_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_dlmb_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi4lite_0_wrapper.ng
c"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_wrapper.
ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_intc_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_i_bram_c
trl_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_d_bram_c
trl_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_debug_module_wrapper.
ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi_timer_0_wrapper.n
gc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_leds_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_i2c_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_display16x2_wrapper.n
gc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_bram_blo
ck_wrapper.ngc"...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_ilmb_wra
pper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_dlmb_wra
pper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi4lite_0_wrapper.nc
f" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_wrapper.
ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_intc_wra
pper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "mpu6050.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /mpu6050/EXPANDED/mpu6050/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_
   slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.5 HIGH 50>

Done...

Processing BMM file "mpu6050.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "mpu6050.ngd" ...
Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   50 sec

Writing NGDBUILD log file "mpu6050.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o mpu6050_map.ncd -w -pr b -ol high -timing -detail mpu6050.ngd
mpu6050.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
Writing file mpu6050_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 11 secs 
Total CPU  time at the beginning of Placer: 11 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f340ebab) REAL time: 12 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f340ebab) REAL time: 12 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f6713d9b) REAL time: 12 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:474c97b1) REAL time: 17 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:474c97b1) REAL time: 17 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:474c97b1) REAL time: 17 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:474c97b1) REAL time: 18 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:474c97b1) REAL time: 18 secs 

Phase 9.8  Global Placement
............................
...............................................
.............................................................................................................................................................
....................................................................................................................................................
.............................................................................
Phase 9.8  Global Placement (Checksum:bccb29bb) REAL time: 47 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:bccb29bb) REAL time: 47 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:a8be7cc7) REAL time: 1 mins 5 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:a8be7cc7) REAL time: 1 mins 5 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:3d62e639) REAL time: 1 mins 5 secs 

Total REAL time to Placer completion: 1 mins 6 secs 
Total CPU  time to Placer completion: 1 mins 5 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                 1,786 out of  11,440   15
    Number used as Flip Flops:               1,784
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                      2,449 out of   5,720   42
    Number used as logic:                    2,253 out of   5,720   39
      Number using O6 output only:           1,763
      Number using O5 output only:              44
      Number using O5 and O6:                  446
      Number used as ROM:                        0
    Number used as Memory:                     156 out of   1,440   10
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            92
        Number using O6 output only:            23
        Number using O5 output only:             1
        Number using O5 and O6:                 68
    Number used exclusively as route-thrus:     40
      Number with same-slice register load:     32
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   967 out of   1,430   67
  Number of MUXCYs used:                       460 out of   2,860   16
  Number of LUT Flip Flop pairs used:        2,761
    Number with an unused Flip Flop:         1,088 out of   2,761   39
    Number with an unused LUT:                 312 out of   2,761   11
    Number of fully used LUT-FF pairs:       1,361 out of   2,761   49
    Number of unique control sets:             183
    Number of slice register sites lost
      to control set restrictions:             792 out of  11,440    6

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        17 out of     200    8
    Number of LOCed IOBs:                       17 out of      17  100
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      32   25
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     200    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0
  Number of OLOGIC2/OSERDES2s:                   5 out of     200    2
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                4.01

Peak Memory Usage:  489 MB
Total REAL time to MAP completion:  1 mins 9 secs 
Total CPU time to MAP completion:   1 mins 8 secs 

Mapping completed.
See MAP report file "mpu6050_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high mpu6050_map.ncd mpu6050.ncd mpu6050.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: mpu6050.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "mpu6050" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,786 out of  11,440   15
    Number used as Flip Flops:               1,784
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                      2,449 out of   5,720   42
    Number used as logic:                    2,253 out of   5,720   39
      Number using O6 output only:           1,763
      Number using O5 output only:              44
      Number using O5 and O6:                  446
      Number used as ROM:                        0
    Number used as Memory:                     156 out of   1,440   10
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            92
        Number using O6 output only:            23
        Number using O5 output only:             1
        Number using O5 and O6:                 68
    Number used exclusively as route-thrus:     40
      Number with same-slice register load:     32
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   967 out of   1,430   67
  Number of MUXCYs used:                       460 out of   2,860   16
  Number of LUT Flip Flop pairs used:        2,761
    Number with an unused Flip Flop:         1,088 out of   2,761   39
    Number with an unused LUT:                 312 out of   2,761   11
    Number of fully used LUT-FF pairs:       1,361 out of   2,761   49
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        17 out of     200    8
    Number of LOCed IOBs:                       17 out of      17  100
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      32   25
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     200    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0
  Number of OLOGIC2/OSERDES2s:                   5 out of     200    2
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 7 secs 
Finished initial Timing Analysis.  REAL time: 7 secs 

Starting Router


Phase  1  : 16404 unrouted;      REAL time: 7 secs 

Phase  2  : 13836 unrouted;      REAL time: 8 secs 

Phase  3  : 6058 unrouted;      REAL time: 14 secs 

Phase  4  : 6061 unrouted; (Setup:0, Hold:1378, Component Switching Limit:0)     REAL time: 15 secs 

Updating file: mpu6050.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:1402, Component Switching Limit:0)     REAL time: 24 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:1402, Component Switching Limit:0)     REAL time: 24 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:1402, Component Switching Limit:0)     REAL time: 24 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:1402, Component Switching Limit:0)     REAL time: 24 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 
Total REAL time to Router completion: 26 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |  BUFGMUX_X2Y3| No   |  755 |  0.749     |  2.140      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk | BUFGMUX_X3Y13| No   |   61 |  0.109     |  1.506      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  0.777      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  2.690     |  4.331      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.592ns|     9.408ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.338ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     9.942ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|    -0.990ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.990ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     3.045ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.408ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.592ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.515ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     14.112ns|            0|            0|            0|       162626|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.408ns|          N/A|            0|            0|       162626|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 27 secs 
Total CPU time to PAR completion: 27 secs 

Peak Memory Usage:  424 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file mpu6050.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml mpu6050.twx mpu6050.ncd mpu6050.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "mpu6050" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml mpu6050.twx
mpu6050.ncd mpu6050.pcf


Design file:              mpu6050.ncd
Physical constraint file: mpu6050.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 162644 paths, 0 nets, and 13724 connections

Design statistics:
   Minimum period:   9.408ns (Maximum frequency: 106.293MHz)


Analysis completed Mon Nov 14 18:29:33 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 7 secs 


xflow done!
touch __xps/mpu6050_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/mpu6050.par
Analyzing implementation/mpu6050.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut mpu6050 & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "mpu6050" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file mpu6050.pcf.

Mon Nov 14 18:29:40 2016

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "mpu6050.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Nov 14 18:30:13 2016
 make -f mpu6050.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Mon Nov 14 18:30:14 2016
 xsdk.exe -hwspec C:\Users\Pc\Documents\VHDL\mpu6050\SDK\SDK_Export\hw\mpu6050.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Pc\Documents\VHDL\mpu6050\etc\mpu6050.filters
Done writing Tab View settings to:
	C:\Users\Pc\Documents\VHDL\mpu6050\etc\mpu6050.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Tue Nov 15 19:03:31 2016
 make -f mpu6050.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst mpu6050.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst mpu6050.mhs 

Parse C:/Users/Pc/Documents/VHDL/mpu6050/mpu6050.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs	axi4lite_0
  (0x40040000-0x4004ffff) Display16x2	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40800000-0x4080ffff) I2C	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 132 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 24 - Copying cache
implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 37 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 48 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 64 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 87 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 112 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 137 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 149 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 157 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:leds - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs
line 173 - Copying cache implementation netlist
IPNAME:axi_iic INSTANCE:i2c - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs
line 188 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:display16x2 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 202 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 80 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 125 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 71 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 80 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line
125 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:mpu6050_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 125 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. mpu6050_clock_generator_0_wrapper.ngc
../mpu6050_clock_generator_0_wrapper

Reading NGO file
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/clock_generator_0_wrapper/mpu
6050_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mpu6050_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../mpu6050_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/mpu6050.ucf file.

Rebuilding cache ...

Total run time: 78.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "mpu6050_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt mpu6050.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt mpu6050.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Users/Pc/Documents/VHDL/mpu6050/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Pc/Documents/VHDL/mpu6050/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm mpu6050.bmm
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc" -uc mpu6050.ucf
mpu6050.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm mpu6050.bmm
C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc -uc mpu6050.ucf
mpu6050.ngd

Reading NGO file "C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc"
...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_usb_uart_wrapper.ngc"
...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_proc_sys_reset_0_wrap
per.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_clock_generator_0_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_ilmb_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_dlmb_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi4lite_0_wrapper.ng
c"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_wrapper.
ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_intc_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_i_bram_c
trl_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_d_bram_c
trl_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_debug_module_wrapper.
ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi_timer_0_wrapper.n
gc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_leds_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_i2c_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_display16x2_wrapper.n
gc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_bram_blo
ck_wrapper.ngc"...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_ilmb_wra
pper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_dlmb_wra
pper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi4lite_0_wrapper.nc
f" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_wrapper.
ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_intc_wra
pper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "mpu6050.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /mpu6050/EXPANDED/mpu6050/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_
   slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.5 HIGH 50>

Done...

Processing BMM file "mpu6050.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "mpu6050.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  25 sec
Total CPU time to NGDBUILD completion:  1 min  25 sec

Writing NGDBUILD log file "mpu6050.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o mpu6050_map.ncd -w -pr b -ol high -timing -detail mpu6050.ngd
mpu6050.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
Writing file mpu6050_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 24 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:500726a5) REAL time: 26 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:500726a5) REAL time: 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8fbca1e5) REAL time: 26 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:694d38f0) REAL time: 35 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:694d38f0) REAL time: 35 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:694d38f0) REAL time: 35 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:694d38f0) REAL time: 36 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:694d38f0) REAL time: 36 secs 

Phase 9.8  Global Placement
.....................
.............................................
......................................................................................................................................................
..........................................................................................................................................................................................
.........................................
Phase 9.8  Global Placement (Checksum:744e0c6) REAL time: 1 mins 29 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:744e0c6) REAL time: 1 mins 29 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:3a171aae) REAL time: 1 mins 44 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:3a171aae) REAL time: 1 mins 44 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:e46825c2) REAL time: 1 mins 45 secs 

Total REAL time to Placer completion: 1 mins 45 secs 
Total CPU  time to Placer completion: 1 mins 42 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                 1,786 out of  11,440   15
    Number used as Flip Flops:               1,784
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                      2,428 out of   5,720   42
    Number used as logic:                    2,252 out of   5,720   39
      Number using O6 output only:           1,763
      Number using O5 output only:              43
      Number using O5 and O6:                  446
      Number used as ROM:                        0
    Number used as Memory:                     156 out of   1,440   10
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            92
        Number using O6 output only:            23
        Number using O5 output only:             1
        Number using O5 and O6:                 68
    Number used exclusively as route-thrus:     20
      Number with same-slice register load:     12
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   964 out of   1,430   67
  Number of MUXCYs used:                       460 out of   2,860   16
  Number of LUT Flip Flop pairs used:        2,728
    Number with an unused Flip Flop:         1,035 out of   2,728   37
    Number with an unused LUT:                 300 out of   2,728   10
    Number of fully used LUT-FF pairs:       1,393 out of   2,728   51
    Number of unique control sets:             183
    Number of slice register sites lost
      to control set restrictions:             792 out of  11,440    6

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        17 out of     200    8
    Number of LOCed IOBs:                       17 out of      17  100
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     200    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0
  Number of OLOGIC2/OSERDES2s:                   5 out of     200    2
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                4.24

Peak Memory Usage:  492 MB
Total REAL time to MAP completion:  1 mins 50 secs 
Total CPU time to MAP completion:   1 mins 46 secs 

Mapping completed.
See MAP report file "mpu6050_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high mpu6050_map.ncd mpu6050.ncd mpu6050.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: mpu6050.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "mpu6050" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,786 out of  11,440   15
    Number used as Flip Flops:               1,784
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                      2,428 out of   5,720   42
    Number used as logic:                    2,252 out of   5,720   39
      Number using O6 output only:           1,763
      Number using O5 output only:              43
      Number using O5 and O6:                  446
      Number used as ROM:                        0
    Number used as Memory:                     156 out of   1,440   10
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            92
        Number using O6 output only:            23
        Number using O5 output only:             1
        Number using O5 and O6:                 68
    Number used exclusively as route-thrus:     20
      Number with same-slice register load:     12
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   964 out of   1,430   67
  Number of MUXCYs used:                       460 out of   2,860   16
  Number of LUT Flip Flop pairs used:        2,728
    Number with an unused Flip Flop:         1,035 out of   2,728   37
    Number with an unused LUT:                 300 out of   2,728   10
    Number of fully used LUT-FF pairs:       1,393 out of   2,728   51
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        17 out of     200    8
    Number of LOCed IOBs:                       17 out of      17  100
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     200    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0
  Number of OLOGIC2/OSERDES2s:                   5 out of     200    2
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

Starting Router


Phase  1  : 19256 unrouted;      REAL time: 11 secs 

Phase  2  : 14714 unrouted;      REAL time: 12 secs 

Phase  3  : 6266 unrouted;      REAL time: 22 secs 

Phase  4  : 6266 unrouted; (Setup:0, Hold:1488, Component Switching Limit:0)     REAL time: 24 secs 

Updating file: mpu6050.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:1484, Component Switching Limit:0)     REAL time: 38 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:1484, Component Switching Limit:0)     REAL time: 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:1484, Component Switching Limit:0)     REAL time: 38 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:1484, Component Switching Limit:0)     REAL time: 38 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 
Total REAL time to Router completion: 40 secs 
Total CPU time to Router completion: 40 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |  BUFGMUX_X2Y3| No   |  830 |  0.749     |  2.140      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk | BUFGMUX_X3Y13| No   |   66 |  0.115     |  1.507      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  3.458     |  5.305      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  1.299      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.559ns|     9.441ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.322ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     8.476ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|    -0.341ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     4.433ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.389ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.398ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.202ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.960ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     14.162ns|            0|            0|            0|       250330|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.441ns|          N/A|            0|            0|       250330|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 43 secs 
Total CPU time to PAR completion: 42 secs 

Peak Memory Usage:  446 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file mpu6050.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml mpu6050.twx mpu6050.ncd mpu6050.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "mpu6050" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml mpu6050.twx
mpu6050.ncd mpu6050.pcf


Design file:              mpu6050.ncd
Physical constraint file: mpu6050.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 250348 paths, 0 nets, and 14677 connections

Design statistics:
   Minimum period:   9.441ns (Maximum frequency: 105.921MHz)


Analysis completed Tue Nov 15 19:09:46 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 10 secs 


xflow done!
touch __xps/mpu6050_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/mpu6050.par
Analyzing implementation/mpu6050.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut mpu6050 & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "mpu6050" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file mpu6050.pcf.

Tue Nov 15 19:09:55 2016

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "mpu6050.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Nov 15 19:10:23 2016
 make -f mpu6050.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp mpu6050.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/mpu6050.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.
Conversion to XML complete.
xdsgen -inp mpu6050.xmp -report SDK\SDK_Export\hw/mpu6050.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing USB_Uart.jpg.....
Rasterizing LEDs.jpg.....
Rasterizing I2C.jpg.....
Rasterizing Display16x2.jpg.....
Rasterizing mpu6050_blkd.jpg.....
Report generated.
Report generation completed.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Tue Nov 15 19:10:52 2016
 xsdk.exe -hwspec C:\Users\Pc\Documents\VHDL\mpu6050\SDK\SDK_Export\hw\mpu6050.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Nov 15 19:14:21 2016
 make -f mpu6050.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp mpu6050.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/mpu6050.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.
Conversion to XML complete.
xdsgen -inp mpu6050.xmp -report SDK\SDK_Export\hw/mpu6050.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing USB_Uart.jpg.....
Rasterizing LEDs.jpg.....
Rasterizing I2C.jpg.....
Rasterizing Display16x2.jpg.....
Rasterizing mpu6050_blkd.jpg.....
Report generated.
Report generation completed.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Tue Nov 15 19:14:42 2016
 xsdk.exe -hwspec C:\Users\Pc\Documents\VHDL\mpu6050\SDK\SDK_Export\hw\mpu6050.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Assigned Driver iic 2.08.a for instance xps_iic_0
xps_iic_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_iic, INSTANCE: xps_iic_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_iic, INSTANCE: xps_iic_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_iic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4125 - IPNAME: xps_iic, INSTANCE: xps_iic_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_iic, INSTANCE: xps_iic_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_iic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
xps_iic_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	C:\Users\Pc\Documents\VHDL\mpu6050\etc\mpu6050.filters
Done writing Tab View settings to:
	C:\Users\Pc\Documents\VHDL\mpu6050\etc\mpu6050.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Nov 16 17:40:36 2016
 make -f mpu6050.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst mpu6050.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst mpu6050.mhs 

Parse C:/Users/Pc/Documents/VHDL/mpu6050/mpu6050.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) LEDs	axi4lite_0
  (0x40040000-0x4004ffff) Display16x2	axi4lite_0
  (0x40600000-0x4060ffff) USB_Uart	axi4lite_0
  (0x40800000-0x4080ffff) I2C	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 132 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 24 - Copying cache
implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 37 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 48 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 55 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 64 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 71 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 80 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 87 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 112 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 137 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 149 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:usb_uart -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 157 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:leds - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs
line 173 - Copying cache implementation netlist
IPNAME:axi_iic INSTANCE:i2c - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs
line 188 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:display16x2 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 202 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 80 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 125 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line
125 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:mpu6050_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 125 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. mpu6050_clock_generator_0_wrapper.ngc
../mpu6050_clock_generator_0_wrapper

Reading NGO file
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/clock_generator_0_wrapper/mpu
6050_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mpu6050_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../mpu6050_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/mpu6050.ucf file.

Rebuilding cache ...

Total run time: 29.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "mpu6050_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt mpu6050.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt mpu6050.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Users/Pc/Documents/VHDL/mpu6050/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Pc/Documents/VHDL/mpu6050/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm mpu6050.bmm
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc" -uc mpu6050.ucf
mpu6050.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm mpu6050.bmm
C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc -uc mpu6050.ucf
mpu6050.ngd

Reading NGO file "C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050.ngc"
...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_usb_uart_wrapper.ngc"
...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_proc_sys_reset_0_wrap
per.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_clock_generator_0_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_ilmb_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_dlmb_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi4lite_0_wrapper.ng
c"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_wrapper.
ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_intc_wra
pper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_i_bram_c
trl_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_d_bram_c
trl_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_debug_module_wrapper.
ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi_timer_0_wrapper.n
gc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_leds_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_i2c_wrapper.ngc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_display16x2_wrapper.n
gc"...
Loading design module
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_bram_blo
ck_wrapper.ngc"...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_ilmb_wra
pper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_dlmb_wra
pper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_axi4lite_0_wrapper.nc
f" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_wrapper.
ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/Pc/Documents/VHDL/mpu6050/implementation/mpu6050_microblaze_0_intc_wra
pper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "mpu6050.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /mpu6050/EXPANDED/mpu6050/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_
   slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.5 HIGH 50>

Done...

Processing BMM file "mpu6050.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (15) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'I2C/I2C/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "mpu6050.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  3 sec
Total CPU time to NGDBUILD completion:  1 min  3 sec

Writing NGDBUILD log file "mpu6050.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o mpu6050_map.ncd -w -pr b -ol high -timing -detail mpu6050.ngd
mpu6050.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
Mapping design into LUTs...
Writing file mpu6050_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 15 secs 
Total CPU  time at the beginning of Placer: 14 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:3274efa2) REAL time: 17 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:3274efa2) REAL time: 17 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:db40ac22) REAL time: 17 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:adfad8c1) REAL time: 24 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:adfad8c1) REAL time: 24 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:adfad8c1) REAL time: 24 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:adfad8c1) REAL time: 24 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:adfad8c1) REAL time: 24 secs 

Phase 9.8  Global Placement
.....................
..........................................
..............................................................................................................
................................................................................................................
.................................................................................................
Phase 9.8  Global Placement (Checksum:ac3db1a3) REAL time: 1 mins 3 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:ac3db1a3) REAL time: 1 mins 4 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:1f8894a0) REAL time: 1 mins 15 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:1f8894a0) REAL time: 1 mins 15 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:5182fa5b) REAL time: 1 mins 16 secs 

Total REAL time to Placer completion: 1 mins 16 secs 
Total CPU  time to Placer completion: 1 mins 14 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                 1,786 out of  11,440   15
    Number used as Flip Flops:               1,784
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                      2,445 out of   5,720   42
    Number used as logic:                    2,253 out of   5,720   39
      Number using O6 output only:           1,763
      Number using O5 output only:              44
      Number using O5 and O6:                  446
      Number used as ROM:                        0
    Number used as Memory:                     156 out of   1,440   10
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            92
        Number using O6 output only:            23
        Number using O5 output only:             1
        Number using O5 and O6:                 68
    Number used exclusively as route-thrus:     36
      Number with same-slice register load:     28
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   966 out of   1,430   67
  Number of MUXCYs used:                       460 out of   2,860   16
  Number of LUT Flip Flop pairs used:        2,731
    Number with an unused Flip Flop:         1,059 out of   2,731   38
    Number with an unused LUT:                 286 out of   2,731   10
    Number of fully used LUT-FF pairs:       1,386 out of   2,731   50
    Number of unique control sets:             183
    Number of slice register sites lost
      to control set restrictions:             792 out of  11,440    6

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        17 out of     200    8
    Number of LOCed IOBs:                       17 out of      17  100
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     200    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0
  Number of OLOGIC2/OSERDES2s:                   5 out of     200    2
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                4.24

Peak Memory Usage:  492 MB
Total REAL time to MAP completion:  1 mins 19 secs 
Total CPU time to MAP completion:   1 mins 18 secs 

Mapping completed.
See MAP report file "mpu6050_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high mpu6050_map.ncd mpu6050.ncd mpu6050.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: mpu6050.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "mpu6050" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,786 out of  11,440   15
    Number used as Flip Flops:               1,784
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                      2,445 out of   5,720   42
    Number used as logic:                    2,253 out of   5,720   39
      Number using O6 output only:           1,763
      Number using O5 output only:              44
      Number using O5 and O6:                  446
      Number used as ROM:                        0
    Number used as Memory:                     156 out of   1,440   10
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            92
        Number using O6 output only:            23
        Number using O5 output only:             1
        Number using O5 and O6:                 68
    Number used exclusively as route-thrus:     36
      Number with same-slice register load:     28
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   966 out of   1,430   67
  Number of MUXCYs used:                       460 out of   2,860   16
  Number of LUT Flip Flop pairs used:        2,731
    Number with an unused Flip Flop:         1,059 out of   2,731   38
    Number with an unused LUT:                 286 out of   2,731   10
    Number of fully used LUT-FF pairs:       1,386 out of   2,731   50
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        17 out of     200    8
    Number of LOCed IOBs:                       17 out of      17  100
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     200    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0
  Number of OLOGIC2/OSERDES2s:                   5 out of     200    2
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      16   18
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 

Starting Router


Phase  1  : 19259 unrouted;      REAL time: 8 secs 

Phase  2  : 14720 unrouted;      REAL time: 9 secs 

Phase  3  : 6408 unrouted;      REAL time: 17 secs 

Phase  4  : 6406 unrouted; (Setup:0, Hold:554, Component Switching Limit:0)     REAL time: 18 secs 

Updating file: mpu6050.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:508, Component Switching Limit:0)     REAL time: 32 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:508, Component Switching Limit:0)     REAL time: 32 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:508, Component Switching Limit:0)     REAL time: 32 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:508, Component Switching Limit:0)     REAL time: 32 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 
Total REAL time to Router completion: 33 secs 
Total CPU time to Router completion: 33 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |  BUFGMUX_X2Y3| No   |  830 |  0.749     |  2.140      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk | BUFGMUX_X3Y13| No   |   60 |  0.116     |  1.508      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  4.528     |  6.751      |
+---------------------+--------------+------+------+------------+-------------+
|  USB_Uart_Interrupt |         Local|      |    1 |  0.000     |  1.567      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.577ns|     9.423ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.322ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.5 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    10.000ns|     5.000ns|       0|           0
  pin" 66.666 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     8.080ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|     0.114ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.398ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.163ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.410ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.086ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.588ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      5.000ns|     14.135ns|            0|            0|            0|       250330|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.423ns|          N/A|            0|            0|       250330|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 35 secs 
Total CPU time to PAR completion: 35 secs 

Peak Memory Usage:  446 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file mpu6050.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml mpu6050.twx mpu6050.ncd mpu6050.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "mpu6050" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml mpu6050.twx
mpu6050.ncd mpu6050.pcf


Design file:              mpu6050.ncd
Physical constraint file: mpu6050.pcf
Device,speed:             xc6slx9,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 250348 paths, 0 nets, and 14688 connections

Design statistics:
   Minimum period:   9.423ns (Maximum frequency: 106.123MHz)


Analysis completed Wed Nov 16 17:44:51 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 9 secs 


xflow done!
touch __xps/mpu6050_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/mpu6050.par
Analyzing implementation/mpu6050.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut mpu6050 & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "mpu6050" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file mpu6050.pcf.

Wed Nov 16 17:44:59 2016

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "mpu6050.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Nov 16 17:45:50 2016
 make -f mpu6050.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp mpu6050.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/mpu6050.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.
Conversion to XML complete.
xdsgen -inp mpu6050.xmp -report SDK\SDK_Export\hw/mpu6050.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing USB_Uart.jpg.....
Rasterizing LEDs.jpg.....
Rasterizing I2C.jpg.....
Rasterizing Display16x2.jpg.....
Rasterizing mpu6050_blkd.jpg.....
Report generated.
Report generation completed.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Pc\Documents\VHDL\mpu6050\etc\mpu6050.filters
Done writing Tab View settings to:
	C:\Users\Pc\Documents\VHDL\mpu6050\etc\mpu6050.gui
