Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 38bd5fb3fb844711b968a96758a2094d --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot cpu_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "cpu_tb_time_impl.sdf", for root module "cpu_tb/cpu".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "cpu_tb_time_impl.sdf", for root module "cpu_tb/cpu".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_time_impl
