INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment2/Assignment2.srcs/sources_1/new/basic_gates_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_gates_assign
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment2/Assignment2.srcs/sim_1/new/tb_basic_gates_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_gates_assign
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
