

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Tue Oct 14 17:42:45 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        fir.comp
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |             Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |             & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ fir                            |     -|  0.39|      134|  1.340e+03|         -|      135|     -|        no|  2 (~0%)|  2 (~0%)|  418 (~0%)|  316 (~0%)|    -|
    | + fir_Pipeline_VITIS_LOOP_31_1  |     -|  0.39|      132|  1.320e+03|         -|      132|     -|        no|  1 (~0%)|  2 (~0%)|  382 (~0%)|  196 (~0%)|    -|
    |  o VITIS_LOOP_31_1              |     -|  7.30|      130|  1.300e+03|         5|        1|   127|       yes|        -|        -|          -|          -|    -|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| x    | ap_none | in        | 32       |
| y    | ap_vld  | out       | 32       |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | int*     |
| x        | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| y        | y            | port    |
| y        | y_ap_vld     | port    |
| x        | x            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+-----------+-------+--------+---------+
| Name                            | DSP | Pragma | Variable  | Op    | Impl   | Latency |
+---------------------------------+-----+--------+-----------+-------+--------+---------+
| + fir                           | 2   |        |           |       |        |         |
|  + fir_Pipeline_VITIS_LOOP_31_1 | 2   |        |           |       |        |         |
|    i_fu_108_p2                  |     |        | i         | add   | fabric | 0       |
|    mul_6s_32s_32_2_1_U1         | 2   |        | mul_ln34  | mul   | auto   | 1       |
|    acc_fu_133_p2                |     |        | acc       | add   | fabric | 0       |
|    icmp_ln31_fu_119_p2          |     |        | icmp_ln31 | seteq | auto   | 0       |
+---------------------------------+-----+--------+-----------+-------+--------+---------+


================================================================
== Storage Report
================================================================
+---------------------------------+---------+------+------+------+--------+---------------+------+---------+------------------+
| Name                            | Usage   | Type | BRAM | URAM | Pragma | Variable      | Impl | Latency | Bitwidth, Depth, |
|                                 |         |      |      |      |        |               |      |         | Banks            |
+---------------------------------+---------+------+------+------+--------+---------------+------+---------+------------------+
| + fir                           |         |      | 2    | 0    |        |               |      |         |                  |
|   shift_reg_U                   | ram_s2p |      | 1    |      |        | shift_reg     | auto | 1       | 32, 128, 1       |
|  + fir_Pipeline_VITIS_LOOP_31_1 |         |      | 1    | 0    |        |               |      |         |                  |
|    fir_int_int_c_U              | rom_1p  |      | 1    |      |        | fir_int_int_c | auto | 1       | 32, 128, 1       |
+---------------------------------+---------+------+------+------+--------+---------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

