[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS51116RGER production of TEXAS INSTRUMENTS from the text:S5C6\nSP-CAP\n2 × 150 µF\nC2\nCeramic\n1 µFC5\n2 × 10 µF\nPGOODVREF\n0.9 V  10 mAVTT\n0.9 V\n2 A \nTPS511162019\n1817VBST DRVH LL DRVL\nV5FILTVLDOIN\nVTTGND\nVTTSNS\n78VTT\nCS_GND\n9 10VDDQSETCS\nVDDQSNS16\n15\n14\n13 PGOOD\n1211S5S3GND\nMODE\nVTTREF\nCOMP\nNC NCV5INPGND22 21 2423\n1\n2\n3\n4\n5\n6R1  5.1 \x9f\x03\nR2\n100 N\x9f\x035V_INVDDQ\n1.8 V\n10 AVIN\nM1\nIRF7821\nM2\nIRF7832\nS3L1  1 µH\nC7\nCeramic\n1 µFR3   5.1 \x9f\x03\nC3\nCeramic\n2 × 10 µFC4\nCeramic\n0.033 µFC1\nCeramic\n0.1 µF\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS51116\nSLUS609J –MAY 2004 –REVISED JANUARY 2018\nTPS51116 Complete DDR,DDR2, DDR3, DDR3L, LPDDR3 andDDR4 Power Solution\nSynchronous BuckController, 3-ALDO,Buffered Reference\n11Features\n1•Synchronous Buck Controller (VDDQ)\n–Wide-Input Voltage Range: 3.0-V to28-V\n–D−CAP ™Mode with 100-ns Load Step\nResponse\n–Current Mode Option Supports Ceramic\nOutput Capacitors\n–Supports Soft-Off inS4/S5 States\n–Current Sensing from RDS(on) orResistor\n–2.5-V (DDR), 1.8-V (DDR2), Adjustable to\n1.5-V (DDR3), 1.35-V (DDR3L), 1.2-V\n(LPDDR3 andDDR4) or\nOutput Range 0.75-V to3.0-V\n–Equipped with Powergood, Overvoltage\nProtection andUndervoltage Protection\n•3-ALDO (VTT), Buffered Reference (VREF)\n–Capable toSink andSource 3A\n–LDO Input Available toOptimize Power Losses\n–Requires only 20-μFCeramic Output Capacitor\n–Buffered Low Noise 10-mA VREF Output\n–Accuracy ±20mVforboth VREF andVTT\n–Supports High-Z inS3andSoft-Off inS4/S5\n–Thermal Shutdown2Applications\n•DDR/DDR2/DDR3/DDR3L/LPDDR3/DDR4\nMemory Power Supplies\n•SSTL-2, SSTL-18, SSTL-15 andHSTL\nTermination\n3Description\nThe TPS51116 provides acomplete power supply for\nDDR/SSTL-2, DDR2/SSTL-18, DDR3/SSTL-15,\nDDR3L, LPDDR3 and DDR4 memory systems. It\nintegrates asynchronous buck controller with a3-A\nsink/source tracking linear regulator andbuffered low\nnoise reference. The device offers thelowest total\nsolution cost insystems where space isata\npremium. The synchronous controller runs fixed 400-\nkHz, pseudo-constant frequency PWM with an\nadaptive on-time control thatcanbeconfigured inD-\nCAP ™Mode forease ofuse and fastest transient\nresponse orincurrent mode tosupport ceramic\noutput capacitors. The 3-A sink/source LDO\nmaintains fasttransient response only requiring 20-μF\n(2×10μF)ofceramic output capacitance. In\naddition, theLDO supply input isavailable externally\ntosignificantly reduce thetotal power losses. The\ndevice supports allofthesleep state controls placing\nVTT athigh-Z inS3 (suspend toRAM) and\ndischarging VDDQ, VTT and VTTREF (soft-off) in\nS4/S5 (suspend todisk). The device has allofthe\nprotection features including thermal shutdown andis\noffered inboth a20-pin HTSSOP PowerPAD ™\npackage and24-pin 4×4QFN.\n4Typical Application\n2TPS51116\nSLUS609J –MAY 2004 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Typical Application ................................................ 1\n5Revision History ..................................................... 2\n6PinConfiguration andFunctions ......................... 3\n7Specifications ......................................................... 4\n7.1 Absolute Maximum Ratings ...................................... 4\n7.2 ESD Ratings ............................................................ 4\n7.3 Recommended Operating Conditions ....................... 4\n7.4 Dissipation Ratings .................................................. 5\n7.5 Thermal Information .................................................. 5\n7.6 Electrical Characteristics ........................................... 5\n7.7 Typical Characteristics .............................................. 9\n8Detailed Description ............................................ 17\n8.1 Overview ................................................................. 17\n8.2 Functional Block Diagram ....................................... 178.3 Feature Description ................................................. 19\n8.4 Device Functional Modes ........................................ 24\n9Application andImplementation ........................ 28\n9.1 Application Information ............................................ 28\n9.2 DDR3 Application With Current Mode ................... 28\n9.3 DDR3 Application With D−CAP ™Mode ................ 32\n10Power Supply Recommendations ..................... 33\n11Layout ................................................................... 34\n11.1 Layout Guidelines ................................................. 34\n11.2 Layout Example .................................................... 35\n12Device andDocumentation Support ................. 36\n12.1 Receiving Notification ofDocumentation Updates 36\n12.2 Community Resources .......................................... 36\n12.3 Trademarks ........................................................... 36\n12.4 Electrostatic Discharge Caution ............................ 36\n12.5 Glossary ................................................................ 36\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 37\n5Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision I(March 2012) toRevision J Page\n•Added PinConfiguration andFunctions section, ESD Rating table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n•Added descriptions andspecification forDDR4 operating mode thoughout thedata sheet .................................................. 1\n•Clarified graphs inTypical Characteristics section ................................................................................................................. 9\nChanges from Revision H(July 2009) toRevision I Page\n•Added clarity toFeatures section ........................................................................................................................................... 1\n•Added reference to"SSTL-15 "inApplications section ......................................................................................................... 1\n•Added references to"LPDDR3 "totheTitle andDescription sections .................................................................................. 1\n•Added references to"LPDDR3 "totheDetailed Description section .................................................................................. 19\n•Added clarity toFigure 34..................................................................................................................................................... 21\nNC\nVDDQSNS\nVDDQSET\nS3\nS5\nNC7\n8\n9\n10\n1 1\n1224\n23\n22\n21\n20\n19VTT\nVLDOIN\nVBST\nDRVH\nLL\nDRVL1 2 3 4 5 6\n18 17 16 15 14 13VTTGNDVTTSNSGNDMODEVTTREFCOMP\nPGND\nCS_GNDCS\nV5IN\nV5FILTPGOOD\n1\n2\n3\n4\n5\n6\n7\n8\n9\n1020\n19\n18\n17\n16\n15\n14\n13\n12\n1 1VLDOIN\nVTT\nVTTGND\nVTTSNS\nGND\nMODE\nVTTREF\nCOMP\nVDDQSNS\nVDDQSETVBST\nDRVH\nLL\nDRVL\nPGND\nCS\nV5IN\nPGOOD\nS5\nS3\n3TPS51116\nwww.ti.com SLUS609J –MAY 2004 –REVISED JANUARY 2018\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated6PinConfiguration andFunctions\nPWP Package\n20-Pin HTSSOP\nTopViewRGE Package\n24-Pin QFN\nTopView\nPinFunctions\nNAMENO.\nI/O DESCRIPTION\nPWP RGE\nCOMP 8 6 I/OOutput ofthetransconductance amplifier forphase compensation. Connect toV5IN pinto\ndisable gMamplifier anduseD-CAP mode.\nCS 15 16 I/OCurrent sense comparator input (-)forresistor current sense scheme. Orovercurrent trip\nvoltage setting input forRDS(on) current sense scheme ifconnected toV5IN (PWP), V5FILT\n(RGE) through thevoltage setting resistor.\nDRVH 19 21 O Switching (high-side) MOSFET gate-drive output.\nDRVL 17 19 O Rectifying (low-side) MOSFET gate-drive output.\nGND 5 3 - Signal ground. Connect tonegative terminal oftheVTT LDO output capacitor.\nCS_GND - 17 – Current sense comparator input (+)andground forpowergood circuit.\nLL 18 20 I/OSwitching (high-side) MOSFET gate driver return. Current sense comparator input (-)for\nRDS(on) current sense.\nMODE 6 4 I Discharge mode setting pin.SeeVDDQ andVTT Discharge Control section.\nNC– 7 –\nNoconnect.\n– 12 –\nPGND 16 18 –Ground forrectifying (low-side) MOSFET gate driver (PWP, RGE). Also current sense\ncomparator input(+) andground forpowergood circuit (PWP).\nPGOOD 13 13 OPowergood signal open drain output, InHIGH state when VDDQ output voltage iswithin the\ntarget range.\nS3 11 10 I S3signal input.\nS5 12 11 I S5signal input.\nV5IN 14 15 I 5-Vpower supply input forinternal circuits (PWP) andMOSFET gate drivers (PWP, RGE).\nV5FILT – 14 IFiltered 5-Vpower supply input forinternal circuits. Connect R-C network from V5IN to\nV5FILT.\nVBST 20 22 I/O Switching (high-side) MOSFET driver bootstrap voltage input.\nVDDQSET 10 9 I VDDQ output voltage setting pin.SeeVDDQ Output Voltage Selection section.\nVDDQSNS 9 8 I/OVDDQ reference input forVTT andVTTREF. Power supply fortheVTTREF. Discharge\ncurrent sinking terminal forVDDQ Non-tracking discharge. Output voltage feedback input for\nVDDQ output ifVDDQSET pinisconnected toV5IN orGND.\nVLDOIN 1 23 I Power supply fortheVTT LDO.\n4TPS51116\nSLUS609J –MAY 2004 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedPinFunctions (continued)\nNAMENO.\nI/O DESCRIPTION\nPWP RGE\nVTT 2 24 O Power output fortheVTT LDO.\nVTTGND 3 1 - Power ground output fortheVTT LDO.\nVTTREF 7 5 O VTTREF buffered reference output.\nVTTSNS 4 2 IVoltage sense input fortheVTT LDO. Connect toplus terminal oftheVTT LDO output\ncapacitor.\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVIN Input voltage rangeVBST –0.3 36\nVVBST wrtLL –0.3 6\nCS,MODE, S3,S5,VTTSNS, VDDQSNS, V5IN,\nVLDOIN, VDDQSET, V5FILT–0.3 6\nPGND, VTTGND, CS_GND –0.3 0.3\nVOUT Output voltage rangeDRVH –1.0 36\nV LL –1.0 30\nCOMP, DRVL, PGOOD, VTT, VTTREF –0.3 6\nTA Operating ambient temperature range –40 85\n°C\nTstg Storage temperature –55 150\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±1500\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nSupply voltage, V5IN, V5FILT 4.75 5.25 V\nVoltage rangeVBST, DRVH –0.1 34\nVLL –0.6 28\nVLDOIN, VTT, VTTSNS, VDDQSNS –0.1 3.6\nVTTREF –0.1 1.8\nPGND, VTTGND, CS_GND –0.1 0.1\nS3,S5,MODE, VDDQSET, CS,COMP, PGOOD,\nDRVL–0.1 5.25\nOperating free-air temperature, TA –40 85 °C\n5TPS51116\nwww.ti.com SLUS609J –MAY 2004 –REVISED JANUARY 2018\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated7.4 Dissipation Ratings\nPACKAGETA<25°CPOWER RATING\n(W)DERATING FACTOR ABOVE\nTA=25°C\n(mW/ °C)TA=85°CPOWER RATING\n(W)\n20-pin PWP 2.53 25.3 1.01\n24-pin RGE 2.20 22.0 0.88\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.5 Thermal Information\nTHERMAL METRIC(1)TPS51116\nUNITPWP\nHTSSOPRGE\nQFN\n20 24\nRθJA Junction-to-ambient thermal resistance 41.2 35.3 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 27.4 41.1 °C/W\nRθJB Junction-to-board thermal resistance 23.9 12.9 °C/W\nψJT Junction-to-top characterization parameter 1.1 07 °C/W\nψJB Junction-to-board characterization parameter 23.7 12.9 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 3.6 3.6 °C/W\n(1) V5IN references toPWP packaged devices should beinterpreted asV5FILT references toRGE packaged devices.7.6 Electrical Characteristics\nover operating free-air temperature range VV5IN=5V,VLDOIN isconnected toVDDQ output (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY CURRENT\nIV5IN1 Supply current 1,V5IN(1) TA=25°C,Noload, VS3=VS5=5V,\nCOMP connected tocapacitor0.8 2 mA\nIV5IN2 Supply current 2,V5IN(1) TA=25°C,Noload, VS3=0V,VS5=5V,\nCOMP connected tocapacitor300 600\nμAIV5IN3 Supply current 3,V5IN(1) TA=25°C,Noload, VS3=0V,VS5=5V,\nVCOMP =5V240 500\nIV5INSDN Shutdown current, V5IN(1)TA=25°C,Noload, VS3=VS5=0V 0.1 1.0\nIVLDOIN1 Supply current 1,VLDOIN TA=25°C,Noload, VS3=VS5=5V 1 10\nIVLDOIN2 Supply current 2,VLDOIN TA=25°C,Noload, VS3=5V,VS5=0V, 0.1 10\nIVLDOINSDN Standby current, VLDOIN TA=25°C,Noload, VS3=VS5=0V 0.1 1.0\nVTTREF OUTPUT\nVVTTREF Output voltage, VTTREF VVDDQSNS /2 V\nVVTTREFTOL Output voltage tolerance–10mA<IVTTREF <10mA,\nVVDDQSNS =2.5V,Tolerance toVVDDQSNS /2–20 20\nmV–10mA<IVTTREF <10mA,\nVVDDQSNS =1.8V,Tolerance toVVDDQSNS /2–18 18\n–10mA<IVTTREF <10mA,\nVVDDQSNS =1.5V,Tolerance toVVDDQSNS /2–15 15\n–10mA<IVTTREF <10mA,\nVVDDQSNS =1.2V,Tolerance toVVDDQSNS /2–12 12\nVVTTREFSRC Source current VVDDQSNS =2.5V,VVTTREF =0V –20 –40 –80\nmA\nVVTTREFSNK Sink current VVDDQSNS =2.5V,VVTTREF =2.5V 20 40 80\n6TPS51116\nSLUS609J –MAY 2004 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\nover operating free-air temperature range VV5IN=5V,VLDOIN isconnected toVDDQ output (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(2) Specified bydesign. Notproduction tested.VDDQ OUTPUT\nVVDDQ Output voltage, VDDQTA=25°C,VVDDQSET =0V,Noload 2.465 2.500 2.535\nV0°C≤TA≤85°C,VVDDQSET =0V,Noload(2)2.457 2.500 2.543\n–40°C≤TA≤85°C,VVDDQSET =0V,No\nload(2) 2.440 2.500 2.550\nTA=25°C,VVDDQSET =5V,Noload(2)1.776 1.800 1.824\n0°C≤TA≤85°C,VVDDQSET =5V,Noload(2)1.769 1.800 1.831\n–40°C≤TA≤85°C,VVDDQSET =5V,No\nload(2) 1.764 1.800 1.836\n–40°C≤TA≤85°C,Adjustable mode, No\nload(2) 0.75 3.0\nVVDDQSETVDDQSET regulation\nvoltageTA=25°C,Adjustable mode 742.5 750.0 757.5 mV\n0°C≤TA≤85°C,Adjustable mode 740.2 750.0 759.8\n–40°C≤TA≤85°C,Adjustable mode 738.0 750.0 762.0\nRVDDQSNSInput impedance,\nVDDQSNSVVDDQSET =0V 215 kΩ\nVVDDQSET =5V 180\nAdjustable mode 460\nIVDDQSET Input current, VDDQSETVVDDQSET =0.78 V,COMP =Open –0.04\nμA\nVVDDQSET =0.78 V,COMP =5V –0.06\nIVDDQDisch Discharge current, VDDQVS3=VS5=0V,VVDDQSNS =0.5V,\nVMODE =0V10 40 mA\nIVLDOINDisch Discharge current, VLDOINVS3=VS5=0V,VVDDQSNS =0.5V,\nVMODE =0.5V700 mA\nVTTOUTPUT\nVVTTSNS Output voltage, VTTVS3=VS5=5V,VVLDOIN =VVDDQSNS =2.5\nV1.25\nVVS3=VS5=5V,VVLDOIN =VVDDQSNS =1.8\nV0.9\nVS3=VS5=5V,VVLDOIN =VVDDQSNS =1.5\nV0.75\nVVTTTOL25VTT output voltage\ntolerance toVTTREFVVDDQSNS =VVLDOIN =2.5V,VS3=VS5=5\nV,IVTT=0A–20 20\nmVVVDDQSNS =VVLDOIN =2.5V,VS3=VS5=5\nV,|IVTT|<1.5A–30 30\nVVDDQSNS =VVLDOIN =2.5V,VS3=VS5=5\nV,|IVTT|<3A–40 40\nVVTTTOL18VTT output voltage\ntolerance toVTTREFVVDDQSNS =VVLDOIN =1.8V,VS3=VS5=5\nV,IVTT=0A–20 20\nmVVVDDQSNS =VVLDOIN =1.8V,VS3=VS5=5\nV,|IVTT|<1A–30 30\nVVDDQSNS =VVLDOIN =1.8V,VS3=VS5=5\nV,|IVTT|<2A–40 40\nVVTTTOL15VTT output voltage\ntolerance toVTTREFVVDDQSNS =VVLDOIN =1.5V,VS3=VS5=5\nV,IVTT=0A–20 20\nmVVVDDQSNS =VVLDOIN =1.5V,VS3=VS5=5\nV,|IVTT|<1A–30 30\nVVDDQSNS =VVLDOIN =1.5V,VS3=VS5=5\nV,|IVTT|<2A–40 40\n7TPS51116\nwww.ti.com SLUS609J –MAY 2004 –REVISED JANUARY 2018\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\nover operating free-air temperature range VV5IN=5V,VLDOIN isconnected toVDDQ output (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVVTTTOL12VTT output voltage\ntolerance toVTTREFVVDDQSNS =VVLDOIN =1.2V,VS3=VS5=5\nV,IVTT=0A–20 20\nmVVVDDQSNS =VVLDOIN =1.2V,VS3=VS5=5\nV,|IVTT|<1A–30 30\nVVDDQSNS =VVLDOIN =1.2V,VS3=VS5=5\nV,|IVTT|<1.5A–40 40\nIVTTOCLSRC Source current limit, VTTVVLDOIN =VVDDQSNS =2.5V,VVTT=VVTTSNS\n=1.19 V,PGOOD =HI3.0 3.8 6.0\nAVVLDOIN =VVDDQSNS =2.5V,VVTT=0V 1.5 2.2 3.0\nIVTTOCLSNK Sink current limit, VTTVVLDOIN =VVDDQSNS =2.5V,VVTT=VVTTSNS\n=1.31 V,PGOOD =HI3.0 3.6 6.0\nVVLDOIN =VVDDQSNS =2.5V,VVTT=VVDDQ 1.5 2.2 3.0\nIVTTLK Leakage current, VTT VS3=0V,VS5=5V,VVTT=VVDDQSNS /2 –10 10\nμA IVTTBIAS Input bias current, VTTSNS VS3=5V,VVTTSNS =VVDDQSNS /2 –1 –0.1 1\nIVTTSNSLK Leakage current, VTTSNS VS3=0V,VS5=5V,VVTT=VVDDQSNS /2 –1 1\nIVTTDisch Discharge current, VTTTA=25°C,VS3=VS5=VVDDQSNS =0V,\nVVTT=0.5V10 17 mA\nTRANSCONDUCTANCE AMPLIFIER\ngm Gain TA=25°C 240 300 360 μS\nICOMPSNKCOMP maximum sink\ncurrentVS3=0V,VS5=5V,VVDDQSET =0V,\nVVDDQSNS =2.7V,VCOMP =1.28 V13\nμA\nICOMPSRCCOMP maximum source\ncurrentVS3=0V,VS5=5V,VVDDQSET =0V,\nVVDDQSNS =2.3V,VCOMP =1.28 V–13\nVCOMPHI COMP high clamp voltageVS3=0V,VS5=5V,VVDDQSET =0V,\nVVDDQSNS =2.3V,VCS=0V1.31 1.34 1.37\nV\nVCOMPLO COMP lowclamp voltageVS3=0V,VS5=5V,VVDDQSET =0V,\nVVDDQSNS =2.7V,VCS=0V1.18 1.21 1.24\nDUTY CONTROL\ntON Operating on-time VIN=12V,VVDDQSET =0V 520\nnstON0 Startup on-time VIN=12V,VVDDQSNS =0V 125\ntON(min) Minimum on-time TA=25°C(2)100\ntOFF(min) Minimum off-time TA=25°C(2)350\nZERO CURRENT COMPARATOR\nVZCZero current comparator\noffset–6 0 6 mV\nOUTPUT DRIVERS\nRDRVH DRVH resistanceSource, IDRVH =–100mA 3 6\nΩSink, IDRVH =100mA 0.9 3\nRDRVL DRVL resistanceSource, IDRVL =–100mA 3 6\nSink, IDRVL =100mA 0.9 3\ntD Dead timeLL-low toDRVL-on(2)10\nns\nDRVL-off toDRVH-on(2)20\nINTERNAL BST DIODE\nVFBST Forward voltage VV5IN-VBST ,IF=10mA, TA=25°C 0.7 0.8 0.9 V\nIVBSTLK VBST leakage currentVVBST =34V,VLL=28V,VVDDQ =2.6V,\nTA=25°C0.1 1.0μA\n8TPS51116\nSLUS609J –MAY 2004 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\nover operating free-air temperature range VV5IN=5V,VLDOIN isconnected toVDDQ output (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPROTECTIONS\nVOCL Current limit thresholdVPGND-CS ,PGOOD =HI,VCS<0.5V 50 60 70\nmV\nVPGND-CS ,PGOOD =LO,VCS<0.5V 20 30 40\nITRIP Current sense sink currentTA=25°C,VCS>4.5V,PGOOD =HI 9 10 11\nμA\nTA=25°C,VCS>4.5V,PGOOD =LO 4 5 6\nTCITRIPTRIP current temperature\ncoefficientRDS(on) sense scheme, Onthebasis\nofTA=25°C(2) 4500 ppm/ °C\nVOCL(off)Overcurrent protection\nCOMP offset(VV5IN-CS -VPGND-LL ),VV5IN-CS =60mV,\nVCS>4.5V(2) –5 0 5\nmV\nVR(trip)Current limit threshold\nsetting rangeVV5IN-CS(2)(1)30 150\nPOWERGOOD COMPARATOR\nVTVDDQPGVDDQ powergood\nthresholdPGinfrom lower 92.5% 95.0% 97.5%\nPGinfrom higher 102.5% 105.0% 107.5%\nPGhysteresis 5%\nIPG(max) PGOOD sink current VVTT=0V,VPGOOD =0.5V 2.5 7.5 mA\ntPG(del) PGOOD delay time Delay forPGin 80 130 200 μs\nUNDERVOLTAGE LOCKOUT/LOGIC THRESHOLD\nVUVV5INV5IN UVLO threshold\nvoltageWake up 3.7 4.0 4.3\nVHysteresis 0.2 0.3 0.4\nVTHMODE MODE thresholdNodischarge 4.7\nNon-tracking discharge 0.1\nVTHVDDQSETVDDQSET threshold\nvoltage2.5Voutput 0.08 0.15 0.25\n1.8Voutput 3.5 4.0 4.5\nVIH High-level input voltage S3,S5 2.2\nVIL Low-level input voltage S3,S5 0.3\nVIHYST Hysteresis voltage S3,S5 0.2\nVINLEAK Logic input leakage current S3,S5,MODE –1 1\nμA\nVINVDDQSET Input leakage/ bias current VDDQSET –1 1\nUNDERVOLTAGE AND OVERVOLTAGE PROTECTION\nVOVPVDDQ OVP tripthreshold\nvoltageOVP detect 110% 115% 120%\nHysteresis 5%\ntOVPDELVDDQ OVP propagation\ndelay(2) 1.5 μs\nVUVP Output UVP tripthresholdUVP detect 70%\nHysteresis 10%\ntUVPDELOutput UVP propagation\ndelay(2) 32\ncycle\ntUVPEN Output UVP enable delay(2)1007\nTHERMAL SHUTDOWN\nTSDN Thermal SDN threshold(2)Shutdown temperature 160\n°C\nHysteresis 10\nVTT Current (A)V5IN Supply Current (mA)\n-2-1.5-1-0.500.511.5 2012345678910\nD001\nJunction Temperature (°C)VLDOIN Supply Current (µA)\n-40-25-105203550658095110 12500.10.20.30.40.50.60.70.80.91\nD001\nJunction Temperature (°C)V5IN Supply Current (mA)\n-40-25-105203550658095110 12500.20.40.60.811.21.41.61.82\nD001\nJunction Temperature (°C)V5IN Shutdown Current (µA)\n-40-25-105203550658095110 12500.10.20.30.40.50.60.70.80.91\nD001\n9TPS51116\nwww.ti.com SLUS609J –MAY 2004 –REVISED JANUARY 2018\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated7.7 Typical Characteristics\nAlldata inthefollowing graphs aremeasured from thePWP packaged device.\nFigure 1.V5IN Supply Current vsJunction Temperature Figure 2.V5IN Shutdown Current vsJunction Temperature\nDDR2 VVTT=0.3V\nFigure 3.V5IN Supply Current vsVTTCurrent Figure 4.VLDOIN Supply Current vsJunction Temperature\nVoltage Protection Trip Thresholds (V)\nJunction Temperature (°C)60\n±50 0 50 100 15080120\n100140\nVOVP\nVUVP\nTJ − Junction T emperature − °CIDISCH − VTT Discharge Current − mA15\n1025\n2030\n−50 0 50 100 150\nTJ − Junction T emperature − °CITRIP − CS Current − mA\n2\n0\n−50 0 50 100 15068\n4101416\n12PGOOD = HI\nPGOOD = LO\nTJ − Junction T emperature − °CIDISCH − VDDQ Discharge Current − mA3040507080\n60\n20\n10\n−50 0 50 100 150\n10TPS51116\nSLUS609J –MAY 2004 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nAlldata inthefollowing graphs aremeasured from thePWP packaged device.\nFigure 5.CSCurrent vsJunction Temperature Figure 6.VDDQ Discharge Current vsJunction Temperature\nFigure 7.VTTDischarge Current vsJunction Temperature Figure 8.Overvoltage andUndervoltage Threshold vs\nJunction Temperature\nVDDQ Output Current (A)VDDQ Output Voltage (V)\n0 21.7851.7951.800\n1.7901.8151.820\n1.810\n1.805\n1.780\n4 6 8 10\nVDDQ Output Voltage (V)\n4 8 12 16 20 24 301.7851.7951.800\n1.7901.8151.820\n1.810\n1.805\n1.780\nInput Voltage (V)IVDDQ = 0 A\nIVDDQ = 10 A\nSwitching Frequency (kHz)\nInput Voltage (V)4390\n370\n8 12 16 20 24 28380420\n400410430\nDDR2\nDDR\nSwitching Frequency (kHz)\n00\n2 4 6 8 10100150\n50300400450\n350\n250\n200\nVDDQ Output Current (A)DDR2\nDDR\n11TPS51116\nwww.ti.com SLUS609J –MAY 2004 –REVISED JANUARY 2018\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nAlldata inthefollowing graphs aremeasured from thePWP packaged device.\nDCAP Mode IVDDQ =7A\nFigure 9.Switching Frequency vsInput VoltageDCAP Mode VIN=12V\nFigure 10.Switching Frequency vsIVDDQ Output Current\nDDR VIN=12V\nDCAP Mode\nFigure 11.VDDQ Load RegulationDDR2 DCAP Mode\nFigure 12.VDDQ Line Regulation\nVTT Output Current  (A)VTT Output Voltage (V)\n-3 -2 -1 0 1 2 30.710.720.730.740.750.760.770.780.79\nD001\nVTT Output Current  (A)VTT Output Voltage (V)\n-3 -2 -1 0 1 2 30.550.560.570.580.590.60.610.620.630.640.65\nD001\nVTT Output Voltage (V)\nVTT Output Current (A)1.22\n1.201.211.25\n1.231.241.28\n1.261.271.291.30\n±5±4±3±2±1 0 1 2 3 4 5VVLDOIN = 1.8 V\nVVLDOIN = 2.5 V\nVTT Output Voltage (V)\nVTT Output Current (A)±3±2±1 0 1 2 30.88\n0.860.870.91\n0.890.900.94\n0.920.93\nVVLDOIN = 1.8 V\nVVLDOIN = 1.5 V\nVVLDOIN = 1.2 V\n12TPS51116\nSLUS609J –MAY 2004 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nAlldata inthefollowing graphs aremeasured from thePWP packaged device.\nDDR\nFigure 13.VTTLoad RegulationDDR2\nFigure 14.VTTLoad Regulation\nDDR3 VVLDOIN =1.5V\nFigure 15.VTTLoad RegulationDDR4\nFigure 16.VTTREF Output Voltage vsOutput Current\nVTTREF Output Current  (mA)VTTREF Output Voltage (V)\n-12-10-8-6-4-20246810 120.7450.7460.7470.7480.7490.750.7510.7520.7530.754\nD001\nVTTREF Output Current  (mA)VTTREF Output Voltage (V)\n-12-9-6-30369120.5960.5970.5980.5990.60.6010.6020.6030.604\nD001\nVTTREF Current  (mA)VTTREF Voltage (V)\n-10-8-6-4-202468 101.2441.2451.2461.2471.2481.2491.251.2511.252\nD001\nVTTREF Current  (mA)VTTREF Voltage (V)\n-10-8-6-4-202468 100.8960.8970.8980.8990.90.9010.9020.9030.904\nD001\n13TPS51116\nwww.ti.com SLUS609J –MAY 2004 –REVISED JANUARY 2018\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nAlldata inthefollowing graphs aremeasured from thePWP packaged device.\nDDR D021\nFigure 17.VTTREF Load RegulationDDR2\nFigure 18.VTTREF Load Regulation\nDDR3\nFigure 19.VTTREF Load RegulationDDR4\nFigure 20.VTTREF Load Regulation\nt − Time − 20 µs/divVVDDQ (50 mV/div)\nIVDDQ (5 A/div)IIND (5 A/div)\nt − Time − 2 µs/divVVDDQ (50 mV/div)\nIVDDQ (2 A/div)\nVVTTREF (10 mV/div)\nVVTT (10 mV/div)\nVDDQ Current  (A)Efficiency (%)\n0123456789 105060708090100\nD001Input Voltage\n20 V\n12 V\n8 V\nVDDQ Current  (A)Efficiency (%)\n0123456789 105060708090100\nD001Input Voltage\n20 V\n12 V\n8 V\n14TPS51116\nSLUS609J –MAY 2004 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nAlldata inthefollowing graphs aremeasured from thePWP packaged device.\nDDR VVDDQ =2.5V\nfSW=400kHz\nFigure 21.VDDQ Efficiency vsVDDQ CurrentDDR2 VVDDQ =1.8V\nfSW=400kHz\nFigure 22.VDDQ Efficiency vsVDDQ Current\nHeavy Load\nFigure 23.Ripple WaveformsFigure 24.VDDQ Load Transient Response\nt − Time − 200 µs/divVDDQ\nVTTREF\nVTT\nS5\nIVDDQ = IVTT = IVTTREF  = 0 A\nt − Time − 1 ms/divVDDQ\nVTTREF\nVTT\nS5\nIVDDQ = IVTT = IVTTREF  = 0 A\nt − Time − 20 µs/divVVDDQ (50 mV/div)\nVVTT (20 mV/div)\nVVTTREF\n(20 mV/div)\nIVTT\n(2 A/div)\nt − Time − 100 µs/divVDDQ\nVTTREF\nPGOODS5\nIVDDQ = IVTTREF  = 0 A\n15TPS51116\nwww.ti.com SLUS609J –MAY 2004 –REVISED JANUARY 2018\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nAlldata inthefollowing graphs aremeasured from thePWP packaged device.\nFigure 25.VTTLoad Transient ResponseFigure 26.VDDQ, VTT, andVTTREF Start-Up Waveforms\nFigure 27.Soft-Start Waveforms Tracking DischargeFigure 28.Soft-Stop Waveforms Non-Tracking Discharge\n10 k−40\n−80\n100 k 1 M 10 M−6020\n−20080\n4060\n−9045\n−450180\n90135\n−180−135\nf − Frequency − HzGain − dBPhase\nGain\nIVTT = 1 A\nPhase − °\n100−40\n−80\n1 k 100 k 1 M−6020\n−20080\n4060\n−9045\n−450180\n90135\n−180−135\nf − Frequency − HzGain − dB\nPhase − /C0053Phase\nGain\nIVDDQ = 7 A\n10 k\nGain − dB\nPhase − /C0053\n10 k−40\n−80\n100 k 1 M 10 M−6020\n−20080\n4060\n−9045\n−450180\n90135\n−180−135Phase\nGain\nf − Frequency − HzIVTT = −1 A\n16TPS51116\nSLUS609J –MAY 2004 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nAlldata inthefollowing graphs aremeasured from thePWP packaged device.\nCurrent mode\nFigure 29.VDDQ Bode PlotDDR2 Source\nFigure 30.VTTBode Plot\nDDR2 Sink\nFigure 31.VTTBode Plot\n17TPS51116\nwww.ti.com SLUS609J –MAY 2004 –REVISED JANUARY 2018\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\n8.2 Functional Block Diagram\nFigure 32.PWP Package\n18TPS51116\nSLUS609J –MAY 2004 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedFunctional Block Diagram (continued)\nFigure 33.RGE Package\nIOUT(LL)/C00431\n2/C0032L/C0032f/C0032(VIN/C0042VOUT)/C0032VOUT\nVIN\n19TPS51116\nwww.ti.com SLUS609J –MAY 2004 –REVISED JANUARY 2018\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated8.3 Feature Description\nThe TPS51116 isanintegrated power management solution which combines asynchronous buck controller, a\n10-mA buffered reference and ahigh-current sink/source low-dropout linear regulator (LDO) inasmall 20-pin\nHTSSOP package ora24-pin QFN package. Each ofthese rails generates VDDQ, VTTREF and VTT that\nrequired with DDR/DDR2/DDR3/DDR3L/LPDDR3/DDR4 memory systems. The switch mode power supply\n(SMPS) portion employs external N-channel MOSFETs to support high current for\nDDR/DDR2/DDR3/LPDDR3/DDR4 memory VDD/VDDQ. The preset output voltage isselectable from 2.5Vor\n1.8V.User-defined output voltage isalso possible andcanbeadjustable from 0.75 Vto3V.Input voltage range\noftheSMPS is3Vto28V.The SMPS runs anadaptive on-time PWM operation athigh-load condition and\nautomatically reduces frequency tokeep excellent efficiency down toseveral mA. Current sensing scheme uses\neither RDS(on) oftheexternal rectifying MOSFET foralow-cost, loss-less solution, oranoptional sense resistor\nplaced inseries totherectifying MOSFET formore accurate current limit. Theoutput oftheswitcher issensed by\nVDDQSNS pintogenerate one-half VDDQ forthe10-mA buffered reference (VTTREF) and theVTT active\ntermination supply. The VTT LDO can source and sink upto3-Apeak current with only 20-μF(two 10-μFin\nparallel) ceramic output capacitors. VTTREF tracks VDDQ/2 within ±1%ofVDDQ. VTT output tracks VTTREF\nwithin ±20mVatnoload condition while ±40mVatfullload. The LDO input canbeseparated from VDDQ and\noptionally connected toalower voltage byusing VLDOIN pin.This helps reducing power dissipation insourcing\nphase. TheTPS51116 isfully compatible toJEDEC DDR/DDR2 specifications atS3/S5 sleep state (see Table 2).\nThe device offers two output discharge function alternatives when both VTT and VDDQ aredisabled. The\ntracking discharge mode discharges VDDQ andVTT outputs through theinternal LDO transistors andthen VTT\noutput tracks halfofVDDQ voltage during discharge. Thenon-tracking discharge mode discharges outputs using\ninternal discharge MOSFETs which areconnected toVDDQSNS and VTT. The current capability ofthese\ndischarge FETs arelimited and discharge occurs more slowly than thetracking discharge. These discharge\nfunctions canbedisabled byselecting non-discharge mode.\n8.3.1 VDDQ SMPS, Light Load Condition\nTPS51116 automatically reduces switching frequency atlight load condition tomaintain high efficiency. This\nreduction offrequency isachieved smoothly and without increase ofVOUTripple orload regulation. Detail\noperation isdescribed asfollows. Astheoutput current decreases from heavy load condition, theinductor current\nisalso reduced and eventually comes tothepoint that itsvalley touches zero current, which istheboundary\nbetween continuous conduction anddiscontinuous conduction modes. Therectifying MOSFET isturned offwhen\nthiszero inductor current isdetected. Astheload current further decreased, theconverter runs indiscontinuous\nconduction mode andittakes longer andlonger todischarge theoutput capacitor tothelevel thatrequires next\nONcycle. The ON-time iskept thesame asthatintheheavy load condition. Inreverse, when theoutput current\nincrease from light load toheavy load, switching frequency increases totheconstant 400 kHz astheinductor\ncurrent reaches tothecontinuous conduction. The transition load point tothelight load operation IOUT(LL) (i.e.the\nthreshold between continuous anddiscontinuous conduction mode) canbecalculated inEquation 1:\nwhere\n•fisthePWM switching frequency (400 kHz) (1)\nSwitching frequency versus output current inthelight load condition isafunction ofL,f,VINand VOUT,butit\ndecreases almost proportional totheoutput current from theIOUT(LL) given above. Forexample, itis40kHz at\nIOUT(LL) /10and4kHzatIOUT(LL) /100.\n8.3.2 Low-Side Driver\nThe low-side driver isdesigned todrive high-current, low-R DS(on) ,N-channel MOSFET(s). The drive capability is\nrepresented bytheinternal resistance, which is3ΩforV5IN toDRVL and 0.9ΩforDRVL toPGND. Adead-\ntime toprevent shoot through isinternally generated between high-side MOSFET offtolow-side MOSFET on,\nand low-side MOSFET offtohigh-side MOSFET on.5-V bias voltage isdelivered from V5IN supply. The\ninstantaneous drive current issupplied byaninput capacitor connected between V5IN and GND. The average\ndrive current isequal tothegate charge atVGS=5Vtimes switching frequency. This gate drive current aswell\nasthehigh-side gate drive current times 5Vmakes thedriving power which needs tobedissipated from the\ndevice package.\n20TPS51116\nSLUS609J –MAY 2004 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedFeature Description (continued)\n(1) VVDDQ≥1.2Vwhen used asVLDOIN\n(2) Including DDR3, LPDDR3 andDDR48.3.3 High-Side Driver\nThe high-side driver isdesigned todrive high-current, low on-resistance, N-channel MOSFET(s). When\nconfigured asafloating driver, 5-Vbias voltage isdelivered from V5IN supply. The average drive current isalso\ncalculated bythegate charge atVGS=5Vtimes switching frequency. Theinstantaneous drive current issupplied\nbytheflying capacitor between VBST andLLpins. The drive capability isrepresented bytheinternal resistance,\nwhich is3ΩforVBST toDRVH and0.9ΩforDRVH toLL.\n8.3.4 Current Sensing Scheme\nInorder toprovide both good accuracy andcost effective solution, TPS51116 supports both ofexternal resistor\nsensing and MOSFET RDS(on) sensing. Forresistor sensing scheme, anappropriate current sensing resistor\nshould beconnected between thesource terminal ofthelow-side MOSFET andPGND. CSpinisconnected to\ntheMOSFET source terminal node. The inductor current ismonitored bythevoltage between PGND pinandCS\npin.ForRDS(on) sensing scheme, CSpinshould beconnected toV5IN (PWP), orV5FILT (RGE) through thetrip\nvoltage setting resistor, RTRIP.Inthisscheme, CSterminal sinks 10-μAITRIPcurrent andthetriplevel issettothe\nvoltage across theRTRIP.The inductor current ismonitored bythevoltage between PGND pinandLLpinsothat\nLLpinshould beconnected tothedrain terminal ofthelow-side MOSFET. ITRIPhas4500ppm/ °Ctemperature\nslope tocompensate thetemperature dependency oftheRDS(on) .Ineither scheme, PGND isused asthepositive\ncurrent sensing node sothat PGND should beconnected totheproper current sensing device, i.e.thesense\nresistor orthesource terminal ofthelow-side MOSFET.\n8.3.5 PWM Frequency andAdaptive On-Time Control\nTPS51116 includes anadaptive on-time control scheme and does nothave adedicated oscillator onboard.\nHowever, thedevice runs with fixed 400-kHz pseudo-constant frequency byfeed-forwarding theinput andoutput\nvoltage intotheon-time one-shot timer. The on-time iscontrolled inverse proportional totheinput voltage and\nproportional totheoutput voltage sothattheduty ratio iskept asVOUT/VINtechnically with thesame cycle time.\nAlthough theTPS51116 does nothave apinconnected toVIN, theinput voltage ismonitored atLLpinduring\ntheONstate. This helps pincount reduction tomake thepart compact without sacrificing itsperformance. In\norder tosecure minimum ON-time during startup, feed-forward from theoutput voltage isenabled after theoutput\nbecomes 750mVorlarger.\n8.3.6 VDDQ Output Voltage Selection\nTPS51116 canbeused forboth ofDDR (VVDDQ =2.5V)andDDR2 (VVDDQ =1.8V)power supply andadjustable\noutput voltage (0.75 V<VVDDQ <3V)byconnecting VDDQSET pinasshown inTable 1.Use theadjustable\noutput voltage scheme foraDDR3 (VVDDQ=1.5V)orLPDDR3/DDR4 (VVDDQ=1.2V)application.\nTable 1.VDDQSET andOutput Voltages\nVDDQSET VDDQ (V) VTTREF andVTT NOTE\nGND 2.5 VVDDQSNS /2 DDR\nV5IN 1.8 VVDDQSNS /2 DDR2\nFBResistors Adjustable VVDDQSNS /2 0.75 V<VVDDQ <3V(1)(2)\n8.3.7 VTTLinear Regulator andVTTREF\nThe TPS51116 device integrates high performance low-dropout linear regulator that iscapable ofsourcing and\nsinking current upto3A.This VTT linear regulator employs ultimate fastresponse feedback loop sothatsmall\nceramic capacitors areenough tokeep tracking theVTTREF within ±40mVatallconditions including fastload\ntransient. Toachieve tight regulation with minimum effect ofwiring resistance, aremote sensing terminal,\nVTTSNS, should beconnected tothepositive node ofVTT output capacitor(s) asaseparate trace from VTT pin.\nForstable operation, total capacitance oftheVTT output terminal canbeequal toorgreater than 20μF.Itis\nrecommended toattach two10-μFceramic capacitors inparallel tominimize theeffect ofESR andESL. IfESR\nPGOOD\nS5TPS51116 PWP\nVLDOIN\nVTT\nUDG-12044VTTGND\nGND\nMODE1\n2\n3\n5\n6\n5VINVDDQVIN\n0.033 /c63F\nVTTREF\nCOMP\nVDDQSNS8\n9720\n19\nPGNDDRVH\nLL18\n17\n16DRVLVBST\n15\n14\nS3V5IN\nPGOOD 13\n12\n11S5CS4 VTTSNS\n1 k/c87VDDQSET10\n21TPS51116\nwww.ti.com SLUS609J –MAY 2004 –REVISED JANUARY 2018\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporatedoftheoutput capacitor isgreater than 2mΩ,insert anRCfilter between theoutput and theVTTSNS input to\nachieve loop stability. The RCfilter time constant should bealmost thesame orslightly lower than thetime\nconstant made bytheoutput capacitor and itsESR. VTTREF block consists ofon-chip 1/2divider, LPF and\nbuffer. This regulator also hassink andsource capability upto10mA. Bypass VTTREF toGND bya0.033-μF\nceramic capacitor forstable operation.\nWhen VTT isnotrequired inthedesign, following treatment isstrongly recommended.\n•Connect VLDOIN toVDDQSNS.\n•TieVTTSNS toVTT, andremove capacitors from VTT tofloat.\n•Connect VTTGND andMODE toGND (Non-tracking discharge mode asshown inTable 3)\n•Maintain a0.033- µFcapacitor connected atVTTREF.\n•Pulldown S3toGND with 1kΩofresistance.\nAtypical circuit forthisapplication isshown inFigure 34\nFigure 34.Application Circuit When VTTIsNotRequired\n8.3.8 Controling Outputs Using theS3andS5Pins\nIntheDDR, DDR2, DDR3, LPDDR3 orDDR4 memory applications, itisimportant tomaintain theVDDQ voltage\nlevel higher than VTT (orVTTREF) voltage including both start-up and shutdown. The TPS51116 device\nprovides thismanagement bysimply connecting both theS3and S5pins tothesleep-mode signals such as\nSLP_S3 andSLP_S5 inthenotebook PCsystem. AllofVDDQ, VTTREF andVTT areturned onatS0state (S3\n=S5=high). InS3state (S3=low, S5=high), VDDQ andVTTREF voltages arekept onwhile VTT isturned off\nandleftathigh impedance (high-Z) state. The VTT output isfloated anddoes notsink orsource current inthis\nstate. InS4/S5 states (S3=S5=low), allofthethree outputs aredisabled. Outputs aredischarged toground\naccording tothedischarge mode selected byMODE pin(see VDDQ andVTT Discharge Control section). Each\nstate code represents asfollow; S0=fullON, S3=suspend toRAM (STR), S4=suspend todisk (STD), S5=\nsoftOFF. (See Table 2)\nTable 2.Sleep Mode Control Using theS3andS5Pins\nSTATE S3 S5 VDDQ VTTREF VTT\nS0 HI HI ON ON ON\nS3 LO HI ON ON OFF (High-Z)\nS4/S5 LO LO OFF (Discharge) Off(Discharge) OFF (Discharge)\nVTT VTT\nVTTSS\nVTTOCLC VtI/c180/c61\nVDDQ VDDQ\nVDDQSS\nVDDQOCP2 C V 0.8t 85 sI/c180 /c180 /c180/c61 /c43 /c109\nVOCLVVDDQ\nVPGOOD\nVS580%87%100%\n85 µs45 µs\nUDG−04066\n22TPS51116\nSLUS609J –MAY 2004 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated8.3.9 Soft-Start Function andPowergood Status\nThesoft-start function oftheSMPS isachieved byramping upreference voltage andtwo-stage current clamp. At\nthestarting point, thereference voltage issetto650mV(87% ofitstarget value) andtheovercurrent threshold\nissethalfofthenominal value. When UVP comparator detects VDDQ become greater than 80% ofthetarget,\nthereference voltage israised toward 750 mVusing internal 4-bit DAC. This takes approximately 85μs.The\novercurrent threshold isreleased tonominal value attheendofthisperiod. The powergood signal waits another\n45μsafter thereference voltage reaches 750 mVand theVDDQ voltage becomes good (above 95% ofthe\ntarget voltage), then turns offpowergood open-drain MOSFET.\nThe soft-start function oftheVTT LDO isachieved bycurrent clamp. The current limit threshold isalso changed\nintwo stages using aninternal powergood signal dedicated forLDO. During VTT isbelow thepowergood\nthreshold, thecurrent limit level iscutinto60% (2.2 A).This allows theoutput capacitors tobecharged with low\nandconstant current thatgives linear ramp upoftheoutput. When theoutput comes uptothegood state, the\novercurrent limit level isreleased tonormal value (3.8 A).The device has anindependent counter foreach\noutput, butthePGOOD signal indicates thestatus ofVDDQ only and does notindicate VTT powergood status\nexternally. See Figure 35.\nFigure 35.VDDQ Soft-Start andPowergood Timing\nSoft-start duration, tVDDQSS ,tVTTSS arefunctions ofoutput capacitances.\nwhere\n•IVDDQOCP isthecurrent limit value forVDDQ switcher calculated byEquation 5 (2)\nwhere\n•IVTTOCL =2.2A(typ) (3)\nInboth Equation 2andEquation 3,noload current during start-up areassumed. Note thatboth switchers and\ntheLDO donotstart upwith fullload condition.\nIOCP/C0043VTRIP\nRDS(on)/C0041IRIPPLE\n2/C0043VTRIP\nRDS(on)/C00411\n2/C0032L/C0032f/C0032/C0466VIN/C0042VOUT/C0467/C0032VOUT\nVIN\nVTRIP(mV)/C0043RTRIP(k/C0087)/C003210 (/C0109A)\n23TPS51116\nwww.ti.com SLUS609J –MAY 2004 –REVISED JANUARY 2018\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated8.3.10 VDDQ andVTTDischarge Control\nThe TPS51116 device discharges VDDQ, VTTREF and VTT outputs when S3and S5areboth low. There are\ntwodifferent discharge modes. Thedischarge mode canbesetbyconnecting MODE pinasshown inTable 3.\nTable 3.Discharge Selection\nMODE DISCHARGE MODE\nV5IN Nodischarge\nVDDQ Tracking discharge\nGND Non-tracking discharge\nWhen intracking-discharge mode, thedevice discharges outputs through theinternal VTT regulator transistors\nandVTT output tracks halfofVDDQ voltage during thisdischarge. Note thatVDDQ discharge current flows via\nVLDOIN toLDOGND thus VLDOIN must beconnected toVDDQ output inthismode. The internal LDO can\nhandle upto3Aanddischarge quickly. After VDDQ isdischarged down to0.2V,theinternal LDO isturned off\nandtheoperation mode ischanged tothenon-tracking-discharge mode.\nWhen innon-tracking-discharge mode, tehdevice discharges outputs using internal MOSFETs which are\nconnected toVDDQSNS and VTT. The current capability ofthese MOSFETs arelimited todischarge slowly.\nNote that VDDQ discharge current flows from VDDQSNS toPGND inthismode. Innodischarge mode, the\ndevice does notdischarge anyoutput charge.\n8.3.11 Current Protection forVDDQ\nTheSMPS hascycle-by-cycle overcurrent limiting control. Theinductor current ismonitored during theOFF state\nand thecontroller keeps theOFF state during theinductor current islarger than theovercurrent triplevel. The\ntriplevel and current sense scheme aredetermined byCSpinconnection (see Current Sensing Scheme\nsection). Forresistor sensing scheme, thetriplevel, VTRIP,isfixed value of60mV.\nForRDS(on) sensing scheme, CSterminal sinks 10μAand thetriplevel issettothevoltage across thisRTRIP\nresistor.\n(4)\nAsthecomparison isdone during theOFF state, VTRIPsets valley level oftheinductor current. Thus, theload\ncurrent atovercurrent threshold, IOCP,canbecalculated asshown inEquation 5.\n(5)\nInanovercurrent condition, thecurrent totheload exceeds thecurrent totheoutput capacitor thus theoutput\nvoltage tends tofalldown. Iftheoutput voltage becomes less than Powergood level, theVTRIPiscutintohalfand\ntheoutput voltage tends tobeeven lower. Eventually, itcrosses theundervoltage protection threshold and\nshutdown.\n8.3.12 Current Protection forVTT\nThe LDO hasaninternally fixed constant overcurrent limiting of3.8Awhile operating atnormal condition. This\ntrippoint isreduced to2.2Abefore theoutput voltage comes within ±5%ofthetarget voltage orgoes outside of\n±10% ofthetarget voltage.\n24TPS51116\nSLUS609J –MAY 2004 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated8.3.13 Overvoltage andUndervoltage Protection forVDDQ\nTPS51116 monitors aresistor divided feedback voltage todetect overvoltage andundervoltage. IfVDDQSET is\nconnected toV5IN orGND, thefeedback voltage ismade byaninternal resistor divider inside VDDQSNS pin.If\nanexternal resistor divider isconnected toVDDQSET pin, thefeedback voltage isVDDQSET voltage itself.\nWhen thefeedback voltage becomes higher than 115% ofthetarget voltage, theOVP comparator output goes\nhigh andthecircuit latches asthehigh-side MOSFET driver OFF andthelow-side MOSFET driver ON.\nThe device monitors theVDDQSNS pinvoltage directly andifitbecomes greater than 4V,itturns offthehigh-\nside MOSFET driver. When thefeedback voltage becomes lower than 70% ofthetarget voltage, theUVP\ncomparator output goes high and aninternal UVP delay counter begins counting. After 32cycles, TPS51116\nlatches OFF both topandlow-side MOSFETs. This function isenabled after 1007 cycles ofSMPS operation to\nensure startup.\n8.3.14 Undervoltage Lockout (UVLO) Protection, V5IN (PWP), V5FILT (RGE)\nThe device has5-Vsupply undervoltage lockout protection (UVLO). When theV5IN (PWP) voltage orV5FILT\n(RGE) voltage islower than UVLO threshold voltage, SMPS, VTTLDO andVTTREF areshut off.This isanon-\nlatch protection.\n8.3.15 Input Capacitor, V5IN (PWP), V5FILT (RGE)\nAdd aceramic capacitor with avalue between 1.0μFand4.7μFplaced close totheV5IN (PWP) pinorV5FILT\n(RGE) pintostabilize 5Vfrom anyparasitic impedance from thesupply.\n8.3.16 Thermal Shutdown\nTPS51116 monitors thetemperature ofitself. Ifthetemperature exceeds thethreshold value, 160°C(typ),\nSMPS, VTTLDO andVTTREF areshut off.This isanon-latch protection andtheoperation isresumed when the\ndevice iscooled down byabout 10°C.\n8.4 Device Functional Modes\n8.4.1 VDDQ SMPS, Dual PWM Operation Modes\nThemain control loop oftheSMPS isdesigned asanadaptive on-time pulse width modulation (PWM) controller.\nItsupports twocontrol schemes which areacurrent mode and aproprietary D-CAP ™mode. D-CAP ™mode\nuses internal compensation circuit and issuitable forlow external component count configuration with an\nappropriate amount ofESR attheoutput capacitor(s). Current mode control hasmore flexibility, using external\ncompensation network, and can beused toachieve stable operation with very lowESR capacitor(s) such as\nceramic orspecialty polymer capacitors.\nThese control modes areselected bytheCOMP terminal connection. IftheCOMP pinisconnected toV5IN,\nTPS51116 works intheD-CAP ™mode, otherwise itworks inthecurrent mode. VDDQ output voltage is\nmonitored atafeedback point voltage. IfVDDQSET isconnected toV5IN orGND, thisfeedback point isthe\noutput oftheinternal resistor divider inside VDDQSNS pin. Ifanexternal resistor divider isconnected to\nVDDQSET pin,VDDQSET pinitself becomes thefeedback point (see VDDQ Output Voltage Selection section).\nAtthebeginning ofeach cycle, thesynchronous high-side MOSFET isturned on,orbecomes ONstate. This\nMOSFET isturned off,orbecomes OFF state, after internal oneshot timer expires. This oneshot isdetermined\nbyVINand VOUTtokeep frequency fairly constant over input voltage range, hence itiscalled adaptive on-time\ncontrol (see PWM Frequency andAdaptive On-Time Control section). The MOSFET isturned onagain when\nfeedback information indicates insufficient output voltage and inductor current information indicates below the\novercurrent limit. Repeating operation inthis manner, the controller regulates the output voltage. The\nsynchronous low-side ortherectifying MOSFET isturned oneach OFF state tokeep theconduction loss\nminimum. Therectifying MOSFET isturned offwhen inductor current information detects zero level. This enables\nseamless transition tothereduced frequency operation atlight load condition sothathigh efficiency iskept over\nbroad range ofload current.\nH2(s)/C0043 /C0042gm/C0032RO/C04661/C0041s/C0032CC/C0032RC/C0467\n/C04661/C0041s/C0032CC/C0032RO/C0467 /C04661/C0041s/C0032CC2/C0032RC/C0467\nH1(s)/C0043R2\n(R2/C0041R1)\nH(s)/C0043H1(s)/C0032H2(s)/C0032H3(s)\n25TPS51116\nwww.ti.com SLUS609J –MAY 2004 –REVISED JANUARY 2018\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedDevice Functional Modes (continued)\nInthe current mode control scheme, the transconductance amplifier generates atarget current level\ncorresponding tothevoltage difference between thefeedback point and theinternal 750 mVreference. During\ntheOFF state, thePWM comparator monitors theinductor current signal aswell asthistarget current level, and\nwhen theinductor current signal comes lower than thetarget current level, thecomparator provides SET signal\ntoinitiate thenext ONstate. The voltage feedback gain isadjustable outside thecontroller device tosupport\nvarious types ofoutput MOSFETs and capacitors. InD-CAP mode, thetransconductance amplifier isdisabled\nand thePWM comparator compares thefeedback point voltage and theinternal 750-mV reference during the\nOFF state. When thefeedback point comes lower than thereference voltage, thecomparator provides SET\nsignal toinitiate thenext ONstate.\n8.4.2 Current Mode Operation\nAbuck converter using current mode operation canbepartitioned intothree portions, avoltage divider, anerror\namplifier andaswitching modulator. Bylinearizing theswitching modulator, wecanderive thetransfer function of\nthewhole system. Because current mode scheme directly controls theinductor current, themodulator canbe\nlinearized asshown inFigure 36.\nFigure 36.Linearizing theModulator\nInthisexample, theinductor islocated inside thelocal feedback loop anditsinductance does notappear inthe\nsmall signal model. Asaresult, amodulated current source including thepower inductor canbemodeled asa\ncurrent source with itstransconductance of1/R Sandtheoutput capacitor represent themodulator portion. This\nsimplified model isapplicable inthefrequency space uptoapproximately ahalfoftheswitching frequency. One\nnote is,although theinductance hasnoinfluence tosmall signal model, ithasinfluence tothelarge signal model\nasitlimits slew rate ofthecurrent source. This means thebuck converter ’sload transient response, oneofthe\nlarge signal behaviors, canbeimproved byusing smaller inductance without affecting theloop stability.\nEquation 6describes thetotal open loop transfer function oftheentire system.\n(6)\nAssuming RL>>ESR, RO>>RCand CC>>CC2,each transfer function ofthethree blocks isshown starting with\nEquation 7.\n(7)\n(8)\nf0/C00431\n2/C0112/C0032ESR/C0032CO/C0118fSW\n3\nf0/C00431\n2/C0112/C0032R1\nR1/C0041R2/C0032gm\nCO/C0032RC\nRS/C00431\n2/C0112/C00320.75\nVOUT/C0032gm\nCO/C0032RC\nRS\n/C0119Z2/C00431\n/C0466CO/C0032ESR/C0467\n/C0119Z1/C00431\n/C0466CC/C0032RC/C0467\n/C0119P3/C00431\n/C0466CC2/C0032RC/C0467\n/C0119P2/C00431\n/C0466CO/C0032RL/C0467\n/C0119P1/C00431\n/C0466CC/C0032RO/C0467\nH3(s)/C0043(1/C0041s/C0032CO/C0032ESR)\n/C04661/C0041s/C0032CO/C0032RL/C0467/C0032RL\nRS\n26TPS51116\nSLUS609J –MAY 2004 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedDevice Functional Modes (continued)\n(9)\nThere arethree poles andtwozeros inH(s). Each pole andzero isgiven bythefollowing fiveequations.\n(10)\n(11)\n(12)\n(13)\n(14)\nUsually, each frequency ofthose poles andzeros islower than the0dBfrequency, f0.However, thef0should be\nkept under 1/3oftheswitching frequency toavoid effect ofswitching circuit delay. Equation 15calculates the0\ndBfrequency, f0.\n(15)\n8.4.3 D-CAP ™Mode Operation\nFigure 37shows asimplified schematic ofabuck converter application operating inD-CAP ™mode.\nFigure 37.Linearizing theModulator\nThe PWM comparator compares theVDDQSNS voltage divided byR1and R2with internal reference voltage,\nand determines thetiming toturn onthehigh-side MOSFET. The gain and speed ofthecomparator ishigh\nenough tomaintain thevoltage atthebeginning ofeach oncycle (ortheendofoffcycle) substantially constant.\nThe DCoutput voltage may have lineregulation due toripple amplitude that slightly increases astheinput\nvoltage increase.\nf0,must belower than 1/3oftheswitching frequency. Equation 16defines the0-dB frequency calculation.\n(16)\nESR/C0043VOUT/C00320.015\nIRIPPLE/C00320.75/C0091VOUT\nIOUT(max)/C003260 [m/C0087]\n27TPS51116\nwww.ti.com SLUS609J –MAY 2004 –REVISED JANUARY 2018\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedDevice Functional Modes (continued)\nBecause the0-dB frequency, f0isdetermined solely bytheoutput capacitor characteristics, loop stability ofD-\nCAP ™mode isdetermined bythecapacitor ’schemistry. Forexample, specialty polymer capacitors (SP-CAP)\nhave COintheorder ofseveral 100μFandESR inrange of10mΩ.These makes f0ontheorder of100kHz or\nless andtheloop isthen stable. However, ceramic capacitors have f0atmore than 700kHz, which isnotsuitable\nforthisoperational mode.\nAlthough D-CAP ™mode design provides many advantages such asease-of-use, minimum external components\nconfiguration and extremely short response time, due tonotemploying anerror amplifier intheloop, sufficient\namount offeedback signal needs tobeprovided byexternal circuit toreduce jitter level.\nThe required signal level isapproximately 15mVatcomparing point. This gives VRIPPLE =(VOUT/0.75) x15(mV)\nattheoutput node. Theoutput capacitor ’sESR should meet thisrequirement.\nTheexternal components selection issimple forapplications thatoperate inD-CAP ™mode.\n1.Choose inductor. Inductor selection forDCAP mode operation isthesame asforcurrent mode operation.\nPlease refer totheinstructions intheCurrent Mode Operation section.\n2.Choose output capacitor(s). Organic semiconductor capacitor(s) orspecialty polymer capacitor(s) are\nrecommended. Determine ESR tomeet required ripple voltage above. Equation 17shows anapproximation\ncalculation.\n(17)\n28TPS51116\nSLUS609J –MAY 2004 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\n9.2 DDR3 Application With Current Mode\nFigure 38.DDR3 Current Mode Application Schematic\n9.2.1 Design Requirements\nTable 4.Design Requirements\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage 4.5 12 28 V\nVV5IN V5IN voltage 5 V\nVVDDQ VDDQ output voltage DDR3 1.5 V\nIVDDQ VDDQ output current 0 10 A\nVVTT VTT output voltage 0.75 V\nIVTT VTT output current DDR3, VVTT=0.75 V –3 3 A\n/C0119z2/C00431\n/C0466CO/C0032ESR/C0467/C0043/C0119p3/C00431\n/C0466CC2/C0032RC/C0467\nRC/C00432.8/C0032VOUT/C0032CO[/C0109F]/C0032RS[m/C0087]\nRC/C01182/C0112/C0032f0/C0032VOUT\n0.75/C0032CO\ngm/C0032RS\nIIND(peak)/C0043VTRIP\nRDS(on)/C00411\nL/C0032f/C0032/C0466VIN(max)/C0042VOUT/C0467/C0032VOUT\nVIN(max)\nL/C00431\nIIND(ripple)/C0032f/C0032/C0466VIN(max)/C0042VOUT/C0467/C0032VOUT\nVIN(max)/C00432\nIOUT(max)/C0032f/C0032/C0466VIN(max)/C0042VOUT/C0467/C0032VOUT\nVIN(max)\n29TPS51116\nwww.ti.com SLUS609J –MAY 2004 –REVISED JANUARY 2018\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated9.2.2 Detailed Design Procedure\n9.2.2.1 PinConnections\nIncurrent mode configuration, theCOMP pinisconnect toground viacompensation network. TheVDDQSET pin\nisconnect toaresistor divider tosetVDDQ voltage at1.5V.Inthisdesign, theRDS(on) oflowside switch isused\nforcurrent sense, therefore theCSpinconnected toV5IN viaaresistor. TheMODE pinisconnected toVDDQ to\nselect tracking discharge mode.\n9.2.2.2 Choose theinductor\nThe inductance value should bedetermined togive theripple current ofapproximately 1/4to1/2ofmaximum\noutput current.\n(18)\nThe inductor also needs tohave lowDCR toachieve good efficiency, aswell asenough room above peak\ninductor current before saturation. Thepeak inductor current canbeestimated asshown inEquation 19.\n(19)\n9.2.2.3 Choose rectifying (low-side) MOSFET\nWhen RDS(on) sensing scheme isselected, therectifying MOSFET ’son-resistance isused asthisRSsothat\nlower RDS(on) does notalways promise better performance. Inorder toclearly detect inductor current, minimum\nRSrecommended istogive 15mVorlarger ripple voltage with theinductor ripple current. This promises smooth\ntransition from CCM toDCM orvice versa. Upper side oftheRDS(on) isofcourse restricted bytheefficiency\nrequirement, and usually thisresistance affects efficiency more athigh-load conditions. When using external\nresistor current sensing, there isnorestriction forlowRDS(on) .However, thecurrent sensing resistance RSitself\naffects theefficiency\n9.2.2.4 Choose output capacitance\nWhen organic semiconductor capacitors (OS-CON) orspecialty polymer capacitors (SP-CAP) areused, ESR to\nachieve required ripple value atstable state ortransient load conditions determines theamount ofcapacitor(s)\nneed, and capacitance isthen enough tosatisfy stable operation. The peak-to-peak ripple value can be\nestimated byESR times theinductor ripple current forstable state, orESR times theload current step forafast\ntransient load response. When ceramic capacitor(s) areused, theESR isusually small enough tomeet ripple\nrequirement. Incontrast, transient undershoot and overshoot driven byoutput capacitance becomes thekey\nfactor indetermining thecapacitor(s) required.\n9.2.2.5 Determine f0and calculate RC\nUse Equation 20toandcalculate RC.Ahigher RCvalue shows faster transient response incost ofunstableness.\nIfthetransient response isnotenough even with high RCvalue, tryincreasing theoutputcapacitance. The\nrecommended f0value isfOSC/4.\n(20)\n(21)\n9.2.2.6 Calculate CC2\nThis capacitance acts tocancel zero caused byESR oftheoutput capacitor. When ceramic capacitors areused,\nthere isnoneed forcapacitor CC2.\n(22)\nR1/C0043VOUT/C00420.75\n0.75/C0032R2\nfz1/C00431\n2/C0112/C0032CC/C0032RC/C0043f0\n10\nO\nC2\nCC ESRCR/c180/c61\n30TPS51116\nSLUS609J –MAY 2004 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated(23)\n9.2.2.7 Calculate CC.\nThepurpose ofCCistocutDCcomponent toobtain high DCfeedback gain. However, asitcauses phase delay,\nanother zero tocancel this effect atf0frequency isneed. This zero,ωz1,isdetermined byCCand RC.\nRecommended ωz1is10times lower tothef0frequency.\n(24)\n9.2.2.8 Determine thevalue ofR1and R2.\nThese tworesistor values arerequired when using adjustable mode,\n(25)\n9.2.3 Application Curves\nDDR3 Current Mode\nVIN=12V IOUT=10A\nFigure 39.Statup WaveformsDDR3 Current Mode\nVIN=12V IOUT=1A\nFigure 40.Shutdown Waveforms\nOuptut Current (A)Efficiency (%)\n0123456789 1082848688909294\nD001\n31TPS51116\nwww.ti.com SLUS609J –MAY 2004 –REVISED JANUARY 2018\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments IncorporatedDDR3 Current Mode\nVIN=12V IOUT=1A\nFigure 41.Output RippleDDR3 Current Mode\nfSWN=400kHz\nFigure 42.Efficiency vsOutput Current\n32TPS51116\nSLUS609J –MAY 2004 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated9.3 DDR3 Application With D−CAP™Mode\nFigure 43.DDR3 DCAP Mode Application Schematic\n9.3.1 Design Requirements\nTable 5.Design Requirements\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage 4.5 12 28 V\nVV5IN V5IN voltage 5 V\nVVDDQ VDDQ output voltage DDR3 1.5 V\nIVDDQ VDDQ output current 0 10 A\nVVTT VTT output voltage 0.75 V\nIVTT VTT output current DDR3, VVTT=0.75 V –3 3 A\n9.3.2 Detailed Design Procedure\nThe general design procedure isthesame asthat forthecurrent mode design example described inDetailed\nDesign Procedure .\n9.3.2.1 PinConnections\nInD−CAP ™mode configuration, theCOMP pinisconnect toV5IN. The VDDQSET pinisconnect toaresistor\ndivider tosetVDDQ voltage at1.5V.Inthisdesign, theRDS(on) oflowside switch isused forcurrent sense,\ntherefore theCSpinconnected toV5IN viaaresistor. The MODE pinisconnected toVDDQ toselect tracking\ndischarge mode.\n9.3.2.2 Choose theComponents\nRefer tothe instructions inthe current mode design example tochoose inductor, MOSFETs. Organic\nsemiconductor capacitor orpolymer capacitor arerecommended forD−CAP ™mode design. The output ripple\nshould belarger than (VOUT/0.75) x15(mV). Inthisdesign, twopieces of150μFPSCAP capacitors with 45mΩ\nESR areselected.\n33TPS51116\nwww.ti.com SLUS609J –MAY 2004 –REVISED JANUARY 2018\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated9.3.3 Application Curves\nDDR3 DCAP Mode\nVIN=12V IOUT=10A\nFigure 44.Startup WaveformsDDR3 DCAP Mode\nVIN=12V IOUT=1A\nFigure 45.Shutdown Waveforms\nDDR3 DCAP Mode\nVIN=12V IOUT=10A\nFigure 46.VDDQ Output Ripple\n10Power Supply Recommendations\nThe device isdesigned tooperate from aninput voltage supply between 3Vand28V.There areinput voltage\nandswitch node voltage limitations from theMOSFET. Aseparate 5-Vpower supply isrequired fortheinternal\ncircuits andMOSFET gate drivers ofthedevice.\n34TPS51116\nSLUS609J –MAY 2004 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\nConsider these guidelines before designing alayout using theTPS51116 device.\n•PCB trace defined asLLnode, which connects tosource ofswitching MOSFET, drain ofrectifying MOSFET\nandhigh-voltage side oftheinductor, should beasshort andwide aspossible.\n•Consider adding asmall snubber circuit, consisting ofa3-Ωresitor and a1-nF capacitor, between LLand\nPGND incase ahigh-frequency surge isobserved ontheLLvoltage waveform.\n•Allsensitive analog traces such asVDDQSNS, VTTSNS and CSshould placed away from high-voltage\nswitching nodes such asLL,DRVL orDRVH nodes toavoid coupling.\n•VLDOIN should beconnected toVDDQ output with short andwide trace. Ifdifferent power source isused for\nVLDOIN, aninput bypass capacitor should beplaced tothepinasclose aspossible with short and wide\nconnection.\n•The output capacitor forVTT should beplaced close tothepinwith short and wide connection inorder to\navoid additional ESR and/or ESL ofthetrace.\n•VTTSNS should beconnected tothepositive node ofVTT output capacitor(s) asaseparate trace from the\nhigh current power lineandisstrongly recommended toavoid additional ESR and/or ESL. Ifitisneeded to\nsense thevoltage ofthepoint oftheload, itisrecommended toattach theoutput capacitor(s) atthat point.\nAlso, itisrecommended tominimize anyadditional ESR and/or ESL ofground trace between GND pinand\ntheoutput capacitor(s).\n•Consider adding LPF atVTTSNS when theESR oftheVTT output capacitor(s) islarger than 2mΩ.\n•VDDQSNS canbeconnected separately from VLDOIN. Remember thatthissensing potential isthereference\nvoltage ofVTTREF. Avoid anynoise generative lines.\n•Negative node ofVTT output capacitor(s) and VTTREF capacitor should betied together byavoiding\ncommon impedance tothehigh current path oftheVTT source/sink current.\n•GND (Signal GND) pinnode represents thereference potential forVTTREF andVTT outputs. Connect GND\ntonegative nodes ofVTT capacitor(s), VTTREF capacitor and VDDQ capacitor(s) with care toavoid\nadditional ESR and/or ESL. GND andPGND (power ground) should beconnected together atasingle point.\n•Connect CS_GND (RGE) tosource ofrectifying MOSFET using Kevin connection. Avoid common trace for\nhigh-current paths such astheMOSFET totheoutput capacitors orthePGND totheMOSFET trace. When\nusing anexternal current sense resistor, apply thesame care andconnect ittothepositive side (ground side)\noftheresistor.\n•PGND isthereturn path forrectifying MOSFET gate drive. Use 0.65 mm(25mil)orwider trace. Connect to\nsource ofrectifying MOSFET with shortest possible path.\n•Place aV5FILT filter capacitor (RGE) close tothedevice, within 12mm(0.5inches) ifpossible.\n•The trace from theCSpinshould avoid high-voltage switching nodes such asthose forLL,VBST, DRVH,\nDRVL orPGOOD.\n•Inorder toeffectively remove heat from thepackage, prepare thermal land and solder tothepackage ’s\nthermal pad. Wide trace ofthecomponent-side copper, connected tothisthermal land, helps heat spreading.\nInclude numerous vias with a0.33-mm diameter connected from thethermal land totheinternal andsolder-\nside ground plane(s) toenhance heat dissipation.\n35TPS51116\nwww.ti.com SLUS609J –MAY 2004 –REVISED JANUARY 2018\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated11.2 Layout Example\nFigure 47.Layout\n36TPS51116\nSLUS609J –MAY 2004 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.3 Trademarks\nD-CAP, PowerPAD, E2E aretrademarks ofTexas Instruments.\n12.4 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n12.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n37TPS51116\nwww.ti.com SLUS609J –MAY 2004 –REVISED JANUARY 2018\nProduct Folder Links: TPS51116Submit Documentation Feedback Copyright ©2004 –2018, Texas Instruments Incorporated13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 13-Aug-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS51116PWP ACTIVE HTSSOP PWP 2070RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS51116\nTPS51116PWPG4 ACTIVE HTSSOP PWP 2070RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS51116\nTPS51116PWPR ACTIVE HTSSOP PWP 202000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS51116\nTPS51116PWPRG4 ACTIVE HTSSOP PWP 202000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS51116\nTPS51116RGER ACTIVE VQFN RGE 243000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS\n51116\nTPS51116RGERG4 ACTIVE VQFN RGE 243000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS\n51116\nTPS51116RGET ACTIVE VQFN RGE 24250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS\n51116\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 13-Aug-2021\nAddendum-Page 2(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS51116 :\n•Enhanced Product : TPS51116-EP\n NOTE: Qualified Version Definitions:\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS51116PWPR HTSSOP PWP 202000 330.0 16.46.957.11.68.016.0 Q1\nTPS51116RGER VQFN RGE 243000 330.0 12.44.254.251.158.012.0 Q2\nTPS51116RGET VQFN RGE 24250 180.0 12.44.254.251.158.012.0 Q2PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS51116PWPR HTSSOP PWP 202000 350.0 350.0 43.0\nTPS51116RGER VQFN RGE 243000 367.0 367.0 35.0\nTPS51116RGET VQFN RGE 24250 210.0 185.0 35.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS51116PWP PWP HTSSOP 20 70 530 10.2 3600 3.5\nTPS51116PWPG4 PWP HTSSOP 20 70 530 10.2 3600 3.5PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.RGE 24 VQFN - 1 mm max height\nPLASTIC QUAD FLATPACK - NO LEAD\n4204104/H\n\nwww.ti.comPACKAGE OUTLINE\nC\nSEE TERMINAL\nDETAIL\n24X 0.3\n0.22.45 0.1\n24X 0.50.31 MAX\n(0.2) TYP0.050.00\n20X 0.52X\n2.52X 2.5A4.13.9 B\n4.13.9\n0.30.20.50.3VQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A   05/2017PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n16 13\n187 12\n24 19\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05EXPOSEDTHERMAL PAD\n25 SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.000\nDETAIL\nOPTIONAL TERMINAL\nTYPICAL\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND24X (0.25)24X (0.6)\n(0.2) TYP\nVIA20X (0.5)(3.8)\n(3.8)(2.45)\n(R0.05)\nTYP\n(0.975) TYPVQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A   05/2017SYMM\n1\n6\n7 12131819 24\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15X\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.25\nSOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n24X (0.6)\n24X (0.25)\n20X (0.5)\n(3.8)(3.8)4X ( 1.08)\n(0.64)\nTYP(0.64) TYP\n(R0.05) TYPVQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A   05/2017\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  25\nSYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 25\n78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:20XSYMM1\n6\n7 12131819 24\n\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS51116RGER

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 3.0 V to 28 V
  - VDDQ Output Voltage: Adjustable from 0.75 V to 3.0 V (typically 1.2 V for LPDDR3/DDR4, 1.5 V for DDR3, 1.8 V for DDR2, and 2.5 V for DDR)
  - VTT Output Voltage: 0.75 V (for DDR3) to 1.5 V (for DDR3L/LPDDR3)
  
- **Current Ratings:**
  - VDDQ Output Current: Up to 10 A
  - VTT Output Current: Sink/Source capability of 3 A
  - V5IN Supply Current: 0.8 mA (typical, no load)

- **Power Consumption:**
  - Supply current varies based on load conditions, with a shutdown current of 0.1 to 1.0 µA.

- **Operating Temperature Range:**
  - -40 °C to 85 °C

- **Package Type:**
  - Available in 20-pin HTSSOP (PWP) and 24-pin VQFN (RGE) packages.

- **Special Features:**
  - Integrated synchronous buck controller with D-CAP™ mode.
  - Supports DDR, DDR2, DDR3, DDR3L, LPDDR3, and DDR4 memory systems.
  - Features include power-good signal, overvoltage protection, undervoltage protection, and thermal shutdown.
  - Supports soft-off in S4/S5 states and high-Z in S3 state.

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E.

#### Description:
The **TPS51116** is a complete power management solution designed for DDR memory systems. It integrates a synchronous buck controller, a buffered reference, and a high-current sink/source low-dropout linear regulator (LDO) in a compact package. The device is capable of generating the necessary voltages for VDDQ, VTT, and VTTREF, which are critical for powering DDR memory modules. The TPS51116 operates with an adaptive on-time control scheme, allowing it to maintain high efficiency across a wide range of load conditions.

#### Typical Applications:
- **Memory Power Supplies:** Specifically designed for DDR, DDR2, DDR3, DDR3L, LPDDR3, and DDR4 memory systems.
- **Termination Solutions:** Provides SSTL-2, SSTL-18, SSTL-15, and HSTL termination.
- **Power Management:** Ideal for applications requiring efficient power management in computing and communication devices, such as laptops and servers.

This component is particularly useful in systems where space is limited and efficiency is paramount, making it suitable for modern computing applications that demand high performance and low power consumption.