
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple_turbo
#     Report Created by: ICer
#     Report Created on: Sun Aug 24 19:13:21 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : SpyGlass(SpyGlass_vL-2016.06)
#                        auto-verify(SpyGlass_vL-2016.06)
#                        erc(SpyGlass_vL-2016.06)
#                        latch(SpyGlass_vL-2016.06)
#                        lint(SpyGlass_vL-2016.06)
#                        morelint(SpyGlass_vL-2016.06)
#                        openmore(SpyGlass_vL-2016.06)
#                        simulation(SpyGlass_vL-2016.06)
#                        starc(SpyGlass_vL-2016.06)
#                        starc2005(SpyGlass_vL-2016.06)
#                        timing(SpyGlass_vL-2016.06)
#
#     Total Number of Generated Primary Messages   :         15
#     Total Number of Generated Secondary Messages :          0
#     Number of Waived Primary Messages            :          0
#     Number of Waived Secondary Messages          :          0
#     Number of Reported Primary Messages          :         15
#     Number of Reported Secondary Messages        :          0
#     Number of Overlimit Messages                 :          0
#
#
################################################################################

++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE_TURBO REPORT:
############### FATAL MESSAGES ############### 
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       ParentID   Rule         Alias    Severity    File                   Line    Wt    Message
========================================================================================================================
[13]     N.A        Av_init01             Fatal       ../rtl/SYSTEM_TOP.v    15      10    Could not find clocks for all the flops. Please add clock SGDC constraint to the design
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=Design Read ###############
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       ParentID   Rule                             Alias                            Severity    File                                                                           Line    Wt    Message
========================================================================================================================
[A]      N.A        DetectTopDesignUnits             DetectTopDesignUnits             Info        ../rtl/SYSTEM_TOP.v                                                            15      2     Module SYSTEM_TOP is a top level design unit
[0]      N.A        ReportIgnoredOverlappingRules    ReportIgnoredOverlappingRules    Warning     N.A.                                                                           0       10    Rule 'STARC05-2.1.3.1 (verilog)' not run (subset of rule 'Av_width_mismatch_function (mixed)')
[1]      N.A        ReportIgnoredOverlappingRules    ReportIgnoredOverlappingRules    Warning     N.A.                                                                           0       10    Rule 'STARC05-2.10.3.2a (verilog)' not run (subset of rule 'Av_width_mismatch_expr (mixed)')
[2]      N.A        ReportIgnoredOverlappingRules    ReportIgnoredOverlappingRules    Warning     N.A.                                                                           0       10    Rule 'W110 (verilog)' not run (subset of rule 'Av_width_mismatch_port (mixed)')
[3]      N.A        ReportIgnoredOverlappingRules    ReportIgnoredOverlappingRules    Warning     N.A.                                                                           0       10    Rule 'W116 (verilog)' not run (subset of rule 'Av_width_mismatch_expr02 (mixed)')
[4]      N.A        ReportIgnoredOverlappingRules    ReportIgnoredOverlappingRules    Warning     N.A.                                                                           0       10    Rule 'W263 (verilog)' not run (subset of rule 'Av_width_mismatch_case (mixed)')
[5]      N.A        ReportIgnoredOverlappingRules    ReportIgnoredOverlappingRules    Warning     N.A.                                                                           0       10    Rule 'W362 (verilog)' not run (subset of rule 'Av_width_mismatch_expr03 (mixed)')
[6]      N.A        ReportIgnoredOverlappingRules    ReportIgnoredOverlappingRules    Warning     N.A.                                                                           0       10    Rule 'W467 (verilog)' not run (subset of rule 'Av_dontcare_mismatch (mixed)')
[7]      N.A        ReportIgnoredOverlappingRules    ReportIgnoredOverlappingRules    Warning     N.A.                                                                           0       10    Rule 'W71 (verilog)' not run (subset of rule 'Av_case_default_missing (mixed)')
[9]      N.A        ElabSummary                      ElabSummary                      Info        ./spyglass-1/lint/lint_turbo_rtl/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
[8]      N.A        TurboModeStatus                  TurboModeStatus                  Info        N.A.                                                                           0       10    Turbo-Mode is enabled in the current run as turbo_struct license feature successfully checked out
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=lint/lint_turbo_rtl ###############
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       ParentID   Rule                Alias                 Severity    File                         Line    Wt    Message
========================================================================================================================
[10]     N.A        InferLatch          (OpenMORE 5.5.2.1)    Error       ../rtl/CLK_GATE.v            11      5     Latch inferred for signal 'Latch' in module 'CLK_GATE'
[11]     N.A        InferLatch          (OpenMORE 5.5.2.1)    Error       ../rtl/SYS_CTRL.v            151     5     Latch inferred for signal 'Address[3:0]' in module 'SYS_CTRL'
[C]      N.A        STARC05-2.11.3.1    SepStateNextLogic     Warning     ../rtl/edge_bit_counter.v    21      10    Combinational and sequential parts of an FSM described in same always block
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
