<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: I2S</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">I2S<div class="ingroups"><a class="el" href="group___a_p_i___reference.html">API Reference</a> &raquo; <a class="el" href="group___r_t_k___periph___driver.html">IO Driver</a> &raquo; <a class="el" href="group___r_t_k___periph___driver__87x3d.html">rtl87x3d</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Manage the I2S peripheral functions.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___i2_s___channel___type"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___channel___type.html">I2S Channel Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___i2_s___clear___interrupt"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___clear___interrupt.html">I2S Clear Interrupt</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___i2_s___clock___source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___clock___source.html">I2S Clock Source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___i2_s___control___mode"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___control___mode.html">I2S Control Mode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___i2_s___d_m_a___cmd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___d_m_a___cmd.html">I2S DMA Cmd</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___i2_s___data___width"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___data___width.html">I2S Data Width</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___i2_s___device___mode"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___device___mode.html">I2S Device Mode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___i2_s___format___mode"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___format___mode.html">I2S Format Mode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___i2_s___interrupt"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___interrupt.html">I2S Interrupt</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___i2_s___master___clock___s_e_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___master___clock___s_e_l.html">I2S Master Clock SEL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___i2_s___mode"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___mode.html">I2S Mode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___i2_s___rx___bit___sequence"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___rx___bit___sequence.html">I2S Rx Bit Sequence</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___i2_s___t_d_m___mode"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___t_d_m___mode.html">I2S TDM Mode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___i2_s___tx___bit___sequence"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___tx___bit___sequence.html">I2S Tx Bit Sequence</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___i2_s___exported___types"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___exported___types.html">Inti Params Struct</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___i2_s___exported___constants"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___exported___constants.html">Macro Defines</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___i2_s___exported___functions"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___exported___functions.html">Peripheral APIs</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___init_type_def.html">I2S_InitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S initialize parameters.  <a href="struct_i2_s___init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___data_sel_type_def.html">I2S_DataSelTypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type_def.html">I2S_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S.  <a href="struct_i2_s___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga13034e79a6085d337d8d68d4f7acc2b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga13034e79a6085d337d8d68d4f7acc2b0">TX_CH_DATA_SEL_LEN</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga13034e79a6085d337d8d68d4f7acc2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226e8497d59f6d89fcd7a99c49b56306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga226e8497d59f6d89fcd7a99c49b56306">TX_CH_DATA_SEL_MASK</a>&#160;&#160;&#160;0xF</td></tr>
<tr class="separator:ga226e8497d59f6d89fcd7a99c49b56306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga433b801686192fb986a05350a265640b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga433b801686192fb986a05350a265640b">I2S0_REG_BASE</a>&#160;&#160;&#160;0x40404000UL</td></tr>
<tr class="separator:ga433b801686192fb986a05350a265640b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e15423ee27f44786b59d0cb3dceda79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga3e15423ee27f44786b59d0cb3dceda79">I2S1_REG_BASE</a>&#160;&#160;&#160;0x40504000UL</td></tr>
<tr class="separator:ga3e15423ee27f44786b59d0cb3dceda79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c89bf69f4b7af67c14e6987004c9723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga3c89bf69f4b7af67c14e6987004c9723">I2S2_REG_BASE</a>&#160;&#160;&#160;0x40400000UL</td></tr>
<tr class="separator:ga3c89bf69f4b7af67c14e6987004c9723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a6e81a042d0e4f61c741941d3d220a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga1a6e81a042d0e4f61c741941d3d220a5">I2S3_REG_BASE</a>&#160;&#160;&#160;0x40500000UL</td></tr>
<tr class="separator:ga1a6e81a042d0e4f61c741941d3d220a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd6f46c1ec38e8860a58bd8725ee3ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gaccd6f46c1ec38e8860a58bd8725ee3ff">I2S0_DSP_BUS_REG_BASE</a>&#160;&#160;&#160;0xBE304000UL</td></tr>
<tr class="separator:gaccd6f46c1ec38e8860a58bd8725ee3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ce561eef477c6568fabb5ecc728f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gad2ce561eef477c6568fabb5ecc728f3c">I2S1_DSP_BUS_REG_BASE</a>&#160;&#160;&#160;0xBE404000UL</td></tr>
<tr class="separator:gad2ce561eef477c6568fabb5ecc728f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8535a2b9cbf3406c74e1591b17859088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga8535a2b9cbf3406c74e1591b17859088">I2S2_DSP_BUS_REG_BASE</a>&#160;&#160;&#160;0xBE300000UL</td></tr>
<tr class="separator:ga8535a2b9cbf3406c74e1591b17859088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf3e52f1a4035930b14b59dbdfa999c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gacdf3e52f1a4035930b14b59dbdfa999c">I2S3_DSP_BUS_REG_BASE</a>&#160;&#160;&#160;0xBE400000UL</td></tr>
<tr class="separator:gacdf3e52f1a4035930b14b59dbdfa999c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8505f9a7bac63b4beeebf845c10706b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gad8505f9a7bac63b4beeebf845c10706b">TX_FIFO_0_WR_ADDR_OFFSET</a>&#160;&#160;&#160;0x0800</td></tr>
<tr class="separator:gad8505f9a7bac63b4beeebf845c10706b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade048b02b0351cabd8a7032134d54ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gade048b02b0351cabd8a7032134d54ea1">RX_FIFO_0_RD_ADDR_OFFSET</a>&#160;&#160;&#160;0x1800</td></tr>
<tr class="separator:gade048b02b0351cabd8a7032134d54ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga711bfc049e5064c4a7f100109ed3537f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga711bfc049e5064c4a7f100109ed3537f">TX_FIFO_1_WR_ADDR_OFFSET</a>&#160;&#160;&#160;0x2800</td></tr>
<tr class="separator:ga711bfc049e5064c4a7f100109ed3537f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c0b23f4a3040e3e5ad59939e03acfa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga2c0b23f4a3040e3e5ad59939e03acfa2">RX_FIFO_1_RD_ADDR_OFFSET</a>&#160;&#160;&#160;0x3800</td></tr>
<tr class="separator:ga2c0b23f4a3040e3e5ad59939e03acfa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga994d8ab5ecd5d63dc2f9db50bf063a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga994d8ab5ecd5d63dc2f9db50bf063a80">I2S0_TX_ADDR</a>&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga433b801686192fb986a05350a265640b">I2S0_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#gad8505f9a7bac63b4beeebf845c10706b">TX_FIFO_0_WR_ADDR_OFFSET</a></td></tr>
<tr class="separator:ga994d8ab5ecd5d63dc2f9db50bf063a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac362fa2588153bf034bd80d1dd2aab06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gac362fa2588153bf034bd80d1dd2aab06">I2S0_RX_ADDR</a>&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga433b801686192fb986a05350a265640b">I2S0_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#gade048b02b0351cabd8a7032134d54ea1">RX_FIFO_0_RD_ADDR_OFFSET</a></td></tr>
<tr class="separator:gac362fa2588153bf034bd80d1dd2aab06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717fb022e82531c02ec61d82675f492f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga717fb022e82531c02ec61d82675f492f">I2S0_FIFO1_TX_ADDR</a>&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga433b801686192fb986a05350a265640b">I2S0_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#ga711bfc049e5064c4a7f100109ed3537f">TX_FIFO_1_WR_ADDR_OFFSET</a></td></tr>
<tr class="separator:ga717fb022e82531c02ec61d82675f492f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac2cc22634ca951261c09f963e54d699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gaac2cc22634ca951261c09f963e54d699">I2S0_FIFO1_RX_ADDR</a>&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga433b801686192fb986a05350a265640b">I2S0_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#ga2c0b23f4a3040e3e5ad59939e03acfa2">RX_FIFO_1_RD_ADDR_OFFSET</a></td></tr>
<tr class="separator:gaac2cc22634ca951261c09f963e54d699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e522a3bcaabd3d0065fd5cb4aed72c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga4e522a3bcaabd3d0065fd5cb4aed72c3">I2S1_TX_ADDR</a>&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga3e15423ee27f44786b59d0cb3dceda79">I2S1_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#gad8505f9a7bac63b4beeebf845c10706b">TX_FIFO_0_WR_ADDR_OFFSET</a></td></tr>
<tr class="separator:ga4e522a3bcaabd3d0065fd5cb4aed72c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa6ac804bc56c31eaa3dc703008cea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga9fa6ac804bc56c31eaa3dc703008cea9">I2S1_RX_ADDR</a>&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga3e15423ee27f44786b59d0cb3dceda79">I2S1_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#gade048b02b0351cabd8a7032134d54ea1">RX_FIFO_0_RD_ADDR_OFFSET</a></td></tr>
<tr class="separator:ga9fa6ac804bc56c31eaa3dc703008cea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48299f2b3a0b98534c4aa1f8faf6e8ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga48299f2b3a0b98534c4aa1f8faf6e8ca">I2S1_FIFO1_TX_ADDR</a>&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga3e15423ee27f44786b59d0cb3dceda79">I2S1_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#ga711bfc049e5064c4a7f100109ed3537f">TX_FIFO_1_WR_ADDR_OFFSET</a></td></tr>
<tr class="separator:ga48299f2b3a0b98534c4aa1f8faf6e8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca68edf45a2c234dd310c443358f2bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gaca68edf45a2c234dd310c443358f2bc9">I2S1_FIFO1_RX_ADDR</a>&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga3e15423ee27f44786b59d0cb3dceda79">I2S1_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#ga2c0b23f4a3040e3e5ad59939e03acfa2">RX_FIFO_1_RD_ADDR_OFFSET</a></td></tr>
<tr class="separator:gaca68edf45a2c234dd310c443358f2bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a922b8567478ad314286e1f5316b77a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga3a922b8567478ad314286e1f5316b77a">I2S2_TX_ADDR</a>&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga3c89bf69f4b7af67c14e6987004c9723">I2S2_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#gad8505f9a7bac63b4beeebf845c10706b">TX_FIFO_0_WR_ADDR_OFFSET</a></td></tr>
<tr class="separator:ga3a922b8567478ad314286e1f5316b77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0053c80200ef1412b3369808dc51568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gad0053c80200ef1412b3369808dc51568">I2S2_RX_ADDR</a>&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga3c89bf69f4b7af67c14e6987004c9723">I2S2_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#gade048b02b0351cabd8a7032134d54ea1">RX_FIFO_0_RD_ADDR_OFFSET</a></td></tr>
<tr class="separator:gad0053c80200ef1412b3369808dc51568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b89452978abd9a840133663a4fcfe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga68b89452978abd9a840133663a4fcfe7">I2S2_FIFO1_TX_ADDR</a>&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga3c89bf69f4b7af67c14e6987004c9723">I2S2_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#ga711bfc049e5064c4a7f100109ed3537f">TX_FIFO_1_WR_ADDR_OFFSET</a></td></tr>
<tr class="separator:ga68b89452978abd9a840133663a4fcfe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4debc9a8cb9c04dce70d545fe57a17c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gaa4debc9a8cb9c04dce70d545fe57a17c">I2S2_FIFO1_RX_ADDR</a>&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga3c89bf69f4b7af67c14e6987004c9723">I2S2_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#ga2c0b23f4a3040e3e5ad59939e03acfa2">RX_FIFO_1_RD_ADDR_OFFSET</a></td></tr>
<tr class="separator:gaa4debc9a8cb9c04dce70d545fe57a17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d77ece0d0f74fe927ac2e1f54252e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga51d77ece0d0f74fe927ac2e1f54252e6">I2S3_TX_ADDR</a>&#160;&#160;&#160;<a class="el" href="group__x3d___i2_s.html#ga1a6e81a042d0e4f61c741941d3d220a5">I2S3_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#gad8505f9a7bac63b4beeebf845c10706b">TX_FIFO_0_WR_ADDR_OFFSET</a></td></tr>
<tr class="separator:ga51d77ece0d0f74fe927ac2e1f54252e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea321ead3423f8cb026e26f518fa54c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gaea321ead3423f8cb026e26f518fa54c1">I2S3_RX_ADDR</a>&#160;&#160;&#160;<a class="el" href="group__x3d___i2_s.html#ga1a6e81a042d0e4f61c741941d3d220a5">I2S3_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#gade048b02b0351cabd8a7032134d54ea1">RX_FIFO_0_RD_ADDR_OFFSET</a></td></tr>
<tr class="separator:gaea321ead3423f8cb026e26f518fa54c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa56811bca3107d59e428739731dc356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gafa56811bca3107d59e428739731dc356">I2S3_FIFO1_TX_ADDR</a>&#160;&#160;&#160;<a class="el" href="group__x3d___i2_s.html#ga1a6e81a042d0e4f61c741941d3d220a5">I2S3_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#ga711bfc049e5064c4a7f100109ed3537f">TX_FIFO_1_WR_ADDR_OFFSET</a></td></tr>
<tr class="separator:gafa56811bca3107d59e428739731dc356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2fa62c6d34d6a35364fa27862ea637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga0a2fa62c6d34d6a35364fa27862ea637">I2S3_FIFO1_RX_ADDR</a>&#160;&#160;&#160;<a class="el" href="group__x3d___i2_s.html#ga1a6e81a042d0e4f61c741941d3d220a5">I2S3_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#ga2c0b23f4a3040e3e5ad59939e03acfa2">RX_FIFO_1_RD_ADDR_OFFSET</a></td></tr>
<tr class="separator:ga0a2fa62c6d34d6a35364fa27862ea637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0838291c90975e284e5f6a112f5877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_s___type_def.html">I2S_TypeDef</a>*) <a class="el" href="group__x3e___i2_s.html#ga433b801686192fb986a05350a265640b">I2S0_REG_BASE</a>)</td></tr>
<tr class="separator:gadb0838291c90975e284e5f6a112f5877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac25cb745cc95783ffddab90843820582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gac25cb745cc95783ffddab90843820582">I2S1</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_s___type_def.html">I2S_TypeDef</a>*) <a class="el" href="group__x3e___i2_s.html#ga3e15423ee27f44786b59d0cb3dceda79">I2S1_REG_BASE</a>)</td></tr>
<tr class="separator:gac25cb745cc95783ffddab90843820582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebf42cce5bf5b6717ad2b4be3e1f53ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gaebf42cce5bf5b6717ad2b4be3e1f53ae">I2S2</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_s___type_def.html">I2S_TypeDef</a>*) <a class="el" href="group__x3e___i2_s.html#ga3c89bf69f4b7af67c14e6987004c9723">I2S2_REG_BASE</a>)</td></tr>
<tr class="separator:gaebf42cce5bf5b6717ad2b4be3e1f53ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab404f66ea34fc6b25802b264cc3724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gabab404f66ea34fc6b25802b264cc3724">I2S3</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_s___type_def.html">I2S_TypeDef</a>*) <a class="el" href="group__x3d___i2_s.html#ga1a6e81a042d0e4f61c741941d3d220a5">I2S3_REG_BASE</a>)</td></tr>
<tr class="separator:gabab404f66ea34fc6b25802b264cc3724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b5ed5f35c6914265eae1dcaad5aebf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga0b5ed5f35c6914265eae1dcaad5aebf6">I2S0_DSP_MODE</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_s___type_def.html">I2S_TypeDef</a>*) <a class="el" href="group__x3d___i2_s.html#gaccd6f46c1ec38e8860a58bd8725ee3ff">I2S0_DSP_BUS_REG_BASE</a>)</td></tr>
<tr class="separator:ga0b5ed5f35c6914265eae1dcaad5aebf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66cb756addeb3ce7040255b25e209065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga66cb756addeb3ce7040255b25e209065">I2S1_DSP_MODE</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_s___type_def.html">I2S_TypeDef</a>*) <a class="el" href="group__x3d___i2_s.html#gad2ce561eef477c6568fabb5ecc728f3c">I2S1_DSP_BUS_REG_BASE</a>)</td></tr>
<tr class="separator:ga66cb756addeb3ce7040255b25e209065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19fc230f179d5eee909445d49fbafcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gac19fc230f179d5eee909445d49fbafcd">I2S2_DSP_MODE</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_s___type_def.html">I2S_TypeDef</a>*) <a class="el" href="group__x3d___i2_s.html#ga8535a2b9cbf3406c74e1591b17859088">I2S2_DSP_BUS_REG_BASE</a>)</td></tr>
<tr class="separator:gac19fc230f179d5eee909445d49fbafcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ab4a756807f99034689444a3a91c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga91ab4a756807f99034689444a3a91c24">I2S3_DSP_MODE</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_s___type_def.html">I2S_TypeDef</a>*) <a class="el" href="group__x3d___i2_s.html#gacdf3e52f1a4035930b14b59dbdfa999c">I2S3_DSP_BUS_REG_BASE</a>)</td></tr>
<tr class="separator:ga91ab4a756807f99034689444a3a91c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3b018a7c70a036faa114dbb2aac0a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gad3b018a7c70a036faa114dbb2aac0a3b">IS_I2S_ALL_PERIPH</a>(<a class="el" href="group__x3d___r_t_l876_x___exported___macros.html#gaa5836400e5bfac9d6f22bae7409cc16f">PERIPH</a>)</td></tr>
<tr class="separator:gad3b018a7c70a036faa114dbb2aac0a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga371ff56fd83f05afbd3edf0ab5517997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga371ff56fd83f05afbd3edf0ab5517997">IS_I2S_CLK_SOURCE</a>(CLK)&#160;&#160;&#160;(((CLK) == <a class="el" href="group___i2_s___clock___source.html#ga0c05ac93269e36301e195bbd8daa8b7a">I2S_CLK_XTAL</a>))</td></tr>
<tr class="separator:ga371ff56fd83f05afbd3edf0ab5517997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97225d30040546aa852c236ceb3298da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga97225d30040546aa852c236ceb3298da">IS_I2S_MCLK_DIV</a>(SEL)</td></tr>
<tr class="separator:ga97225d30040546aa852c236ceb3298da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d25d697ee276d42c8db9b97b1346dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga83d25d697ee276d42c8db9b97b1346dd">IS_I2S_DEVICE_MODE</a>(DEVICE)&#160;&#160;&#160;(((DEVICE) == <a class="el" href="group___i2_s___device___mode.html#gafdeaf585e0a0ab0b214bd9ce065cc358">I2S_DeviceMode_Master</a>) || ((DEVICE) == <a class="el" href="group___i2_s___device___mode.html#gad9f10e8eba49f1cf1404c741af5542e8">I2S_DeviceMode_Slave</a>))</td></tr>
<tr class="separator:ga83d25d697ee276d42c8db9b97b1346dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga942c37b2c1274c4c5773ddcf8b46d9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga942c37b2c1274c4c5773ddcf8b46d9b5">IS_I2S_MODE</a>(MODE)&#160;&#160;&#160;(((MODE) == <a class="el" href="group___i2_s___mode.html#ga0756cf95d7f017cf4a3eb51b9365f8ec">I2S_MODE_TX</a>) || ((MODE) == <a class="el" href="group___i2_s___mode.html#gae2bb137dc8cdb8babf429fa0dfd5ce4d">I2S_MODE_RX</a>))</td></tr>
<tr class="separator:ga942c37b2c1274c4c5773ddcf8b46d9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a1d346e0b8589f319a90c3768da934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gac2a1d346e0b8589f319a90c3768da934">IS_I2S_CHANNEL_TYPE</a>(TYPE)&#160;&#160;&#160;(((TYPE) == <a class="el" href="group___i2_s___channel___type.html#gabd85d367ee95a7dc0bf3259746fb6f4d">I2S_Channel_Mono</a>) || ((TYPE) == <a class="el" href="group___i2_s___channel___type.html#gad18cc42e224d23473f8a0c9fe8e321bc">I2S_Channel_Stereo</a>))</td></tr>
<tr class="separator:gac2a1d346e0b8589f319a90c3768da934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac467da829eca4a5c4ce41a6abd2d8e81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gac467da829eca4a5c4ce41a6abd2d8e81">IS_I2S_DATA_FORMAT</a>(FORMAT)</td></tr>
<tr class="separator:gac467da829eca4a5c4ce41a6abd2d8e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e723a713c2a4cd9d096d5cbcdc18768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga8e723a713c2a4cd9d096d5cbcdc18768">IS_I2S_TX_BIT_SEQ</a>(SEQ)&#160;&#160;&#160;(((SEQ) == <a class="el" href="group___i2_s___tx___bit___sequence.html#ga2b813183e81dfb2de6b445f76bff24c1">I2S_TX_MSB_First</a>) || ((SEQ) == <a class="el" href="group___i2_s___tx___bit___sequence.html#ga23e09331b9f27ef3476fe28cf04c31e0">I2S_TX_LSB_First</a>))</td></tr>
<tr class="separator:ga8e723a713c2a4cd9d096d5cbcdc18768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71f13f5736e99e826720bcb84543064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gaa71f13f5736e99e826720bcb84543064">IS_I2S_RX_BIT_SEQ</a>(SEQ)&#160;&#160;&#160;(((SEQ) == <a class="el" href="group___i2_s___rx___bit___sequence.html#gad4727753da056229df92f01e14285092">I2S_RX_MSB_First</a>) || ((SEQ) == <a class="el" href="group___i2_s___rx___bit___sequence.html#ga4e0a42ddd5ab5017aeb98ccb37491c9f">I2S_RX_LSB_First</a>))</td></tr>
<tr class="separator:gaa71f13f5736e99e826720bcb84543064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeaa48246031c88c54d97cbe300e1870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gaeeaa48246031c88c54d97cbe300e1870">IS_I2S_DATA_WIDTH</a>(WIDTH)</td></tr>
<tr class="separator:gaeeaa48246031c88c54d97cbe300e1870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e403a303e04b36db15164e4b0e3dccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga1e403a303e04b36db15164e4b0e3dccc">IS_I2S_DMA_CMD</a>(CMD)&#160;&#160;&#160;(((CMD) == <a class="el" href="group___i2_s___d_m_a___cmd.html#gaa228a20144a903de051a92f288bfe9fb">I2S_DMA_ENABLE</a>) || ((CMD) == <a class="el" href="group___i2_s___d_m_a___cmd.html#ga87747a12b8874a9d37419d28af032234">I2S_DMA_DISABLE</a>))</td></tr>
<tr class="separator:ga1e403a303e04b36db15164e4b0e3dccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga800c2a6639b0229e3554aaae2ee29663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga800c2a6639b0229e3554aaae2ee29663">IS_I2S_TDM_MODE</a>(MODE)</td></tr>
<tr class="separator:ga800c2a6639b0229e3554aaae2ee29663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8999878b82f9eba928809bdeb3df922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gac8999878b82f9eba928809bdeb3df922">IS_I2S_CONTROL_MODE</a>(MODE)&#160;&#160;&#160;(((MODE) == <a class="el" href="group___i2_s___control___mode.html#ga4a89d994ff12cfeffaa636af4162cf21">I2S_ControlMode_MCU</a>) || ((MODE) == <a class="el" href="group___i2_s___control___mode.html#gaeb6e75005e961b1104c39ce6eb5640dd">I2S_ControlMode_DSP</a>))</td></tr>
<tr class="separator:gac8999878b82f9eba928809bdeb3df922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44cb8d3c160287c0cd5ab415ebb69160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga44cb8d3c160287c0cd5ab415ebb69160">IS_I2S_MCU_INT_CONFIG</a>(INT)</td></tr>
<tr class="separator:ga44cb8d3c160287c0cd5ab415ebb69160"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga57ffed370eb09ca88b5e91ce8e82f0d7"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__x3d___i2_s.html#gac772cdcbaa75c46fa1cd7da50e034495">t_i2s_tx_sel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga57ffed370eb09ca88b5e91ce8e82f0d7">T_I2S_TX_SEL</a></td></tr>
<tr class="separator:ga57ffed370eb09ca88b5e91ce8e82f0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b03ab000fe8b4490b7007ed90a21b12"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__x3d___i2_s.html#ga9660b561c10f2d839ff99e70d13e5418">t_i2s_rx_sel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga2b03ab000fe8b4490b7007ed90a21b12">T_I2S_RX_SEL</a></td></tr>
<tr class="separator:ga2b03ab000fe8b4490b7007ed90a21b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gac772cdcbaa75c46fa1cd7da50e034495"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#gac772cdcbaa75c46fa1cd7da50e034495">t_i2s_tx_sel</a> { <br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ggac772cdcbaa75c46fa1cd7da50e034495a1e2f2a9950e49553530dd107ff9394a2">I2S_TX_FIFO_0_REG_0_L</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ggac772cdcbaa75c46fa1cd7da50e034495ab1602c8ece591028e8561389a9b6f1da">I2S_TX_FIFO_0_REG_0_R</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ggac772cdcbaa75c46fa1cd7da50e034495acb765cb40ed1acdc45d1336d582e059f">I2S_TX_FIFO_0_REG_1_L</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ggac772cdcbaa75c46fa1cd7da50e034495a92a3a650dc979691cf2edf8537246edc">I2S_TX_FIFO_0_REG_1_R</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ggac772cdcbaa75c46fa1cd7da50e034495abebf06edb216959bd2631c11244d7809">I2S_TX_FIFO_1_REG_0_L</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ggac772cdcbaa75c46fa1cd7da50e034495a6efd5e1a84e3fda0ee5870b83eaba4ed">I2S_TX_FIFO_1_REG_0_R</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ggac772cdcbaa75c46fa1cd7da50e034495a94328cb0a20ca21079b394d7698d7436">I2S_TX_FIFO_1_REG_1_L</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ggac772cdcbaa75c46fa1cd7da50e034495a6844767847f112f35c819e99bdcd24ef">I2S_TX_FIFO_1_REG_1_R</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ggac772cdcbaa75c46fa1cd7da50e034495ab12e2aa074c3d92c4d22bfc2aad95607">I2S_TX_SEL_MAX</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ggac772cdcbaa75c46fa1cd7da50e034495a1e2f2a9950e49553530dd107ff9394a2">I2S_TX_FIFO_0_REG_0_L</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ggac772cdcbaa75c46fa1cd7da50e034495ab1602c8ece591028e8561389a9b6f1da">I2S_TX_FIFO_0_REG_0_R</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ggac772cdcbaa75c46fa1cd7da50e034495acb765cb40ed1acdc45d1336d582e059f">I2S_TX_FIFO_0_REG_1_L</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ggac772cdcbaa75c46fa1cd7da50e034495a92a3a650dc979691cf2edf8537246edc">I2S_TX_FIFO_0_REG_1_R</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ggac772cdcbaa75c46fa1cd7da50e034495abebf06edb216959bd2631c11244d7809">I2S_TX_FIFO_1_REG_0_L</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ggac772cdcbaa75c46fa1cd7da50e034495a6efd5e1a84e3fda0ee5870b83eaba4ed">I2S_TX_FIFO_1_REG_0_R</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ggac772cdcbaa75c46fa1cd7da50e034495a94328cb0a20ca21079b394d7698d7436">I2S_TX_FIFO_1_REG_1_L</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ggac772cdcbaa75c46fa1cd7da50e034495a6844767847f112f35c819e99bdcd24ef">I2S_TX_FIFO_1_REG_1_R</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ggac772cdcbaa75c46fa1cd7da50e034495ab12e2aa074c3d92c4d22bfc2aad95607">I2S_TX_SEL_MAX</a>
<br />
 }</td></tr>
<tr class="separator:gac772cdcbaa75c46fa1cd7da50e034495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9660b561c10f2d839ff99e70d13e5418"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x3d___i2_s.html#ga9660b561c10f2d839ff99e70d13e5418">t_i2s_rx_sel</a> { <br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#gga9660b561c10f2d839ff99e70d13e5418ac5138cbec7c2a30658e986df787f2f46">I2S_RX_CHANNEL_0</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#gga9660b561c10f2d839ff99e70d13e5418ae08a38d1097b9f4f9fd4c385dbad23f3">I2S_RX_CHANNEL_1</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#gga9660b561c10f2d839ff99e70d13e5418a3b8e7196441f908f4d4a8c0a7481a78d">I2S_RX_CHANNEL_2</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#gga9660b561c10f2d839ff99e70d13e5418a557b7660f37003e5aa867deb0eac99c5">I2S_RX_CHANNEL_3</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#gga9660b561c10f2d839ff99e70d13e5418a1f5701b424c277a8457c63e920c66eb0">I2S_RX_CHANNEL_4</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#gga9660b561c10f2d839ff99e70d13e5418a1ec62abb664159f88f15b144f76f293f">I2S_RX_CHANNEL_5</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#gga9660b561c10f2d839ff99e70d13e5418af6e4fd82b6cc750db67796b631105d25">I2S_RX_CHANNEL_6</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#gga9660b561c10f2d839ff99e70d13e5418a2fdda6b147988db0f4d33f8d527eac17">I2S_RX_CHANNEL_7</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#gga9660b561c10f2d839ff99e70d13e5418a62ae1eb33f5c9a19a9820dcaff4b2878">I2S_RX_SEL_MAX</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#gga9660b561c10f2d839ff99e70d13e5418ac5138cbec7c2a30658e986df787f2f46">I2S_RX_CHANNEL_0</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#gga9660b561c10f2d839ff99e70d13e5418ae08a38d1097b9f4f9fd4c385dbad23f3">I2S_RX_CHANNEL_1</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#gga9660b561c10f2d839ff99e70d13e5418a3b8e7196441f908f4d4a8c0a7481a78d">I2S_RX_CHANNEL_2</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#gga9660b561c10f2d839ff99e70d13e5418a557b7660f37003e5aa867deb0eac99c5">I2S_RX_CHANNEL_3</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#gga9660b561c10f2d839ff99e70d13e5418a1f5701b424c277a8457c63e920c66eb0">I2S_RX_CHANNEL_4</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#gga9660b561c10f2d839ff99e70d13e5418a1ec62abb664159f88f15b144f76f293f">I2S_RX_CHANNEL_5</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#gga9660b561c10f2d839ff99e70d13e5418af6e4fd82b6cc750db67796b631105d25">I2S_RX_CHANNEL_6</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#gga9660b561c10f2d839ff99e70d13e5418a2fdda6b147988db0f4d33f8d527eac17">I2S_RX_CHANNEL_7</a>, 
<br />
&#160;&#160;<a class="el" href="group__x3e___i2_s.html#gga9660b561c10f2d839ff99e70d13e5418a62ae1eb33f5c9a19a9820dcaff4b2878">I2S_RX_SEL_MAX</a>
<br />
 }</td></tr>
<tr class="separator:ga9660b561c10f2d839ff99e70d13e5418"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Manage the I2S peripheral functions. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga13034e79a6085d337d8d68d4f7acc2b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13034e79a6085d337d8d68d4f7acc2b0">&#9670;&nbsp;</a></span>TX_CH_DATA_SEL_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_CH_DATA_SEL_LEN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga226e8497d59f6d89fcd7a99c49b56306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga226e8497d59f6d89fcd7a99c49b56306">&#9670;&nbsp;</a></span>TX_CH_DATA_SEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_CH_DATA_SEL_MASK&#160;&#160;&#160;0xF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga433b801686192fb986a05350a265640b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga433b801686192fb986a05350a265640b">&#9670;&nbsp;</a></span>I2S0_REG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_REG_BASE&#160;&#160;&#160;0x40404000UL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e15423ee27f44786b59d0cb3dceda79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e15423ee27f44786b59d0cb3dceda79">&#9670;&nbsp;</a></span>I2S1_REG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S1_REG_BASE&#160;&#160;&#160;0x40504000UL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3c89bf69f4b7af67c14e6987004c9723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c89bf69f4b7af67c14e6987004c9723">&#9670;&nbsp;</a></span>I2S2_REG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S2_REG_BASE&#160;&#160;&#160;0x40400000UL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1a6e81a042d0e4f61c741941d3d220a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a6e81a042d0e4f61c741941d3d220a5">&#9670;&nbsp;</a></span>I2S3_REG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S3_REG_BASE&#160;&#160;&#160;0x40500000UL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaccd6f46c1ec38e8860a58bd8725ee3ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccd6f46c1ec38e8860a58bd8725ee3ff">&#9670;&nbsp;</a></span>I2S0_DSP_BUS_REG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_DSP_BUS_REG_BASE&#160;&#160;&#160;0xBE304000UL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad2ce561eef477c6568fabb5ecc728f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2ce561eef477c6568fabb5ecc728f3c">&#9670;&nbsp;</a></span>I2S1_DSP_BUS_REG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S1_DSP_BUS_REG_BASE&#160;&#160;&#160;0xBE404000UL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8535a2b9cbf3406c74e1591b17859088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8535a2b9cbf3406c74e1591b17859088">&#9670;&nbsp;</a></span>I2S2_DSP_BUS_REG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S2_DSP_BUS_REG_BASE&#160;&#160;&#160;0xBE300000UL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacdf3e52f1a4035930b14b59dbdfa999c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdf3e52f1a4035930b14b59dbdfa999c">&#9670;&nbsp;</a></span>I2S3_DSP_BUS_REG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S3_DSP_BUS_REG_BASE&#160;&#160;&#160;0xBE400000UL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad8505f9a7bac63b4beeebf845c10706b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8505f9a7bac63b4beeebf845c10706b">&#9670;&nbsp;</a></span>TX_FIFO_0_WR_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FIFO_0_WR_ADDR_OFFSET&#160;&#160;&#160;0x0800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gade048b02b0351cabd8a7032134d54ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade048b02b0351cabd8a7032134d54ea1">&#9670;&nbsp;</a></span>RX_FIFO_0_RD_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FIFO_0_RD_ADDR_OFFSET&#160;&#160;&#160;0x1800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga711bfc049e5064c4a7f100109ed3537f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga711bfc049e5064c4a7f100109ed3537f">&#9670;&nbsp;</a></span>TX_FIFO_1_WR_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FIFO_1_WR_ADDR_OFFSET&#160;&#160;&#160;0x2800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2c0b23f4a3040e3e5ad59939e03acfa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c0b23f4a3040e3e5ad59939e03acfa2">&#9670;&nbsp;</a></span>RX_FIFO_1_RD_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FIFO_1_RD_ADDR_OFFSET&#160;&#160;&#160;0x3800</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga994d8ab5ecd5d63dc2f9db50bf063a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga994d8ab5ecd5d63dc2f9db50bf063a80">&#9670;&nbsp;</a></span>I2S0_TX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_TX_ADDR&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga433b801686192fb986a05350a265640b">I2S0_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#gad8505f9a7bac63b4beeebf845c10706b">TX_FIFO_0_WR_ADDR_OFFSET</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac362fa2588153bf034bd80d1dd2aab06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac362fa2588153bf034bd80d1dd2aab06">&#9670;&nbsp;</a></span>I2S0_RX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_RX_ADDR&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga433b801686192fb986a05350a265640b">I2S0_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#gade048b02b0351cabd8a7032134d54ea1">RX_FIFO_0_RD_ADDR_OFFSET</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga717fb022e82531c02ec61d82675f492f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga717fb022e82531c02ec61d82675f492f">&#9670;&nbsp;</a></span>I2S0_FIFO1_TX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_FIFO1_TX_ADDR&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga433b801686192fb986a05350a265640b">I2S0_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#ga711bfc049e5064c4a7f100109ed3537f">TX_FIFO_1_WR_ADDR_OFFSET</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaac2cc22634ca951261c09f963e54d699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac2cc22634ca951261c09f963e54d699">&#9670;&nbsp;</a></span>I2S0_FIFO1_RX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_FIFO1_RX_ADDR&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga433b801686192fb986a05350a265640b">I2S0_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#ga2c0b23f4a3040e3e5ad59939e03acfa2">RX_FIFO_1_RD_ADDR_OFFSET</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4e522a3bcaabd3d0065fd5cb4aed72c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e522a3bcaabd3d0065fd5cb4aed72c3">&#9670;&nbsp;</a></span>I2S1_TX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S1_TX_ADDR&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga3e15423ee27f44786b59d0cb3dceda79">I2S1_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#gad8505f9a7bac63b4beeebf845c10706b">TX_FIFO_0_WR_ADDR_OFFSET</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9fa6ac804bc56c31eaa3dc703008cea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fa6ac804bc56c31eaa3dc703008cea9">&#9670;&nbsp;</a></span>I2S1_RX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S1_RX_ADDR&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga3e15423ee27f44786b59d0cb3dceda79">I2S1_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#gade048b02b0351cabd8a7032134d54ea1">RX_FIFO_0_RD_ADDR_OFFSET</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga48299f2b3a0b98534c4aa1f8faf6e8ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48299f2b3a0b98534c4aa1f8faf6e8ca">&#9670;&nbsp;</a></span>I2S1_FIFO1_TX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S1_FIFO1_TX_ADDR&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga3e15423ee27f44786b59d0cb3dceda79">I2S1_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#ga711bfc049e5064c4a7f100109ed3537f">TX_FIFO_1_WR_ADDR_OFFSET</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaca68edf45a2c234dd310c443358f2bc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca68edf45a2c234dd310c443358f2bc9">&#9670;&nbsp;</a></span>I2S1_FIFO1_RX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S1_FIFO1_RX_ADDR&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga3e15423ee27f44786b59d0cb3dceda79">I2S1_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#ga2c0b23f4a3040e3e5ad59939e03acfa2">RX_FIFO_1_RD_ADDR_OFFSET</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3a922b8567478ad314286e1f5316b77a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a922b8567478ad314286e1f5316b77a">&#9670;&nbsp;</a></span>I2S2_TX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S2_TX_ADDR&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga3c89bf69f4b7af67c14e6987004c9723">I2S2_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#gad8505f9a7bac63b4beeebf845c10706b">TX_FIFO_0_WR_ADDR_OFFSET</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad0053c80200ef1412b3369808dc51568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0053c80200ef1412b3369808dc51568">&#9670;&nbsp;</a></span>I2S2_RX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S2_RX_ADDR&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga3c89bf69f4b7af67c14e6987004c9723">I2S2_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#gade048b02b0351cabd8a7032134d54ea1">RX_FIFO_0_RD_ADDR_OFFSET</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga68b89452978abd9a840133663a4fcfe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68b89452978abd9a840133663a4fcfe7">&#9670;&nbsp;</a></span>I2S2_FIFO1_TX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S2_FIFO1_TX_ADDR&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga3c89bf69f4b7af67c14e6987004c9723">I2S2_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#ga711bfc049e5064c4a7f100109ed3537f">TX_FIFO_1_WR_ADDR_OFFSET</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa4debc9a8cb9c04dce70d545fe57a17c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4debc9a8cb9c04dce70d545fe57a17c">&#9670;&nbsp;</a></span>I2S2_FIFO1_RX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S2_FIFO1_RX_ADDR&#160;&#160;&#160;<a class="el" href="group__x3e___i2_s.html#ga3c89bf69f4b7af67c14e6987004c9723">I2S2_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#ga2c0b23f4a3040e3e5ad59939e03acfa2">RX_FIFO_1_RD_ADDR_OFFSET</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga51d77ece0d0f74fe927ac2e1f54252e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51d77ece0d0f74fe927ac2e1f54252e6">&#9670;&nbsp;</a></span>I2S3_TX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S3_TX_ADDR&#160;&#160;&#160;<a class="el" href="group__x3d___i2_s.html#ga1a6e81a042d0e4f61c741941d3d220a5">I2S3_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#gad8505f9a7bac63b4beeebf845c10706b">TX_FIFO_0_WR_ADDR_OFFSET</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaea321ead3423f8cb026e26f518fa54c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea321ead3423f8cb026e26f518fa54c1">&#9670;&nbsp;</a></span>I2S3_RX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S3_RX_ADDR&#160;&#160;&#160;<a class="el" href="group__x3d___i2_s.html#ga1a6e81a042d0e4f61c741941d3d220a5">I2S3_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#gade048b02b0351cabd8a7032134d54ea1">RX_FIFO_0_RD_ADDR_OFFSET</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafa56811bca3107d59e428739731dc356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa56811bca3107d59e428739731dc356">&#9670;&nbsp;</a></span>I2S3_FIFO1_TX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S3_FIFO1_TX_ADDR&#160;&#160;&#160;<a class="el" href="group__x3d___i2_s.html#ga1a6e81a042d0e4f61c741941d3d220a5">I2S3_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#ga711bfc049e5064c4a7f100109ed3537f">TX_FIFO_1_WR_ADDR_OFFSET</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0a2fa62c6d34d6a35364fa27862ea637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a2fa62c6d34d6a35364fa27862ea637">&#9670;&nbsp;</a></span>I2S3_FIFO1_RX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S3_FIFO1_RX_ADDR&#160;&#160;&#160;<a class="el" href="group__x3d___i2_s.html#ga1a6e81a042d0e4f61c741941d3d220a5">I2S3_REG_BASE</a> + <a class="el" href="group__x3d___i2_s.html#ga2c0b23f4a3040e3e5ad59939e03acfa2">RX_FIFO_1_RD_ADDR_OFFSET</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadb0838291c90975e284e5f6a112f5877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb0838291c90975e284e5f6a112f5877">&#9670;&nbsp;</a></span>I2S0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0&#160;&#160;&#160;((<a class="el" href="struct_i2_s___type_def.html">I2S_TypeDef</a>*) <a class="el" href="group__x3e___i2_s.html#ga433b801686192fb986a05350a265640b">I2S0_REG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac25cb745cc95783ffddab90843820582"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac25cb745cc95783ffddab90843820582">&#9670;&nbsp;</a></span>I2S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S1&#160;&#160;&#160;((<a class="el" href="struct_i2_s___type_def.html">I2S_TypeDef</a>*) <a class="el" href="group__x3e___i2_s.html#ga3e15423ee27f44786b59d0cb3dceda79">I2S1_REG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaebf42cce5bf5b6717ad2b4be3e1f53ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebf42cce5bf5b6717ad2b4be3e1f53ae">&#9670;&nbsp;</a></span>I2S2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S2&#160;&#160;&#160;((<a class="el" href="struct_i2_s___type_def.html">I2S_TypeDef</a>*) <a class="el" href="group__x3e___i2_s.html#ga3c89bf69f4b7af67c14e6987004c9723">I2S2_REG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabab404f66ea34fc6b25802b264cc3724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabab404f66ea34fc6b25802b264cc3724">&#9670;&nbsp;</a></span>I2S3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S3&#160;&#160;&#160;((<a class="el" href="struct_i2_s___type_def.html">I2S_TypeDef</a>*) <a class="el" href="group__x3d___i2_s.html#ga1a6e81a042d0e4f61c741941d3d220a5">I2S3_REG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0b5ed5f35c6914265eae1dcaad5aebf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b5ed5f35c6914265eae1dcaad5aebf6">&#9670;&nbsp;</a></span>I2S0_DSP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_DSP_MODE&#160;&#160;&#160;((<a class="el" href="struct_i2_s___type_def.html">I2S_TypeDef</a>*) <a class="el" href="group__x3d___i2_s.html#gaccd6f46c1ec38e8860a58bd8725ee3ff">I2S0_DSP_BUS_REG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga66cb756addeb3ce7040255b25e209065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66cb756addeb3ce7040255b25e209065">&#9670;&nbsp;</a></span>I2S1_DSP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S1_DSP_MODE&#160;&#160;&#160;((<a class="el" href="struct_i2_s___type_def.html">I2S_TypeDef</a>*) <a class="el" href="group__x3d___i2_s.html#gad2ce561eef477c6568fabb5ecc728f3c">I2S1_DSP_BUS_REG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac19fc230f179d5eee909445d49fbafcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac19fc230f179d5eee909445d49fbafcd">&#9670;&nbsp;</a></span>I2S2_DSP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S2_DSP_MODE&#160;&#160;&#160;((<a class="el" href="struct_i2_s___type_def.html">I2S_TypeDef</a>*) <a class="el" href="group__x3d___i2_s.html#ga8535a2b9cbf3406c74e1591b17859088">I2S2_DSP_BUS_REG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga91ab4a756807f99034689444a3a91c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91ab4a756807f99034689444a3a91c24">&#9670;&nbsp;</a></span>I2S3_DSP_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S3_DSP_MODE&#160;&#160;&#160;((<a class="el" href="struct_i2_s___type_def.html">I2S_TypeDef</a>*) <a class="el" href="group__x3d___i2_s.html#gacdf3e52f1a4035930b14b59dbdfa999c">I2S3_DSP_BUS_REG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad3b018a7c70a036faa114dbb2aac0a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3b018a7c70a036faa114dbb2aac0a3b">&#9670;&nbsp;</a></span>IS_I2S_ALL_PERIPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_I2S_ALL_PERIPH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="group__x3d___r_t_l876_x___exported___macros.html#gaa5836400e5bfac9d6f22bae7409cc16f">PERIPH</a></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((<a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#gaa5836400e5bfac9d6f22bae7409cc16f">PERIPH</a>) == <a class="code" href="group__x3d___i2_s.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a>) || ((<a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#gaa5836400e5bfac9d6f22bae7409cc16f">PERIPH</a>) == <a class="code" href="group__x3d___i2_s.html#gac25cb745cc95783ffddab90843820582">I2S1</a>) || \</div><div class="line">                                                     ((<a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#gaa5836400e5bfac9d6f22bae7409cc16f">PERIPH</a>) == <a class="code" href="group__x3d___i2_s.html#gac25cb745cc95783ffddab90843820582">I2S1</a>) || ((<a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#gaa5836400e5bfac9d6f22bae7409cc16f">PERIPH</a>) == <a class="code" href="group__x3d___i2_s.html#gabab404f66ea34fc6b25802b264cc3724">I2S3</a>))</div><div class="ttc" id="group__x3d___i2_s_html_gabab404f66ea34fc6b25802b264cc3724"><div class="ttname"><a href="group__x3d___i2_s.html#gabab404f66ea34fc6b25802b264cc3724">I2S3</a></div><div class="ttdeci">#define I2S3</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:74</div></div>
<div class="ttc" id="group__x3d___i2_s_html_gadb0838291c90975e284e5f6a112f5877"><div class="ttname"><a href="group__x3d___i2_s.html#gadb0838291c90975e284e5f6a112f5877">I2S0</a></div><div class="ttdeci">#define I2S0</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:71</div></div>
<div class="ttc" id="group__x3d___i2_s_html_gac25cb745cc95783ffddab90843820582"><div class="ttname"><a href="group__x3d___i2_s.html#gac25cb745cc95783ffddab90843820582">I2S1</a></div><div class="ttdeci">#define I2S1</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:72</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___macros_html_gaa5836400e5bfac9d6f22bae7409cc16f"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___macros.html#gaa5836400e5bfac9d6f22bae7409cc16f">PERIPH</a></div><div class="ttdeci">#define PERIPH</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4271</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga371ff56fd83f05afbd3edf0ab5517997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga371ff56fd83f05afbd3edf0ab5517997">&#9670;&nbsp;</a></span>IS_I2S_CLK_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_I2S_CLK_SOURCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">CLK</td><td>)</td>
          <td>&#160;&#160;&#160;(((CLK) == <a class="el" href="group___i2_s___clock___source.html#ga0c05ac93269e36301e195bbd8daa8b7a">I2S_CLK_XTAL</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga97225d30040546aa852c236ceb3298da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97225d30040546aa852c236ceb3298da">&#9670;&nbsp;</a></span>IS_I2S_MCLK_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_I2S_MCLK_DIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">SEL</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((SEL) == <a class="code" href="group___i2_s___master___clock___s_e_l.html#ga65c65cc07fe08abe373325e6575c1c8e">I2S_MCLK_DIV4</a>) || ((SEL) == <a class="code" href="group___i2_s___master___clock___s_e_l.html#gabea093f5ea199048ef3a2091e987f932">I2S_MCLK_DIV2</a>) || \</div><div class="line">                                                     ((SEL) == <a class="code" href="group___i2_s___master___clock___s_e_l.html#ga3a2ce40501011d16262b4f47b71db9a1">I2S_MCLK_DIV_NONE</a>))</div><div class="ttc" id="group___i2_s___master___clock___s_e_l_html_ga3a2ce40501011d16262b4f47b71db9a1"><div class="ttname"><a href="group___i2_s___master___clock___s_e_l.html#ga3a2ce40501011d16262b4f47b71db9a1">I2S_MCLK_DIV_NONE</a></div><div class="ttdeci">#define I2S_MCLK_DIV_NONE</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:168</div></div>
<div class="ttc" id="group___i2_s___master___clock___s_e_l_html_gabea093f5ea199048ef3a2091e987f932"><div class="ttname"><a href="group___i2_s___master___clock___s_e_l.html#gabea093f5ea199048ef3a2091e987f932">I2S_MCLK_DIV2</a></div><div class="ttdeci">#define I2S_MCLK_DIV2</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:167</div></div>
<div class="ttc" id="group___i2_s___master___clock___s_e_l_html_ga65c65cc07fe08abe373325e6575c1c8e"><div class="ttname"><a href="group___i2_s___master___clock___s_e_l.html#ga65c65cc07fe08abe373325e6575c1c8e">I2S_MCLK_DIV4</a></div><div class="ttdeci">#define I2S_MCLK_DIV4</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:166</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga83d25d697ee276d42c8db9b97b1346dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83d25d697ee276d42c8db9b97b1346dd">&#9670;&nbsp;</a></span>IS_I2S_DEVICE_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_I2S_DEVICE_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DEVICE</td><td>)</td>
          <td>&#160;&#160;&#160;(((DEVICE) == <a class="el" href="group___i2_s___device___mode.html#gafdeaf585e0a0ab0b214bd9ce065cc358">I2S_DeviceMode_Master</a>) || ((DEVICE) == <a class="el" href="group___i2_s___device___mode.html#gad9f10e8eba49f1cf1404c741af5542e8">I2S_DeviceMode_Slave</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga942c37b2c1274c4c5773ddcf8b46d9b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga942c37b2c1274c4c5773ddcf8b46d9b5">&#9670;&nbsp;</a></span>IS_I2S_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_I2S_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">MODE</td><td>)</td>
          <td>&#160;&#160;&#160;(((MODE) == <a class="el" href="group___i2_s___mode.html#ga0756cf95d7f017cf4a3eb51b9365f8ec">I2S_MODE_TX</a>) || ((MODE) == <a class="el" href="group___i2_s___mode.html#gae2bb137dc8cdb8babf429fa0dfd5ce4d">I2S_MODE_RX</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac2a1d346e0b8589f319a90c3768da934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2a1d346e0b8589f319a90c3768da934">&#9670;&nbsp;</a></span>IS_I2S_CHANNEL_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_I2S_CHANNEL_TYPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TYPE</td><td>)</td>
          <td>&#160;&#160;&#160;(((TYPE) == <a class="el" href="group___i2_s___channel___type.html#gabd85d367ee95a7dc0bf3259746fb6f4d">I2S_Channel_Mono</a>) || ((TYPE) == <a class="el" href="group___i2_s___channel___type.html#gad18cc42e224d23473f8a0c9fe8e321bc">I2S_Channel_Stereo</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac467da829eca4a5c4ce41a6abd2d8e81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac467da829eca4a5c4ce41a6abd2d8e81">&#9670;&nbsp;</a></span>IS_I2S_DATA_FORMAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_I2S_DATA_FORMAT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">FORMAT</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((FORMAT) == <a class="code" href="group___i2_s___format___mode.html#gab33e04fac1325ca69d8193bff9ca9794">I2S_Mode</a>) || ((FORMAT) == <a class="code" href="group___i2_s___format___mode.html#ga8e5a147ab613b555edd0ea250af0df22">Left_Justified_Mode</a>) || \</div><div class="line">                                                     ((FORMAT) == <a class="code" href="group___i2_s___format___mode.html#ga1fb2b6146ad67b7a9fbc7c9fc8c916e6">PCM_Mode_A</a>) || ((FORMAT) == <a class="code" href="group___i2_s___format___mode.html#ga7967c9b2aeb94ba9497e32c43ab9133f">PCM_Mode_B</a>))</div><div class="ttc" id="group___i2_s___format___mode_html_gab33e04fac1325ca69d8193bff9ca9794"><div class="ttname"><a href="group___i2_s___format___mode.html#gab33e04fac1325ca69d8193bff9ca9794">I2S_Mode</a></div><div class="ttdeci">#define I2S_Mode</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:205</div></div>
<div class="ttc" id="group___i2_s___format___mode_html_ga1fb2b6146ad67b7a9fbc7c9fc8c916e6"><div class="ttname"><a href="group___i2_s___format___mode.html#ga1fb2b6146ad67b7a9fbc7c9fc8c916e6">PCM_Mode_A</a></div><div class="ttdeci">#define PCM_Mode_A</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:207</div></div>
<div class="ttc" id="group___i2_s___format___mode_html_ga8e5a147ab613b555edd0ea250af0df22"><div class="ttname"><a href="group___i2_s___format___mode.html#ga8e5a147ab613b555edd0ea250af0df22">Left_Justified_Mode</a></div><div class="ttdeci">#define Left_Justified_Mode</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:206</div></div>
<div class="ttc" id="group___i2_s___format___mode_html_ga7967c9b2aeb94ba9497e32c43ab9133f"><div class="ttname"><a href="group___i2_s___format___mode.html#ga7967c9b2aeb94ba9497e32c43ab9133f">PCM_Mode_B</a></div><div class="ttdeci">#define PCM_Mode_B</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:208</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga8e723a713c2a4cd9d096d5cbcdc18768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e723a713c2a4cd9d096d5cbcdc18768">&#9670;&nbsp;</a></span>IS_I2S_TX_BIT_SEQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_I2S_TX_BIT_SEQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">SEQ</td><td>)</td>
          <td>&#160;&#160;&#160;(((SEQ) == <a class="el" href="group___i2_s___tx___bit___sequence.html#ga2b813183e81dfb2de6b445f76bff24c1">I2S_TX_MSB_First</a>) || ((SEQ) == <a class="el" href="group___i2_s___tx___bit___sequence.html#ga23e09331b9f27ef3476fe28cf04c31e0">I2S_TX_LSB_First</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa71f13f5736e99e826720bcb84543064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa71f13f5736e99e826720bcb84543064">&#9670;&nbsp;</a></span>IS_I2S_RX_BIT_SEQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_I2S_RX_BIT_SEQ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">SEQ</td><td>)</td>
          <td>&#160;&#160;&#160;(((SEQ) == <a class="el" href="group___i2_s___rx___bit___sequence.html#gad4727753da056229df92f01e14285092">I2S_RX_MSB_First</a>) || ((SEQ) == <a class="el" href="group___i2_s___rx___bit___sequence.html#ga4e0a42ddd5ab5017aeb98ccb37491c9f">I2S_RX_LSB_First</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeeaa48246031c88c54d97cbe300e1870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeeaa48246031c88c54d97cbe300e1870">&#9670;&nbsp;</a></span>IS_I2S_DATA_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_I2S_DATA_WIDTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">WIDTH</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((WIDTH) == <a class="code" href="group___i2_s___data___width.html#gad21e442a38454c57bb3e733e3a09f005">I2S_Width_16Bits</a>) || ((WIDTH) == <a class="code" href="group___i2_s___data___width.html#gaf9e85880d77eabaee38ae8975c080914">I2S_Width_24Bits</a>) || \</div><div class="line">                                                     ((WIDTH) == <a class="code" href="group___i2_s___data___width.html#ga242e7cdd744f1be0fe0582d0d9311303">I2S_Width_8Bits</a>)  || ((WIDTH) == <a class="code" href="group___i2_s___data___width.html#gaf3b72d7321384dac2ee15c1bdd31fdfb">I2S_Width_20Bits</a>) || \</div><div class="line">                                                     ((WIDTH) == <a class="code" href="group___i2_s___data___width.html#ga93e24fb61326eb5e3603c1ab6f98ad00">I2S_Width_32Bits</a>))</div><div class="ttc" id="group___i2_s___data___width_html_gad21e442a38454c57bb3e733e3a09f005"><div class="ttname"><a href="group___i2_s___data___width.html#gad21e442a38454c57bb3e733e3a09f005">I2S_Width_16Bits</a></div><div class="ttdeci">#define I2S_Width_16Bits</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:235</div></div>
<div class="ttc" id="group___i2_s___data___width_html_gaf9e85880d77eabaee38ae8975c080914"><div class="ttname"><a href="group___i2_s___data___width.html#gaf9e85880d77eabaee38ae8975c080914">I2S_Width_24Bits</a></div><div class="ttdeci">#define I2S_Width_24Bits</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:237</div></div>
<div class="ttc" id="group___i2_s___data___width_html_ga242e7cdd744f1be0fe0582d0d9311303"><div class="ttname"><a href="group___i2_s___data___width.html#ga242e7cdd744f1be0fe0582d0d9311303">I2S_Width_8Bits</a></div><div class="ttdeci">#define I2S_Width_8Bits</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:238</div></div>
<div class="ttc" id="group___i2_s___data___width_html_gaf3b72d7321384dac2ee15c1bdd31fdfb"><div class="ttname"><a href="group___i2_s___data___width.html#gaf3b72d7321384dac2ee15c1bdd31fdfb">I2S_Width_20Bits</a></div><div class="ttdeci">#define I2S_Width_20Bits</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:236</div></div>
<div class="ttc" id="group___i2_s___data___width_html_ga93e24fb61326eb5e3603c1ab6f98ad00"><div class="ttname"><a href="group___i2_s___data___width.html#ga93e24fb61326eb5e3603c1ab6f98ad00">I2S_Width_32Bits</a></div><div class="ttdeci">#define I2S_Width_32Bits</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:239</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga1e403a303e04b36db15164e4b0e3dccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e403a303e04b36db15164e4b0e3dccc">&#9670;&nbsp;</a></span>IS_I2S_DMA_CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_I2S_DMA_CMD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">CMD</td><td>)</td>
          <td>&#160;&#160;&#160;(((CMD) == <a class="el" href="group___i2_s___d_m_a___cmd.html#gaa228a20144a903de051a92f288bfe9fb">I2S_DMA_ENABLE</a>) || ((CMD) == <a class="el" href="group___i2_s___d_m_a___cmd.html#ga87747a12b8874a9d37419d28af032234">I2S_DMA_DISABLE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga800c2a6639b0229e3554aaae2ee29663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga800c2a6639b0229e3554aaae2ee29663">&#9670;&nbsp;</a></span>IS_I2S_TDM_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_I2S_TDM_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">MODE</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((MODE) == <a class="code" href="group___i2_s___t_d_m___mode.html#ga5bae7bfff1b814cff5e00e99de1b876e">I2S_TDM_DISABLE</a>) || ((MODE) == <a class="code" href="group___i2_s___t_d_m___mode.html#ga145b6c15e3219bedec90a78de3e24a68">I2S_TDM_MODE_4</a>) || \</div><div class="line">                                                     ((MODE) == <a class="code" href="group___i2_s___t_d_m___mode.html#ga23ebab09b9df53b3b93e1ac238cf4e8a">I2S_TDM_MODE_6</a>)  || ((MODE) == <a class="code" href="group___i2_s___t_d_m___mode.html#gad8e988e16a3e1e38d09b50efd3da3b4b">I2S_TDM_MODE_8</a>))</div><div class="ttc" id="group___i2_s___t_d_m___mode_html_ga145b6c15e3219bedec90a78de3e24a68"><div class="ttname"><a href="group___i2_s___t_d_m___mode.html#ga145b6c15e3219bedec90a78de3e24a68">I2S_TDM_MODE_4</a></div><div class="ttdeci">#define I2S_TDM_MODE_4</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:259</div></div>
<div class="ttc" id="group___i2_s___t_d_m___mode_html_gad8e988e16a3e1e38d09b50efd3da3b4b"><div class="ttname"><a href="group___i2_s___t_d_m___mode.html#gad8e988e16a3e1e38d09b50efd3da3b4b">I2S_TDM_MODE_8</a></div><div class="ttdeci">#define I2S_TDM_MODE_8</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:261</div></div>
<div class="ttc" id="group___i2_s___t_d_m___mode_html_ga23ebab09b9df53b3b93e1ac238cf4e8a"><div class="ttname"><a href="group___i2_s___t_d_m___mode.html#ga23ebab09b9df53b3b93e1ac238cf4e8a">I2S_TDM_MODE_6</a></div><div class="ttdeci">#define I2S_TDM_MODE_6</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:260</div></div>
<div class="ttc" id="group___i2_s___t_d_m___mode_html_ga5bae7bfff1b814cff5e00e99de1b876e"><div class="ttname"><a href="group___i2_s___t_d_m___mode.html#ga5bae7bfff1b814cff5e00e99de1b876e">I2S_TDM_DISABLE</a></div><div class="ttdeci">#define I2S_TDM_DISABLE</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:258</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gac8999878b82f9eba928809bdeb3df922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8999878b82f9eba928809bdeb3df922">&#9670;&nbsp;</a></span>IS_I2S_CONTROL_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_I2S_CONTROL_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">MODE</td><td>)</td>
          <td>&#160;&#160;&#160;(((MODE) == <a class="el" href="group___i2_s___control___mode.html#ga4a89d994ff12cfeffaa636af4162cf21">I2S_ControlMode_MCU</a>) || ((MODE) == <a class="el" href="group___i2_s___control___mode.html#gaeb6e75005e961b1104c39ce6eb5640dd">I2S_ControlMode_DSP</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga44cb8d3c160287c0cd5ab415ebb69160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44cb8d3c160287c0cd5ab415ebb69160">&#9670;&nbsp;</a></span>IS_I2S_MCU_INT_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_I2S_MCU_INT_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">INT</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((INT) == <a class="code" href="group___i2_s___interrupt.html#gaea8fd461ac092bf79b36e88c7deefab9">I2S_MCU_INT_TX_IDLE</a>) || ((INT) == <a class="code" href="group___i2_s___interrupt.html#ga16650e87902a2677df761575d622a372">I2S_MCU_INT_RX_EMPTY</a>) || \</div><div class="line">                                                     ((INT) == <a class="code" href="group___i2_s___interrupt.html#ga60cf18fc768ea83f4642b33ce339b6cf">I2S_MCU_INT_TX_EMPTY</a>) || ((INT) == <a class="code" href="group___i2_s___interrupt.html#ga4fce269614e975e6db04c2a15095b2d3">I2S_MCU_INT_RX_FULL</a>) || \</div><div class="line">                                                     ((INT) == <a class="code" href="group___i2_s___interrupt.html#ga96155eb44698a3dcb6f8ad18cd6db31f">I2S_MCU_INT_TX_FULL</a>) || ((INT) == <a class="code" href="group___i2_s___interrupt.html#ga1855698a9611c95129b283077f289a1d">I2S_MCU_INT_RX_READY</a>) || \</div><div class="line">                                                     ((INT) == <a class="code" href="group___i2_s___interrupt.html#ga239cadbce4c2e45a1bfe4b0231079513">I2S_MCU_INT_TX_READY</a>))</div><div class="ttc" id="group___i2_s___interrupt_html_gaea8fd461ac092bf79b36e88c7deefab9"><div class="ttname"><a href="group___i2_s___interrupt.html#gaea8fd461ac092bf79b36e88c7deefab9">I2S_MCU_INT_TX_IDLE</a></div><div class="ttdeci">#define I2S_MCU_INT_TX_IDLE</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:279</div></div>
<div class="ttc" id="group___i2_s___interrupt_html_ga96155eb44698a3dcb6f8ad18cd6db31f"><div class="ttname"><a href="group___i2_s___interrupt.html#ga96155eb44698a3dcb6f8ad18cd6db31f">I2S_MCU_INT_TX_FULL</a></div><div class="ttdeci">#define I2S_MCU_INT_TX_FULL</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:283</div></div>
<div class="ttc" id="group___i2_s___interrupt_html_ga1855698a9611c95129b283077f289a1d"><div class="ttname"><a href="group___i2_s___interrupt.html#ga1855698a9611c95129b283077f289a1d">I2S_MCU_INT_RX_READY</a></div><div class="ttdeci">#define I2S_MCU_INT_RX_READY</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:284</div></div>
<div class="ttc" id="group___i2_s___interrupt_html_ga4fce269614e975e6db04c2a15095b2d3"><div class="ttname"><a href="group___i2_s___interrupt.html#ga4fce269614e975e6db04c2a15095b2d3">I2S_MCU_INT_RX_FULL</a></div><div class="ttdeci">#define I2S_MCU_INT_RX_FULL</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:282</div></div>
<div class="ttc" id="group___i2_s___interrupt_html_ga16650e87902a2677df761575d622a372"><div class="ttname"><a href="group___i2_s___interrupt.html#ga16650e87902a2677df761575d622a372">I2S_MCU_INT_RX_EMPTY</a></div><div class="ttdeci">#define I2S_MCU_INT_RX_EMPTY</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:280</div></div>
<div class="ttc" id="group___i2_s___interrupt_html_ga60cf18fc768ea83f4642b33ce339b6cf"><div class="ttname"><a href="group___i2_s___interrupt.html#ga60cf18fc768ea83f4642b33ce339b6cf">I2S_MCU_INT_TX_EMPTY</a></div><div class="ttdeci">#define I2S_MCU_INT_TX_EMPTY</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:281</div></div>
<div class="ttc" id="group___i2_s___interrupt_html_ga239cadbce4c2e45a1bfe4b0231079513"><div class="ttname"><a href="group___i2_s___interrupt.html#ga239cadbce4c2e45a1bfe4b0231079513">I2S_MCU_INT_TX_READY</a></div><div class="ttdeci">#define I2S_MCU_INT_TX_READY</div><div class="ttdef"><b>Definition:</b> rtl876x_i2s.h:285</div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga57ffed370eb09ca88b5e91ce8e82f0d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57ffed370eb09ca88b5e91ce8e82f0d7">&#9670;&nbsp;</a></span>T_I2S_TX_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__x3d___i2_s.html#gac772cdcbaa75c46fa1cd7da50e034495">t_i2s_tx_sel</a>  <a class="el" href="group__x3d___i2_s.html#ga57ffed370eb09ca88b5e91ce8e82f0d7">T_I2S_TX_SEL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2b03ab000fe8b4490b7007ed90a21b12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b03ab000fe8b4490b7007ed90a21b12">&#9670;&nbsp;</a></span>T_I2S_RX_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__x3d___i2_s.html#ga9660b561c10f2d839ff99e70d13e5418">t_i2s_rx_sel</a>  <a class="el" href="group__x3d___i2_s.html#ga2b03ab000fe8b4490b7007ed90a21b12">T_I2S_RX_SEL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gac772cdcbaa75c46fa1cd7da50e034495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac772cdcbaa75c46fa1cd7da50e034495">&#9670;&nbsp;</a></span>t_i2s_tx_sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__x3d___i2_s.html#gac772cdcbaa75c46fa1cd7da50e034495">t_i2s_tx_sel</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggac772cdcbaa75c46fa1cd7da50e034495a1e2f2a9950e49553530dd107ff9394a2"></a>I2S_TX_FIFO_0_REG_0_L&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggac772cdcbaa75c46fa1cd7da50e034495ab1602c8ece591028e8561389a9b6f1da"></a>I2S_TX_FIFO_0_REG_0_R&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggac772cdcbaa75c46fa1cd7da50e034495acb765cb40ed1acdc45d1336d582e059f"></a>I2S_TX_FIFO_0_REG_1_L&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggac772cdcbaa75c46fa1cd7da50e034495a92a3a650dc979691cf2edf8537246edc"></a>I2S_TX_FIFO_0_REG_1_R&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggac772cdcbaa75c46fa1cd7da50e034495abebf06edb216959bd2631c11244d7809"></a>I2S_TX_FIFO_1_REG_0_L&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggac772cdcbaa75c46fa1cd7da50e034495a6efd5e1a84e3fda0ee5870b83eaba4ed"></a>I2S_TX_FIFO_1_REG_0_R&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggac772cdcbaa75c46fa1cd7da50e034495a94328cb0a20ca21079b394d7698d7436"></a>I2S_TX_FIFO_1_REG_1_L&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggac772cdcbaa75c46fa1cd7da50e034495a6844767847f112f35c819e99bdcd24ef"></a>I2S_TX_FIFO_1_REG_1_R&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggac772cdcbaa75c46fa1cd7da50e034495ab12e2aa074c3d92c4d22bfc2aad95607"></a>I2S_TX_SEL_MAX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggac772cdcbaa75c46fa1cd7da50e034495a1e2f2a9950e49553530dd107ff9394a2"></a>I2S_TX_FIFO_0_REG_0_L&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggac772cdcbaa75c46fa1cd7da50e034495ab1602c8ece591028e8561389a9b6f1da"></a>I2S_TX_FIFO_0_REG_0_R&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggac772cdcbaa75c46fa1cd7da50e034495acb765cb40ed1acdc45d1336d582e059f"></a>I2S_TX_FIFO_0_REG_1_L&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggac772cdcbaa75c46fa1cd7da50e034495a92a3a650dc979691cf2edf8537246edc"></a>I2S_TX_FIFO_0_REG_1_R&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggac772cdcbaa75c46fa1cd7da50e034495abebf06edb216959bd2631c11244d7809"></a>I2S_TX_FIFO_1_REG_0_L&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggac772cdcbaa75c46fa1cd7da50e034495a6efd5e1a84e3fda0ee5870b83eaba4ed"></a>I2S_TX_FIFO_1_REG_0_R&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggac772cdcbaa75c46fa1cd7da50e034495a94328cb0a20ca21079b394d7698d7436"></a>I2S_TX_FIFO_1_REG_1_L&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggac772cdcbaa75c46fa1cd7da50e034495a6844767847f112f35c819e99bdcd24ef"></a>I2S_TX_FIFO_1_REG_1_R&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ggac772cdcbaa75c46fa1cd7da50e034495ab12e2aa074c3d92c4d22bfc2aad95607"></a>I2S_TX_SEL_MAX&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="ga9660b561c10f2d839ff99e70d13e5418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9660b561c10f2d839ff99e70d13e5418">&#9670;&nbsp;</a></span>t_i2s_rx_sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__x3d___i2_s.html#ga9660b561c10f2d839ff99e70d13e5418">t_i2s_rx_sel</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga9660b561c10f2d839ff99e70d13e5418ac5138cbec7c2a30658e986df787f2f46"></a>I2S_RX_CHANNEL_0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga9660b561c10f2d839ff99e70d13e5418ae08a38d1097b9f4f9fd4c385dbad23f3"></a>I2S_RX_CHANNEL_1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga9660b561c10f2d839ff99e70d13e5418a3b8e7196441f908f4d4a8c0a7481a78d"></a>I2S_RX_CHANNEL_2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga9660b561c10f2d839ff99e70d13e5418a557b7660f37003e5aa867deb0eac99c5"></a>I2S_RX_CHANNEL_3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga9660b561c10f2d839ff99e70d13e5418a1f5701b424c277a8457c63e920c66eb0"></a>I2S_RX_CHANNEL_4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga9660b561c10f2d839ff99e70d13e5418a1ec62abb664159f88f15b144f76f293f"></a>I2S_RX_CHANNEL_5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga9660b561c10f2d839ff99e70d13e5418af6e4fd82b6cc750db67796b631105d25"></a>I2S_RX_CHANNEL_6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga9660b561c10f2d839ff99e70d13e5418a2fdda6b147988db0f4d33f8d527eac17"></a>I2S_RX_CHANNEL_7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga9660b561c10f2d839ff99e70d13e5418a62ae1eb33f5c9a19a9820dcaff4b2878"></a>I2S_RX_SEL_MAX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga9660b561c10f2d839ff99e70d13e5418ac5138cbec7c2a30658e986df787f2f46"></a>I2S_RX_CHANNEL_0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga9660b561c10f2d839ff99e70d13e5418ae08a38d1097b9f4f9fd4c385dbad23f3"></a>I2S_RX_CHANNEL_1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga9660b561c10f2d839ff99e70d13e5418a3b8e7196441f908f4d4a8c0a7481a78d"></a>I2S_RX_CHANNEL_2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga9660b561c10f2d839ff99e70d13e5418a557b7660f37003e5aa867deb0eac99c5"></a>I2S_RX_CHANNEL_3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga9660b561c10f2d839ff99e70d13e5418a1f5701b424c277a8457c63e920c66eb0"></a>I2S_RX_CHANNEL_4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga9660b561c10f2d839ff99e70d13e5418a1ec62abb664159f88f15b144f76f293f"></a>I2S_RX_CHANNEL_5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga9660b561c10f2d839ff99e70d13e5418af6e4fd82b6cc750db67796b631105d25"></a>I2S_RX_CHANNEL_6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga9660b561c10f2d839ff99e70d13e5418a2fdda6b147988db0f4d33f8d527eac17"></a>I2S_RX_CHANNEL_7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga9660b561c10f2d839ff99e70d13e5418a62ae1eb33f5c9a19a9820dcaff4b2878"></a>I2S_RX_SEL_MAX&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
</div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
