{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1433863653480 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE4_DDR2 EP4SGX530KH40C2 " "Selected device EP4SGX530KH40C2 for design \"DE4_DDR2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1433863653979 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1433863654170 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1433863654170 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1433863656824 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX230KF40C2 " "Device EP4SGX230KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433863658443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX180KF40C2 " "Device EP4SGX180KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433863658443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX290KF40C2 " "Device EP4SGX290KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433863658443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX360KF40C2 " "Device EP4SGX360KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433863658443 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1433863658443 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ W30 " "Pin ~ALTERA_DATA0~ is reserved at location W30" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 67964 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1433863658484 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1433863658484 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1433863658488 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1433863658713 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "1 " "Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PLL_CLKIN_p PLL_CLKIN_p(n) " "Pin \"PLL_CLKIN_p\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PLL_CLKIN_p(n)\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PLL_CLKIN_p } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PLL_CLKIN_p" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 140 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_CLKIN_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1022 9224 9983 0} { 0 { 0 ""} 0 67966 9224 9983 0}  }  } } { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PLL_CLKIN_p(n) } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_CLKIN_p(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433863661709 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1433863661709 ""}
{ "Warning" "WFOCT_OCT_ENABLE_PARALLEL_TERMINATION_AUTOCORRECT" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0 " "On-chip termination control block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0\" parameter enable_parallel_termination changed to true" {  } {  } 0 174050 "On-chip termination control block \"%1!s!\" parameter enable_parallel_termination changed to true" 0 0 "Fitter" 0 -1 1433863661721 ""}
{ "Warning" "WFSAC_FSAC_INVALID_GLOBAL_DESTINATION" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[2\] DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_dll_stratixiv:dll0\|dll_wys_m " "Ignored Global Signal option assignment from source signal DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[2\] to destination signal DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_dll_stratixiv:dll0\|dll_wys_m -- destination cannot use global signals" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" 67 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_dll_stratixiv:dll0|dll_wys_m~UPNDNOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 9374 9224 9983 0} { 0 { 0 ""} 0 854 9224 9983 0}  }  } } { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_blj3:auto_generated|clk[0] } "NODE_NAME" } }  } 0 176327 "Ignored Global Signal option assignment from source signal %1!s! to destination signal %2!s! -- destination cannot use global signals" 0 0 "Fitter" 0 -1 1433863663063 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|pll1 Top/Bottom PLL " "Implemented PLL \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|pll1\" as Top/Bottom PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\] port" {  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 30 0 0 } } { "" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1433863664266 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[1\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 30 0 0 } } { "" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 855 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1433863664266 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[2\] 8 1 90 625 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 90 degrees (625 ps) for DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 30 0 0 } } { "" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 856 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1433863664266 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[3\] 4 1 270 3750 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 270 degrees (3750 ps) for DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 30 0 0 } } { "" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 857 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1433863664266 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[4\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 30 2 0 } } { "" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 18259 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1433863664266 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[5\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[5\] port" {  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 30 0 0 } } { "" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 858 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1433863664266 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[6\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[6\] port" {  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 30 0 0 } } { "" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 859 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1433863664266 ""}  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 30 0 0 } } { "" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1433863664266 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433863666574 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1433863666574 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1433863667007 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_reset_controller.sdc 17 *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr pin " "Ignored filter at altera_reset_controller.sdc(17): *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr could not be matched with a pin" {  } { { "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1433863667040 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_reset_controller.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at altera_reset_controller.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\] " "set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\]" {  } { { "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1433863667041 ""}  } { { "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1433863667041 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1433863667075 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1433863667203 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1433863667209 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_sequencer_cpu.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_sequencer_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1433863669258 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_DDR2.sdc " "Reading SDC File: 'DE4_DDR2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1433863669261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE4_DDR2.sdc 9 Incorrect assignment for clock.  Source node: OSC_50_Bank3 already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_clock at DE4_DDR2.sdc(9): Incorrect assignment for clock.  Source node: OSC_50_Bank3 already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK_M1 -period \"50 MHZ\" \[get_ports OSC_50_Bank3\] " "create_clock -name CLK_M1 -period \"50 MHZ\" \[get_ports OSC_50_Bank3\]" {  } { { "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_DDR2.sdc" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_DDR2.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669262 ""}  } { { "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_DDR2.sdc" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_DDR2.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1433863669262 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1433863669267 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1433863669267 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1433863669267 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1433863669267 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1433863669267 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1433863669267 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1433863669267 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1433863669267 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433863669428 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1433863669428 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1433863670268 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1433863670268 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433863670313 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1433863670313 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1433863670317 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 47 clocks " "Found 47 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       CLK_M2 " "  20.000       CLK_M2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_clk\[0\] " "   2.500 M1_DDR2_clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_clk\[1\] " "   2.500 M1_DDR2_clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_clk_n\[0\] " "   2.500 M1_DDR2_clk_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_clk_n\[1\] " "   2.500 M1_DDR2_clk_n\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[0\]_IN " "   2.500 M1_DDR2_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[0\]_OUT " "   2.500 M1_DDR2_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[1\]_IN " "   2.500 M1_DDR2_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[1\]_OUT " "   2.500 M1_DDR2_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[2\]_IN " "   2.500 M1_DDR2_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[2\]_OUT " "   2.500 M1_DDR2_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[3\]_IN " "   2.500 M1_DDR2_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[3\]_OUT " "   2.500 M1_DDR2_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[4\]_IN " "   2.500 M1_DDR2_dqs\[4\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[4\]_OUT " "   2.500 M1_DDR2_dqs\[4\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[5\]_IN " "   2.500 M1_DDR2_dqs\[5\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[5\]_OUT " "   2.500 M1_DDR2_dqs\[5\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[6\]_IN " "   2.500 M1_DDR2_dqs\[6\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[6\]_OUT " "   2.500 M1_DDR2_dqs\[6\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[7\]_IN " "   2.500 M1_DDR2_dqs\[7\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[7\]_OUT " "   2.500 M1_DDR2_dqs\[7\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[0\]_OUT " "   2.500 M1_DDR2_dqsn\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[1\]_OUT " "   2.500 M1_DDR2_dqsn\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[2\]_OUT " "   2.500 M1_DDR2_dqsn\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[3\]_OUT " "   2.500 M1_DDR2_dqsn\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[4\]_OUT " "   2.500 M1_DDR2_dqsn\[4\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[5\]_OUT " "   2.500 M1_DDR2_dqsn\[5\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[6\]_OUT " "   2.500 M1_DDR2_dqsn\[6\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[7\]_OUT " "   2.500 M1_DDR2_dqsn\[7\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 OSC_50_Bank3 " "  20.000 OSC_50_Bank3" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk " "   5.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk " "   5.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_half_clk " "  10.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_half_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock " "  10.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock " "  40.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_mem_clk " "   2.500 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_mem_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk " "   2.500 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|mem_if_ddr2_emif\|div_clock_0 " "   5.000 u0\|mem_if_ddr2_emif\|div_clock_0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|mem_if_ddr2_emif\|div_clock_1 " "   5.000 u0\|mem_if_ddr2_emif\|div_clock_1" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|mem_if_ddr2_emif\|div_clock_2 " "   5.000 u0\|mem_if_ddr2_emif\|div_clock_2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|mem_if_ddr2_emif\|div_clock_3 " "   5.000 u0\|mem_if_ddr2_emif\|div_clock_3" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|mem_if_ddr2_emif\|div_clock_4 " "   5.000 u0\|mem_if_ddr2_emif\|div_clock_4" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|mem_if_ddr2_emif\|div_clock_5 " "   5.000 u0\|mem_if_ddr2_emif\|div_clock_5" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|mem_if_ddr2_emif\|div_clock_6 " "   5.000 u0\|mem_if_ddr2_emif\|div_clock_6" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|mem_if_ddr2_emif\|div_clock_7 " "   5.000 u0\|mem_if_ddr2_emif\|div_clock_7" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|mem_if_ddr2_emif\|memphy_leveling_clk " "   2.500 u0\|mem_if_ddr2_emif\|memphy_leveling_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433863670319 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1433863670319 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\] (placed in counter C0 of PLL_B1) " "Automatically promoted node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\] (placed in counter C0 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433863675032 ""}  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_blj3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433863675032 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[1\] (placed in counter C2 of PLL_B1) " "Promoted node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[1\] (placed in counter C2 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433863675032 ""}  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_blj3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433863675032 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[2\] (placed in counter C1 of PLL_B1) " "Promoted node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[2\] (placed in counter C1 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433863675033 ""}  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_blj3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433863675033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[3\] (placed in counter C4 of PLL_B1) " "Promoted node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[3\] (placed in counter C4 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R30 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R30" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[3\] Dual-Regional Clock 0 0 185 64 " "Assigned fan-out of node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[3\] to Dual-Regional Clock region from (0, 0) to (185, 64)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Quartus II" 0 -1 1433863675033 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433863675033 ""} { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R20 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R20" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[3\] Dual-Regional Clock 0 0 185 64 " "Assigned fan-out of node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[3\] to Dual-Regional Clock region from (0, 0) to (185, 64)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Quartus II" 0 -1 1433863675033 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433863675033 ""}  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_blj3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433863675033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[4\] (placed in counter C3 of PLL_B1) " "Automatically promoted node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[4\] (placed in counter C3 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433863675033 ""}  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_blj3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433863675033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[5\] (placed in counter C5 of PLL_B1) " "Promoted node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[5\] (placed in counter C5 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R31 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R31" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[5\] Dual-Regional Clock 0 0 185 64 " "Assigned fan-out of node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[5\] to Dual-Regional Clock region from (0, 0) to (185, 64)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Quartus II" 0 -1 1433863675033 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433863675033 ""} { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R21 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R21" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[5\] Dual-Regional Clock 0 0 185 64 " "Assigned fan-out of node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[5\] to Dual-Regional Clock region from (0, 0) to (185, 64)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Quartus II" 0 -1 1433863675033 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433863675033 ""}  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_blj3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433863675033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[6\] (placed in counter C6 of PLL_B1) " "Promoted node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[6\] (placed in counter C6 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R12 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R12" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[6\] Dual-Regional Clock 0 0 185 64 " "Assigned fan-out of node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[6\] to Dual-Regional Clock region from (0, 0) to (185, 64)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Quartus II" 0 -1 1433863675034 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433863675034 ""} { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R28 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R28" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[6\] Dual-Regional Clock 0 0 185 64 " "Assigned fan-out of node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[6\] to Dual-Regional Clock region from (0, 0) to (185, 64)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Quartus II" 0 -1 1433863675034 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433863675034 ""}  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_blj3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433863675034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433863675034 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 31707 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433863675034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE4_QSYS:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433863675034 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 19675 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433863675034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE4_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433863675034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter_003\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|addr_width_burstwrap\[2\]~2 " "Destination node DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter_003\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|addr_width_burstwrap\[2\]~2" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 976 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|addr_width_burstwrap[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 36459 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433863675034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug\|jtag_break~0 " "Destination node DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug\|jtag_break~0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 587 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug|jtag_break~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 36820 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433863675034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug\|resetlatch~0 " "Destination node DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug\|resetlatch~0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 570 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 39693 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433863675034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|addr_width_burstwrap\[2\]~0 " "Destination node DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|addr_width_burstwrap\[2\]~0" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 976 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|addr_width_burstwrap[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 41023 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433863675034 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433863675034 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 19683 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433863675034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433863675035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state.STATE_RW_EXEC " "Destination node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state.STATE_RW_EXEC" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 122 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state.STATE_RW_EXEC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 13950 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433863675035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|avl_waitrequest " "Destination node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|avl_waitrequest" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 134 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_waitrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 14060 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433863675035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux\|sink_ready~2 " "Destination node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux\|sink_ready~2" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux|sink_ready~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 33204 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433863675035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux\|WideOr0~0 " "Destination node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux\|WideOr0~0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" 171 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 33216 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433863675035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|W_rf_wren " "Destination node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|W_rf_wren" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 709 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 15827 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433863675035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|avl_waitrequest~0 " "Destination node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|avl_waitrequest~0" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 79 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_waitrequest~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 33677 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433863675035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|avl_waitrequest~1 " "Destination node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|avl_waitrequest~1" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 115 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_waitrequest~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 33685 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433863675035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state~39 " "Destination node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state~39" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 122 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state~39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 34934 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433863675035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state~40 " "Destination node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state~40" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 122 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state~40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 37963 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433863675035 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433863675035 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 12890 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433863675035 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE4_QSYS:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433863675038 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 19679 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433863675038 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1433863680173 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1433863680226 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1433863680230 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1433863680289 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1433863680368 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1433863680421 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1433863680421 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1433863680476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1433863687860 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "627 EC " "Packed 627 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1433863687915 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 DSP block output " "Packed 1 registers into blocks of type DSP block output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1433863687915 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1433863687915 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blkSERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68116 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688115 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk0 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk0\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk0SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68145 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688115 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk1 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk1\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk1SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68174 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688115 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk2 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk2\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk2SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68203 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688115 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk3 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk3\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk3SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68232 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688115 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk4 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk4\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk4SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68261 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688115 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk5 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk5\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk5SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68290 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688115 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk6 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk6\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk6SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68319 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688115 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk7 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk7\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk7SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68348 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688115 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk8 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk8\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk8SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68377 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688116 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk9 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk9\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk9SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68406 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688116 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk10 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk10\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk10SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68435 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688116 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk11 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk11\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk11SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68464 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688116 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk12 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk12\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk12SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68493 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688116 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk13 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk13\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk13SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68522 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688116 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk14 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk14\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk14SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68551 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688116 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk15 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk15\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk15SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68580 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688116 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk16 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk16\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk16SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68609 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688116 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk17 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk17\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk17SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68638 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688116 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk18 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk18\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk18SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68667 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688116 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk19 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk19\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk19SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68696 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688117 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk20 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk20\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk20SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68725 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688117 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk21 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk21\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk21SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68754 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433863688117 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_SA\[0\] " "Ignored I/O standard assignment to node \"M2_DDR2_SA\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_SA\[1\] " "Ignored I/O standard assignment to node \"M2_DDR2_SA\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_SCL " "Ignored I/O standard assignment to node \"M2_DDR2_SCL\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SCL" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_SDA " "Ignored I/O standard assignment to node \"M2_DDR2_SDA\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SDA" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_addr\[14\] " "Ignored I/O standard assignment to node \"M2_DDR2_addr\[14\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_addr\[15\] " "Ignored I/O standard assignment to node \"M2_DDR2_addr\[15\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_cke\[1\] " "Ignored I/O standard assignment to node \"M2_DDR2_cke\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cke\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_cs_n\[1\] " "Ignored I/O standard assignment to node \"M2_DDR2_cs_n\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cs_n\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_oct_rdn " "Ignored I/O standard assignment to node \"M2_DDR2_oct_rdn\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_oct_rdn" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_oct_rup " "Ignored I/O standard assignment to node \"M2_DDR2_oct_rup\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_oct_rup" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_odt\[1\] " "Ignored I/O standard assignment to node \"M2_DDR2_odt\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_odt\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433863689223 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1433863689223 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_SA\[0\] " "Node \"M2_DDR2_SA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_SA\[1\] " "Node \"M2_DDR2_SA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_SCL " "Node \"M2_DDR2_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_SDA " "Node \"M2_DDR2_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[0\] " "Node \"M2_DDR2_addr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[10\] " "Node \"M2_DDR2_addr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[11\] " "Node \"M2_DDR2_addr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[12\] " "Node \"M2_DDR2_addr\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[13\] " "Node \"M2_DDR2_addr\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[14\] " "Node \"M2_DDR2_addr\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[15\] " "Node \"M2_DDR2_addr\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[1\] " "Node \"M2_DDR2_addr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[2\] " "Node \"M2_DDR2_addr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[3\] " "Node \"M2_DDR2_addr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[4\] " "Node \"M2_DDR2_addr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[5\] " "Node \"M2_DDR2_addr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[6\] " "Node \"M2_DDR2_addr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[7\] " "Node \"M2_DDR2_addr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[8\] " "Node \"M2_DDR2_addr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[9\] " "Node \"M2_DDR2_addr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_ba\[0\] " "Node \"M2_DDR2_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_ba\[1\] " "Node \"M2_DDR2_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_ba\[2\] " "Node \"M2_DDR2_ba\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_ba\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_cas_n " "Node \"M2_DDR2_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_cke\[0\] " "Node \"M2_DDR2_cke\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cke\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_cke\[1\] " "Node \"M2_DDR2_cke\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cke\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_clk\[0\] " "Node \"M2_DDR2_clk\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_clk\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_clk\[1\] " "Node \"M2_DDR2_clk\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_clk\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_clk_n\[0\] " "Node \"M2_DDR2_clk_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_clk_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_clk_n\[1\] " "Node \"M2_DDR2_clk_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_clk_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_cs_n\[0\] " "Node \"M2_DDR2_cs_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cs_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_cs_n\[1\] " "Node \"M2_DDR2_cs_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cs_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[0\] " "Node \"M2_DDR2_dm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[1\] " "Node \"M2_DDR2_dm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[2\] " "Node \"M2_DDR2_dm\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[3\] " "Node \"M2_DDR2_dm\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[4\] " "Node \"M2_DDR2_dm\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[5\] " "Node \"M2_DDR2_dm\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[6\] " "Node \"M2_DDR2_dm\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[7\] " "Node \"M2_DDR2_dm\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[0\] " "Node \"M2_DDR2_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[10\] " "Node \"M2_DDR2_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[11\] " "Node \"M2_DDR2_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[12\] " "Node \"M2_DDR2_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[13\] " "Node \"M2_DDR2_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[14\] " "Node \"M2_DDR2_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[15\] " "Node \"M2_DDR2_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[16\] " "Node \"M2_DDR2_dq\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[17\] " "Node \"M2_DDR2_dq\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[18\] " "Node \"M2_DDR2_dq\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[19\] " "Node \"M2_DDR2_dq\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[1\] " "Node \"M2_DDR2_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[20\] " "Node \"M2_DDR2_dq\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[21\] " "Node \"M2_DDR2_dq\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[22\] " "Node \"M2_DDR2_dq\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[23\] " "Node \"M2_DDR2_dq\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[24\] " "Node \"M2_DDR2_dq\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[25\] " "Node \"M2_DDR2_dq\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[26\] " "Node \"M2_DDR2_dq\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[27\] " "Node \"M2_DDR2_dq\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[28\] " "Node \"M2_DDR2_dq\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[29\] " "Node \"M2_DDR2_dq\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[2\] " "Node \"M2_DDR2_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[30\] " "Node \"M2_DDR2_dq\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[31\] " "Node \"M2_DDR2_dq\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[32\] " "Node \"M2_DDR2_dq\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[33\] " "Node \"M2_DDR2_dq\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[34\] " "Node \"M2_DDR2_dq\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[35\] " "Node \"M2_DDR2_dq\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[36\] " "Node \"M2_DDR2_dq\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[36\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[37\] " "Node \"M2_DDR2_dq\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[37\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[38\] " "Node \"M2_DDR2_dq\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[38\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[39\] " "Node \"M2_DDR2_dq\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[39\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[3\] " "Node \"M2_DDR2_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[40\] " "Node \"M2_DDR2_dq\[40\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[40\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[41\] " "Node \"M2_DDR2_dq\[41\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[41\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[42\] " "Node \"M2_DDR2_dq\[42\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[42\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[43\] " "Node \"M2_DDR2_dq\[43\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[43\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[44\] " "Node \"M2_DDR2_dq\[44\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[44\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[45\] " "Node \"M2_DDR2_dq\[45\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[45\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[46\] " "Node \"M2_DDR2_dq\[46\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[46\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[47\] " "Node \"M2_DDR2_dq\[47\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[47\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[48\] " "Node \"M2_DDR2_dq\[48\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[48\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[49\] " "Node \"M2_DDR2_dq\[49\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[49\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[4\] " "Node \"M2_DDR2_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[50\] " "Node \"M2_DDR2_dq\[50\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[50\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[51\] " "Node \"M2_DDR2_dq\[51\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[51\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[52\] " "Node \"M2_DDR2_dq\[52\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[52\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[53\] " "Node \"M2_DDR2_dq\[53\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[53\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[54\] " "Node \"M2_DDR2_dq\[54\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[54\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[55\] " "Node \"M2_DDR2_dq\[55\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[55\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[56\] " "Node \"M2_DDR2_dq\[56\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[56\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[57\] " "Node \"M2_DDR2_dq\[57\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[57\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[58\] " "Node \"M2_DDR2_dq\[58\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[58\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[59\] " "Node \"M2_DDR2_dq\[59\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[59\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[5\] " "Node \"M2_DDR2_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[60\] " "Node \"M2_DDR2_dq\[60\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[60\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[61\] " "Node \"M2_DDR2_dq\[61\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[61\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[62\] " "Node \"M2_DDR2_dq\[62\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[62\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[63\] " "Node \"M2_DDR2_dq\[63\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[63\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[6\] " "Node \"M2_DDR2_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[7\] " "Node \"M2_DDR2_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[8\] " "Node \"M2_DDR2_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[9\] " "Node \"M2_DDR2_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[0\] " "Node \"M2_DDR2_dqs\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[1\] " "Node \"M2_DDR2_dqs\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[2\] " "Node \"M2_DDR2_dqs\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[3\] " "Node \"M2_DDR2_dqs\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[4\] " "Node \"M2_DDR2_dqs\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[5\] " "Node \"M2_DDR2_dqs\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[6\] " "Node \"M2_DDR2_dqs\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[7\] " "Node \"M2_DDR2_dqs\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[0\] " "Node \"M2_DDR2_dqsn\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[1\] " "Node \"M2_DDR2_dqsn\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[2\] " "Node \"M2_DDR2_dqsn\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[3\] " "Node \"M2_DDR2_dqsn\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[4\] " "Node \"M2_DDR2_dqsn\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[5\] " "Node \"M2_DDR2_dqsn\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[6\] " "Node \"M2_DDR2_dqsn\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[7\] " "Node \"M2_DDR2_dqsn\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_oct_rdn " "Node \"M2_DDR2_oct_rdn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_oct_rdn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_oct_rup " "Node \"M2_DDR2_oct_rup\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_oct_rup" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_odt\[0\] " "Node \"M2_DDR2_odt\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_odt\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_odt\[1\] " "Node \"M2_DDR2_odt\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_odt\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_ras_n " "Node \"M2_DDR2_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_we_n " "Node \"M2_DDR2_we_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433863689223 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1433863689223 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433863689231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1433863702176 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "582 " "Fitter has implemented the following 582 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Quartus II" 0 -1 1433863726149 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1433863726149 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "582 " "Fitter has implemented the following 582 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Quartus II" 0 -1 1433863726149 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1433863726149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:24 " "Fitter placement preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433863726149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1433863726386 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1433863780249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:54 " "Fitter placement operations ending: elapsed time is 00:00:54" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433863780249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1433863788647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X93_Y35 X103_Y46 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X93_Y35 to location X103_Y46" {  } { { "loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X93_Y35 to location X103_Y46"} { { 11 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X93_Y35 to location X103_Y46"} 93 35 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1433863829498 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1433863829498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:57 " "Fitter routing operations ending: elapsed time is 00:00:57" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433863855383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1433863855400 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1433863855400 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "68.19 " "Total time spent on timing analysis during the Fitter is 68.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1433863872816 ""}
{ "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION" "" "The following delay chain settings have been changed for package skew compensation." { { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M1_DDR2_clk\[0\] " "D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_clk\[0\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Quartus II" 0 -1 1433863872826 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M1_DDR2_clk\[1\] " "D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_clk\[1\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Quartus II" 0 -1 1433863872826 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M1_DDR2_dqs\[2\] " "D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_dqs\[2\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Quartus II" 0 -1 1433863872826 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M1_DDR2_dqs\[3\] " "D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_dqs\[3\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Quartus II" 0 -1 1433863872826 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M1_DDR2_dqs\[4\] " "D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_dqs\[4\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Quartus II" 0 -1 1433863872826 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M1_DDR2_dqs\[5\] " "D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_dqs\[5\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Quartus II" 0 -1 1433863872826 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M1_DDR2_dqs\[7\] " "D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_dqs\[7\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Quartus II" 0 -1 1433863872826 ""}  } {  } 0 176713 "The following delay chain settings have been changed for package skew compensation." 0 0 "Fitter" 0 -1 1433863872826 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1433863872960 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1433863876337 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1433863876501 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1433863879683 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433863887144 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1433863891581 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "6 " "Following 6 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OSC_50_Bank5 3.0-V PCI-X AC6 " "Pin OSC_50_Bank5 uses I/O standard 3.0-V PCI-X at AC6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSC_50_Bank5 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_50_Bank5" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSC_50_Bank5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1019 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1433863891833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_IO 3.0-V PCI-X AC11 " "Pin EXT_IO uses I/O standard 3.0-V PCI-X at AC11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_IO } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_IO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1024 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1433863891833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[3\] 3.0-V PCI-X AG8 " "Pin BUTTON\[3\] uses I/O standard 3.0-V PCI-X at AG8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUTTON[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[3\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 894 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1433863891833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[2\] 3.0-V PCI-X AG7 " "Pin BUTTON\[2\] uses I/O standard 3.0-V PCI-X at AG7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUTTON[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[2\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 893 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1433863891833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[1\] 3.0-V PCI-X AG5 " "Pin BUTTON\[1\] uses I/O standard 3.0-V PCI-X at AG5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUTTON[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 892 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1433863891833 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[0\] 3.0-V PCI-X AH5 " "Pin BUTTON\[0\] uses I/O standard 3.0-V PCI-X at AH5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUTTON[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[0\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 891 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1433863891833 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1433863891833 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX_CONF_D\[0\] a permanently disabled " "Pin MAX_CONF_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAX_CONF_D[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[0\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 132 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAX_CONF_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 877 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1433863891834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX_CONF_D\[1\] a permanently disabled " "Pin MAX_CONF_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAX_CONF_D[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 132 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAX_CONF_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 878 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1433863891834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX_CONF_D\[2\] a permanently disabled " "Pin MAX_CONF_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAX_CONF_D[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[2\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 132 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAX_CONF_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 879 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1433863891834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EXT_IO a permanently disabled " "Pin EXT_IO has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_IO } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_IO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1024 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1433863891834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M1_DDR2_clk\[0\] a permanently enabled " "Pin M1_DDR2_clk\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_clk[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_clk\[0\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 916 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1433863891834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M1_DDR2_clk\[1\] a permanently enabled " "Pin M1_DDR2_clk\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_clk[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_clk\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_clk[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 917 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1433863891834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M1_DDR2_clk_n\[0\] a permanently enabled " "Pin M1_DDR2_clk_n\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_clk_n[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_clk_n\[0\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 157 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_clk_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 918 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1433863891834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M1_DDR2_clk_n\[1\] a permanently enabled " "Pin M1_DDR2_clk_n\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_clk_n[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_clk_n\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 157 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_clk_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 919 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1433863891834 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1433863891834 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "13 " "Following 13 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAX_PLL_D\[0\] GND " "Pin MAX_PLL_D\[0\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAX_PLL_D[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_PLL_D\[0\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 133 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAX_PLL_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 880 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433863891835 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAX_PLL_D\[1\] GND " "Pin MAX_PLL_D\[1\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAX_PLL_D[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_PLL_D\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 133 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAX_PLL_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 881 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433863891835 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAX_PLL_D\[2\] GND " "Pin MAX_PLL_D\[2\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAX_PLL_D[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_PLL_D\[2\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 133 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAX_PLL_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 882 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433863891835 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_addr\[14\] GND " "Pin M1_DDR2_addr\[14\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_addr[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_addr\[14\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 152 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 909 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433863891835 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_addr\[15\] GND " "Pin M1_DDR2_addr\[15\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_addr[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_addr\[15\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 152 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 910 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433863891835 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_cke\[1\] GND " "Pin M1_DDR2_cke\[1\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_cke[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_cke\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 155 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_cke[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 915 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433863891835 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_cs_n\[1\] GND " "Pin M1_DDR2_cs_n\[1\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_cs_n[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_cs_n\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 158 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_cs_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 921 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433863891835 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_odt\[1\] GND " "Pin M1_DDR2_odt\[1\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_odt[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_odt\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 163 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_odt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1011 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433863891835 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_SA\[0\] GND " "Pin M1_DDR2_SA\[0\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_SA[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_SA\[0\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 165 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_SA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1012 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433863891835 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_SA\[1\] GND " "Pin M1_DDR2_SA\[1\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_SA[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_SA\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 165 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_SA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1013 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433863891835 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAX_CONF_D\[0\] VCC " "Pin MAX_CONF_D\[0\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAX_CONF_D[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[0\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 132 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAX_CONF_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 877 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433863891835 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAX_CONF_D\[1\] VCC " "Pin MAX_CONF_D\[1\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAX_CONF_D[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 132 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAX_CONF_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 878 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433863891835 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAX_CONF_D\[2\] VCC " "Pin MAX_CONF_D\[2\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAX_CONF_D[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[2\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 132 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAX_CONF_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 879 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433863891835 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1433863891835 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[4\].delayed_oct " "Following pins have the same dynamic on-chip termination control: DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[4\].delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[12\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[12\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[12\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 942 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[8\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[8\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[8\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 938 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[15\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[15\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[15\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 945 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[13\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[13\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[13\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 943 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[11\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[11\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[11\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 941 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[9\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[9\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[9\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 939 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[1\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[1\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqsn[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 162 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqsn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1003 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[14\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[14\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[14\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 944 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[10\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[10\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[10\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 940 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[1\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[1\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqs[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 995 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[4\].delayed_oct " "Following pins have the same dynamic on-chip termination control: DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[4\].delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[44\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[44\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[44] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[44\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 974 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[40\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[40\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[40] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[40\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 970 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[47\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[47\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[47] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[47\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 977 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[45\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[45\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[45] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[45\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 975 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[5\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[5\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqsn[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[5\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 162 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqsn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1007 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[43\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[43\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[43] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[43\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 973 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[41\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[41\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[41] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[41\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 971 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[46\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[46\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[46] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[46\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 976 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[5\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[5\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqs[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[5\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 999 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[42\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[42\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[42] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[42\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 972 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_bar_oct " "Following pins have the same dynamic on-chip termination control: DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_bar_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[4\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[4\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqsn[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[4\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 162 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqsn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1006 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[35\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[35\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[35] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[35\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 965 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[38\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[38\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[38] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[38\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 968 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[36\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[36\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[36] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[36\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 966 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[4\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[4\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqs[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[4\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 998 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[34\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[34\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[34] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[34\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 964 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[32\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[32\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[32] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[32\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 962 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[39\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[39\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[39] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[39\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 969 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[37\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[37\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[37] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[37\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 967 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[33\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[33\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[33] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[33\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 963 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[3\].delayed_oct " "Following pins have the same dynamic on-chip termination control: DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[3\].delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[3\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[3\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[3\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 933 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[0\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[0\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqsn[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[0\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 162 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqsn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1002 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[6\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[6\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[6\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 936 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[4\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[4\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[4\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 934 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[2\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[2\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[2\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 932 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[0\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[0\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[0\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 930 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[0\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[0\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqs[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[0\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 994 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[7\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[7\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[7\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 937 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[5\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[5\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[5\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 935 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[1\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[1\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 931 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_oct " "Following pins have the same dynamic on-chip termination control: DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[3\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[3\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqs[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[3\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 997 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[26\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[26\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[26\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 956 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[24\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[24\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[24\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 954 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[31\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[31\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[31\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 961 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[29\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[29\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[29\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 959 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[27\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[27\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[27\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 957 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[3\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[3\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqsn[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[3\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 162 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqsn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1005 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[25\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[25\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[25\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 955 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[30\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[30\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[30\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 960 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[28\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[28\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[28\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 958 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[2\].delayed_oct " "Following pins have the same dynamic on-chip termination control: DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[2\].delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[58\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[58\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[58] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[58\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 988 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[56\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[56\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[56] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[56\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 986 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[63\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[63\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[63] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[63\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 993 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[7\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[7\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqsn[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[7\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 162 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqsn[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1009 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[61\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[61\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[61] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[61\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 991 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[59\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[59\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[59] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[59\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 989 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[57\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[57\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[57] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[57\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 987 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[7\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[7\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqs[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[7\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1001 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[62\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[62\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[62] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[62\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 992 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[60\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[60\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[60] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[60\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 990 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[1\].delayed_oct " "Following pins have the same dynamic on-chip termination control: DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[1\].delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[17\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[17\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[17\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 947 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[22\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[22\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[22\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 952 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[20\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[20\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[20\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 950 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[18\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[18\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[18\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 948 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[2\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[2\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqs[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[2\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 996 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[16\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[16\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[16\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 946 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[23\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[23\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[23\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 953 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[21\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[21\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[21\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 951 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[19\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[19\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[19\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 949 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[2\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[2\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqsn[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[2\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 162 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqsn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1004 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[1\].delayed_oct " "Following pins have the same dynamic on-chip termination control: DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[1\].delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[49\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[49\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[49] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[49\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 979 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[54\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[54\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[54] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[54\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 984 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[6\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[6\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqs[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[6\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1000 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[52\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[52\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[52] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[52\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 982 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[50\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[50\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[50] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[50\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 980 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[48\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[48\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[48] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[48\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 978 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[55\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[55\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[55] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[55\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 985 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[6\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[6\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqsn[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[6\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 162 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqsn[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1008 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[53\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[53\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[53] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[53\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 983 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[51\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[51\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[51] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[51\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 981 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433863891836 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433863891836 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1433863891836 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_DDR2.fit.smsg " "Generated suppressed messages file D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_DDR2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1433863897334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 152 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 152 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2408 " "Peak virtual memory: 2408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433863904271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 09 16:31:44 2015 " "Processing ended: Tue Jun 09 16:31:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433863904271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:13 " "Elapsed time: 00:04:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433863904271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:48 " "Total CPU time (on all processors): 00:05:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433863904271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1433863904271 ""}
