/*
 * DmaMuxRequest.hpp
 *
 *  Created on: 27 Dec 2020
 *      Author: robert
 */

#ifndef SRC_TEST_CPP_LOWLEVEL_DMALOWLEVEL_SPECIFIC_DMAMUXREQUEST_HPP_
#define SRC_TEST_CPP_LOWLEVEL_DMALOWLEVEL_SPECIFIC_DMAMUXREQUEST_HPP_

enum DmaMuxRequest {
    DMAMUX_NO_MUX = 0,
    DMAMUX_ReqG0 = 1,
    DMAMUX_ReqG1 = 2,
    DMAMUX_ReqG2 = 3,
    DMAMUX_ReqG3 = 4,
    DMAMUX_ADC1 = 5,
    DMAMUX_DAC1_CH1 = 6,
    DMAMUX_DAC1_CH2 = 7,
    DMAMUX_TIM6_UP = 8,
    DMAMUX_TIM7_UP = 9,

    DMAMUX_SPI1_RX = 10,
    DMAMUX_SPI1_TX = 11,
    DMAMUX_SPI2_RX = 12,
    DMAMUX_SPI2_TX = 13,
    DMAMUX_SPI3_RX = 14,
    DMAMUX_SPI3_TX = 15,

    DMAMUX_I2C1_RX = 16,
    DMAMUX_I2C1_TX = 17,
    DMAMUX_I2C2_RX = 18,
    DMAMUX_I2C2_TX = 19,
    DMAMUX_I2C3_RX = 20,
    DMAMUX_I2C3_TX = 21,
    DMAMUX_I2C4_RX = 22,
    DMAMUX_I2C4_TX = 23,

    DMAMUX_USART1_RX = 24,
    DMAMUX_USART1_TX = 25,
    DMAMUX_USART2_RX = 26,
    DMAMUX_USART2_TX = 27,
    DMAMUX_USART3_RX = 28,
    DMAMUX_USART3_TX = 29,
    DMAMUX_UART4_RX = 30,
    DMAMUX_UART4_TX = 31,
    DMAMUX_UART5_RX = 32,
    DMAMUX_UART5_TX = 33,
    DMAMUX_LPUART1_RX = 34,
    DMAMUX_LPUART1_TX = 35,

    DMAMUX_ADC2 = 36,
    DMAMUX_ADC3 = 37,
    DMAMUX_ADC4 = 38,
    DMAMUX_ADC5 = 39,
    DMAMUX_QUADSPI = 40,
    DMAMUX_DAC2_CH1 = 41,

    DMAMUX_TIM1_CH1 = 42,
    DMAMUX_TIM1_CH2 = 43,
    DMAMUX_TIM1_CH3 = 44,
    DMAMUX_TIM1_CH4 = 45,
    DMAMUX_TIM1_UP = 46,
    DMAMUX_TIM1_TRIG = 47,
    DMAMUX_TIM1_COM = 48,
    DMAMUX_TIM8_CH1 = 49,
    DMAMUX_TIM8_CH2 = 50,
    DMAMUX_TIM8_CH3 = 51,
    DMAMUX_TIM8_CH4 = 52,
    DMAMUX_TIM8_UP = 53,
    DMAMUX_TIM8_TRIG = 54,
    DMAMUX_TIM8_COM = 55,
    DMAMUX_TIM2_CH1 = 56,
    DMAMUX_TIM2_CH2 = 57,
    DMAMUX_TIM2_CH3 = 58,
    DMAMUX_TIM2_CH4 = 59,
    DMAMUX_TIM2_UP = 60,
    DMAMUX_TIM3_CH1 = 61,
    DMAMUX_TIM3_CH2 = 62,
    DMAMUX_TIM3_CH3 = 63,
    DMAMUX_TIM3_CH4 = 64,
    DMAMUX_TIM3_UP = 65,
    DMAMUX_TIM3_TRIG = 66,
    DMAMUX_TIM4_CH1 = 67,
    DMAMUX_TIM4_CH2 = 68,
    DMAMUX_TIM4_CH3 = 69,
    DMAMUX_TIM4_CH4 = 70,
    DMAMUX_TIM4_UP = 71,
    DMAMUX_TIM5_CH1 = 72,
    DMAMUX_TIM5_CH2 = 73,
    DMAMUX_TIM5_CH3 = 74,
    DMAMUX_TIM5_CH4 = 75,
    DMAMUX_TIM5_UP = 76,
    DMAMUX_TIM5_TRIG = 77,
    DMAMUX_TIM15_CH1 = 78,
    DMAMUX_TIM15_UP = 79,
    DMAMUX_TIM15_TRIG = 80,
    DMAMUX_TIM15_COM = 81,
    DMAMUX_TIM16_CH1 = 82,
    DMAMUX_TIM16_UP = 83,
    DMAMUX_TIM17_CH1 = 84,
    DMAMUX_TIM17_UP = 85,
    DMAMUX_TIM20_CH1 = 86,
    DMAMUX_TIM20_CH2 = 87,
    DMAMUX_TIM20_CH3 = 88,
    DMAMUX_TIM20_CH4 = 89,
    DMAMUX_TIM20_UP = 90,

    DMAMUX_AES_IN = 91,
    DMAMUX_AES_OUT = 92,
    DMAMUX_TIM20_TRIG = 93,
    DMAMUX_TIM20_COM = 94,

    DMAMUX_HRTIM_MASTER = 95,
    DMAMUX_HRTIM_TIMA = 96,
    DMAMUX_HRTIM_TIMB = 97,
    DMAMUX_HRTIM_TIMC = 98,
    DMAMUX_HRTIM_TIMD = 99,
    DMAMUX_HRTIM_TIME = 100,
    DMAMUX_HRTIM_TIMF = 101,

    DMAMUX_DAC3_CH1 = 102,
    DMAMUX_DAC3_CH2 = 103,
    DMAMUX_DAC4_CH1 = 104,
    DMAMUX_DAC4_CH2 = 105,

    DMAMUX_SPI4_RX = 106,
    DMAMUX_SPI4_TX = 107,
    DMAMUX_SAI1_A = 108,
    DMAMUX_SAI1_B = 109,
    DMAMUX_FMAC_Read = 110,
    DMAMUX_FMAC_Write = 111,
    DMAMUX_Cordic_Read = 112,
    DMAMUX_Cordic_Write = 113,
    DMAMUX_UCPD_RX = 114,
    DMAMUX_UCPD_TX = 115,
};

#endif /* SRC_TEST_CPP_LOWLEVEL_DMALOWLEVEL_SPECIFIC_DMAMUXREQUEST_HPP_ */
