// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2024 MediaTek Inc.
 * Author: KY Liu <ky.liu@mediatek.com>
 */

&clkitg {
	status = "okay";
	bring-up@0 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x0>;
		clocks =
			<&topckgen_clk CLK_TOP_DSP_SEL>,
			<&topckgen_clk CLK_TOP_SPI0_BCLK_SEL>,
			<&topckgen_clk CLK_TOP_SPI1_BCLK_SEL>,
			<&topckgen_clk CLK_TOP_SPI2_BCLK_SEL>,
			<&topckgen_clk CLK_TOP_SPI3_BCLK_SEL>,
			<&topckgen_clk CLK_TOP_SPI4_BCLK_SEL>,
			<&topckgen_clk CLK_TOP_SPI5_BCLK_SEL>,
			<&topckgen_clk CLK_TOP_SPI6_BCLK_SEL>,
			<&topckgen_clk CLK_TOP_SPI7_BCLK_SEL>,
			<&topckgen_clk CLK_TOP_MSDC30_1_SEL>,
			<&topckgen_clk CLK_TOP_MSDC30_2_SEL>,
			<&topckgen_clk CLK_TOP_MSDC30_1_HCLK_SEL>,
			<&topckgen_clk CLK_TOP_U_SEL>,
			<&topckgen_clk CLK_TOP_U_MBIST_SEL>,
			<&topckgen_clk CLK_TOP_PEXTP_MBIST_SEL>,
			<&topckgen_clk CLK_TOP_MSDC30_2_HCLK_SEL>,
			<&topckgen_clk CLK_TOP_IMG1_SEL>,
			<&topckgen_clk CLK_TOP_IPE_SEL>,
			<&topckgen_clk CLK_TOP_DPE_SEL>,
			<&topckgen_clk CLK_TOP_VDEC_SEL>,
			<&topckgen_clk CLK_TOP_VENC_SEL>,
			<&topckgen_clk CLK_TOP_DP_CORE_SEL>,
			<&topckgen_clk CLK_TOP_DP_SEL>,
			<&topckgen_clk CLK_TOP_MMINFRA_SEL>,
			<&topckgen_clk CLK_TOP_MMUP_SEL>,
			<&topckgen_clk CLK_TOP_IMG_26M_SEL>,
			<&apmixedsys_clk CLK_APMIXED_MAINPLL>,
			<&apmixedsys_clk CLK_APMIXED_UNIVPLL>,
			<&apmixedsys_clk CLK_APMIXED_MMPLL>,
			<&apmixedsys_clk CLK_APMIXED_EMIPLL>,
			<&apmixedsys_clk CLK_APMIXED_APLL1>,
			<&apmixedsys_clk CLK_APMIXED_APLL2>,
			<&apmixedsys_clk CLK_APMIXED_MSDCPLL>,
			<&apmixedsys_clk CLK_APMIXED_EMIPLL2>,
			<&apmixedsys_clk CLK_APMIXED_IMGPLL>,
			<&apmixedsys_clk CLK_APMIXED_TVDPLL>,
			<&vlp_cksys_clk CLK_VLP_CK_SSPM_SEL>,
			<&ccipll_pll_ctrl_clk CLK_CCIPLL>,
			<&armpll_ll_pll_ctrl_clk CLK_CPU_LL_ARMPLL_LL>,
			<&armpll_bl_pll_ctrl_clk CLK_CPU_BL_ARMPLL_BL>,
			<&armpll_b_pll_ctrl_clk CLK_CPU_B_ARMPLL_B>,
			<&ptppll_pll_ctrl_clk CLK_PTPPLL>;
	};

	bring-up-smi@6 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x6>;
		clocks =
			/* Todo: Remove these 6 preclk, Ask SMI to add virtual CG */
			<&img_vcore_d1a_clk CLK_IMG_VCORE_MAIN>,
			<&imgsys_main_clk CLK_IMG_TRAW0>,
			<&imgsys_main_clk CLK_IMG_WPE0>,
			<&imgsys_main_clk CLK_IMG_WPE1>,
			<&imgsys_main_clk CLK_IMG_WPE2>,
			<&imgsys_main_clk CLK_IMG_DIP0>,

			<&imgsys_main_clk CLK_IMG_LARB12_SMI>,
			<&imgsys_main_clk CLK_IMG_LARB9_SMI>,
			<&imgsys_main_clk CLK_IMG_ADL_LARB_SMI>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON0_SMI>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON1_SMI>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON2_SMI>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON3_SMI>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON4_SMI>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_SUB0_SMI>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_SUB1_SMI>,
			<&traw_dip1_clk CLK_TRAW_DIP1_LARB28_SMI>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB15_SMI>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB38_SMI>,
			<&wpe1_dip1_clk CLK_WPE1_DIP1_LARB11_SMI>,
			<&wpe2_dip1_clk CLK_WPE2_DIP1_LARB11_SMI>,
			<&wpe3_dip1_clk CLK_WPE3_DIP1_LARB11_SMI>,
			<&vdec_gcon_base_clk CLK_VDE2_LARB1_CKEN_SMI>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_LARB1_CKEN_SMI>,
			<&venc_gcon_clk CLK_VEN1_CKE0_LARB_SMI>,
			<&venc_gcon_clk CLK_VEN1_CKE5_GALS_SMI>,
			<&venc_gcon_clk CLK_VEN1_CKE6_GALS_SRAM_SMI>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE0_LARB_SMI>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE5_GALS_SMI>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE6_GALS_SRAM_SMI>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19_SMI>,
			<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0_SMI>,
			<&dispsys_config_clk CLK_MM_SMI_SUB_COMM0_SMI>,
			<&ovlsys_config_clk CLK_OVL_SMI_SUB_COMM0_SMI>;
	};

	bring-up-venc@7 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x7>;
		clocks =
			<&venc_gcon_clk CLK_VEN1_CKE1_VENC_VENC>,
			<&venc_gcon_clk CLK_VEN1_CKE5_GALS_VENC>,
			<&venc_gcon_clk CLK_VEN1_CKE6_GALS_SRAM_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE0_LARB_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE1_VENC_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE5_GALS_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE6_GALS_SRAM_VENC>;
	};

	bring-up-camera-p2@a {
		compatible = "mediatek,clk-bring-up";
		reg = <0xa>;
		clocks =
			<&img_vcore_d1a_clk CLK_IMG_VCORE_GALS_DISP_CAMERA_P2>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_MAIN_CAMERA_P2>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_SUB0_CAMERA_P2>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_SUB1_CAMERA_P2>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_IMG_26M_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_ME_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_MMG_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_LARB12_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_LARB9_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_TRAW0_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_TRAW1_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_DIP0_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_WPE0_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_IPE_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_WPE1_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_WPE2_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_ADL_LARB_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_ADLRD_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_ADLWR0_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_AVS_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_IPS_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_ADLWR1_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_ROOTCQ_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_BLS_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON0_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON1_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON2_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON3_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON4_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_DIP0_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_DIP1_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_TRAW0_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_WPE0_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_WPE1_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_WPE2_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_GALS_TRX_IPE0_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_GALS_TRX_IPE1_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG26_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_BWR_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_GALS_CAMERA_P2>,
			<&traw_dip1_clk CLK_TRAW_DIP1_LARB28_CAMERA_P2>,
			<&traw_dip1_clk CLK_TRAW_DIP1_LARB40_CAMERA_P2>,
			<&traw_dip1_clk CLK_TRAW_DIP1_TRAW_CAMERA_P2>,
			<&traw_dip1_clk CLK_TRAW_DIP1_GALS_CAMERA_P2>,
			<&traw_cap_dip1_clk CLK_TRAW_CAP_DIP1_TRAW_CAP_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS0_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS1_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS2_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS3_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB10_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB15_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB38_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB39_CAMERA_P2>,
			<&dip_nr1_dip1_clk CLK_DIP_NR1_DIP1_LARB_CAMERA_P2>,
			<&dip_nr1_dip1_clk CLK_DIP_NR1_DIP1_DIP_NR1_CAMERA_P2>,
			<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_DIP_NR_CAMERA_P2>,
			<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_LARB15_CAMERA_P2>,
			<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_LARB39_CAMERA_P2>,
			<&wpe1_dip1_clk CLK_WPE1_DIP1_LARB11_CAMERA_P2>,
			<&wpe1_dip1_clk CLK_WPE1_DIP1_WPE_CAMERA_P2>,
			<&wpe1_dip1_clk CLK_WPE1_DIP1_GALS0_CAMERA_P2>,
			<&wpe2_dip1_clk CLK_WPE2_DIP1_LARB11_CAMERA_P2>,
			<&wpe2_dip1_clk CLK_WPE2_DIP1_WPE_CAMERA_P2>,
			<&wpe2_dip1_clk CLK_WPE2_DIP1_GALS0_CAMERA_P2>,
			<&wpe3_dip1_clk CLK_WPE3_DIP1_LARB11_CAMERA_P2>,
			<&wpe3_dip1_clk CLK_WPE3_DIP1_WPE_CAMERA_P2>,
			<&wpe3_dip1_clk CLK_WPE3_DIP1_GALS0_CAMERA_P2>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_DPE_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DPE_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_FUS_CAMERA_P2>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_GALS_CAMERA_P2>;
	};

	bring-up-spi@b {
		compatible = "mediatek,clk-bring-up";
		reg = <0xb>;
		clocks =
			<&pericfg_ao_clk CLK_PERAOP_SPI0_B_SPI>,
			<&pericfg_ao_clk CLK_PERAOP_SPI1_B_SPI>,
			<&pericfg_ao_clk CLK_PERAOP_SPI2_B_SPI>,
			<&pericfg_ao_clk CLK_PERAOP_SPI3_B_SPI>,
			<&pericfg_ao_clk CLK_PERAOP_SPI4_B_SPI>,
			<&pericfg_ao_clk CLK_PERAOP_SPI5_B_SPI>,
			<&pericfg_ao_clk CLK_PERAOP_SPI6_B_SPI>,
			<&pericfg_ao_clk CLK_PERAOP_SPI7_B_SPI>;
	};

	bring-up-camera-mae@e {
		compatible = "mediatek,clk-bring-up";
		reg = <0xe>;
		clocks =
			<&imgsys_main_clk CLK_IMG_FDVT_CAMERA_MAE>,
			<&imgsys_main_clk CLK_IMG_LARB12_CAMERA_MAE>,
			<&imgsys_main_clk CLK_IMG_IPE_CAMERA_MAE>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON2_CAMERA_MAE>,
			<&imgsys_main_clk CLK_IMG_SUB_COMMON3_CAMERA_MAE>,
			<&imgsys_main_clk CLK_IMG_GALS_TRX_IPE0_CAMERA_MAE>,
			<&imgsys_main_clk CLK_IMG_GALS_TRX_IPE1_CAMERA_MAE>,
			<&imgsys_main_clk CLK_IMG_GALS_CAMERA_MAE>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_GALS_DISP_CAMERA_MAE>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_MAIN_CAMERA_MAE>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_SUB0_CAMERA_MAE>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_SUB1_CAMERA_MAE>;
	};

	bring-up-vdec@f {
		compatible = "mediatek,clk-bring-up";
		reg = <0xf>;
		clocks =
			<&vdec_gcon_base_clk CLK_VDE2_LAT_CKEN_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_LAT_ACTIVE_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_LAT_CKEN_ENG_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_VDEC_ACTIVE_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN_ENG_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_LAT_CKEN_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_LAT_ACTIVE_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_LAT_CKEN_ENG_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_CKEN_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_ACTIVE_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_CKEN_ENG_VDEC>;
	};

	bring-up-cmdq@15 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x15>;
		clocks =
			<&mminfra_ao_config_clk CLK_MMINFRA_AO_GCE_D_CMDQ>,
			<&mminfra_ao_config_clk CLK_MMINFRA_AO_GCE_M_CMDQ>,
			<&mminfra_ao_config_clk CLK_MMINFRA_AO_GCE_26M_CMDQ>;
	};

	bring-up-msdc1@17 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x17>;
		clocks =
			<&pericfg_ao_clk CLK_PERAOP_MSDC1_MSDC1>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC1_F_MSDC1>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC1_H_MSDC1>;
	};

	bring-up-msdc2@18 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x18>;
		clocks =
			<&pericfg_ao_clk CLK_PERAOP_MSDC2_MSDC2>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC2_F_MSDC2>,
			<&pericfg_ao_clk CLK_PERAOP_MSDC2_H_MSDC2>;
	};

	bring-up-ufs@1d {
		compatible = "mediatek,clk-bring-up";
		reg = <0x1d>;
		clocks =
			<&ufscfg_ao_clk CLK_UFSAO_U_AO_FREE_26M_UFS>,
			<&ufscfg_pdn_clk CLK_UFSPDN_U_FREE_26M_UFS>;
	};

	bring-up-pd-isp-traw@26 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x26>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_TRAW>;
	};

	bring-up-pd-isp-dip1@27 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x27>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_DIP1>;
	};

	bring-up-pd-isp-main@28 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x28>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_MAIN>;
	};

	bring-up-pd-isp-vcore@29 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x29>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_ISP_VCORE>;
	};

	bring-up-pd-vde0@2a {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2a>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_VDE0>;
	};

	bring-up-pd-vde1@2b {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2b>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_VDE1>;
	};

	bring-up-pd-ven0@2c {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2c>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_VEN0>;
	};

	bring-up-pd-ven1@2d {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x2d>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_VEN1>;
	};

	bring-up-pd-disp-vcore@36 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x36>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_DISP_VCORE>;
	};

	bring-up-pd-dis0-shutdown@39 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x39>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_DIS0_SHUTDOWN>;
	};

	bring-up-pd-dis1-shutdown@3a {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x3a>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_DIS1_SHUTDOWN>;
	};

	bring-up-pd-ovl0-shutdown@3b {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x3b>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_OVL0_SHUTDOWN>;
	};

	bring-up-pd-mm-infra@3c {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x3c>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_MM_INFRA>;
	};

	bring-up-pd-dp-tx@3d {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x3d>;
		power-domains = <&hfrpsys MT6899_POWER_DOMAIN_DP_TX>;
	};
};
