LeonardoSpectrum Level 3 - 2018a.2 (Release Production Release, compiled Nov  1 2018 at 10:14:57)
Copyright 1990-2018 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2018 Compuware Corporation

Session history will be logged to file '/home/ayman/Desktop/leospec.his'
--
-- Welcome to LeonardoSpectrum Level 3
-- Run Started On Fri Apr 12 11:01:41 EET 2019
--
Reading library file `/home/ayman/mgc/LeonardoSpectrum/lib/tsmc035_typ.syn`...
Library version = 3.0 Release : Patch (a) : 09/13/04
Delays assume: Process=typical Temp= 27.0 C  Voltage=3.30 V  
Info: setting encoding to auto
Info, Working Directory is now '/home/ayman/Desktop/CNN_Accelerator/CNN/Leonardo/ControlUnit/SliceFilterController'
Info, History file moved to new working directory
Info, Log file moved to new working directory
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/Utils/Mux2.vhd into library work
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Loading entity Mux2 into library work
-- Loading architecture Mux2Arch of Mux2 into library work
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/Utils/Reg.vhd into library work
-- Loading entity Reg into library work
-- Loading architecture RegArch of Reg into library work
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/Utils/FullAdder.vhd into library work
-- Loading entity FullAdder into library work
-- Loading architecture FullAdderArch of FullAdder into library work
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd into library work
-- Loading entity NBitAdder into library work
-- Loading architecture NBitAdderArch of NBitAdder into library work
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/Utils/Counter.vhd into library work
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading entity Counter into library work
-- Loading architecture CounterArch of Counter into library work
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/SliceFilterController.vhd into library work
-- Loading entity SliceFilterController into library work
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/SliceFilterController.vhd",line 43: Info, Enumerated type fsmStateMachine with 8 elements encoded as onehot.
Encodings for fsmStateMachine values
        value    fsmStateMachine[7-0]
=====================================
      idleState  -------1
  loadBiasState  ------1-
loadFilterWindowState  -----1--
     shiftState  ----1---
convReadColState  ---1----
       addState  --1-----
      saveState  -1------
       endState  1-------

-- Loading architecture SliceFilterControllerArch of SliceFilterController into library work
-- Compiling root entity SliceFilterController(SliceFilterControllerArch)
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/SliceFilterController.vhd",line 239: Warning, innerCounterOut should be declared on the sensitivity list of the process.
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/SliceFilterController.vhd",line 239: Warning, outerCounterOut should be declared on the sensitivity list of the process.
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/SliceFilterController.vhd",line 59: Warning, currentPage is not always assigned. Storage may be needed..
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/SliceFilterController.vhd",line 59: Warning, nextPage is not always assigned. Storage may be needed..
-- Compiling entity Counter_5(CounterArch)
-- Compiling entity Reg_5(RegArch)
-- Compiling entity NBitAdder_5(NBitAdderArch)
-- Compiling entity FullAdder(FullAdderArch)
-- Compiling root entity SliceFilterController(SliceFilterControllerArch)
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/SliceFilterController.vhd",line 239: Warning, innerCounterOut should be declared on the sensitivity list of the process.
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/SliceFilterController.vhd",line 239: Warning, outerCounterOut should be declared on the sensitivity list of the process.
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/SliceFilterController.vhd",line 59: Warning, currentPage is not always assigned. Storage may be needed..
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/SliceFilterController.vhd",line 59: Warning, nextPage is not always assigned. Storage may be needed..
-- Compiling entity Counter_5(CounterArch)
-- Compiling entity Reg_5(RegArch)
-- Info, replacing Reg_5(RegArch)
-- Compiling entity NBitAdder_5(NBitAdderArch)
-- Compiling entity FullAdder(FullAdderArch)
-- Info, replacing FullAdder(FullAdderArch)
-- Info, replacing NBitAdder_5(NBitAdderArch)
-- Info, replacing Counter_5(CounterArch)
-- Info, replacing SliceFilterController(SliceFilterControllerArch)
Info: setting sdf_type to combined
-- Boundary optimization.
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.Reg_5.RegArch
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_1702
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_2248
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_2251
-- Start pre-optimization for design .work.NBitAdder_5.NBitAdderArch_unfold_2213
-- Start pre-optimization for design .work.Counter_5.CounterArch
-- Start pre-optimization for design .work.SliceFilterController.SliceFilterControllerArch
-- Start pre-optimization for design .work.Reg_5.RegArch
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_1702
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_2248
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_2251
-- Start pre-optimization for design .work.NBitAdder_5.NBitAdderArch_unfold_2213
-- Start pre-optimization for design .work.Counter_5.CounterArch
-- Start pre-optimization for design .work.SliceFilterController.SliceFilterControllerArch
Info, Instances dissolved by autodissolve in View .work.NBitAdder_5.NBitAdderArch_unfold_2213
"/home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd", line 29: f0 (FullAdder)
"/home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_1_fx (FullAdder)
"/home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_2_fx (FullAdder)
"/home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_3_fx (FullAdder)
"/home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_4_fx (FullAdder)
Info, Instances dissolved by autodissolve in View .work.Counter_5.CounterArch
"/home/ayman/Desktop/CNN_Accelerator/Utils/Counter.vhd", line 35: counterReg (Reg_5)
"/home/ayman/Desktop/CNN_Accelerator/Utils/Counter.vhd", line 36: nextCount (NBitAdder_5)
Info, Instances dissolved by autodissolve in View .work.SliceFilterController.SliceFilterControllerArch
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/SliceFilterController.vhd", line 423: innerCounterMap (Counter_5)
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/SliceFilterController.vhd", line 426: outerCounterMap (Counter_5)
->set wire_table "" 
Info: setting wire_table to 
NO wire table is found
-- Optimizing netlist .work.SliceFilterController.SliceFilterControllerArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
Re-checking DRC after adjustments
Re-checking DRC after adjustments
Re-checking DRC after adjustments
Re-checking DRC after adjustments
Re-checking DRC after adjustments
WARNING: some DRC violation on net may remain
-- Final Design Rule Check..
Re-checking DRC after adjustments
-- Start timing optimization for design .work.SliceFilterController.SliceFilterControllerArch

Latest arrival time at primary output:  2.7 ns
Latest arrival time at register input:  2.4 ns

Forcing timing constraints at all primary outputs:  2.4 ns

Forcing timing constraints at all register inputs:  2.1 ns

Initial Timing Optimization Statistics:
---------------------------------------

	Clock                  : Frequency
      ------------------------------------

	clk                    : 369.3 MHz


	Most Critical Slack    :       -0.4
	Sum of Negative Slacks :       -6.7
	Area                   :      252.9

orig_network : orig register slack: -0.372923
                                                             
Final Timing Optimization Statistics:
-------------------------------------

	Clock                  : Frequency
      ------------------------------------

	clk                    : 413.1 MHz


	Most Critical Slack    :       -0.3
	Sum of Negative Slacks :       -3.8
	Area                   :      247.1

	Total time taken : 1 cpu secs
NO wire table is found
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format Verilog SliceFilterController.v
-- Writing file SliceFilterController.v
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format VHDL SliceFilterController.vhd
-- Writing file SliceFilterController.vhd
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format SDF SliceFilterController.sdf
-- Writing file SliceFilterController.sdf
NO wire table is found
Info, Command 'auto_write' finished successfully
Info, Library tsmc035_typ is already loaded. Setting it as target
Info: setting encoding to auto
Info, Working Directory is now '/home/ayman/Desktop/CNN_Accelerator/CNN/Leonardo/ControlUnit/NetworkController'
Info, History file moved to new working directory
Info, Log file moved to new working directory
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/Utils/Mux2.vhd into library work
-- Loading entity Mux2 into library work
"/home/ayman/Desktop/CNN_Accelerator/Utils/Mux2.vhd",line 9: Warning, replacing Mux2 in HDL library work.
-- Loading architecture Mux2Arch of Mux2 into library work
"/home/ayman/Desktop/CNN_Accelerator/Utils/Mux2.vhd",line 23: Warning, replacing Mux2Arch of entity Mux2.
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/Utils/Reg.vhd into library work
-- Loading entity Reg into library work
"/home/ayman/Desktop/CNN_Accelerator/Utils/Reg.vhd",line 6: Warning, replacing Reg in HDL library work.
-- Loading architecture RegArch of Reg into library work
"/home/ayman/Desktop/CNN_Accelerator/Utils/Reg.vhd",line 20: Warning, replacing RegArch of entity Reg.
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/Utils/FullAdder.vhd into library work
-- Loading entity FullAdder into library work
"/home/ayman/Desktop/CNN_Accelerator/Utils/FullAdder.vhd",line 5: Warning, replacing FullAdder in HDL library work.
-- Loading architecture FullAdderArch of FullAdder into library work
"/home/ayman/Desktop/CNN_Accelerator/Utils/FullAdder.vhd",line 16: Warning, replacing FullAdderArch of entity FullAdder.
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd into library work
-- Loading entity NBitAdder into library work
"/home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd",line 6: Warning, replacing NBitAdder in HDL library work.
-- Loading architecture NBitAdderArch of NBitAdder into library work
"/home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd",line 21: Warning, replacing NBitAdderArch of entity NBitAdder.
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/Utils/Counter.vhd into library work
-- Loading entity Counter into library work
"/home/ayman/Desktop/CNN_Accelerator/Utils/Counter.vhd",line 12: Warning, replacing Counter in HDL library work.
-- Loading architecture CounterArch of Counter into library work
"/home/ayman/Desktop/CNN_Accelerator/Utils/Counter.vhd",line 24: Warning, replacing CounterArch of entity Counter.
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/NetworkController.vhd into library work
-- Loading entity NetworkController into library work
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/NetworkController.vhd",line 29: Info, Enumerated type fsmStateMachine with 4 elements encoded as binary.
Encodings for fsmStateMachine values
        value    fsmStateMachine[1-0]
=====================================
      idleState  00
configurationState  01
layerExecuteState  10
       endState  11

-- Loading architecture NetworkControllerArch of NetworkController into library work
-- Compiling root entity NetworkController(NetworkControllerArch)
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/NetworkController.vhd",line 107: Warning, counterOut should be declared on the sensitivity list of the process.
-- Compiling entity Counter_2(CounterArch)
-- Compiling entity Reg_2(RegArch)
-- Compiling entity NBitAdder_2(NBitAdderArch)
-- Compiling entity FullAdder(FullAdderArch)
-- Compiling root entity NetworkController(NetworkControllerArch)
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/NetworkController.vhd",line 107: Warning, counterOut should be declared on the sensitivity list of the process.
-- Compiling entity Counter_2(CounterArch)
-- Compiling entity Reg_2(RegArch)
-- Info, replacing Reg_2(RegArch)
-- Compiling entity NBitAdder_2(NBitAdderArch)
-- Compiling entity FullAdder(FullAdderArch)
-- Info, replacing FullAdder(FullAdderArch)
-- Info, replacing NBitAdder_2(NBitAdderArch)
-- Info, replacing Counter_2(CounterArch)
-- Info, replacing NetworkController(NetworkControllerArch)
Info: setting sdf_type to combined
-- Boundary optimization.
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.Reg_2.RegArch
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_1699
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_2245
-- Start pre-optimization for design .work.NBitAdder_2.NBitAdderArch_unfold_2210
-- Start pre-optimization for design .work.Counter_2.CounterArch
-- Start pre-optimization for design .work.NetworkController.NetworkControllerArch
-- Start pre-optimization for design .work.Reg_2.RegArch
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_1699
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_2245
-- Start pre-optimization for design .work.NBitAdder_2.NBitAdderArch_unfold_2210
-- Start pre-optimization for design .work.Counter_2.CounterArch
-- Start pre-optimization for design .work.NetworkController.NetworkControllerArch
Info, Instances dissolved by autodissolve in View .work.NBitAdder_2.NBitAdderArch_unfold_2210
"/home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd", line 29: f0 (FullAdder)
"/home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_1_fx (FullAdder)
Info, Instances dissolved by autodissolve in View .work.Counter_2.CounterArch
"/home/ayman/Desktop/CNN_Accelerator/Utils/Counter.vhd", line 35: counterReg (Reg_2)
"/home/ayman/Desktop/CNN_Accelerator/Utils/Counter.vhd", line 36: nextCount (NBitAdder_2)
Info, Instances dissolved by autodissolve in View .work.NetworkController.NetworkControllerArch
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/NetworkController.vhd", line 137: counterMap (Counter_2)
->set wire_table "" 
Info: setting wire_table to 
NO wire table is found
-- Optimizing netlist .work.NetworkController.NetworkControllerArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Final Design Rule Check..
-- Start timing optimization for design .work.NetworkController.NetworkControllerArch

Latest arrival time at primary output:  0.8 ns
Latest arrival time at register input:  2.1 ns

Forcing timing constraints at all end points:  1.9 ns

Initial Timing Optimization Statistics:
---------------------------------------

	Clock                  : Frequency
      ------------------------------------

	clk                    : 447.8 MHz


	Most Critical Slack    :       -0.3
	Sum of Negative Slacks :       -1.3
	Area                   :       55.4

                                                             
Final Timing Optimization Statistics:
-------------------------------------

	Clock                  : Frequency
      ------------------------------------

	clk                    : 456.3 MHz


	Most Critical Slack    :       -0.3
	Sum of Negative Slacks :       -1.4
	Area                   :       66.9

	Total time taken : 0 cpu secs
NO wire table is found
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format Verilog NetworkController.v
-- Writing file NetworkController.v
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format VHDL NetworkController.vhd
-- Writing file NetworkController.vhd
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format SDF NetworkController.sdf
-- Writing file NetworkController.sdf
NO wire table is found
Info, Command 'auto_write' finished successfully
