#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12e615800 .scope module, "RegisterFileSimulation" "RegisterFileSimulation" 2 8;
 .timescale -9 -12;
v0x12e662920_0 .var "FunSel", 2 0;
v0x12e6629d0_0 .var "I", 31 0;
v0x12e662a70_0 .net "OutA", 31 0, v0x12e6613b0_0;  1 drivers
v0x12e662b20_0 .var "OutASel", 2 0;
v0x12e662bd0_0 .net "OutB", 31 0, v0x12e6614d0_0;  1 drivers
v0x12e662ca0_0 .var "OutBSel", 2 0;
v0x12e662d50_0 .var "RegSel", 3 0;
v0x12e662e00_0 .var "ScrSel", 3 0;
v0x12e662eb0_0 .var/i "test_no", 31 0;
S_0x12e615970 .scope task, "ClearRegisters" "ClearRegisters" 2 22, 2 22 0, S_0x12e615800;
 .timescale -9 -12;
TD_RegisterFileSimulation.ClearRegisters ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e65e130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e65e7a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e65ee50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e65f430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e65fbe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e660150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e660770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e660d90_0, 0, 32;
    %end;
S_0x12e60bc90 .scope task, "DisableAll" "DisableAll" 2 49, 2 49 0, S_0x12e615800;
 .timescale -9 -12;
TD_RegisterFileSimulation.DisableAll ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12e662d50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12e662e00_0, 0, 4;
    %end;
S_0x12e60be00 .scope module, "F" "FileOperation" 2 20, 3 15 0, S_0x12e615800;
 .timescale -9 -12;
v0x12e65d450_0 .var "SimulationName", 511 0;
v0x12e65d510_0 .var/i "df", 31 0;
v0x12e65d5c0_0 .var/i "ef", 31 0;
v0x12e65d680_0 .var/i "fails", 31 0;
v0x12e65d730_0 .var/i "success", 31 0;
S_0x12e607520 .scope task, "CheckValues" "CheckValues" 3 72, 3 72 0, S_0x12e60be00;
 .timescale -9 -12;
v0x12e616b50_0 .var "actual", 31 0;
v0x12e65cdf0_0 .var "expected", 31 0;
v0x12e65cea0_0 .var "name", 255 0;
v0x12e65cf60_0 .var "testno", 31 0;
TD_RegisterFileSimulation.F.CheckValues ;
    %load/vec4 v0x12e616b50_0;
    %load/vec4 v0x12e65cdf0_0;
    %cmp/e;
    %jmp/0xz  T_2.0, 6;
    %load/vec4 v0x12e65d730_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12e65d730_0, 0, 32;
    %vpi_call 3 79 "$fwrite", v0x12e65d510_0, "[PASS] Test No: %0d, Component: %0s, Actual Value: 0x%h, Expected Value: 0x%h\012", v0x12e65cf60_0, v0x12e65cea0_0, v0x12e616b50_0, v0x12e65cdf0_0 {0 0 0};
    %vpi_call 3 82 "$fwrite", v0x12e65d5c0_0, "%0s;%0d;%0s;1;0x%h;0x%h\012", v0x12e65d450_0, v0x12e65cf60_0, v0x12e65cea0_0, v0x12e616b50_0, v0x12e65cdf0_0 {0 0 0};
    %vpi_call 3 85 "$display", "[PASS] Test No: %0d, Component: %0s, Actual Value: 0x%h, Expected Value: 0x%h", v0x12e65cf60_0, v0x12e65cea0_0, v0x12e616b50_0, v0x12e65cdf0_0 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12e65d680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12e65d680_0, 0, 32;
    %vpi_call 3 91 "$fwrite", v0x12e65d510_0, "[FAIL] Test No: %0d, Component: %0s, Actual Value: 0x%h, Expected Value: 0x%h\012", v0x12e65cf60_0, v0x12e65cea0_0, v0x12e616b50_0, v0x12e65cdf0_0 {0 0 0};
    %vpi_call 3 94 "$fwrite", v0x12e65d5c0_0, "%0s;%0d;%0s;0;0x%h;0x%h\012", v0x12e65d450_0, v0x12e65cf60_0, v0x12e65cea0_0, v0x12e616b50_0, v0x12e65cdf0_0 {0 0 0};
    %vpi_call 3 97 "$display", "[FAIL] Test No: %0d, Component: %0s, Actual Value: 0x%h, Expected Value: 0x%h", v0x12e65cf60_0, v0x12e65cea0_0, v0x12e616b50_0, v0x12e65cdf0_0 {0 0 0};
T_2.1 ;
    %end;
S_0x12e65d010 .scope task, "FinishSimulation" "FinishSimulation" 3 49, 3 49 0, S_0x12e60be00;
 .timescale -9 -12;
TD_RegisterFileSimulation.F.FinishSimulation ;
    %vpi_call 3 52 "$fwrite", v0x12e65d510_0, "%0s Simulation Finished\012", v0x12e65d450_0 {0 0 0};
    %vpi_call 3 53 "$fwrite", v0x12e65d510_0, "------------------------------------\012" {0 0 0};
    %vpi_call 3 54 "$fwrite", v0x12e65d510_0, "\012" {0 0 0};
    %vpi_call 3 55 "$fwrite", v0x12e65d510_0, "\012" {0 0 0};
    %vpi_call 3 56 "$fwrite", v0x12e65d510_0, "\012" {0 0 0};
    %vpi_call 3 57 "$fclose", v0x12e65d510_0 {0 0 0};
    %vpi_call 3 60 "$fclose", v0x12e65d5c0_0 {0 0 0};
    %vpi_call 3 63 "$display", "%0s Simulation Finished", v0x12e65d450_0 {0 0 0};
    %vpi_call 3 64 "$display", "%0d Test Failed", v0x12e65d680_0 {0 0 0};
    %vpi_call 3 65 "$display", "%0d Test Passed", v0x12e65d730_0 {0 0 0};
    %vpi_call 3 66 "$display", "------------------------------------" {0 0 0};
    %end;
S_0x12e65d1e0 .scope task, "InitializeSimulation" "InitializeSimulation" 3 20, 3 20 0, S_0x12e60be00;
 .timescale -9 -12;
v0x12e65d3c0_0 .var "FirstTest", 0 0;
TD_RegisterFileSimulation.F.InitializeSimulation ;
    %load/vec4 v0x12e65d3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %vpi_func 3 25 "$fopen" 32, "./debug.txt", "w" {0 0 0};
    %store/vec4 v0x12e65d510_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %vpi_func 3 28 "$fopen" 32, "./debug.txt", "a+" {0 0 0};
    %store/vec4 v0x12e65d510_0, 0, 32;
T_4.3 ;
    %vpi_call 3 30 "$fwrite", v0x12e65d510_0, "------------------------------------\012" {0 0 0};
    %vpi_call 3 31 "$fwrite", v0x12e65d510_0, "%0s Simulation Started\012", v0x12e65d450_0 {0 0 0};
    %load/vec4 v0x12e65d3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %vpi_func 3 35 "$fopen" 32, "./evaluation.csv", "w" {0 0 0};
    %store/vec4 v0x12e65d5c0_0, 0, 32;
    %vpi_call 3 36 "$fwrite", v0x12e65d5c0_0, "module_name;testno,test_name;passed;actual_value;expected_value\012" {0 0 0};
    %jmp T_4.5;
T_4.4 ;
    %vpi_func 3 39 "$fopen" 32, "./evaluation.csv", "a+" {0 0 0};
    %store/vec4 v0x12e65d5c0_0, 0, 32;
T_4.5 ;
    %vpi_call 3 43 "$display", "------------------------------------" {0 0 0};
    %vpi_call 3 44 "$display", "%0s Simulation Started", v0x12e65d450_0 {0 0 0};
    %end;
S_0x12e65d820 .scope module, "RF" "RegisterFile" 2 16, 4 2 0, S_0x12e615800;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "I";
    .port_info 1 /INPUT 3 "OutASel";
    .port_info 2 /INPUT 3 "OutBSel";
    .port_info 3 /INPUT 3 "FunSel";
    .port_info 4 /INPUT 4 "RegSel";
    .port_info 5 /INPUT 4 "ScrSel";
    .port_info 6 /INPUT 1 "Clock";
    .port_info 7 /OUTPUT 32 "OutA";
    .port_info 8 /OUTPUT 32 "OutB";
v0x12e660f00_0 .net "Clock", 0 0, v0x12e662880_0;  1 drivers
v0x12e661090_0 .net "FunSel", 2 0, v0x12e662920_0;  1 drivers
v0x12e661220_0 .net "I", 31 0, v0x12e6629d0_0;  1 drivers
v0x12e6613b0_0 .var "OutA", 31 0;
v0x12e661440_0 .net "OutASel", 2 0, v0x12e662b20_0;  1 drivers
v0x12e6614d0_0 .var "OutB", 31 0;
v0x12e661560_0 .net "OutBSel", 2 0, v0x12e662ca0_0;  1 drivers
v0x12e6615f0_0 .net "R1E", 0 0, L_0x12e662fd0;  1 drivers
v0x12e661680_0 .net "R1Q", 31 0, v0x12e65e130_0;  1 drivers
v0x12e661710_0 .net "R2E", 0 0, L_0x12e6630b0;  1 drivers
v0x12e6617a0_0 .net "R2Q", 31 0, v0x12e65e7a0_0;  1 drivers
v0x12e661830_0 .net "R3E", 0 0, L_0x12e663190;  1 drivers
v0x12e6618c0_0 .net "R3Q", 31 0, v0x12e65ee50_0;  1 drivers
v0x12e661970_0 .net "R4E", 0 0, L_0x12e6632f0;  1 drivers
v0x12e661a20_0 .net "R4Q", 31 0, v0x12e65f430_0;  1 drivers
v0x12e661ad0_0 .net "RegSel", 3 0, v0x12e662d50_0;  1 drivers
v0x12e661b60_0 .net "S1E", 0 0, L_0x12e663390;  1 drivers
v0x12e661d10_0 .net "S1Q", 31 0, v0x12e65fbe0_0;  1 drivers
v0x12e661da0_0 .net "S2E", 0 0, L_0x12e6634e0;  1 drivers
v0x12e661e30_0 .net "S2Q", 31 0, v0x12e660150_0;  1 drivers
v0x12e661ec0_0 .net "S3E", 0 0, L_0x12e6635c0;  1 drivers
v0x12e661f50_0 .net "S3Q", 31 0, v0x12e660770_0;  1 drivers
v0x12e662000_0 .net "S4E", 0 0, L_0x12e663720;  1 drivers
v0x12e6620b0_0 .net "S4Q", 31 0, v0x12e660d90_0;  1 drivers
v0x12e662160_0 .net "ScrSel", 3 0, v0x12e662e00_0;  1 drivers
E_0x12e65db10/0 .event anyedge, v0x12e661440_0, v0x12e65e130_0, v0x12e65e7a0_0, v0x12e65ee50_0;
E_0x12e65db10/1 .event anyedge, v0x12e65f430_0, v0x12e65fbe0_0, v0x12e660150_0, v0x12e660770_0;
E_0x12e65db10/2 .event anyedge, v0x12e660d90_0, v0x12e661560_0;
E_0x12e65db10 .event/or E_0x12e65db10/0, E_0x12e65db10/1, E_0x12e65db10/2;
L_0x12e662fd0 .part v0x12e662d50_0, 3, 1;
L_0x12e6630b0 .part v0x12e662d50_0, 2, 1;
L_0x12e663190 .part v0x12e662d50_0, 1, 1;
L_0x12e6632f0 .part v0x12e662d50_0, 0, 1;
L_0x12e663390 .part v0x12e662e00_0, 3, 1;
L_0x12e6634e0 .part v0x12e662e00_0, 2, 1;
L_0x12e6635c0 .part v0x12e662e00_0, 1, 1;
L_0x12e663720 .part v0x12e662e00_0, 0, 1;
S_0x12e65dbb0 .scope module, "R1" "Register32bit" 4 27, 5 3 0, S_0x12e65d820;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "I";
    .port_info 1 /INPUT 3 "FunSel";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "Clock";
    .port_info 4 /OUTPUT 32 "Q";
v0x12e65de90_0 .net "Clock", 0 0, v0x12e662880_0;  alias, 1 drivers
v0x12e65df40_0 .net "E", 0 0, L_0x12e662fd0;  alias, 1 drivers
v0x12e65dfe0_0 .net "FunSel", 2 0, v0x12e662920_0;  alias, 1 drivers
v0x12e65e080_0 .net "I", 31 0, v0x12e6629d0_0;  alias, 1 drivers
v0x12e65e130_0 .var "Q", 31 0;
E_0x12e65de30 .event posedge, v0x12e65de90_0;
S_0x12e65e2a0 .scope module, "R2" "Register32bit" 4 28, 5 3 0, S_0x12e65d820;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "I";
    .port_info 1 /INPUT 3 "FunSel";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "Clock";
    .port_info 4 /OUTPUT 32 "Q";
v0x12e65e4e0_0 .net "Clock", 0 0, v0x12e662880_0;  alias, 1 drivers
v0x12e65e590_0 .net "E", 0 0, L_0x12e6630b0;  alias, 1 drivers
v0x12e65e620_0 .net "FunSel", 2 0, v0x12e662920_0;  alias, 1 drivers
v0x12e65e6f0_0 .net "I", 31 0, v0x12e6629d0_0;  alias, 1 drivers
v0x12e65e7a0_0 .var "Q", 31 0;
S_0x12e65e8f0 .scope module, "R3" "Register32bit" 4 29, 5 3 0, S_0x12e65d820;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "I";
    .port_info 1 /INPUT 3 "FunSel";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "Clock";
    .port_info 4 /OUTPUT 32 "Q";
v0x12e65eb30_0 .net "Clock", 0 0, v0x12e662880_0;  alias, 1 drivers
v0x12e65ec00_0 .net "E", 0 0, L_0x12e663190;  alias, 1 drivers
v0x12e65eca0_0 .net "FunSel", 2 0, v0x12e662920_0;  alias, 1 drivers
v0x12e65ed70_0 .net "I", 31 0, v0x12e6629d0_0;  alias, 1 drivers
v0x12e65ee50_0 .var "Q", 31 0;
S_0x12e65ef80 .scope module, "R4" "Register32bit" 4 30, 5 3 0, S_0x12e65d820;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "I";
    .port_info 1 /INPUT 3 "FunSel";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "Clock";
    .port_info 4 /OUTPUT 32 "Q";
v0x12e65f1c0_0 .net "Clock", 0 0, v0x12e662880_0;  alias, 1 drivers
v0x12e65f250_0 .net "E", 0 0, L_0x12e6632f0;  alias, 1 drivers
v0x12e65f2e0_0 .net "FunSel", 2 0, v0x12e662920_0;  alias, 1 drivers
v0x12e65f390_0 .net "I", 31 0, v0x12e6629d0_0;  alias, 1 drivers
v0x12e65f430_0 .var "Q", 31 0;
S_0x12e65f5a0 .scope module, "S1" "Register32bit" 4 32, 5 3 0, S_0x12e65d820;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "I";
    .port_info 1 /INPUT 3 "FunSel";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "Clock";
    .port_info 4 /OUTPUT 32 "Q";
v0x12e65f820_0 .net "Clock", 0 0, v0x12e662880_0;  alias, 1 drivers
v0x12e65f930_0 .net "E", 0 0, L_0x12e663390;  alias, 1 drivers
v0x12e65f9c0_0 .net "FunSel", 2 0, v0x12e662920_0;  alias, 1 drivers
v0x12e65fad0_0 .net "I", 31 0, v0x12e6629d0_0;  alias, 1 drivers
v0x12e65fbe0_0 .var "Q", 31 0;
S_0x12e65fca0 .scope module, "S2" "Register32bit" 4 33, 5 3 0, S_0x12e65d820;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "I";
    .port_info 1 /INPUT 3 "FunSel";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "Clock";
    .port_info 4 /OUTPUT 32 "Q";
v0x12e65fee0_0 .net "Clock", 0 0, v0x12e662880_0;  alias, 1 drivers
v0x12e65ff70_0 .net "E", 0 0, L_0x12e6634e0;  alias, 1 drivers
v0x12e660000_0 .net "FunSel", 2 0, v0x12e662920_0;  alias, 1 drivers
v0x12e6600b0_0 .net "I", 31 0, v0x12e6629d0_0;  alias, 1 drivers
v0x12e660150_0 .var "Q", 31 0;
S_0x12e6602c0 .scope module, "S3" "Register32bit" 4 34, 5 3 0, S_0x12e65d820;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "I";
    .port_info 1 /INPUT 3 "FunSel";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "Clock";
    .port_info 4 /OUTPUT 32 "Q";
v0x12e660500_0 .net "Clock", 0 0, v0x12e662880_0;  alias, 1 drivers
v0x12e660590_0 .net "E", 0 0, L_0x12e6635c0;  alias, 1 drivers
v0x12e660620_0 .net "FunSel", 2 0, v0x12e662920_0;  alias, 1 drivers
v0x12e6606d0_0 .net "I", 31 0, v0x12e6629d0_0;  alias, 1 drivers
v0x12e660770_0 .var "Q", 31 0;
S_0x12e6608e0 .scope module, "S4" "Register32bit" 4 35, 5 3 0, S_0x12e65d820;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "I";
    .port_info 1 /INPUT 3 "FunSel";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "Clock";
    .port_info 4 /OUTPUT 32 "Q";
v0x12e660b20_0 .net "Clock", 0 0, v0x12e662880_0;  alias, 1 drivers
v0x12e660bb0_0 .net "E", 0 0, L_0x12e663720;  alias, 1 drivers
v0x12e660c40_0 .net "FunSel", 2 0, v0x12e662920_0;  alias, 1 drivers
v0x12e660cf0_0 .net "I", 31 0, v0x12e6629d0_0;  alias, 1 drivers
v0x12e660d90_0 .var "Q", 31 0;
S_0x12e662280 .scope task, "SetRegisters" "SetRegisters" 2 35, 2 35 0, S_0x12e615800;
 .timescale -9 -12;
v0x12e662430_0 .var "value", 31 0;
TD_RegisterFileSimulation.SetRegisters ;
    %load/vec4 v0x12e662430_0;
    %store/vec4 v0x12e65e130_0, 0, 32;
    %load/vec4 v0x12e662430_0;
    %store/vec4 v0x12e65e7a0_0, 0, 32;
    %load/vec4 v0x12e662430_0;
    %store/vec4 v0x12e65ee50_0, 0, 32;
    %load/vec4 v0x12e662430_0;
    %store/vec4 v0x12e65f430_0, 0, 32;
    %load/vec4 v0x12e662430_0;
    %store/vec4 v0x12e65fbe0_0, 0, 32;
    %load/vec4 v0x12e662430_0;
    %store/vec4 v0x12e660150_0, 0, 32;
    %load/vec4 v0x12e662430_0;
    %store/vec4 v0x12e660770_0, 0, 32;
    %load/vec4 v0x12e662430_0;
    %store/vec4 v0x12e660d90_0, 0, 32;
    %end;
S_0x12e6624f0 .scope module, "clk" "CrystalOscillator" 2 15, 3 104 0, S_0x12e615800;
 .timescale -9 -12;
v0x12e662880_0 .var "clock", 0 0;
S_0x12e6626b0 .scope task, "Clock" "Clock" 3 107, 3 107 0, S_0x12e6624f0;
 .timescale -9 -12;
TD_RegisterFileSimulation.clk.Clock ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e662880_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e662880_0, 0, 1;
    %delay 20000, 0;
    %end;
    .scope S_0x12e65dbb0;
T_7 ;
    %wait E_0x12e65de30;
    %load/vec4 v0x12e65df40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x12e65dfe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %load/vec4 v0x12e65e130_0;
    %assign/vec4 v0x12e65e130_0, 0;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v0x12e65e130_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x12e65e130_0, 0;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v0x12e65e130_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12e65e130_0, 0;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v0x12e65e080_0;
    %assign/vec4 v0x12e65e130_0, 0;
    %jmp T_7.11;
T_7.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e65e130_0, 0;
    %jmp T_7.11;
T_7.6 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65e130_0, 4, 5;
    %load/vec4 v0x12e65e080_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65e130_0, 4, 5;
    %jmp T_7.11;
T_7.7 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65e130_0, 4, 5;
    %load/vec4 v0x12e65e080_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65e130_0, 4, 5;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v0x12e65e130_0;
    %parti/s 24, 0, 2;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65e130_0, 4, 5;
    %load/vec4 v0x12e65e080_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65e130_0, 4, 5;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v0x12e65e080_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65e130_0, 4, 5;
    %load/vec4 v0x12e65e080_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65e130_0, 4, 5;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12e65e2a0;
T_8 ;
    %wait E_0x12e65de30;
    %load/vec4 v0x12e65e590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12e65e620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %load/vec4 v0x12e65e7a0_0;
    %assign/vec4 v0x12e65e7a0_0, 0;
    %jmp T_8.11;
T_8.2 ;
    %load/vec4 v0x12e65e7a0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x12e65e7a0_0, 0;
    %jmp T_8.11;
T_8.3 ;
    %load/vec4 v0x12e65e7a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12e65e7a0_0, 0;
    %jmp T_8.11;
T_8.4 ;
    %load/vec4 v0x12e65e6f0_0;
    %assign/vec4 v0x12e65e7a0_0, 0;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e65e7a0_0, 0;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65e7a0_0, 4, 5;
    %load/vec4 v0x12e65e6f0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65e7a0_0, 4, 5;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65e7a0_0, 4, 5;
    %load/vec4 v0x12e65e6f0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65e7a0_0, 4, 5;
    %jmp T_8.11;
T_8.8 ;
    %load/vec4 v0x12e65e7a0_0;
    %parti/s 24, 0, 2;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65e7a0_0, 4, 5;
    %load/vec4 v0x12e65e6f0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65e7a0_0, 4, 5;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v0x12e65e6f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65e7a0_0, 4, 5;
    %load/vec4 v0x12e65e6f0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65e7a0_0, 4, 5;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12e65e8f0;
T_9 ;
    %wait E_0x12e65de30;
    %load/vec4 v0x12e65ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12e65eca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %load/vec4 v0x12e65ee50_0;
    %assign/vec4 v0x12e65ee50_0, 0;
    %jmp T_9.11;
T_9.2 ;
    %load/vec4 v0x12e65ee50_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x12e65ee50_0, 0;
    %jmp T_9.11;
T_9.3 ;
    %load/vec4 v0x12e65ee50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12e65ee50_0, 0;
    %jmp T_9.11;
T_9.4 ;
    %load/vec4 v0x12e65ed70_0;
    %assign/vec4 v0x12e65ee50_0, 0;
    %jmp T_9.11;
T_9.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e65ee50_0, 0;
    %jmp T_9.11;
T_9.6 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65ee50_0, 4, 5;
    %load/vec4 v0x12e65ed70_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65ee50_0, 4, 5;
    %jmp T_9.11;
T_9.7 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65ee50_0, 4, 5;
    %load/vec4 v0x12e65ed70_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65ee50_0, 4, 5;
    %jmp T_9.11;
T_9.8 ;
    %load/vec4 v0x12e65ee50_0;
    %parti/s 24, 0, 2;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65ee50_0, 4, 5;
    %load/vec4 v0x12e65ed70_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65ee50_0, 4, 5;
    %jmp T_9.11;
T_9.9 ;
    %load/vec4 v0x12e65ed70_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65ee50_0, 4, 5;
    %load/vec4 v0x12e65ed70_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65ee50_0, 4, 5;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12e65ef80;
T_10 ;
    %wait E_0x12e65de30;
    %load/vec4 v0x12e65f250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12e65f2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %load/vec4 v0x12e65f430_0;
    %assign/vec4 v0x12e65f430_0, 0;
    %jmp T_10.11;
T_10.2 ;
    %load/vec4 v0x12e65f430_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x12e65f430_0, 0;
    %jmp T_10.11;
T_10.3 ;
    %load/vec4 v0x12e65f430_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12e65f430_0, 0;
    %jmp T_10.11;
T_10.4 ;
    %load/vec4 v0x12e65f390_0;
    %assign/vec4 v0x12e65f430_0, 0;
    %jmp T_10.11;
T_10.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e65f430_0, 0;
    %jmp T_10.11;
T_10.6 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65f430_0, 4, 5;
    %load/vec4 v0x12e65f390_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65f430_0, 4, 5;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65f430_0, 4, 5;
    %load/vec4 v0x12e65f390_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65f430_0, 4, 5;
    %jmp T_10.11;
T_10.8 ;
    %load/vec4 v0x12e65f430_0;
    %parti/s 24, 0, 2;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65f430_0, 4, 5;
    %load/vec4 v0x12e65f390_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65f430_0, 4, 5;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v0x12e65f390_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65f430_0, 4, 5;
    %load/vec4 v0x12e65f390_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65f430_0, 4, 5;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12e65f5a0;
T_11 ;
    %wait E_0x12e65de30;
    %load/vec4 v0x12e65f930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x12e65f9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %load/vec4 v0x12e65fbe0_0;
    %assign/vec4 v0x12e65fbe0_0, 0;
    %jmp T_11.11;
T_11.2 ;
    %load/vec4 v0x12e65fbe0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x12e65fbe0_0, 0;
    %jmp T_11.11;
T_11.3 ;
    %load/vec4 v0x12e65fbe0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12e65fbe0_0, 0;
    %jmp T_11.11;
T_11.4 ;
    %load/vec4 v0x12e65fad0_0;
    %assign/vec4 v0x12e65fbe0_0, 0;
    %jmp T_11.11;
T_11.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e65fbe0_0, 0;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65fbe0_0, 4, 5;
    %load/vec4 v0x12e65fad0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65fbe0_0, 4, 5;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65fbe0_0, 4, 5;
    %load/vec4 v0x12e65fad0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65fbe0_0, 4, 5;
    %jmp T_11.11;
T_11.8 ;
    %load/vec4 v0x12e65fbe0_0;
    %parti/s 24, 0, 2;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65fbe0_0, 4, 5;
    %load/vec4 v0x12e65fad0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65fbe0_0, 4, 5;
    %jmp T_11.11;
T_11.9 ;
    %load/vec4 v0x12e65fad0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65fbe0_0, 4, 5;
    %load/vec4 v0x12e65fad0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e65fbe0_0, 4, 5;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12e65fca0;
T_12 ;
    %wait E_0x12e65de30;
    %load/vec4 v0x12e65ff70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x12e660000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %load/vec4 v0x12e660150_0;
    %assign/vec4 v0x12e660150_0, 0;
    %jmp T_12.11;
T_12.2 ;
    %load/vec4 v0x12e660150_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x12e660150_0, 0;
    %jmp T_12.11;
T_12.3 ;
    %load/vec4 v0x12e660150_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12e660150_0, 0;
    %jmp T_12.11;
T_12.4 ;
    %load/vec4 v0x12e6600b0_0;
    %assign/vec4 v0x12e660150_0, 0;
    %jmp T_12.11;
T_12.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e660150_0, 0;
    %jmp T_12.11;
T_12.6 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660150_0, 4, 5;
    %load/vec4 v0x12e6600b0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660150_0, 4, 5;
    %jmp T_12.11;
T_12.7 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660150_0, 4, 5;
    %load/vec4 v0x12e6600b0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660150_0, 4, 5;
    %jmp T_12.11;
T_12.8 ;
    %load/vec4 v0x12e660150_0;
    %parti/s 24, 0, 2;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660150_0, 4, 5;
    %load/vec4 v0x12e6600b0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660150_0, 4, 5;
    %jmp T_12.11;
T_12.9 ;
    %load/vec4 v0x12e6600b0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660150_0, 4, 5;
    %load/vec4 v0x12e6600b0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660150_0, 4, 5;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12e6602c0;
T_13 ;
    %wait E_0x12e65de30;
    %load/vec4 v0x12e660590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x12e660620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %load/vec4 v0x12e660770_0;
    %assign/vec4 v0x12e660770_0, 0;
    %jmp T_13.11;
T_13.2 ;
    %load/vec4 v0x12e660770_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x12e660770_0, 0;
    %jmp T_13.11;
T_13.3 ;
    %load/vec4 v0x12e660770_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12e660770_0, 0;
    %jmp T_13.11;
T_13.4 ;
    %load/vec4 v0x12e6606d0_0;
    %assign/vec4 v0x12e660770_0, 0;
    %jmp T_13.11;
T_13.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e660770_0, 0;
    %jmp T_13.11;
T_13.6 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660770_0, 4, 5;
    %load/vec4 v0x12e6606d0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660770_0, 4, 5;
    %jmp T_13.11;
T_13.7 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660770_0, 4, 5;
    %load/vec4 v0x12e6606d0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660770_0, 4, 5;
    %jmp T_13.11;
T_13.8 ;
    %load/vec4 v0x12e660770_0;
    %parti/s 24, 0, 2;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660770_0, 4, 5;
    %load/vec4 v0x12e6606d0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660770_0, 4, 5;
    %jmp T_13.11;
T_13.9 ;
    %load/vec4 v0x12e6606d0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660770_0, 4, 5;
    %load/vec4 v0x12e6606d0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660770_0, 4, 5;
    %jmp T_13.11;
T_13.11 ;
    %pop/vec4 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12e6608e0;
T_14 ;
    %wait E_0x12e65de30;
    %load/vec4 v0x12e660bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x12e660c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %load/vec4 v0x12e660d90_0;
    %assign/vec4 v0x12e660d90_0, 0;
    %jmp T_14.11;
T_14.2 ;
    %load/vec4 v0x12e660d90_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x12e660d90_0, 0;
    %jmp T_14.11;
T_14.3 ;
    %load/vec4 v0x12e660d90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12e660d90_0, 0;
    %jmp T_14.11;
T_14.4 ;
    %load/vec4 v0x12e660cf0_0;
    %assign/vec4 v0x12e660d90_0, 0;
    %jmp T_14.11;
T_14.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e660d90_0, 0;
    %jmp T_14.11;
T_14.6 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660d90_0, 4, 5;
    %load/vec4 v0x12e660cf0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660d90_0, 4, 5;
    %jmp T_14.11;
T_14.7 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660d90_0, 4, 5;
    %load/vec4 v0x12e660cf0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660d90_0, 4, 5;
    %jmp T_14.11;
T_14.8 ;
    %load/vec4 v0x12e660d90_0;
    %parti/s 24, 0, 2;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660d90_0, 4, 5;
    %load/vec4 v0x12e660cf0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660d90_0, 4, 5;
    %jmp T_14.11;
T_14.9 ;
    %load/vec4 v0x12e660cf0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660d90_0, 4, 5;
    %load/vec4 v0x12e660cf0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12e660d90_0, 4, 5;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12e65d820;
T_15 ;
    %wait E_0x12e65db10;
    %load/vec4 v0x12e661440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e6613b0_0, 0, 32;
    %jmp T_15.9;
T_15.0 ;
    %load/vec4 v0x12e661680_0;
    %store/vec4 v0x12e6613b0_0, 0, 32;
    %jmp T_15.9;
T_15.1 ;
    %load/vec4 v0x12e6617a0_0;
    %store/vec4 v0x12e6613b0_0, 0, 32;
    %jmp T_15.9;
T_15.2 ;
    %load/vec4 v0x12e6618c0_0;
    %store/vec4 v0x12e6613b0_0, 0, 32;
    %jmp T_15.9;
T_15.3 ;
    %load/vec4 v0x12e661a20_0;
    %store/vec4 v0x12e6613b0_0, 0, 32;
    %jmp T_15.9;
T_15.4 ;
    %load/vec4 v0x12e661d10_0;
    %store/vec4 v0x12e6613b0_0, 0, 32;
    %jmp T_15.9;
T_15.5 ;
    %load/vec4 v0x12e661e30_0;
    %store/vec4 v0x12e6613b0_0, 0, 32;
    %jmp T_15.9;
T_15.6 ;
    %load/vec4 v0x12e661f50_0;
    %store/vec4 v0x12e6613b0_0, 0, 32;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v0x12e6620b0_0;
    %store/vec4 v0x12e6613b0_0, 0, 32;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %load/vec4 v0x12e661560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e6614d0_0, 0, 32;
    %jmp T_15.19;
T_15.10 ;
    %load/vec4 v0x12e661680_0;
    %store/vec4 v0x12e6614d0_0, 0, 32;
    %jmp T_15.19;
T_15.11 ;
    %load/vec4 v0x12e6617a0_0;
    %store/vec4 v0x12e6614d0_0, 0, 32;
    %jmp T_15.19;
T_15.12 ;
    %load/vec4 v0x12e6618c0_0;
    %store/vec4 v0x12e6614d0_0, 0, 32;
    %jmp T_15.19;
T_15.13 ;
    %load/vec4 v0x12e661a20_0;
    %store/vec4 v0x12e6614d0_0, 0, 32;
    %jmp T_15.19;
T_15.14 ;
    %load/vec4 v0x12e661d10_0;
    %store/vec4 v0x12e6614d0_0, 0, 32;
    %jmp T_15.19;
T_15.15 ;
    %load/vec4 v0x12e661e30_0;
    %store/vec4 v0x12e6614d0_0, 0, 32;
    %jmp T_15.19;
T_15.16 ;
    %load/vec4 v0x12e661f50_0;
    %store/vec4 v0x12e6614d0_0, 0, 32;
    %jmp T_15.19;
T_15.17 ;
    %load/vec4 v0x12e6620b0_0;
    %store/vec4 v0x12e6614d0_0, 0, 32;
    %jmp T_15.19;
T_15.19 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x12e60be00;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e65d680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e65d730_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0x12e615800;
T_17 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1382377321, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1937007986, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1181314149, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x12e65d450_0, 0, 512;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e65d3c0_0, 0, 1;
    %fork TD_RegisterFileSimulation.F.InitializeSimulation, S_0x12e65d1e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e662880_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12e662eb0_0, 0, 32;
    %fork TD_RegisterFileSimulation.DisableAll, S_0x12e60bc90;
    %join;
    %fork TD_RegisterFileSimulation.ClearRegisters, S_0x12e615970;
    %join;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x12e65e130_0, 0, 32;
    %pushi/vec4 1450709556, 0, 32;
    %store/vec4 v0x12e65e7a0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12e662b20_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12e662ca0_0, 0, 3;
    %delay 5000, 0;
    %load/vec4 v0x12e6613b0_0;
    %store/vec4 v0x12e616b50_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x12e65cdf0_0, 0, 32;
    %load/vec4 v0x12e662eb0_0;
    %store/vec4 v0x12e65cf60_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1333097537, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x12e65cea0_0, 0, 256;
    %fork TD_RegisterFileSimulation.F.CheckValues, S_0x12e607520;
    %join;
    %load/vec4 v0x12e6614d0_0;
    %store/vec4 v0x12e616b50_0, 0, 32;
    %pushi/vec4 1450709556, 0, 32;
    %store/vec4 v0x12e65cdf0_0, 0, 32;
    %load/vec4 v0x12e662eb0_0;
    %store/vec4 v0x12e65cf60_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1333097538, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x12e65cea0_0, 0, 256;
    %fork TD_RegisterFileSimulation.F.CheckValues, S_0x12e607520;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x12e662eb0_0, 0, 32;
    %fork TD_RegisterFileSimulation.DisableAll, S_0x12e60bc90;
    %join;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x12e662430_0, 0, 32;
    %fork TD_RegisterFileSimulation.SetRegisters, S_0x12e662280;
    %join;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x12e662d50_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x12e662e00_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12e662920_0, 0, 3;
    %pushi/vec4 878082192, 0, 32;
    %store/vec4 v0x12e6629d0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12e662b20_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x12e662ca0_0, 0, 3;
    %fork TD_RegisterFileSimulation.clk.Clock, S_0x12e6626b0;
    %join;
    %load/vec4 v0x12e6613b0_0;
    %store/vec4 v0x12e616b50_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x12e65cdf0_0, 0, 32;
    %load/vec4 v0x12e662eb0_0;
    %store/vec4 v0x12e65cf60_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1333097537, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x12e65cea0_0, 0, 256;
    %fork TD_RegisterFileSimulation.F.CheckValues, S_0x12e607520;
    %join;
    %load/vec4 v0x12e6614d0_0;
    %store/vec4 v0x12e616b50_0, 0, 32;
    %pushi/vec4 878082192, 0, 32;
    %store/vec4 v0x12e65cdf0_0, 0, 32;
    %load/vec4 v0x12e662eb0_0;
    %store/vec4 v0x12e65cf60_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1333097538, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x12e65cea0_0, 0, 256;
    %fork TD_RegisterFileSimulation.F.CheckValues, S_0x12e607520;
    %join;
    %fork TD_RegisterFileSimulation.F.FinishSimulation, S_0x12e65d010;
    %join;
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "../RegisterFileSimulation.v";
    "../Helper.v";
    "../RegisterFile.v";
    "../Register32bit.v";
