Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto af1d1d72c8284f0a87c68c0e62dbfca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_schrodinger_mesi_behav xil_defaultlib.tb_schrodinger_mesi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.schrodinger_line
Compiling module xil_defaultlib.schrodinger_cache
Compiling module xil_defaultlib.schrodinger_mesi_system
Compiling module xil_defaultlib.tb_schrodinger_mesi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_schrodinger_mesi_behav
