{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760593155373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760593155377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 15 22:39:15 2025 " "Processing started: Wed Oct 15 22:39:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760593155377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760593155377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760593155377 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1760593155664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760593155664 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE1_SoC.sv " "Can't analyze file -- file DE1_SoC.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1760593161433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/stlp/Desktop/Lab/Lab1/lab1-1.3/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760593161436 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "C:/Users/stlp/Desktop/Lab/Lab1/lab1-1.3/mux2_1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760593161436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760593161436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/stlp/Desktop/Lab/Lab1/lab1-1.3/mux4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760593161436 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "C:/Users/stlp/Desktop/Lab/Lab1/lab1-1.3/mux4_1.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760593161436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760593161436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux4_1 " "Elaborating entity \"mux4_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760593161453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:m0 " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:m0\"" {  } { { "mux4_1.sv" "m0" { Text "C:/Users/stlp/Desktop/Lab/Lab1/lab1-1.3/mux4_1.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760593161454 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out GND " "Pin \"out\" is stuck at GND" {  } { { "mux4_1.sv" "" { Text "C:/Users/stlp/Desktop/Lab/Lab1/lab1-1.3/mux4_1.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760593161764 "|mux4_1|out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1760593161764 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/stlp/Desktop/Lab/Lab1/lab1-1.3/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/stlp/Desktop/Lab/Lab1/lab1-1.3/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760593161811 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760593162065 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760593162065 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i00 " "No output dependent on input pin \"i00\"" {  } { { "mux4_1.sv" "" { Text "C:/Users/stlp/Desktop/Lab/Lab1/lab1-1.3/mux4_1.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760593162087 "|mux4_1|i00"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i01 " "No output dependent on input pin \"i01\"" {  } { { "mux4_1.sv" "" { Text "C:/Users/stlp/Desktop/Lab/Lab1/lab1-1.3/mux4_1.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760593162087 "|mux4_1|i01"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i10 " "No output dependent on input pin \"i10\"" {  } { { "mux4_1.sv" "" { Text "C:/Users/stlp/Desktop/Lab/Lab1/lab1-1.3/mux4_1.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760593162087 "|mux4_1|i10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i11 " "No output dependent on input pin \"i11\"" {  } { { "mux4_1.sv" "" { Text "C:/Users/stlp/Desktop/Lab/Lab1/lab1-1.3/mux4_1.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760593162087 "|mux4_1|i11"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel0 " "No output dependent on input pin \"sel0\"" {  } { { "mux4_1.sv" "" { Text "C:/Users/stlp/Desktop/Lab/Lab1/lab1-1.3/mux4_1.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760593162087 "|mux4_1|sel0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel1 " "No output dependent on input pin \"sel1\"" {  } { { "mux4_1.sv" "" { Text "C:/Users/stlp/Desktop/Lab/Lab1/lab1-1.3/mux4_1.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760593162087 "|mux4_1|sel1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1760593162087 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760593162088 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760593162088 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760593162088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760593162123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 15 22:39:22 2025 " "Processing ended: Wed Oct 15 22:39:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760593162123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760593162123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760593162123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760593162123 ""}
