                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module System_TOP
System_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
########################### Formality Setup file ############################
set_svf Final_System.svf 
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries           #"
#      #setting Design Libraries           #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/Projects/System/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/System/std_cells
lappend search_path /home/IC/Projects/System/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/System/std_cells /home/IC/Projects/System/rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
read_file -format verilog  TOP/SYS_TOP_dft.v
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/Projects/System/rtl/TOP/SYS_TOP_dft.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/TOP/SYS_TOP_dft.v
Warning:  /home/IC/Projects/System/rtl/TOP/SYS_TOP_dft.v:121: the undeclared symbol 'RST_N' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/TOP/System_TOP.db:System_TOP'
Loaded 1 design.
Current design is 'System_TOP'.
System_TOP
read_file -format verilog  TOP/mux2X1.v
Loading verilog file '/home/IC/Projects/System/rtl/TOP/mux2X1.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/TOP/mux2X1.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/TOP/mux2X1.db:mux2X1'
Loaded 1 design.
Current design is 'mux2X1'.
mux2X1
read_file -format verilog  UART/TOP/UART_TOP.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/TOP/UART_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/TOP/UART_TOP.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/TOP/UART.db:UART'
Loaded 1 design.
Current design is 'UART'.
UART
read_file -format verilog  UART/TX/UART_TX.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/TX/UART_TX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/TX/UART_TX.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/TX/UART_TX.db:UART_TX'
Loaded 1 design.
Current design is 'UART_TX'.
UART_TX
read_file -format sverilog UART/TX/TX_FSM.sv
Loading sverilog file '/home/IC/Projects/System/rtl/UART/TX/TX_FSM.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/TX/TX_FSM.sv
Warning:  /home/IC/Projects/System/rtl/UART/TX/TX_FSM.sv:22: Using default enum base size of 32. (VER-533)

Statistics for case statements in always block at line 46 in file
	'/home/IC/Projects/System/rtl/UART/TX/TX_FSM.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            48            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 90 in file
	'/home/IC/Projects/System/rtl/UART/TX/TX_FSM.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            98            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine TX_FSM line 33 in file
		'/home/IC/Projects/System/rtl/UART/TX/TX_FSM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Current_State_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/TX/TX_FSM.db:TX_FSM'
Loaded 1 design.
Current design is 'TX_FSM'.
TX_FSM
read_file -format verilog  UART/TX/Serializer.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/TX/Serializer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/TX/Serializer.v
Warning:  /home/IC/Projects/System/rtl/UART/TX/Serializer.v:34: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine Serializer line 16 in file
		'/home/IC/Projects/System/rtl/UART/TX/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     IN_Data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Counter_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ser_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ser_data_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/TX/Serializer.db:Serializer'
Loaded 1 design.
Current design is 'Serializer'.
Serializer
read_file -format verilog  UART/TX/Parity_Calc.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/TX/Parity_Calc.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/TX/Parity_Calc.v

Inferred memory devices in process
	in routine Parity_Calc line 17 in file
		'/home/IC/Projects/System/rtl/UART/TX/Parity_Calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     IN_Data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/TX/Parity_Calc.db:Parity_Calc'
Loaded 1 design.
Current design is 'Parity_Calc'.
Parity_Calc
read_file -format verilog  UART/TX/MUX.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/TX/MUX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/TX/MUX.v
Warning:  /home/IC/Projects/System/rtl/UART/TX/MUX.v:19: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 11 in file
	'/home/IC/Projects/System/rtl/UART/TX/MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MUX line 11 in file
		'/home/IC/Projects/System/rtl/UART/TX/MUX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     TX_OUT_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/TX/MUX.db:MUX'
Loaded 1 design.
Current design is 'MUX'.
MUX
read_file -format verilog  UART/RX/UART_RX.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/UART_RX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/RX/UART_RX.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/RX/UART_RX.db:UART_RX'
Loaded 1 design.
Current design is 'UART_RX'.
UART_RX
read_file -format sverilog UART/RX/RX_FSM.sv
Loading sverilog file '/home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv
Warning:  /home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv:24: Using default enum base size of 32. (VER-533)
Warning:  /home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv:70: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv:82: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv:91: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv:89: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 49 in file
	'/home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            51            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 110 in file
	'/home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           112            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine RX_FSM line 36 in file
		'/home/IC/Projects/System/rtl/UART/RX/RX_FSM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Current_State_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/RX/RX_FSM.db:RX_FSM'
Loaded 1 design.
Current design is 'RX_FSM'.
RX_FSM
read_file -format verilog  UART/RX/edge_bit_counter.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/edge_bit_counter.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/RX/edge_bit_counter.v

Inferred memory devices in process
	in routine edge_bit_counter line 14 in file
		'/home/IC/Projects/System/rtl/UART/RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    edge_cnt_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/RX/edge_bit_counter.db:edge_bit_counter'
Loaded 1 design.
Current design is 'edge_bit_counter'.
edge_bit_counter
read_file -format verilog  UART/RX/data_sampling.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/data_sampling.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/RX/data_sampling.v

Inferred memory devices in process
	in routine data_sampling line 17 in file
		'/home/IC/Projects/System/rtl/UART/RX/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Done_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  bit2_sampled_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  bit3_sampled_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  bit1_sampled_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/RX/data_sampling.db:data_sampling'
Loaded 1 design.
Current design is 'data_sampling'.
data_sampling
read_file -format verilog  UART/RX/deserializer.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/deserializer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/RX/deserializer.v

Inferred memory devices in process
	in routine deserializer line 15 in file
		'/home/IC/Projects/System/rtl/UART/RX/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|        i_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/RX/deserializer.db:deserializer'
Loaded 1 design.
Current design is 'deserializer'.
deserializer
read_file -format verilog  UART/RX/parity_check.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/parity_check.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/RX/parity_check.v

Inferred memory devices in process
	in routine parity_check line 22 in file
		'/home/IC/Projects/System/rtl/UART/RX/parity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    parr_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/RX/parity_check.db:parity_check'
Loaded 1 design.
Current design is 'parity_check'.
parity_check
read_file -format verilog  UART/RX/strt_check.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/strt_check.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/RX/strt_check.v

Inferred memory devices in process
	in routine strt_check line 14 in file
		'/home/IC/Projects/System/rtl/UART/RX/strt_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/RX/strt_check.db:strt_check'
Loaded 1 design.
Current design is 'strt_check'.
strt_check
read_file -format verilog  UART/RX/stop_check.v
Loading verilog file '/home/IC/Projects/System/rtl/UART/RX/stop_check.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/UART/RX/stop_check.v

Inferred memory devices in process
	in routine stp_check line 13 in file
		'/home/IC/Projects/System/rtl/UART/RX/stop_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/UART/RX/stp_check.db:stp_check'
Loaded 1 design.
Current design is 'stp_check'.
stp_check
read_file -format verilog  DATA_SYNC/DATA_SYNC.v
Loading verilog file '/home/IC/Projects/System/rtl/DATA_SYNC/DATA_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/DATA_SYNC/DATA_SYNC.v

Inferred memory devices in process
	in routine DATA_SYNC line 20 in file
		'/home/IC/Projects/System/rtl/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 30 in file
		'/home/IC/Projects/System/rtl/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      pulse_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 40 in file
		'/home/IC/Projects/System/rtl/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/DATA_SYNC/DATA_SYNC.db:DATA_SYNC'
Loaded 1 design.
Current design is 'DATA_SYNC'.
DATA_SYNC
read_file -format verilog  PULSE_GEN/PULSE_GEN.v
Loading verilog file '/home/IC/Projects/System/rtl/PULSE_GEN/PULSE_GEN.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/PULSE_GEN/PULSE_GEN.v

Inferred memory devices in process
	in routine PULSE_GEN line 14 in file
		'/home/IC/Projects/System/rtl/PULSE_GEN/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rcv_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pls_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/PULSE_GEN/PULSE_GEN.db:PULSE_GEN'
Loaded 1 design.
Current design is 'PULSE_GEN'.
PULSE_GEN
read_file -format sverilog System_Control/SYS_CTRL.sv
Loading sverilog file '/home/IC/Projects/System/rtl/System_Control/SYS_CTRL.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/System_Control/SYS_CTRL.sv
Warning:  /home/IC/Projects/System/rtl/System_Control/SYS_CTRL.sv:35: Using default enum base size of 32. (VER-533)

Statistics for case statements in always block at line 66 in file
	'/home/IC/Projects/System/rtl/System_Control/SYS_CTRL.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            68            |    auto/auto     |
|            72            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 230 in file
	'/home/IC/Projects/System/rtl/System_Control/SYS_CTRL.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           244            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL line 57 in file
		'/home/IC/Projects/System/rtl/System_Control/SYS_CTRL.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Current_State_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL line 349 in file
		'/home/IC/Projects/System/rtl/System_Control/SYS_CTRL.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Temp_Address_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/System_Control/SYS_CTRL.db:SYS_CTRL'
Loaded 1 design.
Current design is 'SYS_CTRL'.
SYS_CTRL
read_file -format verilog  RegFile/Register_File.v
Loading verilog file '/home/IC/Projects/System/rtl/RegFile/Register_File.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/RegFile/Register_File.v

Inferred memory devices in process
	in routine RegFile line 24 in file
		'/home/IC/Projects/System/rtl/RegFile/Register_File.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regArr_reg      | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|     regArr_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RdData_VLD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    RegFile/46    |   16   |    8    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/RegFile/RegFile.db:RegFile'
Loaded 1 design.
Current design is 'RegFile'.
RegFile
read_file -format verilog  ALU/ALU.v
Loading verilog file '/home/IC/Projects/System/rtl/ALU/ALU.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/ALU/ALU.v

Statistics for case statements in always block at line 32 in file
	'/home/IC/Projects/System/rtl/ALU/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 18 in file
		'/home/IC/Projects/System/rtl/ALU/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/ALU/ALU.db:ALU'
Loaded 1 design.
Current design is 'ALU'.
ALU
read_file -format verilog  Clock_Gating/CLK_GATE.v
Loading verilog file '/home/IC/Projects/System/rtl/Clock_Gating/CLK_GATE.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/IC/Projects/System/rtl/Clock_Gating/CLK_GATE.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/IC/Projects/System/rtl/Clock_Gating/CLK_GATE.db:CLK_GATE'
Loaded 1 design.
Current design is 'CLK_GATE'.
CLK_GATE
read_file -format verilog  RST_SYNC/RST_SYNC.v
Loading verilog file '/home/IC/Projects/System/rtl/RST_SYNC/RST_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/RST_SYNC/RST_SYNC.v

Inferred memory devices in process
	in routine RST_SYNC line 11 in file
		'/home/IC/Projects/System/rtl/RST_SYNC/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/RST_SYNC/RST_SYNC.db:RST_SYNC'
Loaded 1 design.
Current design is 'RST_SYNC'.
RST_SYNC
read_file -format verilog  ASYNC_FIFO/ASYC_FIFO.v
Loading verilog file '/home/IC/Projects/System/rtl/ASYNC_FIFO/ASYC_FIFO.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/ASYNC_FIFO/ASYC_FIFO.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/ASYNC_FIFO/ASYNC_FIFO.db:ASYNC_FIFO'
Loaded 1 design.
Current design is 'ASYNC_FIFO'.
ASYNC_FIFO
read_file -format verilog  ASYNC_FIFO/FIFO_MEM_CNTRL.v
Loading verilog file '/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_MEM_CNTRL.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_MEM_CNTRL.v

Inferred memory devices in process
	in routine FIFO_MEM_CNTRL line 26 in file
		'/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_MEM_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    FIFO_MEM_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
============================================================
| block name/line   | Inputs | Outputs | # sel inputs | MB |
============================================================
| FIFO_MEM_CNTRL/43 |   8    |    8    |      3       | N  |
============================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_MEM_CNTRL.db:FIFO_MEM_CNTRL'
Loaded 1 design.
Current design is 'FIFO_MEM_CNTRL'.
FIFO_MEM_CNTRL
read_file -format verilog  ASYNC_FIFO/FIFO_RD.v
Loading verilog file '/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_RD.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_RD.v
Warning:  /home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_RD.v:24: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine FIFO_RD line 15 in file
		'/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   gray_rd_ptr_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      raddr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_RD.db:FIFO_RD'
Loaded 1 design.
Current design is 'FIFO_RD'.
FIFO_RD
read_file -format verilog  ASYNC_FIFO/DF_SYNC.v
Loading verilog file '/home/IC/Projects/System/rtl/ASYNC_FIFO/DF_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/ASYNC_FIFO/DF_SYNC.v

Inferred memory devices in process
	in routine DF_SYNC line 14 in file
		'/home/IC/Projects/System/rtl/ASYNC_FIFO/DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/ASYNC_FIFO/DF_SYNC.db:DF_SYNC'
Loaded 1 design.
Current design is 'DF_SYNC'.
DF_SYNC
read_file -format verilog  ASYNC_FIFO/FIFO_WR.v
Loading verilog file '/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_WR.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_WR.v
Warning:  /home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_WR.v:25: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine FIFO_WR line 16 in file
		'/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   gray_wr_ptr_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      Waddr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/ASYNC_FIFO/FIFO_WR.db:FIFO_WR'
Loaded 1 design.
Current design is 'FIFO_WR'.
FIFO_WR
read_file -format verilog  Clock_Divider/CLKDiv.v
Loading verilog file '/home/IC/Projects/System/rtl/Clock_Divider/CLKDiv.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/Clock_Divider/CLKDiv.v

Inferred memory devices in process
	in routine CLKDiv line 22 in file
		'/home/IC/Projects/System/rtl/Clock_Divider/CLKDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  odd_edge_tog_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/Clock_Divider/CLKDiv.db:CLKDiv'
Loaded 1 design.
Current design is 'CLKDiv'.
CLKDiv
read_file -format verilog  CLK_DIV_MUX/CLKDIV_MUX.v
Loading verilog file '/home/IC/Projects/System/rtl/CLK_DIV_MUX/CLKDIV_MUX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/rtl/CLK_DIV_MUX/CLKDIV_MUX.v

Statistics for case statements in always block at line 7 in file
	'/home/IC/Projects/System/rtl/CLK_DIV_MUX/CLKDIV_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            9             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/rtl/CLK_DIV_MUX/CLKDIV_MUX.db:CLKDIV_MUX'
Loaded 1 design.
Current design is 'CLKDIV_MUX'.
CLKDIV_MUX
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'System_TOP'.
{System_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'System_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (30 designs)              /home/IC/Projects/System/rtl/TOP/System_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Aug 16 05:24:44 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                    12
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              20
    Cells do not drive (LINT-1)                                    19
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'CLKDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR', cell 'C82' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD', cell 'C79' does not drive any nets. (LINT-1)
Warning: In design 'Serializer', cell 'C157' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'C499' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'C505' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'C512' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'C515' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C121' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C124' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C106' does not drive any nets. (LINT-1)
Warning: In design 'deserializer', cell 'C107' does not drive any nets. (LINT-1)
Warning: In design 'System_TOP', net 'RST_N' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'System_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'System_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'System_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'System_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'System_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'System_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'System_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'System_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'System_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'System_TOP', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEM_CNTRL', port 'Rinc' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEM_CNTRL', port 'R_addr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'SYS_CTRL', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_TOP', input pin 'IN_0' of hierarchical cell 'U4_mux2X1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
1
#################### Archirecture Scan Chains #########################
puts "###############################################"
###############################################
puts "############ Configure scan chains ############"
############ Configure scan chains ############
puts "###############################################"
###############################################
set_scan_configuration -clock_mixing no_mix                         -style multiplexed_flip_flop                        -replace true -max_length 100  
Accepted scan configuration for modes: all_dft
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
#test_ready compile
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 41 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design System_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLKDIV_MUX'
  Processing 'CLKDiv_0'
  Processing 'DF_SYNC_0'
  Processing 'FIFO_RD'
  Processing 'FIFO_WR'
  Processing 'FIFO_MEM_CNTRL'
  Processing 'ASYNC_FIFO'
  Processing 'RST_SYNC_0'
  Processing 'CLK_GATE'
  Processing 'ALU'
  Processing 'RegFile'
  Processing 'SYS_CTRL'
Information: The register 'Current_State_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'PULSE_GEN'
  Processing 'DATA_SYNC'
  Processing 'stp_check'
  Processing 'strt_check'
  Processing 'parity_check'
  Processing 'deserializer'
  Processing 'data_sampling'
  Processing 'edge_bit_counter'
  Processing 'RX_FSM'
Information: The register 'Current_State_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'UART_RX'
  Processing 'MUX'
  Processing 'Parity_Calc'
  Processing 'Serializer'
  Processing 'TX_FSM'
Information: The register 'Current_State_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'Current_State_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'UART_TX'
  Processing 'UART'
  Processing 'mux2X1_0'
  Processing 'mux2X1_1'
  Processing 'System_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'CLKDiv_1_DW01_inc_0'
  Processing 'CLKDiv_1_DW01_cmp6_0'
  Processing 'CLKDiv_1_DW01_cmp6_1'
  Processing 'CLKDiv_1_DW01_dec_0'
  Processing 'CLKDiv_0_DW01_inc_0'
  Processing 'CLKDiv_0_DW01_cmp6_0'
  Processing 'CLKDiv_0_DW01_cmp6_1'
  Processing 'CLKDiv_0_DW01_dec_0'
  Processing 'FIFO_RD_DW01_inc_0'
  Processing 'FIFO_WR_DW01_inc_0'
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'deserializer_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_1'
  Processing 'data_sampling_DW01_cmp6_2'
  Processing 'data_sampling_DW01_dec_0'
  Processing 'data_sampling_DW01_cmp6_3'
  Processing 'data_sampling_DW01_inc_0'
  Processing 'edge_bit_counter_DW01_inc_0'
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'RX_FSM_DW01_cmp6_0'
  Processing 'Serializer_DW01_inc_0'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_1'
  Processing 'edge_bit_counter_DW01_inc_1'
  Processing 'edge_bit_counter_DW02_mult_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  856675.2      0.00       0.0      66.5                          
    0:00:04  856675.2      0.00       0.0      66.5                          
    0:00:04  856675.2      0.00       0.0      66.5                          
    0:00:04  856675.2      0.00       0.0      66.5                          
    0:00:04  856675.2      0.00       0.0      66.5                          
    0:00:05  830692.9      0.00       0.0      47.3                          
    0:00:05  830564.6      0.00       0.0      46.9                          
    0:00:05  830564.6      0.00       0.0      19.5                          
    0:00:05  830564.6      0.00       0.0      19.5                          
    0:00:05  830564.6      0.00       0.0      19.5                          
    0:00:05  830564.6      0.00       0.0      19.5                          
    0:00:05  830564.6      0.00       0.0      19.5                          
    0:00:05  831877.6      0.00       0.0       5.6                          
    0:00:05  832155.2      0.00       0.0       3.2                          
    0:00:05  832163.5      0.00       0.0       2.5                          
    0:00:05  832174.1      0.00       0.0       2.5                          
    0:00:05  832174.1      0.00       0.0       2.5                          
    0:00:05  832174.1      0.00       0.0       2.5                          
    0:00:05  832174.1      0.00       0.0       2.5                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  832174.1      0.00       0.0       2.5                          
    0:00:05  832174.1      0.00       0.0       2.5                          
    0:00:05  835235.3      0.00       0.0       5.8                          
    0:00:06  781691.4      0.00       0.0      63.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06  781691.4      0.00       0.0      63.3                          
    0:00:07  785399.7      0.00       0.0      25.1 DUT_UART/U0_UART_RX/DUT_deser/i[0]
    0:00:07  788576.2      0.00       0.0      11.4 DUT_UART/U0_UART_RX/DUT_deser/i[1]
    0:00:07  791077.4      0.00       0.0      10.9 DUT_REGFILE/REG0[1]      
    0:00:07  791702.1      0.00       0.0       1.1 DUT_REGFILE/net7953      
    0:00:07  793131.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07  793131.6      0.00       0.0       0.0                          
    0:00:07  793131.6      0.00       0.0       0.0                          
    0:00:07  785526.8      0.00       0.0       0.0                          
    0:00:07  783371.5      0.00       0.0       0.0                          
    0:00:07  782364.4      0.00       0.0       0.0                          
    0:00:07  781787.9      0.00       0.0       0.0                          
    0:00:07  781638.5      0.00       0.0       0.0                          
    0:00:07  781638.5      0.00       0.0       0.0                          
    0:00:07  781638.5      0.00       0.0       0.0                          
    0:00:07  781555.0      0.00       0.0       0.0                          
    0:00:07  781555.0      0.00       0.0       0.0                          
    0:00:07  781555.0      0.00       0.0       0.0                          
    0:00:07  781555.0      0.00       0.0       0.0                          
    0:00:07  781555.0      0.00       0.0       0.0                          
    0:00:07  781555.0      0.00       0.0       0.0                          
    0:00:07  781572.6      0.00       0.0       0.0                          
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
########################## Define DFT Signals ##########################
set_dft_signal -port [get_ports scan_clk]  -type ScanClock   -view existing_dft  -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_rst]  -type Reset       -view existing_dft  -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type Constant    -view existing_dft  -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type TestMode    -view spec          -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SE]        -type ScanEnable  -view spec          -active_state 1   -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI]        -type ScanDataIn  -view spec 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO]        -type ScanDataOut -view spec  
Accepted dft signal specification for modes: all_dft
1
############################# Create Test Protocol #######################
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_rst. (TEST-266)
1
###################### Pre-DFT Design Rule Checking #######################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell DUT_CLK_GATE/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 362 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         DUT_CLK_GATE/U0_TLATNCAX12M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 361 cells are valid scan cells
         DUT_DATA_SYNC/enable_pulse_reg
         DUT_DATA_SYNC/sync_reg_reg[1]
         DUT_DATA_SYNC/pulse_reg
         DUT_DATA_SYNC/sync_reg_reg[0]
         DUT_DATA_SYNC/sync_bus_reg[6]
         DUT_DATA_SYNC/sync_bus_reg[1]
         DUT_DATA_SYNC/sync_bus_reg[3]
         DUT_DATA_SYNC/sync_bus_reg[0]
         DUT_DATA_SYNC/sync_bus_reg[5]
         DUT_DATA_SYNC/sync_bus_reg[7]
         DUT_DATA_SYNC/sync_bus_reg[2]
         DUT_DATA_SYNC/sync_bus_reg[4]
         DUT_PULSE_GEN/pls_flop_reg
         DUT_PULSE_GEN/rcv_flop_reg
         DUT_SYS_CTRL/Temp_Address_reg[3]
         DUT_SYS_CTRL/Temp_Address_reg[2]
         DUT_SYS_CTRL/Temp_Address_reg[1]
         DUT_SYS_CTRL/Temp_Address_reg[0]
         DUT_SYS_CTRL/Current_State_reg[3]
         DUT_SYS_CTRL/Current_State_reg[0]
         DUT_SYS_CTRL/Current_State_reg[1]
         DUT_SYS_CTRL/Current_State_reg[2]
         DUT_REGFILE/regArr_reg[2][5]
         DUT_REGFILE/regArr_reg[3][5]
         DUT_REGFILE/regArr_reg[13][7]
         DUT_REGFILE/regArr_reg[13][6]
         DUT_REGFILE/regArr_reg[13][5]
         DUT_REGFILE/regArr_reg[13][4]
         DUT_REGFILE/regArr_reg[13][3]
         DUT_REGFILE/regArr_reg[13][2]
         DUT_REGFILE/regArr_reg[13][1]
         DUT_REGFILE/regArr_reg[11][7]
         DUT_REGFILE/regArr_reg[11][6]
         DUT_REGFILE/regArr_reg[11][5]
         DUT_REGFILE/regArr_reg[11][4]
         DUT_REGFILE/regArr_reg[11][3]
         DUT_REGFILE/regArr_reg[11][2]
         DUT_REGFILE/regArr_reg[11][1]
         DUT_REGFILE/regArr_reg[9][7]
         DUT_REGFILE/regArr_reg[9][6]
         DUT_REGFILE/regArr_reg[9][5]
         DUT_REGFILE/regArr_reg[9][4]
         DUT_REGFILE/regArr_reg[9][3]
         DUT_REGFILE/regArr_reg[9][2]
         DUT_REGFILE/regArr_reg[9][1]
         DUT_REGFILE/regArr_reg[12][7]
         DUT_REGFILE/regArr_reg[12][6]
         DUT_REGFILE/regArr_reg[12][5]
         DUT_REGFILE/regArr_reg[12][4]
         DUT_REGFILE/regArr_reg[12][3]
         DUT_REGFILE/regArr_reg[12][2]
         DUT_REGFILE/regArr_reg[12][1]
         DUT_REGFILE/regArr_reg[10][7]
         DUT_REGFILE/regArr_reg[10][6]
         DUT_REGFILE/regArr_reg[10][5]
         DUT_REGFILE/regArr_reg[10][4]
         DUT_REGFILE/regArr_reg[10][3]
         DUT_REGFILE/regArr_reg[10][2]
         DUT_REGFILE/regArr_reg[10][1]
         DUT_REGFILE/regArr_reg[8][7]
         DUT_REGFILE/regArr_reg[8][6]
         DUT_REGFILE/regArr_reg[8][5]
         DUT_REGFILE/regArr_reg[8][4]
         DUT_REGFILE/regArr_reg[8][3]
         DUT_REGFILE/regArr_reg[8][2]
         DUT_REGFILE/regArr_reg[8][1]
         DUT_REGFILE/regArr_reg[15][7]
         DUT_REGFILE/regArr_reg[15][6]
         DUT_REGFILE/regArr_reg[15][5]
         DUT_REGFILE/regArr_reg[15][4]
         DUT_REGFILE/regArr_reg[15][3]
         DUT_REGFILE/regArr_reg[15][2]
         DUT_REGFILE/regArr_reg[15][1]
         DUT_REGFILE/regArr_reg[15][0]
         DUT_REGFILE/regArr_reg[13][0]
         DUT_REGFILE/regArr_reg[11][0]
         DUT_REGFILE/regArr_reg[9][0]
         DUT_REGFILE/regArr_reg[12][0]
         DUT_REGFILE/regArr_reg[10][0]
         DUT_REGFILE/regArr_reg[8][0]
         DUT_REGFILE/regArr_reg[14][7]
         DUT_REGFILE/regArr_reg[14][6]
         DUT_REGFILE/regArr_reg[14][5]
         DUT_REGFILE/regArr_reg[14][4]
         DUT_REGFILE/regArr_reg[14][3]
         DUT_REGFILE/regArr_reg[14][2]
         DUT_REGFILE/regArr_reg[14][1]
         DUT_REGFILE/regArr_reg[14][0]
         DUT_REGFILE/RdData_reg[7]
         DUT_REGFILE/RdData_reg[5]
         DUT_REGFILE/RdData_reg[1]
         DUT_REGFILE/RdData_reg[0]
         DUT_REGFILE/regArr_reg[7][7]
         DUT_REGFILE/regArr_reg[7][6]
         DUT_REGFILE/regArr_reg[7][5]
         DUT_REGFILE/regArr_reg[7][4]
         DUT_REGFILE/regArr_reg[7][3]
         DUT_REGFILE/regArr_reg[7][2]
         DUT_REGFILE/regArr_reg[7][1]
         DUT_REGFILE/regArr_reg[6][7]
         DUT_REGFILE/regArr_reg[6][6]
         DUT_REGFILE/regArr_reg[6][5]
         DUT_REGFILE/regArr_reg[6][4]
         DUT_REGFILE/regArr_reg[6][3]
         DUT_REGFILE/regArr_reg[6][2]
         DUT_REGFILE/regArr_reg[6][1]
         DUT_REGFILE/regArr_reg[5][7]
         DUT_REGFILE/regArr_reg[5][6]
         DUT_REGFILE/regArr_reg[5][5]
         DUT_REGFILE/regArr_reg[5][4]
         DUT_REGFILE/regArr_reg[5][3]
         DUT_REGFILE/regArr_reg[5][2]
         DUT_REGFILE/regArr_reg[5][1]
         DUT_REGFILE/regArr_reg[4][7]
         DUT_REGFILE/regArr_reg[4][6]
         DUT_REGFILE/regArr_reg[4][5]
         DUT_REGFILE/regArr_reg[4][4]
         DUT_REGFILE/regArr_reg[4][3]
         DUT_REGFILE/regArr_reg[4][2]
         DUT_REGFILE/regArr_reg[4][1]
         DUT_REGFILE/regArr_reg[2][3]
         DUT_REGFILE/regArr_reg[7][0]
         DUT_REGFILE/regArr_reg[6][0]
         DUT_REGFILE/regArr_reg[5][0]
         DUT_REGFILE/regArr_reg[4][0]
         DUT_REGFILE/RdData_reg[4]
         DUT_REGFILE/RdData_reg[2]
         DUT_REGFILE/RdData_reg[6]
         DUT_REGFILE/RdData_reg[3]
         DUT_REGFILE/regArr_reg[2][6]
         DUT_REGFILE/regArr_reg[2][7]
         DUT_REGFILE/regArr_reg[2][2]
         DUT_REGFILE/regArr_reg[2][4]
         DUT_REGFILE/regArr_reg[1][7]
         DUT_REGFILE/regArr_reg[1][0]
         DUT_REGFILE/regArr_reg[1][5]
         DUT_REGFILE/regArr_reg[1][4]
         DUT_REGFILE/regArr_reg[1][1]
         DUT_REGFILE/regArr_reg[1][2]
         DUT_REGFILE/regArr_reg[1][3]
         DUT_REGFILE/regArr_reg[3][1]
         DUT_REGFILE/RdData_VLD_reg
         DUT_REGFILE/regArr_reg[2][1]
         DUT_REGFILE/regArr_reg[3][0]
         DUT_REGFILE/regArr_reg[3][4]
         DUT_REGFILE/regArr_reg[2][0]
         DUT_REGFILE/regArr_reg[3][6]
         DUT_REGFILE/regArr_reg[3][3]
         DUT_REGFILE/regArr_reg[3][2]
         DUT_REGFILE/regArr_reg[0][7]
         DUT_REGFILE/regArr_reg[0][5]
         DUT_REGFILE/regArr_reg[0][4]
         DUT_REGFILE/regArr_reg[0][0]
         DUT_REGFILE/regArr_reg[3][7]
         DUT_REGFILE/regArr_reg[0][3]
         DUT_REGFILE/regArr_reg[0][2]
         DUT_REGFILE/regArr_reg[1][6]
         DUT_REGFILE/regArr_reg[0][1]
         DUT_REGFILE/regArr_reg[0][6]
         DUT_ALU/ALU_OUT_reg[8]
         DUT_ALU/ALU_OUT_reg[7]
         DUT_ALU/ALU_OUT_reg[6]
         DUT_ALU/ALU_OUT_reg[0]
         DUT_ALU/ALU_OUT_reg[4]
         DUT_ALU/ALU_OUT_reg[3]
         DUT_ALU/ALU_OUT_reg[2]
         DUT_ALU/ALU_OUT_reg[5]
         DUT_ALU/ALU_OUT_reg[1]
         DUT_ALU/ALU_OUT_reg[15]
         DUT_ALU/ALU_OUT_reg[14]
         DUT_ALU/ALU_OUT_reg[13]
         DUT_ALU/ALU_OUT_reg[12]
         DUT_ALU/ALU_OUT_reg[11]
         DUT_ALU/ALU_OUT_reg[10]
         DUT_ALU/ALU_OUT_reg[9]
         DUT_ALU/OUT_VALID_reg
         DUT_RST_SYNC_1/sync_reg_reg[0]
         DUT_RST_SYNC_1/sync_reg_reg[1]
         DUT_CLKDIV_TX/odd_edge_tog_reg
         DUT_CLKDIV_TX/div_clk_reg
         DUT_CLKDIV_TX/count_reg[6]
         DUT_CLKDIV_TX/count_reg[4]
         DUT_CLKDIV_TX/count_reg[5]
         DUT_CLKDIV_TX/count_reg[3]
         DUT_CLKDIV_TX/count_reg[0]
         DUT_CLKDIV_TX/count_reg[2]
         DUT_CLKDIV_TX/count_reg[1]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[4][7]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[4][6]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[4][5]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[4][4]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[4][3]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[4][2]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[4][1]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[4][0]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][7]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][6]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][5]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][4]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][3]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][2]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][1]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][0]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][7]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][6]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][5]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][4]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][3]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][2]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][1]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][0]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][7]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][6]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][5]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][4]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][3]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][2]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][1]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][0]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][7]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][6]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][5]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][4]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][3]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][2]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][1]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][0]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[0][7]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[0][6]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[0][5]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[0][4]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[0][3]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[0][2]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[0][1]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[0][0]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][7]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][6]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][5]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][4]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][3]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][2]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][1]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][0]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][7]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][6]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][5]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][4]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][3]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][2]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][1]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][0]
         DUT_FIFO/DUT_fifo_wr/Waddr_reg[3]
         DUT_FIFO/DUT_fifo_wr/Waddr_reg[2]
         DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg[2]
         DUT_FIFO/DUT_fifo_wr/Waddr_reg[1]
         DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg[1]
         DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg[0]
         DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg[3]
         DUT_FIFO/DUT_fifo_wr/Waddr_reg[0]
         DUT_FIFO/DUT_fifo_rd/raddr_reg[3]
         DUT_FIFO/DUT_fifo_rd/raddr_reg[2]
         DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[3]
         DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
         DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[0]
         DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[2]
         DUT_FIFO/DUT_fifo_rd/raddr_reg[1]
         DUT_FIFO/DUT_fifo_rd/raddr_reg[0]
         DUT_FIFO/DUT_W2R/sync_reg_reg[3][1]
         DUT_FIFO/DUT_W2R/sync_reg_reg[2][1]
         DUT_FIFO/DUT_W2R/sync_reg_reg[1][1]
         DUT_FIFO/DUT_W2R/sync_reg_reg[0][1]
         DUT_FIFO/DUT_W2R/sync_reg_reg[2][0]
         DUT_FIFO/DUT_W2R/sync_reg_reg[3][0]
         DUT_FIFO/DUT_W2R/sync_reg_reg[0][0]
         DUT_FIFO/DUT_W2R/sync_reg_reg[1][0]
         DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[0]
         DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[1]
         DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
         DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[0]
         DUT_UART/U0_UART_TX/DUT_ser/ser_data_reg
         DUT_UART/U0_UART_TX/DUT_ser/ser_done_reg
         DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[7]
         DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[6]
         DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[5]
         DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[4]
         DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[3]
         DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[2]
         DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[1]
         DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[2]
         DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[3]
         DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[0]
         DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[1]
         DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[5]
         DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[6]
         DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[7]
         DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[4]
         DUT_UART/U0_UART_TX/DUT_par/par_bit_reg
         DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[7]
         DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[6]
         DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[5]
         DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[4]
         DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[3]
         DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[2]
         DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[1]
         DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[0]
         DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg
         DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[1]
         DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]
         DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[0]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[3]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[0]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[1]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[2]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[3]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[4]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[5]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[2]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[5]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[7]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[6]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[4]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[1]
         DUT_UART/U0_UART_RX/DUT_data_samp/sampled_bit_reg
         DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled_reg
         DUT_UART/U0_UART_RX/DUT_data_samp/bit2_sampled_reg
         DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled_reg
         DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg
         DUT_UART/U0_UART_RX/DUT_deser/i_reg[0]
         DUT_UART/U0_UART_RX/DUT_deser/i_reg[1]
         DUT_UART/U0_UART_RX/DUT_deser/i_reg[2]
         DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[2]
         DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[6]
         DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[4]
         DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[0]
         DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[1]
         DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[5]
         DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[3]
         DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[7]
         DUT_UART/U0_UART_RX/DUT_par_chk/parr_err_reg
         DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch_reg
         DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err_reg
         DUT_RST_SYNC_2/sync_reg_reg[0]
         DUT_RST_SYNC_2/sync_reg_reg[1]
         DUT_FIFO/DUT_R2W/sync_reg_reg[3][1]
         DUT_FIFO/DUT_R2W/sync_reg_reg[2][1]
         DUT_FIFO/DUT_R2W/sync_reg_reg[1][1]
         DUT_FIFO/DUT_R2W/sync_reg_reg[0][1]
         DUT_FIFO/DUT_R2W/sync_reg_reg[0][0]
         DUT_FIFO/DUT_R2W/sync_reg_reg[1][0]
         DUT_FIFO/DUT_R2W/sync_reg_reg[3][0]
         DUT_FIFO/DUT_R2W/sync_reg_reg[2][0]
         DUT_CLKDIV_RX/odd_edge_tog_reg
         DUT_CLKDIV_RX/div_clk_reg
         DUT_CLKDIV_RX/count_reg[0]
         DUT_CLKDIV_RX/count_reg[6]
         DUT_CLKDIV_RX/count_reg[5]
         DUT_CLKDIV_RX/count_reg[4]
         DUT_CLKDIV_RX/count_reg[3]
         DUT_CLKDIV_RX/count_reg[2]
         DUT_CLKDIV_RX/count_reg[1]

Information: Test design rule checking completed. (TEST-123)
1
############################# Preview DFT ##############################
preview_dft -show scan_summary
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : System_TOP
Version: K-2015.06
Date   : Fri Aug 16 05:25:05 2024
****************************************

Number of chains: 4
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI[3] -->  SO[3]                      91   DUT_ALU/ALU_OUT_reg[0]   (scan_clk, 30.0, rising) 
S 2        SI[2] -->  SO[2]                      90   DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][4]
                            (scan_clk, 30.0, rising) 
S 3        SI[1] -->  SO[1]                      90   DUT_REGFILE/regArr_reg[3][3]
                            (scan_clk, 30.0, rising) 
S 4        SI[0] -->  SO[0]                      90   DUT_REGFILE/regArr_reg[14][5]
                            (scan_clk, 30.0, rising) 
1
############################# Insert DFT ##############################
insert_dft
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23  883082.4      0.00       0.0       2.2 DUT_REGFILE/REG3[5]      
    0:00:23  883231.8      0.00       0.0       2.2 DUT_CLKDIV_RX/odd_edge_tog
    0:00:23  883381.2      0.00       0.0       2.2 DUT_CLKDIV_RX/div_clk    
    0:00:23  883381.2      0.00       0.0       2.2 DUT_CLKDIV_RX/div_clk    
    0:00:23  883524.7      0.00       0.0       2.1 DUT_FIFO/DUT_fifo_rd/N6  
    0:00:23  883524.7      0.00       0.0       2.1 DUT_FIFO/DUT_fifo_rd/N6  
    0:00:23  883674.1      0.00       0.0       2.1 DUT_UART/U0_UART_TX/DUT_par/IN_Data[7]
    0:00:23  883823.6      0.00       0.0       2.1 DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled
    0:00:23  883973.0      0.00       0.0       2.1 DUT_UART/U0_UART_TX/DUT_par/IN_Data[3]
    0:00:23  884271.8      0.00       0.0       2.1 DUT_UART/U0_UART_TX/DUT_par/par_bit
    0:00:23  884271.8      0.00       0.0       2.1 DUT_UART/U0_UART_TX/DUT_par/par_bit
    0:00:23  884271.8      0.00       0.0       2.1 DUT_UART/U0_UART_TX/DUT_par/par_bit
    0:00:23  884421.2      0.00       0.0       2.1 DUT_FIFO/DUT_fifo_rd/gray_rd_ptr[3]
    0:00:23  884570.6      0.00       0.0       2.0 DUT_FIFO/DUT_fifo_rd/gray_rd_ptr[1]
    0:00:23  884720.0      0.00       0.0       2.0 DUT_FIFO/DUT_fifo_rd/gray_rd_ptr[2]
    0:00:23  884869.5      0.00       0.0       2.0 DUT_UART/U0_UART_TX/DUT_par/IN_Data[2]
    0:00:23  885018.9      0.00       0.0       2.0 DUT_UART/U0_UART_TX/DUT_ser/n16
    0:00:23  885168.3      0.00       0.0       2.0 DUT_UART/U0_UART_TX/DUT_par/IN_Data[4]
    0:00:23  885317.7      0.00       0.0       2.0 DUT_UART/U0_UART_TX/DUT_par/IN_Data[0]
    0:00:23  885467.1      0.00       0.0       2.0 DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled
    0:00:23  885616.5      0.00       0.0       2.0 DUT_UART/U0_UART_RX/DUT_data_samp/bit2_sampled
    0:00:23  885765.9      0.00       0.0       2.0 DUT_UART/U0_UART_TX/DUT_par/IN_Data[5]
    0:00:23  885915.4      0.00       0.0       2.0 DUT_UART/U0_UART_TX/DUT_par/IN_Data[1]
    0:00:23  886064.8      0.00       0.0       2.0 DUT_UART/U0_UART_TX/DUT_par/IN_Data[6]
    0:00:23  886214.2      0.00       0.0       2.0 DUT_UART/U0_UART_TX/DUT_ser/IN_Data[6]
    0:00:23  886363.6      0.00       0.0       2.0 DUT_UART/U0_UART_TX/DUT_ser/IN_Data[5]
    0:00:23  886513.0      0.00       0.0       2.0 DUT_UART/U0_UART_TX/DUT_ser/IN_Data[4]
    0:00:23  886662.4      0.00       0.0       2.0 DUT_UART/U0_UART_TX/DUT_ser/IN_Data[3]
    0:00:23  886811.8      0.00       0.0       2.0 DUT_UART/U0_UART_TX/DUT_ser/IN_Data[2]
    0:00:23  886961.3      0.00       0.0       2.0 DUT_UART/U0_UART_TX/DUT_ser/IN_Data[1]
    0:00:23  887110.7      0.00       0.0       2.0 DUT_UART/U0_UART_TX/DUT_ser/IN_Data[7]
    0:00:23  887260.1      0.00       0.0       2.0 DUT_FIFO/DUT_fifo_rd/gray_rd_ptr[0]
    0:00:23  887409.5      0.00       0.0       2.0 DUT_DATA_SYNC/sync_reg[0]
    0:00:23  887553.0      0.00       0.0       2.0 DUT_FIFO/DUT_fifo_rd/n14 
    0:00:23  887702.4      0.00       0.0       2.0 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[4][7]
    0:00:23  887851.9      0.00       0.0       2.0 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[4][6]
    0:00:23  888001.3      0.00       0.0       2.0 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[4][5]
    0:00:23  888150.7      0.00       0.0       2.0 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[4][4]
    0:00:23  888300.1      0.00       0.0       2.0 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[4][3]
    0:00:23  888449.5      0.00       0.0       2.0 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[4][2]
    0:00:23  888598.9      0.00       0.0       2.0 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[4][1]
    0:00:23  888748.3      0.00       0.0       2.0 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[4][0]
    0:00:23  888897.8      0.00       0.0       2.0 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[0][7]
    0:00:23  889047.2      0.00       0.0       2.0 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[0][6]
    0:00:23  889196.6      0.00       0.0       2.0 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[0][5]
    0:00:23  889346.0      0.00       0.0       2.0 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[0][4]
    0:00:23  889495.4      0.00       0.0       2.0 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[0][3]
    0:00:23  889644.8      0.00       0.0       2.0 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[0][2]
    0:00:23  889794.2      0.00       0.0       2.0 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[0][1]
    0:00:23  889943.7      0.00       0.0       1.9 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[0][0]
    0:00:23  890093.1      0.00       0.0       1.9 DUT_REGFILE/regArr[12][7]
    0:00:23  890242.5      0.00       0.0       1.9 DUT_REGFILE/regArr[12][6]
    0:00:23  890391.9      0.00       0.0       1.9 DUT_REGFILE/regArr[12][5]
    0:00:23  890541.3      0.00       0.0       1.9 DUT_REGFILE/regArr[12][4]
    0:00:23  890690.7      0.00       0.0       1.9 DUT_REGFILE/regArr[12][3]
    0:00:23  890840.1      0.00       0.0       1.9 DUT_REGFILE/regArr[12][2]
    0:00:23  890989.6      0.00       0.0       1.9 DUT_REGFILE/regArr[12][1]
    0:00:23  891139.0      0.00       0.0       1.9 DUT_REGFILE/regArr[8][7] 
    0:00:23  891288.4      0.00       0.0       1.9 DUT_REGFILE/regArr[8][6] 
    0:00:23  891437.8      0.00       0.0       1.9 DUT_REGFILE/regArr[8][5] 
    0:00:23  891587.2      0.00       0.0       1.9 DUT_REGFILE/regArr[8][4] 
    0:00:23  891736.6      0.00       0.0       1.9 DUT_REGFILE/regArr[8][3] 
    0:00:23  891886.0      0.00       0.0       1.9 DUT_REGFILE/regArr[8][2] 
    0:00:23  892035.5      0.00       0.0       1.9 DUT_REGFILE/regArr[8][1] 
    0:00:23  892184.9      0.00       0.0       1.9 DUT_REGFILE/regArr[12][0]
    0:00:23  892334.3      0.00       0.0       1.9 DUT_REGFILE/regArr[8][0] 
    0:00:23  892483.7      0.00       0.0       1.9 DUT_REGFILE/regArr[4][7] 
    0:00:23  892633.1      0.00       0.0       1.9 DUT_REGFILE/regArr[4][6] 
    0:00:23  892782.5      0.00       0.0       1.9 DUT_REGFILE/regArr[4][5] 
    0:00:23  892931.9      0.00       0.0       1.9 DUT_REGFILE/regArr[4][4] 
    0:00:23  893081.4      0.00       0.0       1.9 DUT_REGFILE/regArr[4][3] 
    0:00:23  893230.8      0.00       0.0       1.9 DUT_REGFILE/regArr[4][2] 
    0:00:23  893380.2      0.00       0.0       1.9 DUT_REGFILE/regArr[4][1] 
    0:00:23  893529.6      0.00       0.0       1.9 DUT_REGFILE/regArr[4][0] 
    0:00:23  893679.0      0.00       0.0       1.9 DUT_REGFILE/regArr[15][7]
    0:00:23  893828.4      0.00       0.0       1.9 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[7][7]
    0:00:23  893977.8      0.00       0.0       1.9 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[7][6]
    0:00:23  894127.3      0.00       0.0       1.9 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[7][5]
    0:00:23  894276.7      0.00       0.0       1.9 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[7][4]
    0:00:23  894426.1      0.00       0.0       1.9 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[7][3]
    0:00:23  894575.5      0.00       0.0       1.9 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[7][2]
    0:00:23  894724.9      0.00       0.0       1.9 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[7][1]
    0:00:23  894874.3      0.00       0.0       1.9 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[7][0]
    0:00:23  895023.7      0.00       0.0       1.9 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[3][7]
    0:00:23  895173.2      0.00       0.0       1.8 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[3][6]
    0:00:23  895322.6      0.00       0.0       1.8 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[3][5]
    0:00:23  895472.0      0.00       0.0       1.8 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[3][4]
    0:00:23  895621.4      0.00       0.0       1.8 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[3][2]
    0:00:23  895770.8      0.00       0.0       1.8 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[3][1]
    0:00:23  895920.2      0.00       0.0       1.8 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[3][0]
    0:00:23  896069.6      0.00       0.0       1.8 DUT_REGFILE/regArr[11][7]
    0:00:23  896219.1      0.00       0.0       1.8 DUT_REGFILE/regArr[11][6]
    0:00:23  896368.5      0.00       0.0       1.8 DUT_REGFILE/regArr[11][5]
    0:00:23  896517.9      0.00       0.0       1.8 DUT_REGFILE/regArr[11][4]
    0:00:23  896667.3      0.00       0.0       1.8 DUT_REGFILE/regArr[11][3]
    0:00:23  896816.7      0.00       0.0       1.8 DUT_REGFILE/regArr[11][2]
    0:00:23  896966.1      0.00       0.0       1.8 DUT_REGFILE/regArr[11][1]
    0:00:23  897115.5      0.00       0.0       1.8 DUT_REGFILE/regArr[15][6]
    0:00:23  897265.0      0.00       0.0       1.8 DUT_REGFILE/regArr[15][5]
    0:00:23  897414.4      0.00       0.0       1.8 DUT_REGFILE/regArr[15][4]
    0:00:23  897563.8      0.00       0.0       1.8 DUT_REGFILE/regArr[15][3]
    0:00:23  897713.2      0.00       0.0       1.8 DUT_REGFILE/regArr[15][2]
    0:00:23  897862.6      0.00       0.0       1.8 DUT_REGFILE/regArr[15][1]
    0:00:23  898012.0      0.00       0.0       1.8 DUT_REGFILE/regArr[15][0]
    0:00:23  898161.4      0.00       0.0       1.8 DUT_REGFILE/regArr[11][0]
    0:00:23  898310.9      0.00       0.0       1.8 DUT_REGFILE/regArr[7][7] 
    0:00:23  898460.3      0.00       0.0       1.8 DUT_REGFILE/regArr[7][6] 
    0:00:23  898609.7      0.00       0.0       1.8 DUT_REGFILE/regArr[7][5] 
    0:00:23  898759.1      0.00       0.0       1.8 DUT_REGFILE/regArr[7][4] 
    0:00:23  898908.5      0.00       0.0       1.8 DUT_REGFILE/regArr[7][3] 
    0:00:23  899057.9      0.00       0.0       1.8 DUT_REGFILE/regArr[7][2] 
    0:00:23  899207.3      0.00       0.0       1.8 DUT_REGFILE/regArr[7][1] 
    0:00:23  899356.8      0.00       0.0       1.8 DUT_REGFILE/regArr[7][0] 
    0:00:23  899506.2      0.00       0.0       1.8 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[5][7]
    0:00:23  899655.6      0.00       0.0       1.8 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[5][6]
    0:00:23  899805.0      0.00       0.0       1.8 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[5][5]
    0:00:23  899954.4      0.00       0.0       1.8 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[5][4]
    0:00:23  900103.8      0.00       0.0       1.8 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[5][3]
    0:00:23  900253.2      0.00       0.0       1.8 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[5][2]
    0:00:23  900402.7      0.00       0.0       1.7 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[5][1]
    0:00:23  900552.1      0.00       0.0       1.7 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[5][0]
    0:00:23  900701.5      0.00       0.0       1.7 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[1][7]
    0:00:23  900850.9      0.00       0.0       1.7 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[1][6]
    0:00:23  901000.3      0.00       0.0       1.7 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[1][5]
    0:00:23  901149.7      0.00       0.0       1.7 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[1][4]
    0:00:23  901299.1      0.00       0.0       1.7 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[1][3]
    0:00:23  901448.6      0.00       0.0       1.7 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[1][2]
    0:00:23  901598.0      0.00       0.0       1.7 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[1][1]
    0:00:23  901747.4      0.00       0.0       1.7 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[1][0]
    0:00:23  901896.8      0.00       0.0       1.7 DUT_REGFILE/regArr[13][7]
    0:00:23  902046.2      0.00       0.0       1.7 DUT_REGFILE/regArr[13][6]
    0:00:23  902195.6      0.00       0.0       1.7 DUT_REGFILE/regArr[13][5]
    0:00:23  902345.0      0.00       0.0       1.7 DUT_REGFILE/regArr[13][4]
    0:00:23  902494.5      0.00       0.0       1.7 DUT_REGFILE/regArr[13][3]
    0:00:23  902643.9      0.00       0.0       1.7 DUT_REGFILE/regArr[13][2]
    0:00:23  902793.3      0.00       0.0       1.7 DUT_REGFILE/regArr[13][1]
    0:00:23  902942.7      0.00       0.0       1.7 DUT_REGFILE/regArr[9][7] 
    0:00:23  903092.1      0.00       0.0       1.7 DUT_REGFILE/regArr[9][6] 
    0:00:23  903241.5      0.00       0.0       1.7 DUT_REGFILE/regArr[9][5] 
    0:00:23  903390.9      0.00       0.0       1.7 DUT_REGFILE/regArr[9][4] 
    0:00:23  903540.4      0.00       0.0       1.7 DUT_REGFILE/regArr[9][3] 
    0:00:23  903689.8      0.00       0.0       1.7 DUT_REGFILE/regArr[9][2] 
    0:00:23  903839.2      0.00       0.0       1.7 DUT_REGFILE/regArr[9][1] 
    0:00:23  903988.6      0.00       0.0       1.7 DUT_REGFILE/regArr[13][0]
    0:00:23  904138.0      0.00       0.0       1.7 DUT_REGFILE/regArr[9][0] 
    0:00:23  904287.4      0.00       0.0       1.7 DUT_REGFILE/regArr[5][7] 
    0:00:23  904436.8      0.00       0.0       1.7 DUT_REGFILE/regArr[5][6] 
    0:00:23  904586.3      0.00       0.0       1.7 DUT_REGFILE/regArr[5][5] 
    0:00:23  904735.7      0.00       0.0       1.7 DUT_REGFILE/regArr[5][4] 
    0:00:23  904885.1      0.00       0.0       1.7 DUT_REGFILE/regArr[5][3] 
    0:00:23  905034.5      0.00       0.0       1.7 DUT_REGFILE/regArr[5][2] 
    0:00:23  905183.9      0.00       0.0       1.7 DUT_REGFILE/regArr[5][1] 
    0:00:23  905333.3      0.00       0.0       1.7 DUT_REGFILE/regArr[5][0] 
    0:00:23  905482.7      0.00       0.0       1.7 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[6][7]
    0:00:23  905632.2      0.00       0.0       1.6 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[6][6]
    0:00:23  905781.6      0.00       0.0       1.6 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[6][5]
    0:00:23  905931.0      0.00       0.0       1.6 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[6][4]
    0:00:23  906080.4      0.00       0.0       1.6 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[6][3]
    0:00:23  906229.8      0.00       0.0       1.6 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[6][2]
    0:00:23  906379.2      0.00       0.0       1.6 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[6][1]
    0:00:23  906528.6      0.00       0.0       1.6 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[6][0]
    0:00:23  906678.1      0.00       0.0       1.6 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[2][7]
    0:00:23  906827.5      0.00       0.0       1.6 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[2][6]
    0:00:23  906976.9      0.00       0.0       1.6 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[2][5]
    0:00:23  907126.3      0.00       0.0       1.6 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[2][4]
    0:00:23  907275.7      0.00       0.0       1.6 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[2][3]
    0:00:23  907425.1      0.00       0.0       1.6 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[2][2]
    0:00:23  907574.5      0.00       0.0       1.6 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[2][1]
    0:00:23  907724.0      0.00       0.0       1.6 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[2][0]
    0:00:23  907873.4      0.00       0.0       1.6 DUT_REGFILE/regArr[10][7]
    0:00:23  908022.8      0.00       0.0       1.6 DUT_REGFILE/regArr[10][6]
    0:00:23  908172.2      0.00       0.0       1.6 DUT_REGFILE/regArr[10][5]
    0:00:23  908321.6      0.00       0.0       1.6 DUT_REGFILE/regArr[10][4]
    0:00:23  908471.0      0.00       0.0       1.6 DUT_REGFILE/regArr[10][3]
    0:00:23  908620.4      0.00       0.0       1.6 DUT_REGFILE/regArr[10][2]
    0:00:23  908769.9      0.00       0.0       1.6 DUT_REGFILE/regArr[10][1]
    0:00:23  908919.3      0.00       0.0       1.6 DUT_REGFILE/regArr[10][0]
    0:00:23  909068.7      0.00       0.0       1.6 DUT_REGFILE/regArr[14][7]
    0:00:23  909218.1      0.00       0.0       1.6 DUT_REGFILE/regArr[14][6]
    0:00:23  909367.5      0.00       0.0       1.6 DUT_REGFILE/regArr[14][5]
    0:00:23  909516.9      0.00       0.0       1.6 DUT_REGFILE/regArr[14][3]
    0:00:23  909666.3      0.00       0.0       1.6 DUT_REGFILE/regArr[14][2]
    0:00:23  909815.8      0.00       0.0       1.6 DUT_REGFILE/regArr[14][1]
    0:00:23  909965.2      0.00       0.0       1.6 DUT_REGFILE/regArr[14][0]
    0:00:23  910114.6      0.00       0.0       1.6 DUT_REGFILE/regArr[6][7] 
    0:00:23  910264.0      0.00       0.0       1.6 DUT_REGFILE/regArr[6][6] 
    0:00:23  910413.4      0.00       0.0       1.6 DUT_REGFILE/regArr[6][5] 
    0:00:23  910562.8      0.00       0.0       1.6 DUT_REGFILE/regArr[6][4] 
    0:00:23  910712.2      0.00       0.0       1.6 DUT_REGFILE/regArr[6][3] 
    0:00:23  910861.7      0.00       0.0       1.6 DUT_REGFILE/regArr[6][2] 
    0:00:23  911011.1      0.00       0.0       1.5 DUT_REGFILE/regArr[6][1] 
    0:00:23  911160.5      0.00       0.0       1.5 DUT_REGFILE/regArr[6][0] 
    0:00:23  911309.9      0.00       0.0       1.5 DUT_FIFO/DUT_fifo_mem/FIFO_MEM[3][3]
    0:00:23  911459.3      0.00       0.0       1.5 DUT_REGFILE/regArr[14][4]
    0:00:23  911608.7      0.00       0.0       1.5 DUT_PULSE_GEN/rcv_flop   
    0:00:23  911758.1      0.00       0.0       1.5 DUT_REGFILE/RdData[7]    
    0:00:23  911907.6      0.00       0.0       1.5 DUT_REGFILE/RdData[5]    
    0:00:23  912057.0      0.00       0.0       1.5 DUT_REGFILE/RdData[1]    
    0:00:23  912206.4      0.00       0.0       1.5 DUT_REGFILE/RdData[0]    
    0:00:23  912355.8      0.00       0.0       1.5 DUT_REGFILE/RdData[4]    
    0:00:23  912505.2      0.00       0.0       1.5 DUT_REGFILE/RdData[2]    
    0:00:23  912654.6      0.00       0.0       1.5 DUT_REGFILE/RdData[6]    
    0:00:23  912654.6      0.00       0.0       1.5 DUT_REGFILE/RdData[6]    
    0:00:23  912804.0      0.00       0.0       1.5 DUT_REGFILE/RdData[3]    
    0:00:23  912804.0      0.00       0.0       1.5 DUT_REGFILE/RdData[3]    
    0:00:23  912953.5      0.00       0.0       1.3 DUT_FIFO/DUT_fifo_wr/Waddr[3]
    0:00:23  912953.5      0.00       0.0       1.3 DUT_FIFO/DUT_fifo_wr/Waddr[3]
    0:00:23  913097.0      0.00       0.0       1.2 DUT_SYS_CTRL/Current_State[0]
    0:00:23  913097.0      0.00       0.0       1.2 DUT_SYS_CTRL/Current_State[0]
    0:00:23  913246.4      0.00       0.0       1.2 DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[2]
    0:00:23  913246.4      0.00       0.0       1.2 DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[2]
    0:00:23  913395.8      0.00       0.0       1.1 DUT_FIFO/DUT_fifo_rd/raddr[1]
    0:00:23  913395.8      0.00       0.0       1.1 DUT_FIFO/DUT_fifo_rd/raddr[1]
    0:00:23  913844.1      0.00       0.0       1.0 DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt[2]
    0:00:23  913844.1      0.00       0.0       1.0 DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt[2]
    0:00:23  913844.1      0.00       0.0       1.0 DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt[2]
    0:00:23  913844.1      0.00       0.0       1.0 DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt[2]
    0:00:23  913844.1      0.00       0.0       1.0 DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt[2]
    0:00:23  913993.5      0.00       0.0       0.9 DUT_DATA_SYNC/sync_bus[6]
    0:00:23  913993.5      0.00       0.0       0.9 DUT_DATA_SYNC/sync_bus[6]
    0:00:23  914142.9      0.00       0.0       0.9 DUT_CLKDIV_TX/count[2]   
    0:00:23  914142.9      0.00       0.0       0.9 DUT_CLKDIV_TX/count[2]   
    0:00:23  914292.3      0.00       0.0       0.8 DUT_CLKDIV_TX/count[1]   
    0:00:23  914292.3      0.00       0.0       0.8 DUT_CLKDIV_TX/count[1]   
    0:00:23  914441.7      0.00       0.0       0.8 DUT_CLKDIV_TX/count[5]   
    0:00:23  914441.7      0.00       0.0       0.8 DUT_CLKDIV_TX/count[5]   
    0:00:23  914591.1      0.00       0.0       0.7 DUT_CLKDIV_TX/count[3]   
    0:00:23  914591.1      0.00       0.0       0.7 DUT_CLKDIV_TX/count[3]   
    0:00:23  914740.6      0.00       0.0       0.7 DUT_REGFILE/RdData_VLD   
    0:00:23  914740.6      0.00       0.0       0.7 DUT_REGFILE/RdData_VLD   
    0:00:23  914890.0      0.00       0.0       0.6 DUT_DATA_SYNC/sync_bus[1]
    0:00:23  914890.0      0.00       0.0       0.6 DUT_DATA_SYNC/sync_bus[1]
    0:00:23  915338.2      0.00       0.0       0.6 DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt[1]
    0:00:23  915338.2      0.00       0.0       0.6 DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt[1]
    0:00:23  915338.2      0.00       0.0       0.6 DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt[1]
    0:00:23  915338.2      0.00       0.0       0.6 DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt[1]
    0:00:23  915487.6      0.00       0.0       0.6 DUT_REGFILE/REG2[1]      
    0:00:23  915637.0      0.00       0.0       0.5 DUT_REGFILE/REG3[0]      
    0:00:23  915637.0      0.00       0.0       0.5 DUT_CLKDIV_RX/n19        
    0:00:23  915637.0      0.00       0.0       0.5 DUT_CLKDIV_RX/n21        
    0:00:23  915786.5      0.00       0.0       0.2 DUT_UART/U0_UART_RX/sampled_bit
    0:00:23  915930.0      0.00       0.0       0.2 DUT_UART/U0_UART_TX/DUT_fsm/ser_done
    0:00:23  916079.4      0.00       0.0       0.0 DUT_SYS_CTRL/RX_D_VLD    
    0:00:23  916247.6      0.00       0.0       0.0                          

1
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 67 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design System_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02  916230.0      0.00       0.0       0.0                          
    0:00:02  916230.0      0.00       0.0       0.0                          
    0:00:03  916077.0      0.00       0.0       7.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  916077.0      0.00       0.0       7.9                          
    0:00:03  916682.9      0.00       0.0       0.0                          
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##################### Close Formality Setup file ###########################
set_svf -off
1
###################### Design Rule Checking #######################
dft_drc -verbose -coverage_estimate
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell DUT_CLK_GATE/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 362 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         DUT_CLK_GATE/U0_TLATNCAX12M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 361 cells are valid scan cells
         DUT_DATA_SYNC/enable_pulse_reg
         DUT_DATA_SYNC/sync_reg_reg[1]
         DUT_DATA_SYNC/pulse_reg
         DUT_DATA_SYNC/sync_reg_reg[0]
         DUT_DATA_SYNC/sync_bus_reg[6]
         DUT_DATA_SYNC/sync_bus_reg[1]
         DUT_DATA_SYNC/sync_bus_reg[3]
         DUT_DATA_SYNC/sync_bus_reg[0]
         DUT_DATA_SYNC/sync_bus_reg[5]
         DUT_DATA_SYNC/sync_bus_reg[7]
         DUT_DATA_SYNC/sync_bus_reg[2]
         DUT_DATA_SYNC/sync_bus_reg[4]
         DUT_PULSE_GEN/pls_flop_reg
         DUT_PULSE_GEN/rcv_flop_reg
         DUT_SYS_CTRL/Current_State_reg[0]
         DUT_SYS_CTRL/Current_State_reg[1]
         DUT_SYS_CTRL/Current_State_reg[2]
         DUT_SYS_CTRL/Temp_Address_reg[3]
         DUT_SYS_CTRL/Temp_Address_reg[2]
         DUT_SYS_CTRL/Temp_Address_reg[1]
         DUT_SYS_CTRL/Temp_Address_reg[0]
         DUT_SYS_CTRL/Current_State_reg[3]
         DUT_REGFILE/regArr_reg[2][5]
         DUT_REGFILE/regArr_reg[11][7]
         DUT_REGFILE/regArr_reg[11][6]
         DUT_REGFILE/regArr_reg[11][5]
         DUT_REGFILE/regArr_reg[11][4]
         DUT_REGFILE/regArr_reg[11][3]
         DUT_REGFILE/regArr_reg[11][2]
         DUT_REGFILE/regArr_reg[11][1]
         DUT_REGFILE/regArr_reg[9][7]
         DUT_REGFILE/regArr_reg[9][6]
         DUT_REGFILE/regArr_reg[9][5]
         DUT_REGFILE/regArr_reg[9][4]
         DUT_REGFILE/regArr_reg[9][3]
         DUT_REGFILE/regArr_reg[9][2]
         DUT_REGFILE/regArr_reg[9][1]
         DUT_REGFILE/regArr_reg[10][7]
         DUT_REGFILE/regArr_reg[10][6]
         DUT_REGFILE/regArr_reg[10][5]
         DUT_REGFILE/regArr_reg[10][4]
         DUT_REGFILE/regArr_reg[10][3]
         DUT_REGFILE/regArr_reg[10][2]
         DUT_REGFILE/regArr_reg[10][1]
         DUT_REGFILE/regArr_reg[8][7]
         DUT_REGFILE/regArr_reg[8][6]
         DUT_REGFILE/regArr_reg[8][5]
         DUT_REGFILE/regArr_reg[8][4]
         DUT_REGFILE/regArr_reg[8][3]
         DUT_REGFILE/regArr_reg[8][2]
         DUT_REGFILE/regArr_reg[8][1]
         DUT_REGFILE/regArr_reg[11][0]
         DUT_REGFILE/regArr_reg[9][0]
         DUT_REGFILE/regArr_reg[10][0]
         DUT_REGFILE/regArr_reg[8][0]
         DUT_REGFILE/RdData_reg[7]
         DUT_REGFILE/RdData_reg[5]
         DUT_REGFILE/RdData_reg[1]
         DUT_REGFILE/RdData_reg[0]
         DUT_REGFILE/regArr_reg[7][7]
         DUT_REGFILE/regArr_reg[7][6]
         DUT_REGFILE/regArr_reg[7][5]
         DUT_REGFILE/regArr_reg[7][4]
         DUT_REGFILE/regArr_reg[7][3]
         DUT_REGFILE/regArr_reg[7][2]
         DUT_REGFILE/regArr_reg[7][1]
         DUT_REGFILE/regArr_reg[6][7]
         DUT_REGFILE/regArr_reg[6][6]
         DUT_REGFILE/regArr_reg[6][5]
         DUT_REGFILE/regArr_reg[6][4]
         DUT_REGFILE/regArr_reg[6][3]
         DUT_REGFILE/regArr_reg[6][2]
         DUT_REGFILE/regArr_reg[6][1]
         DUT_REGFILE/regArr_reg[5][7]
         DUT_REGFILE/regArr_reg[5][6]
         DUT_REGFILE/regArr_reg[5][5]
         DUT_REGFILE/regArr_reg[5][4]
         DUT_REGFILE/regArr_reg[5][3]
         DUT_REGFILE/regArr_reg[5][2]
         DUT_REGFILE/regArr_reg[5][1]
         DUT_REGFILE/regArr_reg[4][7]
         DUT_REGFILE/regArr_reg[4][6]
         DUT_REGFILE/regArr_reg[4][5]
         DUT_REGFILE/regArr_reg[4][4]
         DUT_REGFILE/regArr_reg[4][3]
         DUT_REGFILE/regArr_reg[4][2]
         DUT_REGFILE/regArr_reg[4][1]
         DUT_REGFILE/regArr_reg[2][3]
         DUT_REGFILE/regArr_reg[7][0]
         DUT_REGFILE/regArr_reg[6][0]
         DUT_REGFILE/regArr_reg[5][0]
         DUT_REGFILE/regArr_reg[4][0]
         DUT_REGFILE/RdData_reg[4]
         DUT_REGFILE/RdData_reg[2]
         DUT_REGFILE/RdData_reg[6]
         DUT_REGFILE/RdData_reg[3]
         DUT_REGFILE/regArr_reg[2][7]
         DUT_REGFILE/regArr_reg[2][2]
         DUT_REGFILE/regArr_reg[2][4]
         DUT_REGFILE/regArr_reg[1][7]
         DUT_REGFILE/regArr_reg[1][0]
         DUT_REGFILE/regArr_reg[1][5]
         DUT_REGFILE/regArr_reg[1][4]
         DUT_REGFILE/regArr_reg[1][1]
         DUT_REGFILE/regArr_reg[1][2]
         DUT_REGFILE/regArr_reg[1][3]
         DUT_REGFILE/regArr_reg[3][1]
         DUT_REGFILE/RdData_VLD_reg
         DUT_REGFILE/regArr_reg[2][1]
         DUT_REGFILE/regArr_reg[3][0]
         DUT_REGFILE/regArr_reg[3][4]
         DUT_REGFILE/regArr_reg[2][0]
         DUT_REGFILE/regArr_reg[3][6]
         DUT_REGFILE/regArr_reg[3][3]
         DUT_REGFILE/regArr_reg[3][2]
         DUT_REGFILE/regArr_reg[0][7]
         DUT_REGFILE/regArr_reg[0][5]
         DUT_REGFILE/regArr_reg[0][4]
         DUT_REGFILE/regArr_reg[0][0]
         DUT_REGFILE/regArr_reg[3][7]
         DUT_REGFILE/regArr_reg[0][3]
         DUT_REGFILE/regArr_reg[0][2]
         DUT_REGFILE/regArr_reg[1][6]
         DUT_REGFILE/regArr_reg[0][1]
         DUT_REGFILE/regArr_reg[0][6]
         DUT_REGFILE/regArr_reg[2][6]
         DUT_REGFILE/regArr_reg[15][7]
         DUT_REGFILE/regArr_reg[15][6]
         DUT_REGFILE/regArr_reg[15][5]
         DUT_REGFILE/regArr_reg[15][4]
         DUT_REGFILE/regArr_reg[15][3]
         DUT_REGFILE/regArr_reg[15][2]
         DUT_REGFILE/regArr_reg[15][1]
         DUT_REGFILE/regArr_reg[15][0]
         DUT_REGFILE/regArr_reg[14][6]
         DUT_REGFILE/regArr_reg[14][5]
         DUT_REGFILE/regArr_reg[14][4]
         DUT_REGFILE/regArr_reg[14][3]
         DUT_REGFILE/regArr_reg[14][2]
         DUT_REGFILE/regArr_reg[14][1]
         DUT_REGFILE/regArr_reg[14][0]
         DUT_REGFILE/regArr_reg[13][7]
         DUT_REGFILE/regArr_reg[13][6]
         DUT_REGFILE/regArr_reg[13][5]
         DUT_REGFILE/regArr_reg[13][4]
         DUT_REGFILE/regArr_reg[13][3]
         DUT_REGFILE/regArr_reg[13][2]
         DUT_REGFILE/regArr_reg[13][1]
         DUT_REGFILE/regArr_reg[13][0]
         DUT_REGFILE/regArr_reg[12][7]
         DUT_REGFILE/regArr_reg[12][6]
         DUT_REGFILE/regArr_reg[12][5]
         DUT_REGFILE/regArr_reg[12][4]
         DUT_REGFILE/regArr_reg[12][3]
         DUT_REGFILE/regArr_reg[12][2]
         DUT_REGFILE/regArr_reg[12][1]
         DUT_REGFILE/regArr_reg[12][0]
         DUT_REGFILE/regArr_reg[14][7]
         DUT_REGFILE/regArr_reg[3][5]
         DUT_ALU/ALU_OUT_reg[8]
         DUT_ALU/ALU_OUT_reg[7]
         DUT_ALU/ALU_OUT_reg[6]
         DUT_ALU/ALU_OUT_reg[0]
         DUT_ALU/ALU_OUT_reg[4]
         DUT_ALU/ALU_OUT_reg[3]
         DUT_ALU/ALU_OUT_reg[2]
         DUT_ALU/ALU_OUT_reg[5]
         DUT_ALU/ALU_OUT_reg[1]
         DUT_ALU/ALU_OUT_reg[15]
         DUT_ALU/ALU_OUT_reg[14]
         DUT_ALU/ALU_OUT_reg[13]
         DUT_ALU/ALU_OUT_reg[12]
         DUT_ALU/ALU_OUT_reg[11]
         DUT_ALU/ALU_OUT_reg[10]
         DUT_ALU/ALU_OUT_reg[9]
         DUT_ALU/OUT_VALID_reg
         DUT_RST_SYNC_1/sync_reg_reg[0]
         DUT_RST_SYNC_1/sync_reg_reg[1]
         DUT_RST_SYNC_2/sync_reg_reg[0]
         DUT_RST_SYNC_2/sync_reg_reg[1]
         DUT_CLKDIV_TX/odd_edge_tog_reg
         DUT_CLKDIV_TX/div_clk_reg
         DUT_CLKDIV_TX/count_reg[6]
         DUT_CLKDIV_TX/count_reg[4]
         DUT_CLKDIV_TX/count_reg[5]
         DUT_CLKDIV_TX/count_reg[3]
         DUT_CLKDIV_TX/count_reg[0]
         DUT_CLKDIV_TX/count_reg[2]
         DUT_CLKDIV_TX/count_reg[1]
         DUT_CLKDIV_RX/odd_edge_tog_reg
         DUT_CLKDIV_RX/div_clk_reg
         DUT_CLKDIV_RX/count_reg[0]
         DUT_CLKDIV_RX/count_reg[6]
         DUT_CLKDIV_RX/count_reg[5]
         DUT_CLKDIV_RX/count_reg[4]
         DUT_CLKDIV_RX/count_reg[3]
         DUT_CLKDIV_RX/count_reg[2]
         DUT_CLKDIV_RX/count_reg[1]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[4][7]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[4][6]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[4][5]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[4][4]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[4][3]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[4][2]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[4][1]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[4][0]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][7]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][6]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][5]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][4]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][3]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][2]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][1]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[7][0]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][7]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][6]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][5]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][4]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][3]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][2]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][1]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[6][0]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][7]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][6]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][5]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][4]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][3]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][2]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][1]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[5][0]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][7]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][6]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][5]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][4]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][3]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][2]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][1]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[1][0]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[0][7]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[0][6]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[0][5]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[0][4]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[0][3]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[0][2]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[0][1]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[0][0]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][7]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][6]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][5]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][4]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][3]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][2]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][1]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[3][0]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][7]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][6]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][5]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][4]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][3]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][2]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][1]
         DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg[2][0]
         DUT_FIFO/DUT_fifo_wr/Waddr_reg[3]
         DUT_FIFO/DUT_fifo_wr/Waddr_reg[2]
         DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg[2]
         DUT_FIFO/DUT_fifo_wr/Waddr_reg[1]
         DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg[1]
         DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg[0]
         DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg[3]
         DUT_FIFO/DUT_fifo_wr/Waddr_reg[0]
         DUT_FIFO/DUT_fifo_rd/raddr_reg[2]
         DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[3]
         DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
         DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[0]
         DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[2]
         DUT_FIFO/DUT_fifo_rd/raddr_reg[1]
         DUT_FIFO/DUT_fifo_rd/raddr_reg[0]
         DUT_FIFO/DUT_fifo_rd/raddr_reg[3]
         DUT_FIFO/DUT_W2R/sync_reg_reg[3][1]
         DUT_FIFO/DUT_W2R/sync_reg_reg[2][1]
         DUT_FIFO/DUT_W2R/sync_reg_reg[1][1]
         DUT_FIFO/DUT_W2R/sync_reg_reg[0][1]
         DUT_FIFO/DUT_W2R/sync_reg_reg[2][0]
         DUT_FIFO/DUT_W2R/sync_reg_reg[3][0]
         DUT_FIFO/DUT_W2R/sync_reg_reg[0][0]
         DUT_FIFO/DUT_W2R/sync_reg_reg[1][0]
         DUT_FIFO/DUT_R2W/sync_reg_reg[3][1]
         DUT_FIFO/DUT_R2W/sync_reg_reg[2][1]
         DUT_FIFO/DUT_R2W/sync_reg_reg[1][1]
         DUT_FIFO/DUT_R2W/sync_reg_reg[0][1]
         DUT_FIFO/DUT_R2W/sync_reg_reg[0][0]
         DUT_FIFO/DUT_R2W/sync_reg_reg[1][0]
         DUT_FIFO/DUT_R2W/sync_reg_reg[3][0]
         DUT_FIFO/DUT_R2W/sync_reg_reg[2][0]
         DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[1]
         DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
         DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[0]
         DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[2]
         DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[3]
         DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[0]
         DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[1]
         DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[5]
         DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[6]
         DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[7]
         DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[4]
         DUT_UART/U0_UART_TX/DUT_ser/ser_done_reg
         DUT_UART/U0_UART_TX/DUT_ser/ser_data_reg
         DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[7]
         DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[6]
         DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[5]
         DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[4]
         DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[3]
         DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[2]
         DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[1]
         DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[0]
         DUT_UART/U0_UART_TX/DUT_par/par_bit_reg
         DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[7]
         DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[6]
         DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[5]
         DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[4]
         DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[3]
         DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[2]
         DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[1]
         DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[0]
         DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg
         DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[1]
         DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]
         DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[0]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[3]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[0]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[1]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[2]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[3]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[4]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[5]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[2]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[5]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[7]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[6]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[4]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[1]
         DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
         DUT_UART/U0_UART_RX/DUT_data_samp/sampled_bit_reg
         DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg
         DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled_reg
         DUT_UART/U0_UART_RX/DUT_data_samp/bit2_sampled_reg
         DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled_reg
         DUT_UART/U0_UART_RX/DUT_deser/i_reg[0]
         DUT_UART/U0_UART_RX/DUT_deser/i_reg[1]
         DUT_UART/U0_UART_RX/DUT_deser/i_reg[2]
         DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[2]
         DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[6]
         DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[4]
         DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[0]
         DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[1]
         DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[5]
         DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[3]
         DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[7]
         DUT_UART/U0_UART_RX/DUT_par_chk/parr_err_reg
         DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch_reg
         DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err_reg

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 17390 faults were added to fault list.
 ATPG performed for stuck fault model using internal pattern source.
 ----------------------------------------------------------
 #patterns     #faults     #ATPG faults  test      process
 stored     detect/active  red/au/abort  coverage  CPU time
 ---------  -------------  ------------  --------  --------
 Begin deterministic ATPG: #uncollapsed_faults=13088, abort_limit=10...
 0            8196   4892         0/0/0    71.48%      0.00
 0            1473   3417         1/0/0    79.99%      0.00
 0             834   2581         3/0/0    84.81%      0.00
 0             509   2068         5/0/0    87.76%      0.00
 0             339   1728         6/0/0    89.73%      0.00
 0             373   1353         8/0/0    91.89%      0.00
 0             244   1102        14/0/0    93.33%      0.00
 0             145    951        19/0/0    94.20%      0.00
 0             143    801        24/0/0    95.07%      0.00
 0             121    671        32/0/1    95.82%      0.00
 0             121    541        38/0/1    96.57%      0.00
 0              91    439        47/0/1    97.16%      0.00
 0              72    355        55/1/2    97.63%      0.00
 0              75    267        64/2/3    98.14%      0.00
 0              68    179        74/3/3    98.64%      0.00
 0              38    104        88/3/5    99.07%      0.05
 0              42     39       102/3/5    99.45%      0.05
 0              22     10       104/3/5    99.62%      0.05
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      17103
 Possibly detected                PT          1
 Undetectable                     UD        221
 ATPG untestable                  AU         56
 Not detected                     ND          9
 -----------------------------------------------
 total faults                             17390
 test coverage                            99.62%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
#############################################################################
# Write out Design after initial compile
#############################################################################
#Avoid Writing assign statements in the netlist
change_name -hier -rule verilog
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
write_file -format verilog -hierarchy -output Final_System.v
Writing verilog file '/home/IC/Projects/System/dft/Final_System.v'.
1
####################### reporting ##########################################
report_area -hierarchy > Area.rpt
report_power -hierarchy > power.rpt
report_timing -max_paths 100 -delay_type min > hold.rpt
report_timing -max_paths 100 -delay_type max > setup.rpt
report_clock -attributes > clocks.rpt
report_constraint -all_violators > constraints.rpt
report_port > ports.rpt
dft_drc -verbose -coverage_estimate > dft_drc_post_dft.rpt
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 