{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  4 16:31:04 2010 " "Info: Processing started: Thu Nov  4 16:31:04 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_1 -c test_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_1 -c test_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DMEMORY.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file DMEMORY.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-behavior " "Info: Found design unit 1: dmemory-behavior" {  } { { "DMEMORY.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/DMEMORY.VHD" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Info: Found entity 1: dmemory" {  } { { "DMEMORY.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/DMEMORY.VHD" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2x32Mux.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 2x32Mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2x32Mux " "Info: Found entity 1: 2x32Mux" {  } { { "2x32Mux.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/2x32Mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_Display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file LCD_Display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Info: Found design unit 1: LCD_Display-a" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Info: Found entity 1: LCD_Display" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec_7seg.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-a " "Info: Found design unit 1: dec_7seg-a" {  } { { "dec_7seg.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/dec_7seg.VHD" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Info: Found entity 1: dec_7seg" {  } { { "dec_7seg.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/dec_7seg.VHD" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LEDend.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LEDend.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDend " "Info: Found entity 1: LEDend" {  } { { "LEDend.v" "" { Text "/usr/students/jcastro/Desktop/test_1/LEDend.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ONEPULSE/ONEPULSE.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ONEPULSE/ONEPULSE.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onepulse-a " "Info: Found design unit 1: onepulse-a" {  } { { "ONEPULSE/ONEPULSE.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/ONEPULSE/ONEPULSE.VHD" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 onepulse " "Info: Found entity 1: onepulse" {  } { { "ONEPULSE/ONEPULSE.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/ONEPULSE/ONEPULSE.VHD" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Debounce/DEBOUNCE.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file Debounce/DEBOUNCE.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-a " "Info: Found design unit 1: debounce-a" {  } { { "Debounce/DEBOUNCE.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Debounce/DEBOUNCE.VHD" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "Debounce/DEBOUNCE.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Debounce/DEBOUNCE.VHD" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div/CLK_DIV.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock_div/CLK_DIV.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Info: Found design unit 1: clk_div-a" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ifetch.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file Ifetch.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ifetch-behavior " "Info: Found design unit 1: Ifetch-behavior" {  } { { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ifetch " "Info: Found entity 1: Ifetch" {  } { { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file board.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 board " "Info: Found entity 1: board" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkhold.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clkhold.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkhold " "Info: Found entity 1: clkhold" {  } { { "clkhold.v" "" { Text "/usr/students/jcastro/Desktop/test_1/clkhold.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "/usr/students/jcastro/Desktop/test_1/counter.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCALUJ.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SCALUJ.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCALUJ " "Info: Found entity 1: SCALUJ" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scbranch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file scbranch.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCbranch " "Info: Found entity 1: SCbranch" {  } { { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCControlJ2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SCControlJ2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCControlJ2 " "Info: Found entity 1: SCControlJ2" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SingleCycle.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file SingleCycle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycle " "Info: Found entity 1: SingleCycle" {  } { { "SingleCycle.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/SingleCycle.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "done packed LEDend.v(8) " "Warning (10227): Verilog HDL Port Declaration warning at LEDend.v(8): data type declaration for \"done\" declares packed dimensions but the port declaration declaration does not" {  } { { "LEDend.v" "" { Text "/usr/students/jcastro/Desktop/test_1/LEDend.v" 8 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "done LEDend.v(6) " "Info (10151): Verilog HDL Declaration information at LEDend.v(6): \"done\" is declared here" {  } { { "LEDend.v" "" { Text "/usr/students/jcastro/Desktop/test_1/LEDend.v" 6 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ALUOp packed SCALUJ.v(19) " "Warning (10227): Verilog HDL Port Declaration warning at SCALUJ.v(19): data type declaration for \"ALUOp\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 19 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "ALUOp SCALUJ.v(16) " "Info (10151): Verilog HDL Declaration information at SCALUJ.v(16): \"ALUOp\" is declared here" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 16 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "shamt packed SCALUJ.v(20) " "Warning (10227): Verilog HDL Port Declaration warning at SCALUJ.v(20): data type declaration for \"shamt\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 20 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "shamt SCALUJ.v(16) " "Info (10151): Verilog HDL Declaration information at SCALUJ.v(16): \"shamt\" is declared here" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 16 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "DataIn1 packed SCALUJ.v(21) " "Warning (10227): Verilog HDL Port Declaration warning at SCALUJ.v(21): data type declaration for \"DataIn1\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 21 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "DataIn1 SCALUJ.v(16) " "Info (10151): Verilog HDL Declaration information at SCALUJ.v(16): \"DataIn1\" is declared here" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 16 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "regData2 packed SCALUJ.v(22) " "Warning (10227): Verilog HDL Port Declaration warning at SCALUJ.v(22): data type declaration for \"regData2\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 22 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "regData2 SCALUJ.v(16) " "Info (10151): Verilog HDL Declaration information at SCALUJ.v(16): \"regData2\" is declared here" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 16 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "immData2 packed SCALUJ.v(23) " "Warning (10227): Verilog HDL Port Declaration warning at SCALUJ.v(23): data type declaration for \"immData2\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 23 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "immData2 SCALUJ.v(16) " "Info (10151): Verilog HDL Declaration information at SCALUJ.v(16): \"immData2\" is declared here" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 16 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "PC packed SCALUJ.v(24) " "Warning (10227): Verilog HDL Port Declaration warning at SCALUJ.v(24): data type declaration for \"PC\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "PC SCALUJ.v(16) " "Info (10151): Verilog HDL Declaration information at SCALUJ.v(16): \"PC\" is declared here" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 16 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "DataOut packed SCALUJ.v(27) " "Warning (10227): Verilog HDL Port Declaration warning at SCALUJ.v(27): data type declaration for \"DataOut\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 27 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "DataOut SCALUJ.v(17) " "Info (10151): Verilog HDL Declaration information at SCALUJ.v(17): \"DataOut\" is declared here" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "PCplus4 packed scbranch.v(12) " "Warning (10227): Verilog HDL Port Declaration warning at scbranch.v(12): data type declaration for \"PCplus4\" declares packed dimensions but the port declaration declaration does not" {  } { { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 12 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "PCplus4 scbranch.v(9) " "Info (10151): Verilog HDL Declaration information at scbranch.v(9): \"PCplus4\" is declared here" {  } { { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 9 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "offset packed scbranch.v(13) " "Warning (10227): Verilog HDL Port Declaration warning at scbranch.v(13): data type declaration for \"offset\" declares packed dimensions but the port declaration declaration does not" {  } { { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 13 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "offset scbranch.v(9) " "Info (10151): Verilog HDL Declaration information at scbranch.v(9): \"offset\" is declared here" {  } { { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 9 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "newPC packed scbranch.v(14) " "Warning (10227): Verilog HDL Port Declaration warning at scbranch.v(14): data type declaration for \"newPC\" declares packed dimensions but the port declaration declaration does not" {  } { { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "newPC scbranch.v(10) " "Info (10151): Verilog HDL Declaration information at scbranch.v(10): \"newPC\" is declared here" {  } { { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 10 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "opcode packed SCControlJ2.v(23) " "Warning (10227): Verilog HDL Port Declaration warning at SCControlJ2.v(23): data type declaration for \"opcode\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 23 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "opcode SCControlJ2.v(20) " "Info (10151): Verilog HDL Declaration information at SCControlJ2.v(20): \"opcode\" is declared here" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 20 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "shamt packed SCControlJ2.v(24) " "Warning (10227): Verilog HDL Port Declaration warning at SCControlJ2.v(24): data type declaration for \"shamt\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "shamt SCControlJ2.v(20) " "Info (10151): Verilog HDL Declaration information at SCControlJ2.v(20): \"shamt\" is declared here" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 20 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "func packed SCControlJ2.v(25) " "Warning (10227): Verilog HDL Port Declaration warning at SCControlJ2.v(25): data type declaration for \"func\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 25 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "func SCControlJ2.v(20) " "Info (10151): Verilog HDL Declaration information at SCControlJ2.v(20): \"func\" is declared here" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 20 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ALUOp packed SCControlJ2.v(27) " "Warning (10227): Verilog HDL Port Declaration warning at SCControlJ2.v(27): data type declaration for \"ALUOp\" declares packed dimensions but the port declaration declaration does not" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 27 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "ALUOp SCControlJ2.v(21) " "Info (10151): Verilog HDL Declaration information at SCControlJ2.v(21): \"ALUOp\" is declared here" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "board " "Info: Elaborating entity \"board\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Warning: Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } { 32 -16 152 48 "SW\[16\]" "" } { 48 -16 152 64 "SW\[4..0\]" "" } { -48 -16 152 -32 "SW\[14\]" "" } { -64 -16 152 -48 "SW\[5\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:inst10 " "Info: Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:inst10\"" {  } { { "board.bdf" "inst10" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 720 1320 1752 848 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SingleCycle SingleCycle:inst7 " "Info: Elaborating entity \"SingleCycle\" for hierarchy \"SingleCycle:inst7\"" {  } { { "board.bdf" "inst7" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -48 664 928 368 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCALUJ SingleCycle:inst7\|SCALUJ:inst4 " "Info: Elaborating entity \"SCALUJ\" for hierarchy \"SingleCycle:inst7\|SCALUJ:inst4\"" {  } { { "SingleCycle.bdf" "inst4" { Schematic "/usr/students/jcastro/Desktop/test_1/SingleCycle.bdf" { { -56 368 576 136 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCControlJ2 SingleCycle:inst7\|SCControlJ2:inst2 " "Info: Elaborating entity \"SCControlJ2\" for hierarchy \"SingleCycle:inst7\|SCControlJ2:inst2\"" {  } { { "SingleCycle.bdf" "inst2" { Schematic "/usr/students/jcastro/Desktop/test_1/SingleCycle.bdf" { { -40 -72 104 184 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp SCControlJ2.v(30) " "Warning (10240): Verilog HDL Always Construct warning at SCControlJ2.v(30): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst SCControlJ2.v(30) " "Warning (10240): Verilog HDL Always Construct warning at SCControlJ2.v(30): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg SCControlJ2.v(30) " "Warning (10240): Verilog HDL Always Construct warning at SCControlJ2.v(30): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead SCControlJ2.v(30) " "Warning (10240): Verilog HDL Always Construct warning at SCControlJ2.v(30): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead SCControlJ2.v(78) " "Info (10041): Inferred latch for \"MemRead\" at SCControlJ2.v(78)" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg SCControlJ2.v(78) " "Info (10041): Inferred latch for \"MemtoReg\" at SCControlJ2.v(78)" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst SCControlJ2.v(78) " "Info (10041): Inferred latch for \"RegDst\" at SCControlJ2.v(78)" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] SCControlJ2.v(78) " "Info (10041): Inferred latch for \"ALUOp\[0\]\" at SCControlJ2.v(78)" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] SCControlJ2.v(78) " "Info (10041): Inferred latch for \"ALUOp\[1\]\" at SCControlJ2.v(78)" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] SCControlJ2.v(78) " "Info (10041): Inferred latch for \"ALUOp\[2\]\" at SCControlJ2.v(78)" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[3\] SCControlJ2.v(78) " "Info (10041): Inferred latch for \"ALUOp\[3\]\" at SCControlJ2.v(78)" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ifetch SingleCycle:inst7\|Ifetch:inst " "Info: Elaborating entity \"Ifetch\" for hierarchy \"SingleCycle:inst7\|Ifetch:inst\"" {  } { { "SingleCycle.bdf" "inst" { Schematic "/usr/students/jcastro/Desktop/test_1/SingleCycle.bdf" { { -176 72 304 -48 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2x8mux SingleCycle:inst7\|2x8mux:inst3 " "Info: Elaborating entity \"2x8mux\" for hierarchy \"SingleCycle:inst7\|2x8mux:inst3\"" {  } { { "SingleCycle.bdf" "inst3" { Schematic "/usr/students/jcastro/Desktop/test_1/SingleCycle.bdf" { { -168 -160 0 -88 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SingleCycle:inst7\|2x8mux:inst3 " "Info: Elaborated megafunction instantiation \"SingleCycle:inst7\|2x8mux:inst3\"" {  } { { "SingleCycle.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/SingleCycle.bdf" { { -168 -160 0 -88 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCbranch SingleCycle:inst7\|SCbranch:inst7 " "Info: Elaborating entity \"SCbranch\" for hierarchy \"SingleCycle:inst7\|SCbranch:inst7\"" {  } { { "SingleCycle.bdf" "inst7" { Schematic "/usr/students/jcastro/Desktop/test_1/SingleCycle.bdf" { { -144 -384 -200 -48 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "IdecodeJ.vhd 2 1 " "Warning: Using design file IdecodeJ.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IdecodeJ-behavior " "Info: Found design unit 1: IdecodeJ-behavior" {  } { { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IdecodeJ " "Info: Found entity 1: IdecodeJ" {  } { { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IdecodeJ SingleCycle:inst7\|IdecodeJ:inst6 " "Info: Elaborating entity \"IdecodeJ\" for hierarchy \"SingleCycle:inst7\|IdecodeJ:inst6\"" {  } { { "SingleCycle.bdf" "inst6" { Schematic "/usr/students/jcastro/Desktop/test_1/SingleCycle.bdf" { { 232 -56 176 424 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmemory SingleCycle:inst7\|dmemory:inst5 " "Info: Elaborating entity \"dmemory\" for hierarchy \"SingleCycle:inst7\|dmemory:inst5\"" {  } { { "SingleCycle.bdf" "inst5" { Schematic "/usr/students/jcastro/Desktop/test_1/SingleCycle.bdf" { { 136 352 640 296 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram DMEMORY.VHD(113) " "Warning (10492): VHDL Process Statement warning at DMEMORY.VHD(113): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DMEMORY.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/DMEMORY.VHD" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mem_Sel DMEMORY.VHD(113) " "Warning (10492): VHDL Process Statement warning at DMEMORY.VHD(113): signal \"Mem_Sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DMEMORY.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/DMEMORY.VHD" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2x32Mux SingleCycle:inst7\|2x32Mux:inst8 " "Info: Elaborating entity \"2x32Mux\" for hierarchy \"SingleCycle:inst7\|2x32Mux:inst8\"" {  } { { "SingleCycle.bdf" "inst8" { Schematic "/usr/students/jcastro/Desktop/test_1/SingleCycle.bdf" { { -240 448 632 -144 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkhold clkhold:inst4 " "Info: Elaborating entity \"clkhold\" for hierarchy \"clkhold:inst4\"" {  } { { "board.bdf" "inst4" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 392 328 440 488 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst3 " "Info: Elaborating entity \"21mux\" for hierarchy \"21mux:inst3\"" {  } { { "board.bdf" "inst3" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 176 496 616 256 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst3 " "Info: Elaborated megafunction instantiation \"21mux:inst3\"" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 176 496 616 256 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst " "Info: Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst\"" {  } { { "board.bdf" "inst" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 112 88 304 272 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onepulse onepulse:inst2 " "Info: Elaborating entity \"onepulse\" for hierarchy \"onepulse:inst2\"" {  } { { "board.bdf" "inst2" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 280 312 520 376 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst1 " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:inst1\"" {  } { { "board.bdf" "inst1" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 280 88 272 376 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg dec_7seg:inst20 " "Info: Elaborating entity \"dec_7seg\" for hierarchy \"dec_7seg:inst20\"" {  } { { "board.bdf" "inst20" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 512 1648 1872 672 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst21 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:inst21\"" {  } { { "board.bdf" "inst21" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 384 728 944 480 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter.v(15) " "Warning (10230): Verilog HDL assignment warning at counter.v(15): truncated value with size 32 to match size of target (16)" {  } { { "counter.v" "" { Text "/usr/students/jcastro/Desktop/test_1/counter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDend LEDend:inst6 " "Info: Elaborating entity \"LEDend\" for hierarchy \"LEDend:inst6\"" {  } { { "board.bdf" "inst6" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 496 776 928 592 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst3\|5~synth " "Warning: Found clock multiplexer 21mux:inst3\|5~synth" {  } { { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst5\|5~synth " "Warning: Found clock multiplexer 21mux:inst5\|5~synth" {  } { { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "SingleCycle:inst7\|dmemory:inst5\|ram~39 " "Warning: Inferred dual-clock RAM node \"SingleCycle:inst7\|dmemory:inst5\|ram~39\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "DMEMORY.VHD" "ram~39" { Text "/usr/students/jcastro/Desktop/test_1/DMEMORY.VHD" 27 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "SingleCycle:inst7\|dmemory:inst5\|ram " "Info: RAM logic \"SingleCycle:inst7\|dmemory:inst5\|ram\" is uninferred due to asynchronous read logic" {  } { { "DMEMORY.VHD" "ram" { Text "/usr/students/jcastro/Desktop/test_1/DMEMORY.VHD" 27 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4 32 0 1 1 " "Warning: 4 out of 32 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "28 31 " "Warning: Addresses ranging from 28 to 31 are not initialized" {  } { { "/usr/students/jcastro/Desktop/test_1/db/test_1.ram0_dmemory_1d50c0e5.hdl.mif" "" { Text "/usr/students/jcastro/Desktop/test_1/db/test_1.ram0_dmemory_1d50c0e5.hdl.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1}  } { { "/usr/students/jcastro/Desktop/test_1/db/test_1.ram0_dmemory_1d50c0e5.hdl.mif" "" { Text "/usr/students/jcastro/Desktop/test_1/db/test_1.ram0_dmemory_1d50c0e5.hdl.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "SingleCycle:inst7\|Ifetch:inst\|iram~36 " "Info: Inferred altsyncram megafunction from the following design logic: \"SingleCycle:inst7\|Ifetch:inst\|iram~36\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 27 " "Info: Parameter NUMWORDS_A set to 27" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Info: Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/test_1.ram0_Ifetch_a0c8be51.hdl.mif " "Info: Parameter INIT_FILE set to db/test_1.ram0_Ifetch_a0c8be51.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "Ifetch.VHD" "iram~36" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 24 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "SingleCycle:inst7\|dmemory:inst5\|ram~39 " "Info: Inferred altsyncram megafunction from the following design logic: \"SingleCycle:inst7\|dmemory:inst5\|ram~39\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 28 " "Info: Parameter NUMWORDS_A set to 28" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 28 " "Info: Parameter NUMWORDS_B set to 28" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/test_1.ram0_dmemory_1d50c0e5.hdl.mif " "Info: Parameter INIT_FILE set to db/test_1.ram0_dmemory_1d50c0e5.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "DMEMORY.VHD" "ram~39" { Text "/usr/students/jcastro/Desktop/test_1/DMEMORY.VHD" 27 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0 " "Info: Elaborated megafunction instantiation \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0 " "Info: Instantiated megafunction \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 27 " "Info: Parameter \"NUMWORDS_A\" = \"27\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/test_1.ram0_Ifetch_a0c8be51.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/test_1.ram0_Ifetch_a0c8be51.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bj81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bj81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bj81 " "Info: Found entity 1: altsyncram_bj81" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "5 32 0 1 1 " "Warning: 5 out of 32 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "27 31 " "Warning: Addresses ranging from 27 to 31 are not initialized" {  } { { "/usr/students/jcastro/Desktop/test_1/db/test_1.ram0_Ifetch_a0c8be51.hdl.mif" "" { Text "/usr/students/jcastro/Desktop/test_1/db/test_1.ram0_Ifetch_a0c8be51.hdl.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1}  } { { "/usr/students/jcastro/Desktop/test_1/db/test_1.ram0_Ifetch_a0c8be51.hdl.mif" "" { Text "/usr/students/jcastro/Desktop/test_1/db/test_1.ram0_Ifetch_a0c8be51.hdl.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "27 32 test_1.ram0_Ifetch_a0c8be51.hdl.mif " "Critical Warning: Memory depth (27) in the design file differs from memory depth (32) in the Memory Initialization File \"test_1.ram0_Ifetch_a0c8be51.hdl.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "altsyncram.tdf" "" { Text "/usr/local/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SingleCycle:inst7\|dmemory:inst5\|altsyncram:ram_rtl_1 " "Info: Elaborated megafunction instantiation \"SingleCycle:inst7\|dmemory:inst5\|altsyncram:ram_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SingleCycle:inst7\|dmemory:inst5\|altsyncram:ram_rtl_1 " "Info: Instantiated megafunction \"SingleCycle:inst7\|dmemory:inst5\|altsyncram:ram_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 28 " "Info: Parameter \"NUMWORDS_A\" = \"28\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 28 " "Info: Parameter \"NUMWORDS_B\" = \"28\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/test_1.ram0_dmemory_1d50c0e5.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/test_1.ram0_dmemory_1d50c0e5.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a5k1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_a5k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a5k1 " "Info: Found entity 1: altsyncram_a5k1" {  } { { "db/altsyncram_a5k1.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_a5k1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst10\|DATA_BUS\[7\] LCD_DATA\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst10\|DATA_BUS\[7\]\" to the node \"LCD_DATA\[7\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 46 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst10\|DATA_BUS\[6\] LCD_DATA\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst10\|DATA_BUS\[6\]\" to the node \"LCD_DATA\[6\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 46 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst10\|DATA_BUS\[5\] LCD_DATA\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst10\|DATA_BUS\[5\]\" to the node \"LCD_DATA\[5\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 46 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst10\|DATA_BUS\[4\] LCD_DATA\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst10\|DATA_BUS\[4\]\" to the node \"LCD_DATA\[4\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 46 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst10\|DATA_BUS\[3\] LCD_DATA\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst10\|DATA_BUS\[3\]\" to the node \"LCD_DATA\[3\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 46 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst10\|DATA_BUS\[2\] LCD_DATA\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst10\|DATA_BUS\[2\]\" to the node \"LCD_DATA\[2\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 46 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst10\|DATA_BUS\[1\] LCD_DATA\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst10\|DATA_BUS\[1\]\" to the node \"LCD_DATA\[1\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 46 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:inst10\|DATA_BUS\[0\] LCD_DATA\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:inst10\|DATA_BUS\[0\]\" to the node \"LCD_DATA\[0\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 46 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] " "Warning: Latch SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30 " "Warning: Ports D and ENA on the latch are fed by the same signal SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 634 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[2\] " "Warning: Latch SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30 " "Warning: Ports D and ENA on the latch are fed by the same signal SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 634 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[0\] " "Warning: Latch SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30 " "Warning: Ports D and ENA on the latch are fed by the same signal SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 634 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\] " "Warning: Latch SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SingleCycle:inst7\|SCControlJ2:inst2\|always0~4 " "Warning: Ports D and ENA on the latch are fed by the same signal SingleCycle:inst7\|SCControlJ2:inst2\|always0~4" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg " "Warning: Latch SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30 " "Warning: Ports D and ENA on the latch are fed by the same signal SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 634 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30 " "Warning: Ports ENA and CLR on the latch are fed by the same signal SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 634 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SingleCycle:inst7\|SCControlJ2:inst2\|MemRead " "Warning: Latch SingleCycle:inst7\|SCControlJ2:inst2\|MemRead has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30 " "Warning: Ports D and ENA on the latch are fed by the same signal SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 634 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30 " "Warning: Ports ENA and CLR on the latch are fed by the same signal SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 634 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 792 896 1072 808 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning (13410): Pin \"LCD_BLON\" is stuck at VCC" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 824 896 1072 840 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 776 1752 1928 792 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Warning (13410): Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 0 1376 1552 16 "HEX7\[0\]" "" } { 16 1376 1552 32 "HEX7\[1\]" "" } { 32 1376 1552 48 "HEX7\[2\]" "" } { 48 1376 1552 64 "HEX7\[3\]" "" } { 80 1376 1552 96 "HEX7\[5\]" "" } { 96 1376 1552 112 "HEX7\[6\]" "" } { 64 1376 1552 80 "HEX7\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] GND " "Warning (13410): Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 0 1376 1552 16 "HEX7\[0\]" "" } { 16 1376 1552 32 "HEX7\[1\]" "" } { 32 1376 1552 48 "HEX7\[2\]" "" } { 48 1376 1552 64 "HEX7\[3\]" "" } { 80 1376 1552 96 "HEX7\[5\]" "" } { 96 1376 1552 112 "HEX7\[6\]" "" } { 64 1376 1552 80 "HEX7\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] GND " "Warning (13410): Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 0 1376 1552 16 "HEX7\[0\]" "" } { 16 1376 1552 32 "HEX7\[1\]" "" } { 32 1376 1552 48 "HEX7\[2\]" "" } { 48 1376 1552 64 "HEX7\[3\]" "" } { 80 1376 1552 96 "HEX7\[5\]" "" } { 96 1376 1552 112 "HEX7\[6\]" "" } { 64 1376 1552 80 "HEX7\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6106 " "Info: Implemented 6106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Info: Implemented 88 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "5942 " "Info: Implemented 5942 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  4 16:32:17 2010 " "Info: Processing ended: Thu Nov  4 16:32:17 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Info: Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Info: Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  4 16:32:20 2010 " "Info: Processing started: Thu Nov  4 16:32:20 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test_1 -c test_1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test_1 -c test_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "test_1 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"test_1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/usr/local/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/quartus/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/usr/local/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/quartus/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/usr/local/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/quartus/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_1Hz " "Info: Destination node clk_div:inst\|clock_1Hz" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 17 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_1Hz } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_100Hz " "Info: Destination node clk_div:inst\|clock_100Hz" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100Hz } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "onepulse:inst2\|PB_single_pulse " "Info: Destination node onepulse:inst2\|PB_single_pulse" {  } { { "ONEPULSE/ONEPULSE.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/ONEPULSE/ONEPULSE.VHD" 12 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { onepulse:inst2|PB_single_pulse } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_100hz_reg " "Info: Destination node clk_div:inst\|clock_100hz_reg" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 29 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100hz_reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_10Hz_reg " "Info: Destination node clk_div:inst\|clock_10Hz_reg" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 29 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_10Hz_reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_1Khz_reg " "Info: Destination node clk_div:inst\|clock_1Khz_reg" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_1Khz_reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_10Khz_reg " "Info: Destination node clk_div:inst\|clock_10Khz_reg" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_10Khz_reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_100Khz_reg " "Info: Destination node clk_div:inst\|clock_100Khz_reg" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100Khz_reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_1Mhz_reg " "Info: Destination node clk_div:inst\|clock_1Mhz_reg" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_1Mhz_reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/quartus/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "21mux:inst3\|5  " "Info: Automatically promoted node 21mux:inst3\|5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0 " "Info: Destination node SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a1 " "Info: Destination node SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 54 2 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a2 " "Info: Destination node SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 74 2 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a3 " "Info: Destination node SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 94 2 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a4 " "Info: Destination node SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 114 2 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a5 " "Info: Destination node SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 134 2 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a6 " "Info: Destination node SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 154 2 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a7 " "Info: Destination node SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 174 2 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a8 " "Info: Destination node SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 194 2 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a9 " "Info: Destination node SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 214 2 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a9 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { 21mux:inst3|5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_100Hz  " "Info: Automatically promoted node clk_div:inst\|clock_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "21mux:inst5\|5~0 " "Info: Destination node 21mux:inst5\|5~0" {  } { { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { 21mux:inst5|5~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100Hz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_100hz_reg  " "Info: Automatically promoted node clk_div:inst\|clock_100hz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_100Hz " "Info: Destination node clk_div:inst\|clock_100Hz" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100Hz } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 29 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100hz_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_100Khz_reg  " "Info: Automatically promoted node clk_div:inst\|clock_100Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100Khz_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_10Hz_reg  " "Info: Automatically promoted node clk_div:inst\|clock_10Hz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 29 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_10Hz_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_10Khz_reg  " "Info: Automatically promoted node clk_div:inst\|clock_10Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_10Khz_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_1Khz_reg  " "Info: Automatically promoted node clk_div:inst\|clock_1Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_1Khz_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_1Mhz_reg  " "Info: Automatically promoted node clk_div:inst\|clock_1Mhz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_1Mhz_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116  " "Info: Automatically promoted node SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SingleCycle:inst7\|SCControlJ2:inst2\|always0~4  " "Info: Automatically promoted node SingleCycle:inst7\|SCControlJ2:inst2\|always0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|SCbranch:inst7\|Add0~1 " "Info: Destination node SingleCycle:inst7\|SCbranch:inst7\|Add0~1" {  } { { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 17 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCbranch:inst7|Add0~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[9\]~32 " "Info: Destination node SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[9\]~32" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 25 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCALUJ:inst4|DataIn2[9]~32 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[8\]~35 " "Info: Destination node SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[8\]~35" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 25 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCALUJ:inst4|DataIn2[8]~35 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[7\]~37 " "Info: Destination node SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[7\]~37" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 25 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCALUJ:inst4|DataIn2[7]~37 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[6\]~39 " "Info: Destination node SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[6\]~39" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 25 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCALUJ:inst4|DataIn2[6]~39 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[5\]~41 " "Info: Destination node SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[5\]~41" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 25 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCALUJ:inst4|DataIn2[5]~41 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[4\]~43 " "Info: Destination node SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[4\]~43" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 25 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCALUJ:inst4|DataIn2[4]~43 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[3\]~45 " "Info: Destination node SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[3\]~45" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 25 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCALUJ:inst4|DataIn2[3]~45 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[2\]~48 " "Info: Destination node SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[2\]~48" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 25 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCALUJ:inst4|DataIn2[2]~48 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[1\]~50 " "Info: Destination node SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[1\]~50" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 25 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCALUJ:inst4|DataIn2[1]~50 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCControlJ2:inst2|always0~4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Warning: Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Warning: Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Warning: Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning: Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning: Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Warning: Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Warning: Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Warning: Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Warning: Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Warning: Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Warning: Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Warning: Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Warning: Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Warning: Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Warning: Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Warning: Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Warning: Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Warning: Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Warning: Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Warning: Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Warning: Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Warning: Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Warning: Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Warning: Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Warning: Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Warning: Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Warning: Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Warning: Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning: Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Warning: Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Warning: Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Warning: Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Warning: Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Warning: Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Warning: Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Warning: Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Warning: Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning: Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning: Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning: Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Warning: Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning: Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning: Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning: Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning: Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning: Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning: Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning: Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning: Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning: Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning: Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning: Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning: Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning: Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Warning: Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Warning: Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Warning: Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Warning: Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning: Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning: Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning: Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning: Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning: Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning: Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning: Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Warning: Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning: Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning: Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning: Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning: Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning: Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning: Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning: Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning: Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning: Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning: Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning: Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning: Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning: Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning: Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning: Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning: Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning: Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning: Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning: Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning: Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning: Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning: Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning: Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning: Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Warning: Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Warning: Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Warning: Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Warning: Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning: Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning: Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning: Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning: Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning: Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning: Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning: Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning: Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning: Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning: Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Warning: Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Warning: Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Warning: Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Warning: Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Warning: Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Warning: Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Warning: Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Warning: Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Warning: Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Warning: Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning: Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Warning: Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Warning: Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Warning: Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Warning: Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning: Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Warning: Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Warning: Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning: Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning: Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning: Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning: Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Warning: Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning: Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Warning: Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Warning: Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Warning: Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Warning: Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Warning: Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Warning: Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Warning: Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Warning: Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Warning: Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning: Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning: Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning: Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning: Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning: Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning: Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning: Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning: Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning: Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Warning: Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning: Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Warning: Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Warning: Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Warning: Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Warning: Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Warning: Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Warning: Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Warning: Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Warning: Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Warning: Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Warning: Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Warning: Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Warning: Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Warning: Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Warning: Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Warning: Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Warning: Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Warning: Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Warning: Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Warning: Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Warning: Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Warning: Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Warning: Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Warning: Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Warning: Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Warning: Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Warning: Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Warning: Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Warning: Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Warning: Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Warning: Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Warning: Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Warning: Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Warning: Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Warning: Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Warning: Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Info: Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Info: Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20~porta_address_reg4 register LCD_Display:inst10\|DATA_BUS_VALUE\[2\] -29.361 ns " "Info: Slack time is -29.361 ns between source memory \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20~porta_address_reg4\" and destination register \"LCD_Display:inst10\|DATA_BUS_VALUE\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-5.266 ns + Largest memory register " "Info: + Largest memory to register requirement is -5.266 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.444 ns   Shortest register " "Info:   Shortest clock path from clock \"CLOCK_50\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLOCK_50 1 CLK Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns CLOCK_50~clkctrl 2 COMB Unassigned 69 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 69; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.116 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns LCD_Display:inst10\|DATA_BUS_VALUE\[2\] 3 REG Unassigned 2 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'LCD_Display:inst10\|DATA_BUS_VALUE\[2\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.444 ns   Longest register " "Info:   Longest clock path from clock \"CLOCK_50\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLOCK_50 1 CLK Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns CLOCK_50~clkctrl 2 COMB Unassigned 69 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 69; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.116 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns LCD_Display:inst10\|DATA_BUS_VALUE\[2\] 3 REG Unassigned 2 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'LCD_Display:inst10\|DATA_BUS_VALUE\[2\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] source 7.392 ns   Shortest register " "Info:   Shortest clock path from clock \"SW\[17\]\" to source register is 7.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns SW\[17\] 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'SW\[17\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.441 ns) + CELL(0.275 ns) 3.476 ns 21mux:inst3\|5 2 COMB Unassigned 86 " "Info: 2: + IC(2.441 ns) + CELL(0.275 ns) = 3.476 ns; Loc. = Unassigned; Fanout = 86; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.716 ns" { SW[17] 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.224 ns) + CELL(0.000 ns) 5.700 ns 21mux:inst3\|5~clkctrl 3 COMB Unassigned 2404 " "Info: 3: + IC(2.224 ns) + CELL(0.000 ns) = 5.700 ns; Loc. = Unassigned; Fanout = 2404; COMB Node = '21mux:inst3\|5~clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.224 ns" { 21mux:inst3|5 21mux:inst3|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.661 ns) 7.392 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20~porta_address_reg4 4 MEM Unassigned 1 " "Info: 4: + IC(1.031 ns) + CELL(0.661 ns) = 7.392 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.692 ns" { 21mux:inst3|5~clkctrl SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 434 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.696 ns ( 22.94 % ) " "Info: Total cell delay = 1.696 ns ( 22.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.696 ns ( 77.06 % ) " "Info: Total interconnect delay = 5.696 ns ( 77.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.537 ns   Longest register " "Info:   Longest clock path from clock \"CLOCK_50\" to source register is 8.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLOCK_50 1 CLK Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.787 ns) 3.438 ns clk_div:inst\|clock_100Hz 2 REG Unassigned 2 " "Info: 2: + IC(1.891 ns) + CELL(0.787 ns) = 3.438 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.678 ns" { CLOCK_50 clk_div:inst|clock_100Hz } "NODE_NAME" } } { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.416 ns) 4.057 ns 21mux:inst5\|5~0 3 COMB Unassigned 1 " "Info: 3: + IC(0.203 ns) + CELL(0.416 ns) = 4.057 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.619 ns" { clk_div:inst|clock_100Hz 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 4.621 ns 21mux:inst3\|5 4 COMB Unassigned 86 " "Info: 4: + IC(0.127 ns) + CELL(0.437 ns) = 4.621 ns; Loc. = Unassigned; Fanout = 86; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.564 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.224 ns) + CELL(0.000 ns) 6.845 ns 21mux:inst3\|5~clkctrl 5 COMB Unassigned 2404 " "Info: 5: + IC(2.224 ns) + CELL(0.000 ns) = 6.845 ns; Loc. = Unassigned; Fanout = 2404; COMB Node = '21mux:inst3\|5~clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.224 ns" { 21mux:inst3|5 21mux:inst3|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.661 ns) 8.537 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20~porta_address_reg4 6 MEM Unassigned 1 " "Info: 6: + IC(1.031 ns) + CELL(0.661 ns) = 8.537 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.692 ns" { 21mux:inst3|5~clkctrl SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 434 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.061 ns ( 35.86 % ) " "Info: Total cell delay = 3.061 ns ( 35.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.476 ns ( 64.14 % ) " "Info: Total interconnect delay = 5.476 ns ( 64.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns   " "Info:   Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 434 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.095 ns - Longest memory register " "Info: - Longest memory to register delay is 24.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20~porta_address_reg4 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 434 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20 2 MEM Unassigned 226 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = Unassigned; Fanout = 226; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 434 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.275 ns) 4.804 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~17 3 COMB Unassigned 1 " "Info: 3: + IC(1.536 ns) + CELL(0.275 ns) = 4.804 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~17'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.811 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20 SingleCycle:inst7|IdecodeJ:inst6|Mux34~17 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 5.365 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~18 4 COMB Unassigned 1 " "Info: 4: + IC(0.290 ns) + CELL(0.271 ns) = 5.365 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~18'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.561 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux34~17 SingleCycle:inst7|IdecodeJ:inst6|Mux34~18 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.150 ns) 7.173 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~19 5 COMB Unassigned 2 " "Info: 5: + IC(1.658 ns) + CELL(0.150 ns) = 7.173 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~19'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.808 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux34~18 SingleCycle:inst7|IdecodeJ:inst6|Mux34~19 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 7.738 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~20 6 COMB Unassigned 34 " "Info: 6: + IC(0.145 ns) + CELL(0.420 ns) = 7.738 ns; Loc. = Unassigned; Fanout = 34; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux34~19 SingleCycle:inst7|IdecodeJ:inst6|Mux34~20 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.419 ns) 8.794 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~71 7 COMB Unassigned 1 " "Info: 7: + IC(0.637 ns) + CELL(0.419 ns) = 8.794 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~71'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.056 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux34~20 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~71 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.438 ns) 10.163 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~73 8 COMB Unassigned 3 " "Info: 8: + IC(0.931 ns) + CELL(0.438 ns) = 10.163 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~73'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.369 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~71 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~73 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 10.727 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~103 9 COMB Unassigned 2 " "Info: 9: + IC(0.127 ns) + CELL(0.437 ns) = 10.727 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~103'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.564 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~73 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~103 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.275 ns) 12.328 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~153 10 COMB Unassigned 1 " "Info: 10: + IC(1.326 ns) + CELL(0.275 ns) = 12.328 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~153'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.601 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~103 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~153 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.438 ns) 13.929 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~154 11 COMB Unassigned 2 " "Info: 11: + IC(1.163 ns) + CELL(0.438 ns) = 13.929 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~154'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.601 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~153 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~154 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.150 ns) 14.988 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~698 12 COMB Unassigned 1 " "Info: 12: + IC(0.909 ns) + CELL(0.150 ns) = 14.988 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~698'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.059 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~154 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~698 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.419 ns) 16.341 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~699 13 COMB Unassigned 1 " "Info: 13: + IC(0.934 ns) + CELL(0.419 ns) = 16.341 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~699'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.353 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~698 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~699 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 16.906 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~700 14 COMB Unassigned 1 " "Info: 14: + IC(0.415 ns) + CELL(0.150 ns) = 16.906 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~700'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~699 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~700 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.420 ns) 17.963 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~701 15 COMB Unassigned 3 " "Info: 15: + IC(0.637 ns) + CELL(0.420 ns) = 17.963 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~701'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.057 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~700 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~701 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.271 ns) 19.595 ns SingleCycle:inst7\|SCbranch:inst7\|Add0~8 16 COMB Unassigned 3 " "Info: 16: + IC(1.361 ns) + CELL(0.271 ns) = 19.595 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'SingleCycle:inst7\|SCbranch:inst7\|Add0~8'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.632 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~701 SingleCycle:inst7|SCbranch:inst7|Add0~8 } "NODE_NAME" } } { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.438 ns) 20.621 ns LCD_Display:inst10\|Mux5~89 17 COMB Unassigned 1 " "Info: 17: + IC(0.588 ns) + CELL(0.438 ns) = 20.621 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux5~89'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.026 ns" { SingleCycle:inst7|SCbranch:inst7|Add0~8 LCD_Display:inst10|Mux5~89 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 21.186 ns LCD_Display:inst10\|Mux5~179 18 COMB Unassigned 1 " "Info: 18: + IC(0.127 ns) + CELL(0.438 ns) = 21.186 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux5~179'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|Mux5~89 LCD_Display:inst10|Mux5~179 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 21.751 ns LCD_Display:inst10\|Mux5 19 COMB Unassigned 3 " "Info: 19: + IC(0.415 ns) + CELL(0.150 ns) = 21.751 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'LCD_Display:inst10\|Mux5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|Mux5~179 LCD_Display:inst10|Mux5 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 22.316 ns LCD_Display:inst10\|LessThan1~0 20 COMB Unassigned 4 " "Info: 20: + IC(0.145 ns) + CELL(0.420 ns) = 22.316 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'LCD_Display:inst10\|LessThan1~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|Mux5 LCD_Display:inst10|LessThan1~0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 22.881 ns LCD_Display:inst10\|Selector3~0 21 COMB Unassigned 3 " "Info: 21: + IC(0.415 ns) + CELL(0.150 ns) = 22.881 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'LCD_Display:inst10\|Selector3~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 23.446 ns LCD_Display:inst10\|Selector7~0 22 COMB Unassigned 1 " "Info: 22: + IC(0.127 ns) + CELL(0.438 ns) = 23.446 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Selector7~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector7~0 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 24.011 ns LCD_Display:inst10\|Selector7~2 23 COMB Unassigned 1 " "Info: 23: + IC(0.127 ns) + CELL(0.438 ns) = 24.011 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Selector7~2'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 24.095 ns LCD_Display:inst10\|DATA_BUS_VALUE\[2\] 24 REG Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.084 ns) = 24.095 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'LCD_Display:inst10\|DATA_BUS_VALUE\[2\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.082 ns ( 41.84 % ) " "Info: Total cell delay = 10.082 ns ( 41.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.013 ns ( 58.16 % ) " "Info: Total interconnect delay = 14.013 ns ( 58.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "24.095 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20 SingleCycle:inst7|IdecodeJ:inst6|Mux34~17 SingleCycle:inst7|IdecodeJ:inst6|Mux34~18 SingleCycle:inst7|IdecodeJ:inst6|Mux34~19 SingleCycle:inst7|IdecodeJ:inst6|Mux34~20 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~71 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~73 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~103 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~153 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~154 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~698 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~699 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~700 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~701 SingleCycle:inst7|SCbranch:inst7|Add0~8 LCD_Display:inst10|Mux5~89 LCD_Display:inst10|Mux5~179 LCD_Display:inst10|Mux5 LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "24.095 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20 SingleCycle:inst7|IdecodeJ:inst6|Mux34~17 SingleCycle:inst7|IdecodeJ:inst6|Mux34~18 SingleCycle:inst7|IdecodeJ:inst6|Mux34~19 SingleCycle:inst7|IdecodeJ:inst6|Mux34~20 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~71 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~73 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~103 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~153 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~154 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~698 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~699 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~700 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~701 SingleCycle:inst7|SCbranch:inst7|Add0~8 LCD_Display:inst10|Mux5~89 LCD_Display:inst10|Mux5~179 LCD_Display:inst10|Mux5 LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "24.095 ns memory register " "Info: Estimated most critical path is memory to register delay of 24.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20~porta_address_reg4 1 MEM M4K_X26_Y18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y18; Fanout = 1; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 434 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20 2 MEM M4K_X26_Y18 226 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y18; Fanout = 226; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 434 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.275 ns) 4.804 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~17 3 COMB LAB_X43_Y21 1 " "Info: 3: + IC(1.536 ns) + CELL(0.275 ns) = 4.804 ns; Loc. = LAB_X43_Y21; Fanout = 1; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~17'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.811 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20 SingleCycle:inst7|IdecodeJ:inst6|Mux34~17 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 5.365 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~18 4 COMB LAB_X43_Y21 1 " "Info: 4: + IC(0.290 ns) + CELL(0.271 ns) = 5.365 ns; Loc. = LAB_X43_Y21; Fanout = 1; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~18'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.561 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux34~17 SingleCycle:inst7|IdecodeJ:inst6|Mux34~18 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.150 ns) 7.173 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~19 5 COMB LAB_X34_Y17 2 " "Info: 5: + IC(1.658 ns) + CELL(0.150 ns) = 7.173 ns; Loc. = LAB_X34_Y17; Fanout = 2; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~19'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.808 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux34~18 SingleCycle:inst7|IdecodeJ:inst6|Mux34~19 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 7.738 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~20 6 COMB LAB_X34_Y17 34 " "Info: 6: + IC(0.145 ns) + CELL(0.420 ns) = 7.738 ns; Loc. = LAB_X34_Y17; Fanout = 34; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux34~19 SingleCycle:inst7|IdecodeJ:inst6|Mux34~20 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.419 ns) 8.794 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~71 7 COMB LAB_X33_Y14 1 " "Info: 7: + IC(0.637 ns) + CELL(0.419 ns) = 8.794 ns; Loc. = LAB_X33_Y14; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~71'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.056 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux34~20 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~71 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.438 ns) 10.163 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~73 8 COMB LAB_X34_Y19 3 " "Info: 8: + IC(0.931 ns) + CELL(0.438 ns) = 10.163 ns; Loc. = LAB_X34_Y19; Fanout = 3; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~73'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.369 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~71 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~73 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 10.727 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~103 9 COMB LAB_X34_Y19 2 " "Info: 9: + IC(0.127 ns) + CELL(0.437 ns) = 10.727 ns; Loc. = LAB_X34_Y19; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~103'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.564 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~73 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~103 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.275 ns) 12.328 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~153 10 COMB LAB_X29_Y23 1 " "Info: 10: + IC(1.326 ns) + CELL(0.275 ns) = 12.328 ns; Loc. = LAB_X29_Y23; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~153'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.601 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~103 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~153 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.438 ns) 13.929 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~154 11 COMB LAB_X34_Y19 2 " "Info: 11: + IC(1.163 ns) + CELL(0.438 ns) = 13.929 ns; Loc. = LAB_X34_Y19; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~154'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.601 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~153 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~154 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.150 ns) 14.988 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~698 12 COMB LAB_X33_Y23 1 " "Info: 12: + IC(0.909 ns) + CELL(0.150 ns) = 14.988 ns; Loc. = LAB_X33_Y23; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~698'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.059 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~154 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~698 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.419 ns) 16.341 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~699 13 COMB LAB_X30_Y19 1 " "Info: 13: + IC(0.934 ns) + CELL(0.419 ns) = 16.341 ns; Loc. = LAB_X30_Y19; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~699'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.353 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~698 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~699 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 16.906 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~700 14 COMB LAB_X30_Y19 1 " "Info: 14: + IC(0.415 ns) + CELL(0.150 ns) = 16.906 ns; Loc. = LAB_X30_Y19; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~700'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~699 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~700 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.420 ns) 17.963 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~701 15 COMB LAB_X31_Y16 3 " "Info: 15: + IC(0.637 ns) + CELL(0.420 ns) = 17.963 ns; Loc. = LAB_X31_Y16; Fanout = 3; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~701'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.057 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~700 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~701 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.271 ns) 19.595 ns SingleCycle:inst7\|SCbranch:inst7\|Add0~8 16 COMB LAB_X27_Y23 3 " "Info: 16: + IC(1.361 ns) + CELL(0.271 ns) = 19.595 ns; Loc. = LAB_X27_Y23; Fanout = 3; COMB Node = 'SingleCycle:inst7\|SCbranch:inst7\|Add0~8'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.632 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~701 SingleCycle:inst7|SCbranch:inst7|Add0~8 } "NODE_NAME" } } { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.438 ns) 20.621 ns LCD_Display:inst10\|Mux5~89 17 COMB LAB_X24_Y23 1 " "Info: 17: + IC(0.588 ns) + CELL(0.438 ns) = 20.621 ns; Loc. = LAB_X24_Y23; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux5~89'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.026 ns" { SingleCycle:inst7|SCbranch:inst7|Add0~8 LCD_Display:inst10|Mux5~89 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 21.186 ns LCD_Display:inst10\|Mux5~179 18 COMB LAB_X24_Y23 1 " "Info: 18: + IC(0.127 ns) + CELL(0.438 ns) = 21.186 ns; Loc. = LAB_X24_Y23; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux5~179'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|Mux5~89 LCD_Display:inst10|Mux5~179 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 21.751 ns LCD_Display:inst10\|Mux5 19 COMB LAB_X24_Y23 3 " "Info: 19: + IC(0.415 ns) + CELL(0.150 ns) = 21.751 ns; Loc. = LAB_X24_Y23; Fanout = 3; COMB Node = 'LCD_Display:inst10\|Mux5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|Mux5~179 LCD_Display:inst10|Mux5 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 22.316 ns LCD_Display:inst10\|LessThan1~0 20 COMB LAB_X24_Y23 4 " "Info: 20: + IC(0.145 ns) + CELL(0.420 ns) = 22.316 ns; Loc. = LAB_X24_Y23; Fanout = 4; COMB Node = 'LCD_Display:inst10\|LessThan1~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|Mux5 LCD_Display:inst10|LessThan1~0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 22.881 ns LCD_Display:inst10\|Selector3~0 21 COMB LAB_X24_Y23 3 " "Info: 21: + IC(0.415 ns) + CELL(0.150 ns) = 22.881 ns; Loc. = LAB_X24_Y23; Fanout = 3; COMB Node = 'LCD_Display:inst10\|Selector3~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 23.446 ns LCD_Display:inst10\|Selector7~0 22 COMB LAB_X24_Y23 1 " "Info: 22: + IC(0.127 ns) + CELL(0.438 ns) = 23.446 ns; Loc. = LAB_X24_Y23; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Selector7~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector7~0 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 24.011 ns LCD_Display:inst10\|Selector7~2 23 COMB LAB_X24_Y23 1 " "Info: 23: + IC(0.127 ns) + CELL(0.438 ns) = 24.011 ns; Loc. = LAB_X24_Y23; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Selector7~2'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 24.095 ns LCD_Display:inst10\|DATA_BUS_VALUE\[2\] 24 REG LAB_X24_Y23 2 " "Info: 24: + IC(0.000 ns) + CELL(0.084 ns) = 24.095 ns; Loc. = LAB_X24_Y23; Fanout = 2; REG Node = 'LCD_Display:inst10\|DATA_BUS_VALUE\[2\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.082 ns ( 41.84 % ) " "Info: Total cell delay = 10.082 ns ( 41.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.013 ns ( 58.16 % ) " "Info: Total interconnect delay = 14.013 ns ( 58.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "24.095 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20 SingleCycle:inst7|IdecodeJ:inst6|Mux34~17 SingleCycle:inst7|IdecodeJ:inst6|Mux34~18 SingleCycle:inst7|IdecodeJ:inst6|Mux34~19 SingleCycle:inst7|IdecodeJ:inst6|Mux34~20 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~71 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~73 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~103 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~153 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~154 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~698 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~699 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~700 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~701 SingleCycle:inst7|SCbranch:inst7|Add0~8 LCD_Display:inst10|Mux5~89 LCD_Display:inst10|Mux5~179 LCD_Display:inst10|Mux5 LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Info: Average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "63 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 63% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Info: Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "88 " "Warning: Found 88 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Info: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Info: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Info: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Info: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Info: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Info: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Info: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "6 " "Warning: Following 6 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_ON VCC " "Info: Pin LCD_ON has VCC driving its datain port" {  } { { "/usr/local/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/quartus/quartus/linux/pin_planner.ppl" { LCD_ON } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 792 896 1072 808 "LCD_ON" "" } } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_BLON VCC " "Info: Pin LCD_BLON has VCC driving its datain port" {  } { { "/usr/local/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/quartus/quartus/linux/pin_planner.ppl" { LCD_BLON } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 824 896 1072 840 "LCD_BLON" "" } } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_BLON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RW GND " "Info: Pin LCD_RW has GND driving its datain port" {  } { { "/usr/local/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/quartus/quartus/linux/pin_planner.ppl" { LCD_RW } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 776 1752 1928 792 "LCD_RW" "" } } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[6\] VCC " "Info: Pin HEX7\[6\] has VCC driving its datain port" {  } { { "/usr/local/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/quartus/quartus/linux/pin_planner.ppl" { HEX7[6] } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 0 1376 1552 16 "HEX7\[0\]" "" } { 16 1376 1552 32 "HEX7\[1\]" "" } { 32 1376 1552 48 "HEX7\[2\]" "" } { 48 1376 1552 64 "HEX7\[3\]" "" } { 80 1376 1552 96 "HEX7\[5\]" "" } { 96 1376 1552 112 "HEX7\[6\]" "" } { 64 1376 1552 80 "HEX7\[4\]" "" } } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[2\] GND " "Info: Pin HEX7\[2\] has GND driving its datain port" {  } { { "/usr/local/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/quartus/quartus/linux/pin_planner.ppl" { HEX7[2] } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 0 1376 1552 16 "HEX7\[0\]" "" } { 16 1376 1552 32 "HEX7\[1\]" "" } { 32 1376 1552 48 "HEX7\[2\]" "" } { 48 1376 1552 64 "HEX7\[3\]" "" } { 80 1376 1552 96 "HEX7\[5\]" "" } { 96 1376 1552 112 "HEX7\[6\]" "" } { 64 1376 1552 80 "HEX7\[4\]" "" } } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[1\] GND " "Info: Pin HEX7\[1\] has GND driving its datain port" {  } { { "/usr/local/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/quartus/quartus/linux/pin_planner.ppl" { HEX7[1] } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 0 1376 1552 16 "HEX7\[0\]" "" } { 16 1376 1552 32 "HEX7\[1\]" "" } { 32 1376 1552 48 "HEX7\[2\]" "" } { 48 1376 1552 64 "HEX7\[3\]" "" } { 80 1376 1552 96 "HEX7\[5\]" "" } { 96 1376 1552 112 "HEX7\[6\]" "" } { 64 1376 1552 80 "HEX7\[4\]" "" } } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 329 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 329 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Info: Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  4 16:33:32 2010 " "Info: Processing ended: Thu Nov  4 16:33:32 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Info: Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Info: Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  4 16:33:35 2010 " "Info: Processing started: Thu Nov  4 16:33:35 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test_1 -c test_1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off test_1 -c test_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  4 16:33:52 2010 " "Info: Processing ended: Thu Nov  4 16:33:52 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  4 16:33:53 2010 " "Info: Processing started: Thu Nov  4 16:33:53 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test_1 -c test_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test_1 -c test_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[0\] " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[0\]\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[2\] " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[2\]\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\] " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|RegDst " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|RegDst\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|MemRead " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|MemRead\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[14\] " "Info: Assuming node \"SW\[14\]\" is an undefined clock" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -48 -16 152 -32 "SW\[14\]" "" } } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[17\] " "Info: Assuming node \"SW\[17\]\" is an undefined clock" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "52 " "Warning: Found 52 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Mhz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_1Mhz_reg\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Mhz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_100Khz_reg\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_10Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_10Khz_reg\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_10Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~109 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~109\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~109" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal4~0 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal4~0\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 52 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~110 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~110\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~110" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~111 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~111\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~111" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal13~1 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal13~1\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 70 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal13~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|always0~7 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|always0~7\" as buffer" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|always0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal3~0 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal3~0\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 50 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_10Hz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_10Hz_reg\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 29 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_10Hz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_1Khz_reg\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~112 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~112\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~112" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4 " "Info: Detected gated clock \"SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4\" as buffer" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal3~1 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal3~1\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 50 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~134 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~134\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~134" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~1 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~1\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 35 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|always0~6 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|always0~6\" as buffer" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|always0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100hz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_100hz_reg\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 29 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100hz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~2 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~2\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 35 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal15~0 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal15~0\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 35 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal15~1 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal15~1\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal15~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Hz " "Info: Detected ripple clock \"clk_div:inst\|clock_1Hz\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 17 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100Hz " "Info: Detected ripple clock \"clk_div:inst\|clock_100Hz\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|always0~4 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|always0~4\" as buffer" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|always0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 " "Info: Detected ripple clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg3 " "Info: Detected ripple clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg2 " "Info: Detected ripple clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1 " "Info: Detected ripple clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 " "Info: Detected ripple clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 654 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 634 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 614 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a28 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a28\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 594 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a27 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a27\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 574 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a26 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a26\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 554 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 234 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a9 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a9\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 214 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a8 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a8\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 194 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a7 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a7\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 174 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a6 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a6\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 154 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a5 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a5\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 134 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a4 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a4\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 114 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a3 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a3\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 94 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a2 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a2\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 74 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a1 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a1\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 54 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "onepulse:inst2\|PB_single_pulse " "Info: Detected ripple clock \"onepulse:inst2\|PB_single_pulse\" as buffer" {  } { { "ONEPULSE/ONEPULSE.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/ONEPULSE/ONEPULSE.VHD" 12 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "onepulse:inst2\|PB_single_pulse" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "21mux:inst5\|5~0 " "Info: Detected gated clock \"21mux:inst5\|5~0\" as buffer" {  } { { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "21mux:inst5\|5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "21mux:inst3\|5 " "Info: Detected gated clock \"21mux:inst3\|5\" as buffer" {  } { { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "21mux:inst3\|5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] register LCD_Display:inst10\|DATA_BUS_VALUE\[2\] 20.45 MHz 48.91 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 20.45 MHz between source register \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]\" and destination register \"LCD_Display:inst10\|DATA_BUS_VALUE\[2\]\" (period= 48.91 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.323 ns + Longest register register " "Info: + Longest register to register delay is 9.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 1 REG LCCOMB_X31_Y19_N28 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y19_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.393 ns) 0.690 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[15\]~582 2 COMB LCCOMB_X31_Y19_N26 29 " "Info: 2: + IC(0.297 ns) + CELL(0.393 ns) = 0.690 ns; Loc. = LCCOMB_X31_Y19_N26; Fanout = 29; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[15\]~582'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.690 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.275 ns) 1.685 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[4\]~702 3 COMB LCCOMB_X29_Y19_N2 1 " "Info: 3: + IC(0.720 ns) + CELL(0.275 ns) = 1.685 ns; Loc. = LCCOMB_X29_Y19_N2; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[4\]~702'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.995 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~702 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 2.080 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[4\]~703 4 COMB LCCOMB_X29_Y19_N28 1 " "Info: 4: + IC(0.245 ns) + CELL(0.150 ns) = 2.080 ns; Loc. = LCCOMB_X29_Y19_N28; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[4\]~703'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.395 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~702 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~703 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 2.469 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[4\]~704 5 COMB LCCOMB_X29_Y19_N22 1 " "Info: 5: + IC(0.239 ns) + CELL(0.150 ns) = 2.469 ns; Loc. = LCCOMB_X29_Y19_N22; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[4\]~704'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.389 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~703 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~704 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.150 ns) 3.600 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[4\]~709 6 COMB LCCOMB_X31_Y16_N6 21 " "Info: 6: + IC(0.981 ns) + CELL(0.150 ns) = 3.600 ns; Loc. = LCCOMB_X31_Y16_N6; Fanout = 21; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[4\]~709'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.131 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~704 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~709 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.150 ns) 4.778 ns SingleCycle:inst7\|SCbranch:inst7\|Add0~19 7 COMB LCCOMB_X27_Y20_N16 1 " "Info: 7: + IC(1.028 ns) + CELL(0.150 ns) = 4.778 ns; Loc. = LCCOMB_X27_Y20_N16; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCbranch:inst7\|Add0~19'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.178 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~709 SingleCycle:inst7|SCbranch:inst7|Add0~19 } "NODE_NAME" } } { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.245 ns) 5.271 ns SingleCycle:inst7\|SCbranch:inst7\|Add0~20 8 COMB LCCOMB_X27_Y20_N26 3 " "Info: 8: + IC(0.248 ns) + CELL(0.245 ns) = 5.271 ns; Loc. = LCCOMB_X27_Y20_N26; Fanout = 3; COMB Node = 'SingleCycle:inst7\|SCbranch:inst7\|Add0~20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.493 ns" { SingleCycle:inst7|SCbranch:inst7|Add0~19 SingleCycle:inst7|SCbranch:inst7|Add0~20 } "NODE_NAME" } } { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.150 ns) 6.435 ns LCD_Display:inst10\|Mux4~98 9 COMB LCCOMB_X24_Y23_N18 1 " "Info: 9: + IC(1.014 ns) + CELL(0.150 ns) = 6.435 ns; Loc. = LCCOMB_X24_Y23_N18; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux4~98'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.164 ns" { SingleCycle:inst7|SCbranch:inst7|Add0~20 LCD_Display:inst10|Mux4~98 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 6.829 ns LCD_Display:inst10\|Mux4~190 10 COMB LCCOMB_X24_Y23_N12 1 " "Info: 10: + IC(0.244 ns) + CELL(0.150 ns) = 6.829 ns; Loc. = LCCOMB_X24_Y23_N12; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux4~190'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.394 ns" { LCD_Display:inst10|Mux4~98 LCD_Display:inst10|Mux4~190 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 7.225 ns LCD_Display:inst10\|Mux4 11 COMB LCCOMB_X24_Y23_N14 3 " "Info: 11: + IC(0.246 ns) + CELL(0.150 ns) = 7.225 ns; Loc. = LCCOMB_X24_Y23_N14; Fanout = 3; COMB Node = 'LCD_Display:inst10\|Mux4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.396 ns" { LCD_Display:inst10|Mux4~190 LCD_Display:inst10|Mux4 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 7.766 ns LCD_Display:inst10\|LessThan1~0 12 COMB LCCOMB_X24_Y23_N30 4 " "Info: 12: + IC(0.266 ns) + CELL(0.275 ns) = 7.766 ns; Loc. = LCCOMB_X24_Y23_N30; Fanout = 4; COMB Node = 'LCD_Display:inst10\|LessThan1~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.541 ns" { LCD_Display:inst10|Mux4 LCD_Display:inst10|LessThan1~0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.150 ns) 8.189 ns LCD_Display:inst10\|Selector3~0 13 COMB LCCOMB_X24_Y23_N24 3 " "Info: 13: + IC(0.273 ns) + CELL(0.150 ns) = 8.189 ns; Loc. = LCCOMB_X24_Y23_N24; Fanout = 3; COMB Node = 'LCD_Display:inst10\|Selector3~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.423 ns" { LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.275 ns) 8.732 ns LCD_Display:inst10\|Selector7~0 14 COMB LCCOMB_X24_Y23_N20 1 " "Info: 14: + IC(0.268 ns) + CELL(0.275 ns) = 8.732 ns; Loc. = LCCOMB_X24_Y23_N20; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Selector7~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.543 ns" { LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector7~0 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.245 ns) 9.239 ns LCD_Display:inst10\|Selector7~2 15 COMB LCCOMB_X24_Y23_N8 1 " "Info: 15: + IC(0.262 ns) + CELL(0.245 ns) = 9.239 ns; Loc. = LCCOMB_X24_Y23_N8; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Selector7~2'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.507 ns" { LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.323 ns LCD_Display:inst10\|DATA_BUS_VALUE\[2\] 16 REG LCFF_X24_Y23_N9 2 " "Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 9.323 ns; Loc. = LCFF_X24_Y23_N9; Fanout = 2; REG Node = 'LCD_Display:inst10\|DATA_BUS_VALUE\[2\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.992 ns ( 32.09 % ) " "Info: Total cell delay = 2.992 ns ( 32.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.331 ns ( 67.91 % ) " "Info: Total interconnect delay = 6.331 ns ( 67.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "9.323 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~702 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~703 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~704 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~709 SingleCycle:inst7|SCbranch:inst7|Add0~19 SingleCycle:inst7|SCbranch:inst7|Add0~20 LCD_Display:inst10|Mux4~98 LCD_Display:inst10|Mux4~190 LCD_Display:inst10|Mux4 LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "9.323 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~702 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~703 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~704 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~709 {} SingleCycle:inst7|SCbranch:inst7|Add0~19 {} SingleCycle:inst7|SCbranch:inst7|Add0~20 {} LCD_Display:inst10|Mux4~98 {} LCD_Display:inst10|Mux4~190 {} LCD_Display:inst10|Mux4 {} LCD_Display:inst10|LessThan1~0 {} LCD_Display:inst10|Selector3~0 {} LCD_Display:inst10|Selector7~0 {} LCD_Display:inst10|Selector7~2 {} LCD_Display:inst10|DATA_BUS_VALUE[2] {} } { 0.000ns 0.297ns 0.720ns 0.245ns 0.239ns 0.981ns 1.028ns 0.248ns 1.014ns 0.244ns 0.246ns 0.266ns 0.273ns 0.268ns 0.262ns 0.000ns } { 0.000ns 0.393ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.245ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-15.168 ns - Smallest " "Info: - Smallest clock skew is -15.168 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.681 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 69 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns LCD_Display:inst10\|DATA_BUS_VALUE\[2\] 3 REG LCFF_X24_Y23_N9 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X24_Y23_N9; Fanout = 2; REG Node = 'LCD_Display:inst10\|DATA_BUS_VALUE\[2\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.564 ns" { CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.681 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "2.681 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_Display:inst10|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 17.849 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 17.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.787 ns) 3.580 ns clk_div:inst\|clock_100Hz 2 REG LCFF_X34_Y25_N9 2 " "Info: 2: + IC(1.794 ns) + CELL(0.787 ns) = 3.580 ns; Loc. = LCFF_X34_Y25_N9; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.581 ns" { CLOCK_50 clk_div:inst|clock_100Hz } "NODE_NAME" } } { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.420 ns) 4.318 ns 21mux:inst5\|5~0 3 COMB LCCOMB_X34_Y25_N14 1 " "Info: 3: + IC(0.318 ns) + CELL(0.420 ns) = 4.318 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.738 ns" { clk_div:inst|clock_100Hz 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 4.849 ns 21mux:inst3\|5 4 COMB LCCOMB_X34_Y25_N24 6 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 4.849 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.870 ns) 7.064 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 5 MEM M4K_X26_Y23 17 " "Info: 5: + IC(1.345 ns) + CELL(0.870 ns) = 7.064 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.215 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 10.057 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31 6 MEM M4K_X26_Y23 21 " "Info: 6: + IC(0.000 ns) + CELL(2.993 ns) = 10.057 ns; Loc. = M4K_X26_Y23; Fanout = 21; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 654 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.275 ns) 11.350 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101 7 COMB LCCOMB_X27_Y23_N26 5 " "Info: 7: + IC(1.018 ns) + CELL(0.275 ns) = 11.350 ns; Loc. = LCCOMB_X27_Y23_N26; Fanout = 5; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.293 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.416 ns) 12.048 ns SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0 8 COMB LCCOMB_X27_Y23_N18 18 " "Info: 8: + IC(0.282 ns) + CELL(0.416 ns) = 12.048 ns; Loc. = LCCOMB_X27_Y23_N18; Fanout = 18; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.698 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.150 ns) 13.223 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~4 9 COMB LCCOMB_X31_Y20_N0 92 " "Info: 9: + IC(1.025 ns) + CELL(0.150 ns) = 13.223 ns; Loc. = LCCOMB_X31_Y20_N0; Fanout = 92; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.175 ns" { SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.437 ns) 14.743 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116 10 COMB LCCOMB_X27_Y25_N24 1 " "Info: 10: + IC(1.083 ns) + CELL(0.437 ns) = 14.743 ns; Loc. = LCCOMB_X27_Y25_N24; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.520 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.000 ns) 16.317 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl 11 COMB CLKCTRL_G10 4 " "Info: 11: + IC(1.574 ns) + CELL(0.000 ns) = 16.317 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.574 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.150 ns) 17.849 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 12 REG LCCOMB_X31_Y19_N28 55 " "Info: 12: + IC(1.382 ns) + CELL(0.150 ns) = 17.849 ns; Loc. = LCCOMB_X31_Y19_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.532 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.772 ns ( 43.54 % ) " "Info: Total cell delay = 7.772 ns ( 43.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.077 ns ( 56.46 % ) " "Info: Total interconnect delay = 10.077 ns ( 56.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "17.849 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "17.849 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.794ns 0.318ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 1.083ns 1.574ns 1.382ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.681 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "2.681 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_Display:inst10|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "17.849 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "17.849 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.794ns 0.318ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 1.083ns 1.574ns 1.382ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "9.323 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~702 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~703 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~704 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~709 SingleCycle:inst7|SCbranch:inst7|Add0~19 SingleCycle:inst7|SCbranch:inst7|Add0~20 LCD_Display:inst10|Mux4~98 LCD_Display:inst10|Mux4~190 LCD_Display:inst10|Mux4 LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "9.323 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~702 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~703 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~704 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~709 {} SingleCycle:inst7|SCbranch:inst7|Add0~19 {} SingleCycle:inst7|SCbranch:inst7|Add0~20 {} LCD_Display:inst10|Mux4~98 {} LCD_Display:inst10|Mux4~190 {} LCD_Display:inst10|Mux4 {} LCD_Display:inst10|LessThan1~0 {} LCD_Display:inst10|Selector3~0 {} LCD_Display:inst10|Selector7~0 {} LCD_Display:inst10|Selector7~2 {} LCD_Display:inst10|DATA_BUS_VALUE[2] {} } { 0.000ns 0.297ns 0.720ns 0.245ns 0.239ns 0.981ns 1.028ns 0.248ns 1.014ns 0.244ns 0.246ns 0.266ns 0.273ns 0.268ns 0.262ns 0.000ns } { 0.000ns 0.393ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.245ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.245ns 0.084ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.681 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "2.681 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_Display:inst10|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "17.849 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "17.849 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.794ns 0.318ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 1.083ns 1.574ns 1.382ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[14\] register SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] memory SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1 23.6 MHz 42.364 ns Internal " "Info: Clock \"SW\[14\]\" has Internal fmax of 23.6 MHz between source register \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]\" and destination memory \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1\" (period= 42.364 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.153 ns + Longest register memory " "Info: + Longest register to memory delay is 10.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 1 REG LCCOMB_X31_Y19_N28 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y19_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.393 ns) 0.690 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[15\]~582 2 COMB LCCOMB_X31_Y19_N26 29 " "Info: 2: + IC(0.297 ns) + CELL(0.393 ns) = 0.690 ns; Loc. = LCCOMB_X31_Y19_N26; Fanout = 29; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[15\]~582'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.690 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.219 ns) + CELL(0.275 ns) 3.184 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~734 3 COMB LCCOMB_X31_Y20_N28 1 " "Info: 3: + IC(2.219 ns) + CELL(0.275 ns) = 3.184 ns; Loc. = LCCOMB_X31_Y20_N28; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~734'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.494 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 3.577 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~735 4 COMB LCCOMB_X31_Y20_N30 1 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 3.577 ns; Loc. = LCCOMB_X31_Y20_N30; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~735'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.393 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 3.970 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~736 5 COMB LCCOMB_X31_Y20_N14 1 " "Info: 5: + IC(0.243 ns) + CELL(0.150 ns) = 3.970 ns; Loc. = LCCOMB_X31_Y20_N14; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~736'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.393 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.150 ns) 4.509 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~737 6 COMB LCCOMB_X32_Y20_N22 1 " "Info: 6: + IC(0.389 ns) + CELL(0.150 ns) = 4.509 ns; Loc. = LCCOMB_X32_Y20_N22; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~737'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.539 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 4.905 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~738 7 COMB LCCOMB_X32_Y20_N16 2 " "Info: 7: + IC(0.246 ns) + CELL(0.150 ns) = 4.905 ns; Loc. = LCCOMB_X32_Y20_N16; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~738'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.396 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 5.445 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~15 8 COMB LCCOMB_X32_Y20_N14 1 " "Info: 8: + IC(0.265 ns) + CELL(0.275 ns) = 5.445 ns; Loc. = LCCOMB_X32_Y20_N14; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~15'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.540 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 SingleCycle:inst7|Ifetch:inst|next_PC~15 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.393 ns) 6.644 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~16 9 COMB LCCOMB_X31_Y16_N30 1 " "Info: 9: + IC(0.806 ns) + CELL(0.393 ns) = 6.644 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~16'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.199 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~15 SingleCycle:inst7|Ifetch:inst|next_PC~16 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 7.034 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~20 10 COMB LCCOMB_X31_Y16_N0 1 " "Info: 10: + IC(0.240 ns) + CELL(0.150 ns) = 7.034 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.390 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~16 SingleCycle:inst7|Ifetch:inst|next_PC~20 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 7.434 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~21 11 COMB LCCOMB_X31_Y16_N26 16 " "Info: 11: + IC(0.250 ns) + CELL(0.150 ns) = 7.434 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 16; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~21'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.400 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.150 ns) 8.865 ns SingleCycle:inst7\|Ifetch:inst\|iram.raddr_a\[1\]~1 12 COMB LCCOMB_X25_Y20_N14 3 " "Info: 12: + IC(1.281 ns) + CELL(0.150 ns) = 8.865 ns; Loc. = LCCOMB_X25_Y20_N14; Fanout = 3; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|iram.raddr_a\[1\]~1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.431 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.142 ns) 10.153 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1 13 MEM M4K_X26_Y23 17 " "Info: 13: + IC(1.146 ns) + CELL(0.142 ns) = 10.153 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.288 ns" { SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.528 ns ( 24.90 % ) " "Info: Total cell delay = 2.528 ns ( 24.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.625 ns ( 75.10 % ) " "Info: Total interconnect delay = 7.625 ns ( 75.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "10.153 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 SingleCycle:inst7|Ifetch:inst|next_PC~15 SingleCycle:inst7|Ifetch:inst|next_PC~16 SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "10.153 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 {} SingleCycle:inst7|Ifetch:inst|next_PC~15 {} SingleCycle:inst7|Ifetch:inst|next_PC~16 {} SingleCycle:inst7|Ifetch:inst|next_PC~20 {} SingleCycle:inst7|Ifetch:inst|next_PC~21 {} SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.297ns 2.219ns 0.243ns 0.243ns 0.389ns 0.246ns 0.265ns 0.806ns 0.240ns 0.250ns 1.281ns 1.146ns } { 0.000ns 0.393ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.393ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.994 ns - Smallest " "Info: - Smallest clock skew is -10.994 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[14\] destination 5.931 ns + Shortest memory " "Info: + Shortest clock path from clock \"SW\[14\]\" to destination memory is 5.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 CLK PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; CLK Node = 'SW\[14\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -48 -16 152 -32 "SW\[14\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(0.150 ns) 3.394 ns 21mux:inst5\|5~0 2 COMB LCCOMB_X34_Y25_N14 1 " "Info: 2: + IC(2.402 ns) + CELL(0.150 ns) = 3.394 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.552 ns" { SW[14] 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.925 ns 21mux:inst3\|5 3 COMB LCCOMB_X34_Y25_N24 6 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.925 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.661 ns) 5.931 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1 4 MEM M4K_X26_Y23 17 " "Info: 4: + IC(1.345 ns) + CELL(0.661 ns) = 5.931 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.006 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 32.51 % ) " "Info: Total cell delay = 1.928 ns ( 32.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.003 ns ( 67.49 % ) " "Info: Total interconnect delay = 4.003 ns ( 67.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.931 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.931 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[14\] source 16.925 ns - Longest register " "Info: - Longest clock path from clock \"SW\[14\]\" to source register is 16.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 CLK PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; CLK Node = 'SW\[14\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -48 -16 152 -32 "SW\[14\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(0.150 ns) 3.394 ns 21mux:inst5\|5~0 2 COMB LCCOMB_X34_Y25_N14 1 " "Info: 2: + IC(2.402 ns) + CELL(0.150 ns) = 3.394 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.552 ns" { SW[14] 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.925 ns 21mux:inst3\|5 3 COMB LCCOMB_X34_Y25_N24 6 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.925 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.870 ns) 6.140 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 4 MEM M4K_X26_Y23 17 " "Info: 4: + IC(1.345 ns) + CELL(0.870 ns) = 6.140 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.215 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 9.133 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31 5 MEM M4K_X26_Y23 21 " "Info: 5: + IC(0.000 ns) + CELL(2.993 ns) = 9.133 ns; Loc. = M4K_X26_Y23; Fanout = 21; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 654 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.275 ns) 10.426 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101 6 COMB LCCOMB_X27_Y23_N26 5 " "Info: 6: + IC(1.018 ns) + CELL(0.275 ns) = 10.426 ns; Loc. = LCCOMB_X27_Y23_N26; Fanout = 5; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.293 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.416 ns) 11.124 ns SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0 7 COMB LCCOMB_X27_Y23_N18 18 " "Info: 7: + IC(0.282 ns) + CELL(0.416 ns) = 11.124 ns; Loc. = LCCOMB_X27_Y23_N18; Fanout = 18; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.698 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.150 ns) 12.299 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~4 8 COMB LCCOMB_X31_Y20_N0 92 " "Info: 8: + IC(1.025 ns) + CELL(0.150 ns) = 12.299 ns; Loc. = LCCOMB_X31_Y20_N0; Fanout = 92; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.175 ns" { SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.437 ns) 13.819 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116 9 COMB LCCOMB_X27_Y25_N24 1 " "Info: 9: + IC(1.083 ns) + CELL(0.437 ns) = 13.819 ns; Loc. = LCCOMB_X27_Y25_N24; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.520 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.000 ns) 15.393 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl 10 COMB CLKCTRL_G10 4 " "Info: 10: + IC(1.574 ns) + CELL(0.000 ns) = 15.393 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.574 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.150 ns) 16.925 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 11 REG LCCOMB_X31_Y19_N28 55 " "Info: 11: + IC(1.382 ns) + CELL(0.150 ns) = 16.925 ns; Loc. = LCCOMB_X31_Y19_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.532 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.558 ns ( 38.75 % ) " "Info: Total cell delay = 6.558 ns ( 38.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.367 ns ( 61.25 % ) " "Info: Total interconnect delay = 10.367 ns ( 61.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.925 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.925 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 1.083ns 1.574ns 1.382ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.931 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.931 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.925 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.925 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 1.083ns 1.574ns 1.382ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "10.153 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 SingleCycle:inst7|Ifetch:inst|next_PC~15 SingleCycle:inst7|Ifetch:inst|next_PC~16 SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "10.153 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 {} SingleCycle:inst7|Ifetch:inst|next_PC~15 {} SingleCycle:inst7|Ifetch:inst|next_PC~16 {} SingleCycle:inst7|Ifetch:inst|next_PC~20 {} SingleCycle:inst7|Ifetch:inst|next_PC~21 {} SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.297ns 2.219ns 0.243ns 0.243ns 0.389ns 0.246ns 0.265ns 0.806ns 0.240ns 0.250ns 1.281ns 1.146ns } { 0.000ns 0.393ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.393ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.931 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.931 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.925 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.925 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 1.083ns 1.574ns 1.382ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[17\] register SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] memory SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1 23.6 MHz 42.364 ns Internal " "Info: Clock \"SW\[17\]\" has Internal fmax of 23.6 MHz between source register \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]\" and destination memory \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1\" (period= 42.364 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.153 ns + Longest register memory " "Info: + Longest register to memory delay is 10.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 1 REG LCCOMB_X31_Y19_N28 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y19_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.393 ns) 0.690 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[15\]~582 2 COMB LCCOMB_X31_Y19_N26 29 " "Info: 2: + IC(0.297 ns) + CELL(0.393 ns) = 0.690 ns; Loc. = LCCOMB_X31_Y19_N26; Fanout = 29; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[15\]~582'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.690 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.219 ns) + CELL(0.275 ns) 3.184 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~734 3 COMB LCCOMB_X31_Y20_N28 1 " "Info: 3: + IC(2.219 ns) + CELL(0.275 ns) = 3.184 ns; Loc. = LCCOMB_X31_Y20_N28; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~734'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.494 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 3.577 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~735 4 COMB LCCOMB_X31_Y20_N30 1 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 3.577 ns; Loc. = LCCOMB_X31_Y20_N30; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~735'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.393 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 3.970 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~736 5 COMB LCCOMB_X31_Y20_N14 1 " "Info: 5: + IC(0.243 ns) + CELL(0.150 ns) = 3.970 ns; Loc. = LCCOMB_X31_Y20_N14; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~736'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.393 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.150 ns) 4.509 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~737 6 COMB LCCOMB_X32_Y20_N22 1 " "Info: 6: + IC(0.389 ns) + CELL(0.150 ns) = 4.509 ns; Loc. = LCCOMB_X32_Y20_N22; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~737'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.539 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 4.905 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~738 7 COMB LCCOMB_X32_Y20_N16 2 " "Info: 7: + IC(0.246 ns) + CELL(0.150 ns) = 4.905 ns; Loc. = LCCOMB_X32_Y20_N16; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~738'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.396 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 5.445 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~15 8 COMB LCCOMB_X32_Y20_N14 1 " "Info: 8: + IC(0.265 ns) + CELL(0.275 ns) = 5.445 ns; Loc. = LCCOMB_X32_Y20_N14; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~15'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.540 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 SingleCycle:inst7|Ifetch:inst|next_PC~15 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.393 ns) 6.644 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~16 9 COMB LCCOMB_X31_Y16_N30 1 " "Info: 9: + IC(0.806 ns) + CELL(0.393 ns) = 6.644 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~16'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.199 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~15 SingleCycle:inst7|Ifetch:inst|next_PC~16 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 7.034 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~20 10 COMB LCCOMB_X31_Y16_N0 1 " "Info: 10: + IC(0.240 ns) + CELL(0.150 ns) = 7.034 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.390 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~16 SingleCycle:inst7|Ifetch:inst|next_PC~20 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 7.434 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~21 11 COMB LCCOMB_X31_Y16_N26 16 " "Info: 11: + IC(0.250 ns) + CELL(0.150 ns) = 7.434 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 16; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~21'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.400 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.150 ns) 8.865 ns SingleCycle:inst7\|Ifetch:inst\|iram.raddr_a\[1\]~1 12 COMB LCCOMB_X25_Y20_N14 3 " "Info: 12: + IC(1.281 ns) + CELL(0.150 ns) = 8.865 ns; Loc. = LCCOMB_X25_Y20_N14; Fanout = 3; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|iram.raddr_a\[1\]~1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.431 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.142 ns) 10.153 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1 13 MEM M4K_X26_Y23 17 " "Info: 13: + IC(1.146 ns) + CELL(0.142 ns) = 10.153 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.288 ns" { SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.528 ns ( 24.90 % ) " "Info: Total cell delay = 2.528 ns ( 24.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.625 ns ( 75.10 % ) " "Info: Total interconnect delay = 7.625 ns ( 75.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "10.153 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 SingleCycle:inst7|Ifetch:inst|next_PC~15 SingleCycle:inst7|Ifetch:inst|next_PC~16 SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "10.153 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 {} SingleCycle:inst7|Ifetch:inst|next_PC~15 {} SingleCycle:inst7|Ifetch:inst|next_PC~16 {} SingleCycle:inst7|Ifetch:inst|next_PC~20 {} SingleCycle:inst7|Ifetch:inst|next_PC~21 {} SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.297ns 2.219ns 0.243ns 0.243ns 0.389ns 0.246ns 0.265ns 0.806ns 0.240ns 0.250ns 1.281ns 1.146ns } { 0.000ns 0.393ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.393ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.994 ns - Smallest " "Info: - Smallest clock skew is -10.994 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] destination 5.610 ns + Shortest memory " "Info: + Shortest clock path from clock \"SW\[17\]\" to destination memory is 5.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'SW\[17\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.339 ns) + CELL(0.413 ns) 3.604 ns 21mux:inst3\|5 2 COMB LCCOMB_X34_Y25_N24 6 " "Info: 2: + IC(2.339 ns) + CELL(0.413 ns) = 3.604 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.752 ns" { SW[17] 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.661 ns) 5.610 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M4K_X26_Y23 17 " "Info: 3: + IC(1.345 ns) + CELL(0.661 ns) = 5.610 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.006 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.926 ns ( 34.33 % ) " "Info: Total cell delay = 1.926 ns ( 34.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.684 ns ( 65.67 % ) " "Info: Total interconnect delay = 3.684 ns ( 65.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.610 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.610 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 2.339ns 1.345ns } { 0.000ns 0.852ns 0.413ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] source 16.604 ns - Longest register " "Info: - Longest clock path from clock \"SW\[17\]\" to source register is 16.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'SW\[17\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.339 ns) + CELL(0.413 ns) 3.604 ns 21mux:inst3\|5 2 COMB LCCOMB_X34_Y25_N24 6 " "Info: 2: + IC(2.339 ns) + CELL(0.413 ns) = 3.604 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.752 ns" { SW[17] 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.870 ns) 5.819 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 3 MEM M4K_X26_Y23 17 " "Info: 3: + IC(1.345 ns) + CELL(0.870 ns) = 5.819 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.215 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 8.812 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31 4 MEM M4K_X26_Y23 21 " "Info: 4: + IC(0.000 ns) + CELL(2.993 ns) = 8.812 ns; Loc. = M4K_X26_Y23; Fanout = 21; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 654 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.275 ns) 10.105 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101 5 COMB LCCOMB_X27_Y23_N26 5 " "Info: 5: + IC(1.018 ns) + CELL(0.275 ns) = 10.105 ns; Loc. = LCCOMB_X27_Y23_N26; Fanout = 5; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.293 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.416 ns) 10.803 ns SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0 6 COMB LCCOMB_X27_Y23_N18 18 " "Info: 6: + IC(0.282 ns) + CELL(0.416 ns) = 10.803 ns; Loc. = LCCOMB_X27_Y23_N18; Fanout = 18; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.698 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.150 ns) 11.978 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~4 7 COMB LCCOMB_X31_Y20_N0 92 " "Info: 7: + IC(1.025 ns) + CELL(0.150 ns) = 11.978 ns; Loc. = LCCOMB_X31_Y20_N0; Fanout = 92; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.175 ns" { SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.437 ns) 13.498 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116 8 COMB LCCOMB_X27_Y25_N24 1 " "Info: 8: + IC(1.083 ns) + CELL(0.437 ns) = 13.498 ns; Loc. = LCCOMB_X27_Y25_N24; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.520 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.000 ns) 15.072 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl 9 COMB CLKCTRL_G10 4 " "Info: 9: + IC(1.574 ns) + CELL(0.000 ns) = 15.072 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.574 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.150 ns) 16.604 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 10 REG LCCOMB_X31_Y19_N28 55 " "Info: 10: + IC(1.382 ns) + CELL(0.150 ns) = 16.604 ns; Loc. = LCCOMB_X31_Y19_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.532 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.556 ns ( 39.48 % ) " "Info: Total cell delay = 6.556 ns ( 39.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.048 ns ( 60.52 % ) " "Info: Total interconnect delay = 10.048 ns ( 60.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.604 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.604 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 2.339ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 1.083ns 1.574ns 1.382ns } { 0.000ns 0.852ns 0.413ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.610 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.610 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 2.339ns 1.345ns } { 0.000ns 0.852ns 0.413ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.604 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.604 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 2.339ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 1.083ns 1.574ns 1.382ns } { 0.000ns 0.852ns 0.413ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "10.153 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 SingleCycle:inst7|Ifetch:inst|next_PC~15 SingleCycle:inst7|Ifetch:inst|next_PC~16 SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "10.153 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 {} SingleCycle:inst7|Ifetch:inst|next_PC~15 {} SingleCycle:inst7|Ifetch:inst|next_PC~16 {} SingleCycle:inst7|Ifetch:inst|next_PC~20 {} SingleCycle:inst7|Ifetch:inst|next_PC~21 {} SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.297ns 2.219ns 0.243ns 0.243ns 0.389ns 0.246ns 0.265ns 0.806ns 0.240ns 0.250ns 1.281ns 1.146ns } { 0.000ns 0.393ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.393ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.610 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.610 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 2.339ns 1.345ns } { 0.000ns 0.852ns 0.413ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.604 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.604 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 2.339ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 1.083ns 1.574ns 1.382ns } { 0.000ns 0.852ns 0.413ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 39 " "Warning: Circuit may not operate. Detected 39 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg CLOCK_50 6.023 ns " "Info: Found hold time violation between source  pin or register \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0\" and destination pin or register \"SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg\" for clock \"CLOCK_50\" (Hold time is 6.023 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.957 ns + Largest " "Info: + Largest clock skew is 10.957 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 16.996 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 16.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.787 ns) 3.580 ns clk_div:inst\|clock_100Hz 2 REG LCFF_X34_Y25_N9 2 " "Info: 2: + IC(1.794 ns) + CELL(0.787 ns) = 3.580 ns; Loc. = LCFF_X34_Y25_N9; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.581 ns" { CLOCK_50 clk_div:inst|clock_100Hz } "NODE_NAME" } } { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.420 ns) 4.318 ns 21mux:inst5\|5~0 3 COMB LCCOMB_X34_Y25_N14 1 " "Info: 3: + IC(0.318 ns) + CELL(0.420 ns) = 4.318 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.738 ns" { clk_div:inst|clock_100Hz 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 4.849 ns 21mux:inst3\|5 4 COMB LCCOMB_X34_Y25_N24 6 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 4.849 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.870 ns) 7.064 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 5 MEM M4K_X26_Y23 17 " "Info: 5: + IC(1.345 ns) + CELL(0.870 ns) = 7.064 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.215 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 10.057 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31 6 MEM M4K_X26_Y23 21 " "Info: 6: + IC(0.000 ns) + CELL(2.993 ns) = 10.057 ns; Loc. = M4K_X26_Y23; Fanout = 21; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 654 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.275 ns) 11.350 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101 7 COMB LCCOMB_X27_Y23_N26 5 " "Info: 7: + IC(1.018 ns) + CELL(0.275 ns) = 11.350 ns; Loc. = LCCOMB_X27_Y23_N26; Fanout = 5; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.293 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.416 ns) 12.048 ns SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0 8 COMB LCCOMB_X27_Y23_N18 18 " "Info: 8: + IC(0.282 ns) + CELL(0.416 ns) = 12.048 ns; Loc. = LCCOMB_X27_Y23_N18; Fanout = 18; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.698 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.150 ns) 13.223 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~4 9 COMB LCCOMB_X31_Y20_N0 92 " "Info: 9: + IC(1.025 ns) + CELL(0.150 ns) = 13.223 ns; Loc. = LCCOMB_X31_Y20_N0; Fanout = 92; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.175 ns" { SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.283 ns) + CELL(0.000 ns) 15.506 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~4clkctrl 10 COMB CLKCTRL_G12 2 " "Info: 10: + IC(2.283 ns) + CELL(0.000 ns) = 15.506 ns; Loc. = CLKCTRL_G12; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~4clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.283 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.150 ns) 16.996 ns SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg 11 REG LCCOMB_X27_Y25_N6 32 " "Info: 11: + IC(1.340 ns) + CELL(0.150 ns) = 16.996 ns; Loc. = LCCOMB_X27_Y25_N6; Fanout = 32; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.490 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.335 ns ( 43.16 % ) " "Info: Total cell delay = 7.335 ns ( 43.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.661 ns ( 56.84 % ) " "Info: Total interconnect delay = 9.661 ns ( 56.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.996 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.996 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 1.794ns 0.318ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 2.283ns 1.340ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.039 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLOCK_50\" to source memory is 6.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.787 ns) 3.580 ns onepulse:inst2\|PB_single_pulse 2 REG LCFF_X34_Y25_N11 1 " "Info: 2: + IC(1.794 ns) + CELL(0.787 ns) = 3.580 ns; Loc. = LCFF_X34_Y25_N11; Fanout = 1; REG Node = 'onepulse:inst2\|PB_single_pulse'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.581 ns" { CLOCK_50 onepulse:inst2|PB_single_pulse } "NODE_NAME" } } { "ONEPULSE/ONEPULSE.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/ONEPULSE/ONEPULSE.VHD" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.150 ns) 4.033 ns 21mux:inst3\|5 3 COMB LCCOMB_X34_Y25_N24 6 " "Info: 3: + IC(0.303 ns) + CELL(0.150 ns) = 4.033 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.453 ns" { onepulse:inst2|PB_single_pulse 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.661 ns) 6.039 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X26_Y23 17 " "Info: 4: + IC(1.345 ns) + CELL(0.661 ns) = 6.039 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.006 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.597 ns ( 43.00 % ) " "Info: Total cell delay = 2.597 ns ( 43.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.442 ns ( 57.00 % ) " "Info: Total interconnect delay = 3.442 ns ( 57.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.039 ns" { CLOCK_50 onepulse:inst2|PB_single_pulse 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "6.039 ns" { CLOCK_50 {} CLOCK_50~combout {} onepulse:inst2|PB_single_pulse {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.794ns 0.303ns 1.345ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.996 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.996 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 1.794ns 0.318ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 2.283ns 1.340ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.000ns 0.150ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.039 ns" { CLOCK_50 onepulse:inst2|PB_single_pulse 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "6.039 ns" { CLOCK_50 {} CLOCK_50~combout {} onepulse:inst2|PB_single_pulse {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.794ns 0.303ns 1.345ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.725 ns - Shortest memory register " "Info: - Shortest memory to register delay is 4.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y23 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29 2 MEM M4K_X26_Y23 18 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y23; Fanout = 18; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 614 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.275 ns) 4.052 ns SingleCycle:inst7\|SCControlJ2:inst2\|Equal23~0 3 COMB LCCOMB_X27_Y25_N14 1 " "Info: 3: + IC(0.784 ns) + CELL(0.275 ns) = 4.052 ns; Loc. = LCCOMB_X27_Y25_N14; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|Equal23~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.059 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 4.725 ns SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg 4 REG LCCOMB_X27_Y25_N6 32 " "Info: 4: + IC(0.253 ns) + CELL(0.420 ns) = 4.725 ns; Loc. = LCCOMB_X27_Y25_N6; Fanout = 32; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.673 ns" { SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.688 ns ( 78.05 % ) " "Info: Total cell delay = 3.688 ns ( 78.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 21.95 % ) " "Info: Total interconnect delay = 1.037 ns ( 21.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 {} SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 0.784ns 0.253ns } { 0.000ns 2.993ns 0.275ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.996 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.996 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 1.794ns 0.318ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 2.283ns 1.340ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.000ns 0.150ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.039 ns" { CLOCK_50 onepulse:inst2|PB_single_pulse 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "6.039 ns" { CLOCK_50 {} CLOCK_50~combout {} onepulse:inst2|PB_single_pulse {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.794ns 0.303ns 1.345ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 {} SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 0.784ns 0.253ns } { 0.000ns 2.993ns 0.275ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[14\] 30 " "Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock \"SW\[14\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg SW\[14\] 5.207 ns " "Info: Found hold time violation between source  pin or register \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0\" and destination pin or register \"SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg\" for clock \"SW\[14\]\" (Hold time is 5.207 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.141 ns + Largest " "Info: + Largest clock skew is 10.141 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[14\] destination 16.072 ns + Longest register " "Info: + Longest clock path from clock \"SW\[14\]\" to destination register is 16.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 CLK PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; CLK Node = 'SW\[14\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -48 -16 152 -32 "SW\[14\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(0.150 ns) 3.394 ns 21mux:inst5\|5~0 2 COMB LCCOMB_X34_Y25_N14 1 " "Info: 2: + IC(2.402 ns) + CELL(0.150 ns) = 3.394 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.552 ns" { SW[14] 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.925 ns 21mux:inst3\|5 3 COMB LCCOMB_X34_Y25_N24 6 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.925 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.870 ns) 6.140 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 4 MEM M4K_X26_Y23 17 " "Info: 4: + IC(1.345 ns) + CELL(0.870 ns) = 6.140 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.215 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 9.133 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31 5 MEM M4K_X26_Y23 21 " "Info: 5: + IC(0.000 ns) + CELL(2.993 ns) = 9.133 ns; Loc. = M4K_X26_Y23; Fanout = 21; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 654 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.275 ns) 10.426 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101 6 COMB LCCOMB_X27_Y23_N26 5 " "Info: 6: + IC(1.018 ns) + CELL(0.275 ns) = 10.426 ns; Loc. = LCCOMB_X27_Y23_N26; Fanout = 5; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.293 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.416 ns) 11.124 ns SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0 7 COMB LCCOMB_X27_Y23_N18 18 " "Info: 7: + IC(0.282 ns) + CELL(0.416 ns) = 11.124 ns; Loc. = LCCOMB_X27_Y23_N18; Fanout = 18; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.698 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.150 ns) 12.299 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~4 8 COMB LCCOMB_X31_Y20_N0 92 " "Info: 8: + IC(1.025 ns) + CELL(0.150 ns) = 12.299 ns; Loc. = LCCOMB_X31_Y20_N0; Fanout = 92; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.175 ns" { SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.283 ns) + CELL(0.000 ns) 14.582 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~4clkctrl 9 COMB CLKCTRL_G12 2 " "Info: 9: + IC(2.283 ns) + CELL(0.000 ns) = 14.582 ns; Loc. = CLKCTRL_G12; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~4clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.283 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.150 ns) 16.072 ns SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg 10 REG LCCOMB_X27_Y25_N6 32 " "Info: 10: + IC(1.340 ns) + CELL(0.150 ns) = 16.072 ns; Loc. = LCCOMB_X27_Y25_N6; Fanout = 32; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.490 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.121 ns ( 38.08 % ) " "Info: Total cell delay = 6.121 ns ( 38.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.951 ns ( 61.92 % ) " "Info: Total interconnect delay = 9.951 ns ( 61.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.072 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.072 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 2.283ns 1.340ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[14\] source 5.931 ns - Shortest memory " "Info: - Shortest clock path from clock \"SW\[14\]\" to source memory is 5.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 CLK PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; CLK Node = 'SW\[14\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -48 -16 152 -32 "SW\[14\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(0.150 ns) 3.394 ns 21mux:inst5\|5~0 2 COMB LCCOMB_X34_Y25_N14 1 " "Info: 2: + IC(2.402 ns) + CELL(0.150 ns) = 3.394 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.552 ns" { SW[14] 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.925 ns 21mux:inst3\|5 3 COMB LCCOMB_X34_Y25_N24 6 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.925 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.661 ns) 5.931 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X26_Y23 17 " "Info: 4: + IC(1.345 ns) + CELL(0.661 ns) = 5.931 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.006 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 32.51 % ) " "Info: Total cell delay = 1.928 ns ( 32.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.003 ns ( 67.49 % ) " "Info: Total interconnect delay = 4.003 ns ( 67.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.931 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.931 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.072 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.072 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 2.283ns 1.340ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.000ns 0.150ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.931 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.931 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.725 ns - Shortest memory register " "Info: - Shortest memory to register delay is 4.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y23 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29 2 MEM M4K_X26_Y23 18 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y23; Fanout = 18; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 614 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.275 ns) 4.052 ns SingleCycle:inst7\|SCControlJ2:inst2\|Equal23~0 3 COMB LCCOMB_X27_Y25_N14 1 " "Info: 3: + IC(0.784 ns) + CELL(0.275 ns) = 4.052 ns; Loc. = LCCOMB_X27_Y25_N14; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|Equal23~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.059 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 4.725 ns SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg 4 REG LCCOMB_X27_Y25_N6 32 " "Info: 4: + IC(0.253 ns) + CELL(0.420 ns) = 4.725 ns; Loc. = LCCOMB_X27_Y25_N6; Fanout = 32; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.673 ns" { SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.688 ns ( 78.05 % ) " "Info: Total cell delay = 3.688 ns ( 78.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 21.95 % ) " "Info: Total interconnect delay = 1.037 ns ( 21.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 {} SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 0.784ns 0.253ns } { 0.000ns 2.993ns 0.275ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.072 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.072 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 2.283ns 1.340ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.000ns 0.150ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.931 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.931 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 {} SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 0.784ns 0.253ns } { 0.000ns 2.993ns 0.275ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[17\] 30 " "Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock \"SW\[17\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg SW\[17\] 5.207 ns " "Info: Found hold time violation between source  pin or register \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0\" and destination pin or register \"SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg\" for clock \"SW\[17\]\" (Hold time is 5.207 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.141 ns + Largest " "Info: + Largest clock skew is 10.141 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] destination 15.751 ns + Longest register " "Info: + Longest clock path from clock \"SW\[17\]\" to destination register is 15.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'SW\[17\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.339 ns) + CELL(0.413 ns) 3.604 ns 21mux:inst3\|5 2 COMB LCCOMB_X34_Y25_N24 6 " "Info: 2: + IC(2.339 ns) + CELL(0.413 ns) = 3.604 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.752 ns" { SW[17] 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.870 ns) 5.819 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 3 MEM M4K_X26_Y23 17 " "Info: 3: + IC(1.345 ns) + CELL(0.870 ns) = 5.819 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.215 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 8.812 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31 4 MEM M4K_X26_Y23 21 " "Info: 4: + IC(0.000 ns) + CELL(2.993 ns) = 8.812 ns; Loc. = M4K_X26_Y23; Fanout = 21; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 654 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.275 ns) 10.105 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101 5 COMB LCCOMB_X27_Y23_N26 5 " "Info: 5: + IC(1.018 ns) + CELL(0.275 ns) = 10.105 ns; Loc. = LCCOMB_X27_Y23_N26; Fanout = 5; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.293 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.416 ns) 10.803 ns SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0 6 COMB LCCOMB_X27_Y23_N18 18 " "Info: 6: + IC(0.282 ns) + CELL(0.416 ns) = 10.803 ns; Loc. = LCCOMB_X27_Y23_N18; Fanout = 18; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.698 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.150 ns) 11.978 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~4 7 COMB LCCOMB_X31_Y20_N0 92 " "Info: 7: + IC(1.025 ns) + CELL(0.150 ns) = 11.978 ns; Loc. = LCCOMB_X31_Y20_N0; Fanout = 92; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.175 ns" { SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.283 ns) + CELL(0.000 ns) 14.261 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~4clkctrl 8 COMB CLKCTRL_G12 2 " "Info: 8: + IC(2.283 ns) + CELL(0.000 ns) = 14.261 ns; Loc. = CLKCTRL_G12; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~4clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.283 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.150 ns) 15.751 ns SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg 9 REG LCCOMB_X27_Y25_N6 32 " "Info: 9: + IC(1.340 ns) + CELL(0.150 ns) = 15.751 ns; Loc. = LCCOMB_X27_Y25_N6; Fanout = 32; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.490 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.119 ns ( 38.85 % ) " "Info: Total cell delay = 6.119 ns ( 38.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.632 ns ( 61.15 % ) " "Info: Total interconnect delay = 9.632 ns ( 61.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "15.751 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "15.751 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 2.339ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 2.283ns 1.340ns } { 0.000ns 0.852ns 0.413ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] source 5.610 ns - Shortest memory " "Info: - Shortest clock path from clock \"SW\[17\]\" to source memory is 5.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'SW\[17\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.339 ns) + CELL(0.413 ns) 3.604 ns 21mux:inst3\|5 2 COMB LCCOMB_X34_Y25_N24 6 " "Info: 2: + IC(2.339 ns) + CELL(0.413 ns) = 3.604 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.752 ns" { SW[17] 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.661 ns) 5.610 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X26_Y23 17 " "Info: 3: + IC(1.345 ns) + CELL(0.661 ns) = 5.610 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.006 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.926 ns ( 34.33 % ) " "Info: Total cell delay = 1.926 ns ( 34.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.684 ns ( 65.67 % ) " "Info: Total interconnect delay = 3.684 ns ( 65.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.610 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.610 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.339ns 1.345ns } { 0.000ns 0.852ns 0.413ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "15.751 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "15.751 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 2.339ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 2.283ns 1.340ns } { 0.000ns 0.852ns 0.413ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.000ns 0.150ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.610 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.610 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.339ns 1.345ns } { 0.000ns 0.852ns 0.413ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.725 ns - Shortest memory register " "Info: - Shortest memory to register delay is 4.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y23 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29 2 MEM M4K_X26_Y23 18 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y23; Fanout = 18; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 614 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.275 ns) 4.052 ns SingleCycle:inst7\|SCControlJ2:inst2\|Equal23~0 3 COMB LCCOMB_X27_Y25_N14 1 " "Info: 3: + IC(0.784 ns) + CELL(0.275 ns) = 4.052 ns; Loc. = LCCOMB_X27_Y25_N14; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|Equal23~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.059 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 4.725 ns SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg 4 REG LCCOMB_X27_Y25_N6 32 " "Info: 4: + IC(0.253 ns) + CELL(0.420 ns) = 4.725 ns; Loc. = LCCOMB_X27_Y25_N6; Fanout = 32; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.673 ns" { SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.688 ns ( 78.05 % ) " "Info: Total cell delay = 3.688 ns ( 78.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 21.95 % ) " "Info: Total interconnect delay = 1.037 ns ( 21.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 {} SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 0.784ns 0.253ns } { 0.000ns 2.993ns 0.275ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "15.751 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "15.751 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 2.339ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 2.283ns 1.340ns } { 0.000ns 0.852ns 0.413ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.000ns 0.150ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.610 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.610 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.339ns 1.345ns } { 0.000ns 0.852ns 0.413ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 {} SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 0.784ns 0.253ns } { 0.000ns 2.993ns 0.275ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LCD_Display:inst10\|DATA_BUS_VALUE\[2\] SW\[16\] CLOCK_50 15.948 ns register " "Info: tsu for register \"LCD_Display:inst10\|DATA_BUS_VALUE\[2\]\" (data pin = \"SW\[16\]\", clock pin = \"CLOCK_50\") is 15.948 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.665 ns + Longest pin register " "Info: + Longest pin to register delay is 18.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 PIN PIN_V1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 2; PIN Node = 'SW\[16\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 32 -16 152 48 "SW\[16\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.159 ns) + CELL(0.275 ns) 7.286 ns LCD_Display:inst10\|Mux4~1 2 COMB LCCOMB_X30_Y25_N10 48 " "Info: 2: + IC(6.159 ns) + CELL(0.275 ns) = 7.286 ns; Loc. = LCCOMB_X30_Y25_N10; Fanout = 48; COMB Node = 'LCD_Display:inst10\|Mux4~1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.434 ns" { SW[16] LCD_Display:inst10|Mux4~1 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.437 ns) 9.822 ns LCD_Display:inst10\|Mux6~154 3 COMB LCCOMB_X23_Y10_N16 1 " "Info: 3: + IC(2.099 ns) + CELL(0.437 ns) = 9.822 ns; Loc. = LCCOMB_X23_Y10_N16; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux6~154'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.536 ns" { LCD_Display:inst10|Mux4~1 LCD_Display:inst10|Mux6~154 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.438 ns) 10.538 ns LCD_Display:inst10\|Mux6~155 4 COMB LCCOMB_X23_Y10_N12 1 " "Info: 4: + IC(0.278 ns) + CELL(0.438 ns) = 10.538 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux6~155'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.716 ns" { LCD_Display:inst10|Mux6~154 LCD_Display:inst10|Mux6~155 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.275 ns) 12.894 ns LCD_Display:inst10\|Mux6~179 5 COMB LCCOMB_X30_Y24_N20 1 " "Info: 5: + IC(2.081 ns) + CELL(0.275 ns) = 12.894 ns; Loc. = LCCOMB_X30_Y24_N20; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux6~179'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.356 ns" { LCD_Display:inst10|Mux6~155 LCD_Display:inst10|Mux6~179 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.150 ns) 14.212 ns LCD_Display:inst10\|Mux6~180 6 COMB LCCOMB_X19_Y24_N14 1 " "Info: 6: + IC(1.168 ns) + CELL(0.150 ns) = 14.212 ns; Loc. = LCCOMB_X19_Y24_N14; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux6~180'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.318 ns" { LCD_Display:inst10|Mux6~179 LCD_Display:inst10|Mux6~180 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.420 ns) 16.187 ns LCD_Display:inst10\|Mux6~181 7 COMB LCCOMB_X27_Y19_N12 1 " "Info: 7: + IC(1.555 ns) + CELL(0.420 ns) = 16.187 ns; Loc. = LCCOMB_X27_Y19_N12; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux6~181'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.975 ns" { LCD_Display:inst10|Mux6~180 LCD_Display:inst10|Mux6~181 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 16.593 ns LCD_Display:inst10\|Mux6 8 COMB LCCOMB_X27_Y19_N22 4 " "Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 16.593 ns; Loc. = LCCOMB_X27_Y19_N22; Fanout = 4; COMB Node = 'LCD_Display:inst10\|Mux6'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.406 ns" { LCD_Display:inst10|Mux6~181 LCD_Display:inst10|Mux6 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.437 ns) 18.074 ns LCD_Display:inst10\|Selector7~0 9 COMB LCCOMB_X24_Y23_N20 1 " "Info: 9: + IC(1.044 ns) + CELL(0.437 ns) = 18.074 ns; Loc. = LCCOMB_X24_Y23_N20; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Selector7~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.481 ns" { LCD_Display:inst10|Mux6 LCD_Display:inst10|Selector7~0 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.245 ns) 18.581 ns LCD_Display:inst10\|Selector7~2 10 COMB LCCOMB_X24_Y23_N8 1 " "Info: 10: + IC(0.262 ns) + CELL(0.245 ns) = 18.581 ns; Loc. = LCCOMB_X24_Y23_N8; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Selector7~2'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.507 ns" { LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 18.665 ns LCD_Display:inst10\|DATA_BUS_VALUE\[2\] 11 REG LCFF_X24_Y23_N9 2 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 18.665 ns; Loc. = LCFF_X24_Y23_N9; Fanout = 2; REG Node = 'LCD_Display:inst10\|DATA_BUS_VALUE\[2\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.763 ns ( 20.16 % ) " "Info: Total cell delay = 3.763 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.902 ns ( 79.84 % ) " "Info: Total interconnect delay = 14.902 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "18.665 ns" { SW[16] LCD_Display:inst10|Mux4~1 LCD_Display:inst10|Mux6~154 LCD_Display:inst10|Mux6~155 LCD_Display:inst10|Mux6~179 LCD_Display:inst10|Mux6~180 LCD_Display:inst10|Mux6~181 LCD_Display:inst10|Mux6 LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "18.665 ns" { SW[16] {} SW[16]~combout {} LCD_Display:inst10|Mux4~1 {} LCD_Display:inst10|Mux6~154 {} LCD_Display:inst10|Mux6~155 {} LCD_Display:inst10|Mux6~179 {} LCD_Display:inst10|Mux6~180 {} LCD_Display:inst10|Mux6~181 {} LCD_Display:inst10|Mux6 {} LCD_Display:inst10|Selector7~0 {} LCD_Display:inst10|Selector7~2 {} LCD_Display:inst10|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 6.159ns 2.099ns 0.278ns 2.081ns 1.168ns 1.555ns 0.256ns 1.044ns 0.262ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.437ns 0.438ns 0.275ns 0.150ns 0.420ns 0.150ns 0.437ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.681 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 69 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns LCD_Display:inst10\|DATA_BUS_VALUE\[2\] 3 REG LCFF_X24_Y23_N9 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X24_Y23_N9; Fanout = 2; REG Node = 'LCD_Display:inst10\|DATA_BUS_VALUE\[2\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.564 ns" { CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.681 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "2.681 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_Display:inst10|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "18.665 ns" { SW[16] LCD_Display:inst10|Mux4~1 LCD_Display:inst10|Mux6~154 LCD_Display:inst10|Mux6~155 LCD_Display:inst10|Mux6~179 LCD_Display:inst10|Mux6~180 LCD_Display:inst10|Mux6~181 LCD_Display:inst10|Mux6 LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "18.665 ns" { SW[16] {} SW[16]~combout {} LCD_Display:inst10|Mux4~1 {} LCD_Display:inst10|Mux6~154 {} LCD_Display:inst10|Mux6~155 {} LCD_Display:inst10|Mux6~179 {} LCD_Display:inst10|Mux6~180 {} LCD_Display:inst10|Mux6~181 {} LCD_Display:inst10|Mux6 {} LCD_Display:inst10|Selector7~0 {} LCD_Display:inst10|Selector7~2 {} LCD_Display:inst10|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 6.159ns 2.099ns 0.278ns 2.081ns 1.168ns 1.555ns 0.256ns 1.044ns 0.262ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.437ns 0.438ns 0.275ns 0.150ns 0.420ns 0.150ns 0.437ns 0.245ns 0.084ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.681 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "2.681 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_Display:inst10|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[0\] SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a11~porta_address_reg0 41.130 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[0\]\" through memory \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a11~porta_address_reg0\" is 41.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.501 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK_50\" to source memory is 8.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.787 ns) 3.580 ns clk_div:inst\|clock_100Hz 2 REG LCFF_X34_Y25_N9 2 " "Info: 2: + IC(1.794 ns) + CELL(0.787 ns) = 3.580 ns; Loc. = LCFF_X34_Y25_N9; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.581 ns" { CLOCK_50 clk_div:inst|clock_100Hz } "NODE_NAME" } } { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.420 ns) 4.318 ns 21mux:inst5\|5~0 3 COMB LCCOMB_X34_Y25_N14 1 " "Info: 3: + IC(0.318 ns) + CELL(0.420 ns) = 4.318 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.738 ns" { clk_div:inst|clock_100Hz 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 4.849 ns 21mux:inst3\|5 4 COMB LCCOMB_X34_Y25_N24 6 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 4.849 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.012 ns) + CELL(0.000 ns) 6.861 ns 21mux:inst3\|5~clkctrl 5 COMB CLKCTRL_G7 1993 " "Info: 5: + IC(2.012 ns) + CELL(0.000 ns) = 6.861 ns; Loc. = CLKCTRL_G7; Fanout = 1993; COMB Node = '21mux:inst3\|5~clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.012 ns" { 21mux:inst3|5 21mux:inst3|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.661 ns) 8.501 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a11~porta_address_reg0 6 MEM M4K_X26_Y18 15 " "Info: 6: + IC(0.979 ns) + CELL(0.661 ns) = 8.501 ns; Loc. = M4K_X26_Y18; Fanout = 15; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a11~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.640 ns" { 21mux:inst3|5~clkctrl SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.142 ns ( 36.96 % ) " "Info: Total cell delay = 3.142 ns ( 36.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.359 ns ( 63.04 % ) " "Info: Total interconnect delay = 5.359 ns ( 63.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "8.501 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 21mux:inst3|5~clkctrl SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "8.501 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} 21mux:inst3|5~clkctrl {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 {} } { 0.000ns 0.000ns 1.794ns 0.318ns 0.256ns 2.012ns 0.979ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.275ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 254 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.420 ns + Longest memory pin " "Info: + Longest memory to pin delay is 32.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a11~porta_address_reg0 1 MEM M4K_X26_Y18 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y18; Fanout = 15; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a11~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a24 2 MEM M4K_X26_Y18 257 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y18; Fanout = 257; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a24'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a24 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 514 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.150 ns) 4.478 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux22~14 3 COMB LCCOMB_X30_Y24_N8 1 " "Info: 3: + IC(1.335 ns) + CELL(0.150 ns) = 4.478 ns; Loc. = LCCOMB_X30_Y24_N8; Fanout = 1; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux22~14'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.485 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a24 SingleCycle:inst7|IdecodeJ:inst6|Mux22~14 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.150 ns) 6.222 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux22~15 4 COMB LCCOMB_X27_Y15_N28 1 " "Info: 4: + IC(1.594 ns) + CELL(0.150 ns) = 6.222 ns; Loc. = LCCOMB_X27_Y15_N28; Fanout = 1; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux22~15'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.744 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux22~14 SingleCycle:inst7|IdecodeJ:inst6|Mux22~15 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 6.624 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux22~16 5 COMB LCCOMB_X27_Y15_N22 1 " "Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 6.624 ns; Loc. = LCCOMB_X27_Y15_N22; Fanout = 1; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux22~16'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.402 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux22~15 SingleCycle:inst7|IdecodeJ:inst6|Mux22~16 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.150 ns) 8.020 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux22~19 6 COMB LCCOMB_X20_Y11_N0 1 " "Info: 6: + IC(1.246 ns) + CELL(0.150 ns) = 8.020 ns; Loc. = LCCOMB_X20_Y11_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux22~19'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.396 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux22~16 SingleCycle:inst7|IdecodeJ:inst6|Mux22~19 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.612 ns) + CELL(0.275 ns) 9.907 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux22~20 7 COMB LCCOMB_X22_Y24_N22 10 " "Info: 7: + IC(1.612 ns) + CELL(0.275 ns) = 9.907 ns; Loc. = LCCOMB_X22_Y24_N22; Fanout = 10; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux22~20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.887 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux22~19 SingleCycle:inst7|IdecodeJ:inst6|Mux22~20 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.393 ns) 11.544 ns SingleCycle:inst7\|SCALUJ:inst4\|Add2~19 8 COMB LCCOMB_X28_Y23_N18 2 " "Info: 8: + IC(1.244 ns) + CELL(0.393 ns) = 11.544 ns; Loc. = LCCOMB_X28_Y23_N18; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|Add2~19'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.637 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux22~20 SingleCycle:inst7|SCALUJ:inst4|Add2~19 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.615 ns SingleCycle:inst7\|SCALUJ:inst4\|Add2~21 9 COMB LCCOMB_X28_Y23_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 11.615 ns; Loc. = LCCOMB_X28_Y23_N20; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|Add2~21'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SingleCycle:inst7|SCALUJ:inst4|Add2~19 SingleCycle:inst7|SCALUJ:inst4|Add2~21 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.686 ns SingleCycle:inst7\|SCALUJ:inst4\|Add2~23 10 COMB LCCOMB_X28_Y23_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 11.686 ns; Loc. = LCCOMB_X28_Y23_N22; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|Add2~23'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SingleCycle:inst7|SCALUJ:inst4|Add2~21 SingleCycle:inst7|SCALUJ:inst4|Add2~23 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.757 ns SingleCycle:inst7\|SCALUJ:inst4\|Add2~25 11 COMB LCCOMB_X28_Y23_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 11.757 ns; Loc. = LCCOMB_X28_Y23_N24; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|Add2~25'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SingleCycle:inst7|SCALUJ:inst4|Add2~23 SingleCycle:inst7|SCALUJ:inst4|Add2~25 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.828 ns SingleCycle:inst7\|SCALUJ:inst4\|Add2~27 12 COMB LCCOMB_X28_Y23_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 11.828 ns; Loc. = LCCOMB_X28_Y23_N26; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|Add2~27'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SingleCycle:inst7|SCALUJ:inst4|Add2~25 SingleCycle:inst7|SCALUJ:inst4|Add2~27 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.899 ns SingleCycle:inst7\|SCALUJ:inst4\|Add2~29 13 COMB LCCOMB_X28_Y23_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 11.899 ns; Loc. = LCCOMB_X28_Y23_N28; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|Add2~29'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SingleCycle:inst7|SCALUJ:inst4|Add2~27 SingleCycle:inst7|SCALUJ:inst4|Add2~29 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 12.045 ns SingleCycle:inst7\|SCALUJ:inst4\|Add2~31 14 COMB LCCOMB_X28_Y23_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 12.045 ns; Loc. = LCCOMB_X28_Y23_N30; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|Add2~31'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.146 ns" { SingleCycle:inst7|SCALUJ:inst4|Add2~29 SingleCycle:inst7|SCALUJ:inst4|Add2~31 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.116 ns SingleCycle:inst7\|SCALUJ:inst4\|Add2~33 15 COMB LCCOMB_X28_Y22_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 12.116 ns; Loc. = LCCOMB_X28_Y22_N0; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|Add2~33'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SingleCycle:inst7|SCALUJ:inst4|Add2~31 SingleCycle:inst7|SCALUJ:inst4|Add2~33 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.187 ns SingleCycle:inst7\|SCALUJ:inst4\|Add2~35 16 COMB LCCOMB_X28_Y22_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 12.187 ns; Loc. = LCCOMB_X28_Y22_N2; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|Add2~35'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SingleCycle:inst7|SCALUJ:inst4|Add2~33 SingleCycle:inst7|SCALUJ:inst4|Add2~35 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.597 ns SingleCycle:inst7\|SCALUJ:inst4\|Add2~36 17 COMB LCCOMB_X28_Y22_N4 1 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 12.597 ns; Loc. = LCCOMB_X28_Y22_N4; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|Add2~36'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { SingleCycle:inst7|SCALUJ:inst4|Add2~35 SingleCycle:inst7|SCALUJ:inst4|Add2~36 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.438 ns) 14.483 ns SingleCycle:inst7\|SCALUJ:inst4\|LessThan0~5 18 COMB LCCOMB_X29_Y11_N0 1 " "Info: 18: + IC(1.448 ns) + CELL(0.438 ns) = 14.483 ns; Loc. = LCCOMB_X29_Y11_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|LessThan0~5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.886 ns" { SingleCycle:inst7|SCALUJ:inst4|Add2~36 SingleCycle:inst7|SCALUJ:inst4|LessThan0~5 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.438 ns) 16.454 ns SingleCycle:inst7\|SCALUJ:inst4\|LessThan0~7 19 COMB LCCOMB_X32_Y21_N14 1 " "Info: 19: + IC(1.533 ns) + CELL(0.438 ns) = 16.454 ns; Loc. = LCCOMB_X32_Y21_N14; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|LessThan0~7'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.971 ns" { SingleCycle:inst7|SCALUJ:inst4|LessThan0~5 SingleCycle:inst7|SCALUJ:inst4|LessThan0~7 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.242 ns) 16.956 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[0\]~839 20 COMB LCCOMB_X32_Y21_N2 1 " "Info: 20: + IC(0.260 ns) + CELL(0.242 ns) = 16.956 ns; Loc. = LCCOMB_X32_Y21_N2; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[0\]~839'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.502 ns" { SingleCycle:inst7|SCALUJ:inst4|LessThan0~7 SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~839 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 17.631 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[0\]~840 21 COMB LCCOMB_X32_Y21_N20 1 " "Info: 21: + IC(0.255 ns) + CELL(0.420 ns) = 17.631 ns; Loc. = LCCOMB_X32_Y21_N20; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[0\]~840'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.675 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~839 SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~840 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.413 ns) 18.312 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[0\]~841 22 COMB LCCOMB_X32_Y21_N30 2 " "Info: 22: + IC(0.268 ns) + CELL(0.413 ns) = 18.312 ns; Loc. = LCCOMB_X32_Y21_N30; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[0\]~841'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.681 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~840 SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~841 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.150 ns) 19.244 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~17 23 COMB LCCOMB_X31_Y19_N20 1 " "Info: 23: + IC(0.782 ns) + CELL(0.150 ns) = 19.244 ns; Loc. = LCCOMB_X31_Y19_N20; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~17'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.932 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~841 SingleCycle:inst7|Ifetch:inst|next_PC~17 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 19.773 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~18 24 COMB LCCOMB_X31_Y19_N6 1 " "Info: 24: + IC(0.254 ns) + CELL(0.275 ns) = 19.773 ns; Loc. = LCCOMB_X31_Y19_N6; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~18'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.529 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~17 SingleCycle:inst7|Ifetch:inst|next_PC~18 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 20.163 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~19 25 COMB LCCOMB_X31_Y19_N24 1 " "Info: 25: + IC(0.240 ns) + CELL(0.150 ns) = 20.163 ns; Loc. = LCCOMB_X31_Y19_N24; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~19'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.390 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~18 SingleCycle:inst7|Ifetch:inst|next_PC~19 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.275 ns) 21.208 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~20 26 COMB LCCOMB_X31_Y16_N0 1 " "Info: 26: + IC(0.770 ns) + CELL(0.275 ns) = 21.208 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.045 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~19 SingleCycle:inst7|Ifetch:inst|next_PC~20 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 21.608 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~21 27 COMB LCCOMB_X31_Y16_N26 16 " "Info: 27: + IC(0.250 ns) + CELL(0.150 ns) = 21.608 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 16; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~21'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.400 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.150 ns) 22.797 ns SingleCycle:inst7\|Ifetch:inst\|Mem_Addr\[0\]~1 28 COMB LCCOMB_X27_Y19_N4 1 " "Info: 28: + IC(1.039 ns) + CELL(0.150 ns) = 22.797 ns; Loc. = LCCOMB_X27_Y19_N4; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|Mem_Addr\[0\]~1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.189 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|Mem_Addr[0]~1 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.415 ns) 23.468 ns SingleCycle:inst7\|Ifetch:inst\|Equal0~1 29 COMB LCCOMB_X27_Y19_N16 1 " "Info: 29: + IC(0.256 ns) + CELL(0.415 ns) = 23.468 ns; Loc. = LCCOMB_X27_Y19_N16; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|Equal0~1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.671 ns" { SingleCycle:inst7|Ifetch:inst|Mem_Addr[0]~1 SingleCycle:inst7|Ifetch:inst|Equal0~1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.410 ns) 24.887 ns SingleCycle:inst7\|Ifetch:inst\|Equal0~4 30 COMB LCCOMB_X25_Y20_N4 18 " "Info: 30: + IC(1.009 ns) + CELL(0.410 ns) = 24.887 ns; Loc. = LCCOMB_X25_Y20_N4; Fanout = 18; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|Equal0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.419 ns" { SingleCycle:inst7|Ifetch:inst|Equal0~1 SingleCycle:inst7|Ifetch:inst|Equal0~4 } "NODE_NAME" } } { "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.715 ns) + CELL(2.818 ns) 32.420 ns LEDR\[0\] 31 PIN PIN_AE23 0 " "Info: 31: + IC(4.715 ns) + CELL(2.818 ns) = 32.420 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR\[0\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.533 ns" { SingleCycle:inst7|Ifetch:inst|Equal0~4 LEDR[0] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 696 1080 1256 712 "LEDR\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.058 ns ( 37.19 % ) " "Info: Total cell delay = 12.058 ns ( 37.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.362 ns ( 62.81 % ) " "Info: Total interconnect delay = 20.362 ns ( 62.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "32.420 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a24 SingleCycle:inst7|IdecodeJ:inst6|Mux22~14 SingleCycle:inst7|IdecodeJ:inst6|Mux22~15 SingleCycle:inst7|IdecodeJ:inst6|Mux22~16 SingleCycle:inst7|IdecodeJ:inst6|Mux22~19 SingleCycle:inst7|IdecodeJ:inst6|Mux22~20 SingleCycle:inst7|SCALUJ:inst4|Add2~19 SingleCycle:inst7|SCALUJ:inst4|Add2~21 SingleCycle:inst7|SCALUJ:inst4|Add2~23 SingleCycle:inst7|SCALUJ:inst4|Add2~25 SingleCycle:inst7|SCALUJ:inst4|Add2~27 SingleCycle:inst7|SCALUJ:inst4|Add2~29 SingleCycle:inst7|SCALUJ:inst4|Add2~31 SingleCycle:inst7|SCALUJ:inst4|Add2~33 SingleCycle:inst7|SCALUJ:inst4|Add2~35 SingleCycle:inst7|SCALUJ:inst4|Add2~36 SingleCycle:inst7|SCALUJ:inst4|LessThan0~5 SingleCycle:inst7|SCALUJ:inst4|LessThan0~7 SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~839 SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~840 SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~841 SingleCycle:inst7|Ifetch:inst|next_PC~17 SingleCycle:inst7|Ifetch:inst|next_PC~18 SingleCycle:inst7|Ifetch:inst|next_PC~19 SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|Mem_Addr[0]~1 SingleCycle:inst7|Ifetch:inst|Equal0~1 SingleCycle:inst7|Ifetch:inst|Equal0~4 LEDR[0] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "32.420 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a24 {} SingleCycle:inst7|IdecodeJ:inst6|Mux22~14 {} SingleCycle:inst7|IdecodeJ:inst6|Mux22~15 {} SingleCycle:inst7|IdecodeJ:inst6|Mux22~16 {} SingleCycle:inst7|IdecodeJ:inst6|Mux22~19 {} SingleCycle:inst7|IdecodeJ:inst6|Mux22~20 {} SingleCycle:inst7|SCALUJ:inst4|Add2~19 {} SingleCycle:inst7|SCALUJ:inst4|Add2~21 {} SingleCycle:inst7|SCALUJ:inst4|Add2~23 {} SingleCycle:inst7|SCALUJ:inst4|Add2~25 {} SingleCycle:inst7|SCALUJ:inst4|Add2~27 {} SingleCycle:inst7|SCALUJ:inst4|Add2~29 {} SingleCycle:inst7|SCALUJ:inst4|Add2~31 {} SingleCycle:inst7|SCALUJ:inst4|Add2~33 {} SingleCycle:inst7|SCALUJ:inst4|Add2~35 {} SingleCycle:inst7|SCALUJ:inst4|Add2~36 {} SingleCycle:inst7|SCALUJ:inst4|LessThan0~5 {} SingleCycle:inst7|SCALUJ:inst4|LessThan0~7 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~839 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~840 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~841 {} SingleCycle:inst7|Ifetch:inst|next_PC~17 {} SingleCycle:inst7|Ifetch:inst|next_PC~18 {} SingleCycle:inst7|Ifetch:inst|next_PC~19 {} SingleCycle:inst7|Ifetch:inst|next_PC~20 {} SingleCycle:inst7|Ifetch:inst|next_PC~21 {} SingleCycle:inst7|Ifetch:inst|Mem_Addr[0]~1 {} SingleCycle:inst7|Ifetch:inst|Equal0~1 {} SingleCycle:inst7|Ifetch:inst|Equal0~4 {} LEDR[0] {} } { 0.000ns 0.000ns 1.335ns 1.594ns 0.252ns 1.246ns 1.612ns 1.244ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.448ns 1.533ns 0.260ns 0.255ns 0.268ns 0.782ns 0.254ns 0.240ns 0.770ns 0.250ns 1.039ns 0.256ns 1.009ns 4.715ns } { 0.000ns 2.993ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.410ns 0.438ns 0.438ns 0.242ns 0.420ns 0.413ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.415ns 0.410ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "8.501 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 21mux:inst3|5~clkctrl SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "8.501 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} 21mux:inst3|5~clkctrl {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 {} } { 0.000ns 0.000ns 1.794ns 0.318ns 0.256ns 2.012ns 0.979ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.275ns 0.000ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "32.420 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a24 SingleCycle:inst7|IdecodeJ:inst6|Mux22~14 SingleCycle:inst7|IdecodeJ:inst6|Mux22~15 SingleCycle:inst7|IdecodeJ:inst6|Mux22~16 SingleCycle:inst7|IdecodeJ:inst6|Mux22~19 SingleCycle:inst7|IdecodeJ:inst6|Mux22~20 SingleCycle:inst7|SCALUJ:inst4|Add2~19 SingleCycle:inst7|SCALUJ:inst4|Add2~21 SingleCycle:inst7|SCALUJ:inst4|Add2~23 SingleCycle:inst7|SCALUJ:inst4|Add2~25 SingleCycle:inst7|SCALUJ:inst4|Add2~27 SingleCycle:inst7|SCALUJ:inst4|Add2~29 SingleCycle:inst7|SCALUJ:inst4|Add2~31 SingleCycle:inst7|SCALUJ:inst4|Add2~33 SingleCycle:inst7|SCALUJ:inst4|Add2~35 SingleCycle:inst7|SCALUJ:inst4|Add2~36 SingleCycle:inst7|SCALUJ:inst4|LessThan0~5 SingleCycle:inst7|SCALUJ:inst4|LessThan0~7 SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~839 SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~840 SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~841 SingleCycle:inst7|Ifetch:inst|next_PC~17 SingleCycle:inst7|Ifetch:inst|next_PC~18 SingleCycle:inst7|Ifetch:inst|next_PC~19 SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|Mem_Addr[0]~1 SingleCycle:inst7|Ifetch:inst|Equal0~1 SingleCycle:inst7|Ifetch:inst|Equal0~4 LEDR[0] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "32.420 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a24 {} SingleCycle:inst7|IdecodeJ:inst6|Mux22~14 {} SingleCycle:inst7|IdecodeJ:inst6|Mux22~15 {} SingleCycle:inst7|IdecodeJ:inst6|Mux22~16 {} SingleCycle:inst7|IdecodeJ:inst6|Mux22~19 {} SingleCycle:inst7|IdecodeJ:inst6|Mux22~20 {} SingleCycle:inst7|SCALUJ:inst4|Add2~19 {} SingleCycle:inst7|SCALUJ:inst4|Add2~21 {} SingleCycle:inst7|SCALUJ:inst4|Add2~23 {} SingleCycle:inst7|SCALUJ:inst4|Add2~25 {} SingleCycle:inst7|SCALUJ:inst4|Add2~27 {} SingleCycle:inst7|SCALUJ:inst4|Add2~29 {} SingleCycle:inst7|SCALUJ:inst4|Add2~31 {} SingleCycle:inst7|SCALUJ:inst4|Add2~33 {} SingleCycle:inst7|SCALUJ:inst4|Add2~35 {} SingleCycle:inst7|SCALUJ:inst4|Add2~36 {} SingleCycle:inst7|SCALUJ:inst4|LessThan0~5 {} SingleCycle:inst7|SCALUJ:inst4|LessThan0~7 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~839 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~840 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~841 {} SingleCycle:inst7|Ifetch:inst|next_PC~17 {} SingleCycle:inst7|Ifetch:inst|next_PC~18 {} SingleCycle:inst7|Ifetch:inst|next_PC~19 {} SingleCycle:inst7|Ifetch:inst|next_PC~20 {} SingleCycle:inst7|Ifetch:inst|next_PC~21 {} SingleCycle:inst7|Ifetch:inst|Mem_Addr[0]~1 {} SingleCycle:inst7|Ifetch:inst|Equal0~1 {} SingleCycle:inst7|Ifetch:inst|Equal0~4 {} LEDR[0] {} } { 0.000ns 0.000ns 1.335ns 1.594ns 0.252ns 1.246ns 1.612ns 1.244ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.448ns 1.533ns 0.260ns 0.255ns 0.268ns 0.782ns 0.254ns 0.240ns 0.770ns 0.250ns 1.039ns 0.256ns 1.009ns 4.715ns } { 0.000ns 2.993ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.410ns 0.438ns 0.438ns 0.242ns 0.420ns 0.413ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.415ns 0.410ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[3\] HEX6\[1\] 9.298 ns Longest " "Info: Longest tpd from source pin \"SW\[3\]\" to destination pin \"HEX6\[1\]\" is 9.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 PIN PIN_AE14 437 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 437; PIN Node = 'SW\[3\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 48 -16 152 64 "SW\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.496 ns) + CELL(0.438 ns) 3.933 ns dec_7seg:inst9\|Mux1~0 2 COMB LCCOMB_X15_Y22_N10 1 " "Info: 2: + IC(2.496 ns) + CELL(0.438 ns) = 3.933 ns; Loc. = LCCOMB_X15_Y22_N10; Fanout = 1; COMB Node = 'dec_7seg:inst9\|Mux1~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.934 ns" { SW[3] dec_7seg:inst9|Mux1~0 } "NODE_NAME" } } { "dec_7seg.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/dec_7seg.VHD" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.733 ns) + CELL(2.632 ns) 9.298 ns HEX6\[1\] 3 PIN PIN_P4 0 " "Info: 3: + IC(2.733 ns) + CELL(2.632 ns) = 9.298 ns; Loc. = PIN_P4; Fanout = 0; PIN Node = 'HEX6\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.365 ns" { dec_7seg:inst9|Mux1~0 HEX6[1] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 168 1376 1552 184 "HEX6\[0\]" "" } { 184 1376 1552 200 "HEX6\[1\]" "" } { 200 1376 1552 216 "HEX6\[2\]" "" } { 216 1376 1552 232 "HEX6\[3\]" "" } { 232 1376 1552 248 "HEX6\[4\]" "" } { 248 1376 1552 264 "HEX6\[5\]" "" } { 264 1376 1552 280 "HEX6\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.069 ns ( 43.76 % ) " "Info: Total cell delay = 4.069 ns ( 43.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.229 ns ( 56.24 % ) " "Info: Total interconnect delay = 5.229 ns ( 56.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "9.298 ns" { SW[3] dec_7seg:inst9|Mux1~0 HEX6[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "9.298 ns" { SW[3] {} SW[3]~combout {} dec_7seg:inst9|Mux1~0 {} HEX6[1] {} } { 0.000ns 0.000ns 2.496ns 2.733ns } { 0.000ns 0.999ns 0.438ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "clkhold:inst4\|out KEY\[0\] CLOCK_50 1.694 ns register " "Info: th for register \"clkhold:inst4\|out\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 1.694 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.404 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 8.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.787 ns) 3.580 ns clk_div:inst\|clock_100Hz 2 REG LCFF_X34_Y25_N9 2 " "Info: 2: + IC(1.794 ns) + CELL(0.787 ns) = 3.580 ns; Loc. = LCFF_X34_Y25_N9; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.581 ns" { CLOCK_50 clk_div:inst|clock_100Hz } "NODE_NAME" } } { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.420 ns) 4.318 ns 21mux:inst5\|5~0 3 COMB LCCOMB_X34_Y25_N14 1 " "Info: 3: + IC(0.318 ns) + CELL(0.420 ns) = 4.318 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.738 ns" { clk_div:inst|clock_100Hz 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 4.849 ns 21mux:inst3\|5 4 COMB LCCOMB_X34_Y25_N24 6 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 4.849 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.012 ns) + CELL(0.000 ns) 6.861 ns 21mux:inst3\|5~clkctrl 5 COMB CLKCTRL_G7 1993 " "Info: 5: + IC(2.012 ns) + CELL(0.000 ns) = 6.861 ns; Loc. = CLKCTRL_G7; Fanout = 1993; COMB Node = '21mux:inst3\|5~clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.012 ns" { 21mux:inst3|5 21mux:inst3|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 8.404 ns clkhold:inst4\|out 6 REG LCFF_X58_Y7_N7 78 " "Info: 6: + IC(1.006 ns) + CELL(0.537 ns) = 8.404 ns; Loc. = LCFF_X58_Y7_N7; Fanout = 78; REG Node = 'clkhold:inst4\|out'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.543 ns" { 21mux:inst3|5~clkctrl clkhold:inst4|out } "NODE_NAME" } } { "clkhold.v" "" { Text "/usr/students/jcastro/Desktop/test_1/clkhold.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.018 ns ( 35.91 % ) " "Info: Total cell delay = 3.018 ns ( 35.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.386 ns ( 64.09 % ) " "Info: Total interconnect delay = 5.386 ns ( 64.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "8.404 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 21mux:inst3|5~clkctrl clkhold:inst4|out } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "8.404 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} 21mux:inst3|5~clkctrl {} clkhold:inst4|out {} } { 0.000ns 0.000ns 1.794ns 0.318ns 0.256ns 2.012ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "clkhold.v" "" { Text "/usr/students/jcastro/Desktop/test_1/clkhold.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.976 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; PIN Node = 'KEY\[0\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 0 -16 152 16 "KEY\[1\]" "" } { -32 -16 152 -16 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.880 ns) + CELL(0.150 ns) 6.892 ns clkhold:inst4\|out~0 2 COMB LCCOMB_X58_Y7_N6 1 " "Info: 2: + IC(5.880 ns) + CELL(0.150 ns) = 6.892 ns; Loc. = LCCOMB_X58_Y7_N6; Fanout = 1; COMB Node = 'clkhold:inst4\|out~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.030 ns" { KEY[0] clkhold:inst4|out~0 } "NODE_NAME" } } { "clkhold.v" "" { Text "/usr/students/jcastro/Desktop/test_1/clkhold.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.976 ns clkhold:inst4\|out 3 REG LCFF_X58_Y7_N7 78 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.976 ns; Loc. = LCFF_X58_Y7_N7; Fanout = 78; REG Node = 'clkhold:inst4\|out'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { clkhold:inst4|out~0 clkhold:inst4|out } "NODE_NAME" } } { "clkhold.v" "" { Text "/usr/students/jcastro/Desktop/test_1/clkhold.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 15.71 % ) " "Info: Total cell delay = 1.096 ns ( 15.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.880 ns ( 84.29 % ) " "Info: Total interconnect delay = 5.880 ns ( 84.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.976 ns" { KEY[0] clkhold:inst4|out~0 clkhold:inst4|out } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "6.976 ns" { KEY[0] {} KEY[0]~combout {} clkhold:inst4|out~0 {} clkhold:inst4|out {} } { 0.000ns 0.000ns 5.880ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "8.404 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 21mux:inst3|5~clkctrl clkhold:inst4|out } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "8.404 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} 21mux:inst3|5~clkctrl {} clkhold:inst4|out {} } { 0.000ns 0.000ns 1.794ns 0.318ns 0.256ns 2.012ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.275ns 0.000ns 0.537ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.976 ns" { KEY[0] clkhold:inst4|out~0 clkhold:inst4|out } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "6.976 ns" { KEY[0] {} KEY[0]~combout {} clkhold:inst4|out~0 {} clkhold:inst4|out {} } { 0.000ns 0.000ns 5.880ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  4 16:34:23 2010 " "Info: Processing ended: Thu Nov  4 16:34:23 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Info: Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Info: Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 405 s " "Info: Quartus II Full Compilation was successful. 0 errors, 405 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
