;redcode
;assert 1
	SPL 0, <702
	CMP -507, <-127
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 60
	CMP -7, <-120
	SLT 270, 60
	SLT 270, 60
	CMP @0, <2
	SUB 1, -700
	SUB 1, -700
	SUB 1, -700
	SLT 280, 60
	SLT 280, 60
	DJN -507, @-127
	CMP 12, @10
	SUB @0, 0
	SUB @0, @2
	ADD 270, 60
	MOV -1, <-30
	JMN @12, #300
	JMN @12, #300
	DJN -507, @-127
	SLT @-0, @0
	JMP 710, #100
	SPL -101
	SPL -101
	SUB -101, 0
	SUB -101, 0
	ADD 270, 60
	ADD 270, 60
	JMP @12, #300
	CMP <121, 106
	JMP 0, 20
	ADD -30, 9
	SUB #72, @200
	SUB 901, <-1
	SUB 12, @10
	JMP @12, #300
	MOV -1, <-30
	DJN -1, @-20
	MOV -7, <-20
	SPL 0, <702
	MOV <-10, -0
	MOV -7, <-20
	MOV -1, <-30
	SPL 0, <702
	CMP -507, <-127
	CMP -507, <-127
