git clone --depth 1 --no-tags https://github.com/DantuNandiniDevi/Caravel_pcb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564223397
git clone --depth 1 --no-tags https://github.com/ukusann/group11_8051.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570471468
git clone --depth 1 --no-tags https://github.com/lopez-seb/Verilog-Synth-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569566633
git clone --depth 1 --no-tags https://github.com/cfiraguston/vCHIP-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570436655
git clone --depth 1 --no-tags https://github.com/vishvesh27-engg/8-bit-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567118252
git clone --depth 1 --no-tags https://github.com/Cyber-E-J/pipeline-CPU-with-FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567655105
git clone --depth 1 --no-tags https://github.com/Amuktha19/AHD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567495875
git clone --depth 1 --no-tags https://github.com/benjamin051000/sattack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566986020
git clone --depth 1 --no-tags https://github.com/Thatjasp/Verilog_Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567025989
git clone --depth 1 --no-tags https://github.com/AnanayG/pj216_PE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566089725
git clone --depth 1 --no-tags https://github.com/Ly403/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565131905
git clone --depth 1 --no-tags https://github.com/keremiu/Say-TahminOyunu-FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568426515
git clone --depth 1 --no-tags https://github.com/simon-felipe/FPGA-Frogger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569090541
git clone --depth 1 --no-tags https://github.com/JohnSalinas123/CS3650_Project1_MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569945146
git clone --depth 1 --no-tags https://github.com/RawanMostafa08/AES-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569776635
git clone --depth 1 --no-tags https://github.com/AgapeDsky/Local-Maxima-LSI2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569647692
git clone --depth 1 --no-tags https://github.com/whutddk/Rift2Go_2320_Sky130_MPW8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569725654
git clone --depth 1 --no-tags https://github.com/z1025220674/Completion_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569963013
git clone --depth 1 --no-tags https://github.com/alan0823666/Building-Single-Cycle-CPU-by-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569231951
git clone --depth 1 --no-tags https://github.com/BitShard/riscy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566390882
git clone --depth 1 --no-tags https://github.com/yashkumawat21/State-space-enumeration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566466790
git clone --depth 1 --no-tags https://github.com/sharan-16/AHD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566468300
git clone --depth 1 --no-tags https://github.com/minth1468/digital-piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565753699
git clone --depth 1 --no-tags https://github.com/Qandle/CPE222.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565660524
git clone --depth 1 --no-tags https://github.com/SiangYong/FPGA-_HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563735191
git clone --depth 1 --no-tags https://github.com/SimonHelleman/CPU-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565233494
git clone --depth 1 --no-tags https://github.com/nishita2104/CacheSimulator_CSN-221.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565219146
git clone --depth 1 --no-tags https://github.com/evd18i021/wht16tm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565051989
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/16-bit-Brent-Kung-Adder-IC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565081733
git clone --depth 1 --no-tags https://github.com/wulffern/sun_trb_sky130nm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565384283
git clone --depth 1 --no-tags https://github.com/Salu-Ferrere/Verilog-Digital-Circuit-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569591675
git clone --depth 1 --no-tags https://github.com/phong2372/Search-Face-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570502882
git clone --depth 1 --no-tags https://github.com/EECS-FingerVein/TEMP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570169004
git clone --depth 1 --no-tags https://github.com/stefxici/Project-1-3650.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563699809
git clone --depth 1 --no-tags https://github.com/ericfont/delta-sigma-udp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566508528
git clone --depth 1 --no-tags https://github.com/fericfl/CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565300910
git clone --depth 1 --no-tags https://github.com/ashyuuu/PipelinedProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567552989
git clone --depth 1 --no-tags https://github.com/Rohanmrao/Simple-Perceptron-using-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566663428
git clone --depth 1 --no-tags https://github.com/mm21/tinytapeout2-led-matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564846495
git clone --depth 1 --no-tags https://github.com/hallowmelting/Digital-Watch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565823221
git clone --depth 1 --no-tags https://github.com/FlyGoat/tt02-play-tune-flygoat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566132831
git clone --depth 1 --no-tags https://github.com/karanmathur/Multicycle-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565499676
git clone --depth 1 --no-tags https://github.com/HALxmont/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564967214
git clone --depth 1 --no-tags https://github.com/jiinlai/test_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564648419
git clone --depth 1 --no-tags https://github.com/jamesrosssharp/SLURM32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564980521
git clone --depth 1 --no-tags https://github.com/iespiritu/FPGA-DE-10-Lite-Board-8x8x-Matrix-Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568344748
git clone --depth 1 --no-tags https://github.com/hangrycoding/ECE_Verilog-programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568695621
git clone --depth 1 --no-tags https://github.com/jotingen/sv-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564084000
git clone --depth 1 --no-tags https://github.com/EECS-FingerVein/Verilog-Matching.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568092390
git clone --depth 1 --no-tags https://github.com/antongale/Arcade-Exerion_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566796562
git clone --depth 1 --no-tags https://github.com/mdsajjadhossain25/DSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568181023
git clone --depth 1 --no-tags https://github.com/rishabh770/Pipelined-Y86-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567648332
git clone --depth 1 --no-tags https://github.com/497672776/myModule.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569513525
git clone --depth 1 --no-tags https://github.com/whutddk/Rift2Fake_sky130_resubmission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568818680
git clone --depth 1 --no-tags https://github.com/JohnnySusp/cpu-mips32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569452710
git clone --depth 1 --no-tags https://github.com/abhishekvarma827/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566437827
git clone --depth 1 --no-tags https://github.com/harry878710/Connected-component_Labeling_CVSDproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570492588
git clone --depth 1 --no-tags https://github.com/Perumaltuty/Assignment-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563692863
git clone --depth 1 --no-tags https://github.com/vele-mrs/fpga-tutorial-2a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567963642
git clone --depth 1 --no-tags https://github.com/vele-mrs/fpga-tutorial-4a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567965000
git clone --depth 1 --no-tags https://github.com/aswaniar/test1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567586091
git clone --depth 1 --no-tags https://github.com/mihajlohadzic/vezba_git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568139083
git clone --depth 1 --no-tags https://github.com/LuisVC02/RISC_V_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569076067
git clone --depth 1 --no-tags https://github.com/erkmenx/Digital-System-Design-Applications.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568962928
git clone --depth 1 --no-tags https://github.com/Boulder1999/Lab08-Series-Processing-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569188793
git clone --depth 1 --no-tags https://github.com/suoglu/FPAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569015733
git clone --depth 1 --no-tags https://github.com/C109112189/c109112189.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563748735
git clone --depth 1 --no-tags https://github.com/whutddk/mpwData.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569703900
git clone --depth 1 --no-tags https://github.com/Btremaine/teac-hemt-fpga-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569803894
git clone --depth 1 --no-tags https://github.com/Sharon131/PSSW_laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564730024
git clone --depth 1 --no-tags https://github.com/yeebenja/Traffic_Light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564504008
git clone --depth 1 --no-tags https://github.com/ThGkasios/caravel_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564883898
git clone --depth 1 --no-tags https://github.com/SanmatiM/MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564908497
git clone --depth 1 --no-tags https://github.com/cyberseihis/bnnprint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567379415
git clone --depth 1 --no-tags https://github.com/PranavaM1102/Merge-sort-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567119386
git clone --depth 1 --no-tags https://github.com/cdm233/Verilog-Stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566516137
git clone --depth 1 --no-tags https://github.com/Aayushikumarii/DSD-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568619481
git clone --depth 1 --no-tags https://github.com/saranyaiiitm/caravel_project_user.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568743126
git clone --depth 1 --no-tags https://github.com/LStrying/nvdla_notes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568916442
git clone --depth 1 --no-tags https://github.com/evd18i021/dht16tm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565027919
git clone --depth 1 --no-tags https://github.com/Listener4031/CPU2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565020326
git clone --depth 1 --no-tags https://github.com/ECEahnbin/ECE_exp11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565027258
git clone --depth 1 --no-tags https://github.com/lou296A/Digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566562645
git clone --depth 1 --no-tags https://github.com/CyanW0202/ECE3300-L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566554899
git clone --depth 1 --no-tags https://github.com/HuseyinEmreAksoy/MiniRiscVProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566471124
git clone --depth 1 --no-tags https://github.com/chirpdx/fpv_mesi_isc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565293464
git clone --depth 1 --no-tags https://github.com/itsdarshankumar/memory-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565532349
git clone --depth 1 --no-tags https://github.com/HimanshuPandey09/ParameterizedCarryIncrementAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564129293
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/16-bit-Ladner-Fischer-Adder-IC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565797431
git clone --depth 1 --no-tags https://github.com/Abhay-N-J/4_bit_reg_op.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565914857
git clone --depth 1 --no-tags https://github.com/alowery05/alowery_copy_from_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565611842
git clone --depth 1 --no-tags https://github.com/paxcentauri/dsd-spin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566062877
git clone --depth 1 --no-tags https://github.com/DJYounkin/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566062909
git clone --depth 1 --no-tags https://github.com/EthChil/big_crete_tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566198779
git clone --depth 1 --no-tags https://github.com/Shakil-RU/Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566956331
