// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module morphological_filter_Loop_loop_height_proc2841 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        heightloop_1_reload_dout,
        heightloop_1_reload_empty_n,
        heightloop_1_reload_read,
        widthloop_1_reload_dout,
        widthloop_1_reload_empty_n,
        widthloop_1_reload_read,
        rows,
        p_neg392_i_i_i2_cast_reload_dout,
        p_neg392_i_i_i2_cast_reload_empty_n,
        p_neg392_i_i_i2_cast_reload_read,
        p_neg392_i_i_i2_cast27809_reload_dout,
        p_neg392_i_i_i2_cast27809_reload_empty_n,
        p_neg392_i_i_i2_cast27809_reload_read,
        p_neg392_i_i_i2_reload_dout,
        p_neg392_i_i_i2_reload_empty_n,
        p_neg392_i_i_i2_reload_read,
        tmp_41_cast_reload_dout,
        tmp_41_cast_reload_empty_n,
        tmp_41_cast_reload_read,
        tmp_41_reload_dout,
        tmp_41_reload_empty_n,
        tmp_41_reload_read,
        cols,
        img_2_data_stream_0_V_dout,
        img_2_data_stream_0_V_empty_n,
        img_2_data_stream_0_V_read,
        p_neg392_i_i_i2_cast27810_reload_dout,
        p_neg392_i_i_i2_cast27810_reload_empty_n,
        p_neg392_i_i_i2_cast27810_reload_read,
        img_3_data_stream_0_V_din,
        img_3_data_stream_0_V_full_n,
        img_3_data_stream_0_V_write,
        wdw_val_0_0_reload_dout,
        wdw_val_0_0_reload_empty_n,
        wdw_val_0_0_reload_read,
        wdw_val_0_1_reload_dout,
        wdw_val_0_1_reload_empty_n,
        wdw_val_0_1_reload_read,
        wdw_val_0_2_reload_dout,
        wdw_val_0_2_reload_empty_n,
        wdw_val_0_2_reload_read,
        wdw_val_0_3_reload_dout,
        wdw_val_0_3_reload_empty_n,
        wdw_val_0_3_reload_read,
        wdw_val_0_4_reload_dout,
        wdw_val_0_4_reload_empty_n,
        wdw_val_0_4_reload_read,
        wdw_val_0_5_reload_dout,
        wdw_val_0_5_reload_empty_n,
        wdw_val_0_5_reload_read,
        wdw_val_0_6_reload_dout,
        wdw_val_0_6_reload_empty_n,
        wdw_val_0_6_reload_read,
        wdw_val_0_7_reload_dout,
        wdw_val_0_7_reload_empty_n,
        wdw_val_0_7_reload_read,
        wdw_val_0_8_reload_dout,
        wdw_val_0_8_reload_empty_n,
        wdw_val_0_8_reload_read,
        wdw_val_0_9_reload_dout,
        wdw_val_0_9_reload_empty_n,
        wdw_val_0_9_reload_read,
        wdw_val_1_0_reload_dout,
        wdw_val_1_0_reload_empty_n,
        wdw_val_1_0_reload_read,
        wdw_val_1_1_reload_dout,
        wdw_val_1_1_reload_empty_n,
        wdw_val_1_1_reload_read,
        wdw_val_1_2_reload_dout,
        wdw_val_1_2_reload_empty_n,
        wdw_val_1_2_reload_read,
        wdw_val_1_3_reload_dout,
        wdw_val_1_3_reload_empty_n,
        wdw_val_1_3_reload_read,
        wdw_val_1_4_reload_dout,
        wdw_val_1_4_reload_empty_n,
        wdw_val_1_4_reload_read,
        wdw_val_1_5_reload_dout,
        wdw_val_1_5_reload_empty_n,
        wdw_val_1_5_reload_read,
        wdw_val_1_6_reload_dout,
        wdw_val_1_6_reload_empty_n,
        wdw_val_1_6_reload_read,
        wdw_val_1_7_reload_dout,
        wdw_val_1_7_reload_empty_n,
        wdw_val_1_7_reload_read,
        wdw_val_1_8_reload_dout,
        wdw_val_1_8_reload_empty_n,
        wdw_val_1_8_reload_read,
        wdw_val_1_9_reload_dout,
        wdw_val_1_9_reload_empty_n,
        wdw_val_1_9_reload_read,
        wdw_val_2_0_reload_dout,
        wdw_val_2_0_reload_empty_n,
        wdw_val_2_0_reload_read,
        wdw_val_2_1_reload_dout,
        wdw_val_2_1_reload_empty_n,
        wdw_val_2_1_reload_read,
        wdw_val_2_2_reload_dout,
        wdw_val_2_2_reload_empty_n,
        wdw_val_2_2_reload_read,
        wdw_val_2_3_reload_dout,
        wdw_val_2_3_reload_empty_n,
        wdw_val_2_3_reload_read,
        wdw_val_2_4_reload_dout,
        wdw_val_2_4_reload_empty_n,
        wdw_val_2_4_reload_read,
        wdw_val_2_5_reload_dout,
        wdw_val_2_5_reload_empty_n,
        wdw_val_2_5_reload_read,
        wdw_val_2_6_reload_dout,
        wdw_val_2_6_reload_empty_n,
        wdw_val_2_6_reload_read,
        wdw_val_2_7_reload_dout,
        wdw_val_2_7_reload_empty_n,
        wdw_val_2_7_reload_read,
        wdw_val_2_8_reload_dout,
        wdw_val_2_8_reload_empty_n,
        wdw_val_2_8_reload_read,
        wdw_val_2_9_reload_dout,
        wdw_val_2_9_reload_empty_n,
        wdw_val_2_9_reload_read,
        wdw_val_3_0_reload_dout,
        wdw_val_3_0_reload_empty_n,
        wdw_val_3_0_reload_read,
        wdw_val_3_1_reload_dout,
        wdw_val_3_1_reload_empty_n,
        wdw_val_3_1_reload_read,
        wdw_val_3_2_reload_dout,
        wdw_val_3_2_reload_empty_n,
        wdw_val_3_2_reload_read,
        wdw_val_3_3_reload_dout,
        wdw_val_3_3_reload_empty_n,
        wdw_val_3_3_reload_read,
        wdw_val_3_4_reload_dout,
        wdw_val_3_4_reload_empty_n,
        wdw_val_3_4_reload_read,
        wdw_val_3_5_reload_dout,
        wdw_val_3_5_reload_empty_n,
        wdw_val_3_5_reload_read,
        wdw_val_3_6_reload_dout,
        wdw_val_3_6_reload_empty_n,
        wdw_val_3_6_reload_read,
        wdw_val_3_7_reload_dout,
        wdw_val_3_7_reload_empty_n,
        wdw_val_3_7_reload_read,
        wdw_val_3_8_reload_dout,
        wdw_val_3_8_reload_empty_n,
        wdw_val_3_8_reload_read,
        wdw_val_3_9_reload_dout,
        wdw_val_3_9_reload_empty_n,
        wdw_val_3_9_reload_read,
        wdw_val_4_0_reload_dout,
        wdw_val_4_0_reload_empty_n,
        wdw_val_4_0_reload_read,
        wdw_val_4_1_reload_dout,
        wdw_val_4_1_reload_empty_n,
        wdw_val_4_1_reload_read,
        wdw_val_4_2_reload_dout,
        wdw_val_4_2_reload_empty_n,
        wdw_val_4_2_reload_read,
        wdw_val_4_3_reload_dout,
        wdw_val_4_3_reload_empty_n,
        wdw_val_4_3_reload_read,
        wdw_val_4_4_reload_dout,
        wdw_val_4_4_reload_empty_n,
        wdw_val_4_4_reload_read,
        wdw_val_4_5_reload_dout,
        wdw_val_4_5_reload_empty_n,
        wdw_val_4_5_reload_read,
        wdw_val_4_6_reload_dout,
        wdw_val_4_6_reload_empty_n,
        wdw_val_4_6_reload_read,
        wdw_val_4_7_reload_dout,
        wdw_val_4_7_reload_empty_n,
        wdw_val_4_7_reload_read,
        wdw_val_4_8_reload_dout,
        wdw_val_4_8_reload_empty_n,
        wdw_val_4_8_reload_read,
        wdw_val_4_9_reload_dout,
        wdw_val_4_9_reload_empty_n,
        wdw_val_4_9_reload_read,
        wdw_val_5_0_reload_dout,
        wdw_val_5_0_reload_empty_n,
        wdw_val_5_0_reload_read,
        wdw_val_5_1_reload_dout,
        wdw_val_5_1_reload_empty_n,
        wdw_val_5_1_reload_read,
        wdw_val_5_2_reload_dout,
        wdw_val_5_2_reload_empty_n,
        wdw_val_5_2_reload_read,
        wdw_val_5_3_reload_dout,
        wdw_val_5_3_reload_empty_n,
        wdw_val_5_3_reload_read,
        wdw_val_5_4_reload_dout,
        wdw_val_5_4_reload_empty_n,
        wdw_val_5_4_reload_read,
        wdw_val_5_5_reload_dout,
        wdw_val_5_5_reload_empty_n,
        wdw_val_5_5_reload_read,
        wdw_val_5_6_reload_dout,
        wdw_val_5_6_reload_empty_n,
        wdw_val_5_6_reload_read,
        wdw_val_5_7_reload_dout,
        wdw_val_5_7_reload_empty_n,
        wdw_val_5_7_reload_read,
        wdw_val_5_8_reload_dout,
        wdw_val_5_8_reload_empty_n,
        wdw_val_5_8_reload_read,
        wdw_val_5_9_reload_dout,
        wdw_val_5_9_reload_empty_n,
        wdw_val_5_9_reload_read,
        wdw_val_6_0_reload_dout,
        wdw_val_6_0_reload_empty_n,
        wdw_val_6_0_reload_read,
        wdw_val_6_1_reload_dout,
        wdw_val_6_1_reload_empty_n,
        wdw_val_6_1_reload_read,
        wdw_val_6_2_reload_dout,
        wdw_val_6_2_reload_empty_n,
        wdw_val_6_2_reload_read,
        wdw_val_6_3_reload_dout,
        wdw_val_6_3_reload_empty_n,
        wdw_val_6_3_reload_read,
        wdw_val_6_4_reload_dout,
        wdw_val_6_4_reload_empty_n,
        wdw_val_6_4_reload_read,
        wdw_val_6_5_reload_dout,
        wdw_val_6_5_reload_empty_n,
        wdw_val_6_5_reload_read,
        wdw_val_6_6_reload_dout,
        wdw_val_6_6_reload_empty_n,
        wdw_val_6_6_reload_read,
        wdw_val_6_7_reload_dout,
        wdw_val_6_7_reload_empty_n,
        wdw_val_6_7_reload_read,
        wdw_val_6_8_reload_dout,
        wdw_val_6_8_reload_empty_n,
        wdw_val_6_8_reload_read,
        wdw_val_6_9_reload_dout,
        wdw_val_6_9_reload_empty_n,
        wdw_val_6_9_reload_read,
        wdw_val_7_0_reload_dout,
        wdw_val_7_0_reload_empty_n,
        wdw_val_7_0_reload_read,
        wdw_val_7_1_reload_dout,
        wdw_val_7_1_reload_empty_n,
        wdw_val_7_1_reload_read,
        wdw_val_7_2_reload_dout,
        wdw_val_7_2_reload_empty_n,
        wdw_val_7_2_reload_read,
        wdw_val_7_3_reload_dout,
        wdw_val_7_3_reload_empty_n,
        wdw_val_7_3_reload_read,
        wdw_val_7_4_reload_dout,
        wdw_val_7_4_reload_empty_n,
        wdw_val_7_4_reload_read,
        wdw_val_7_5_reload_dout,
        wdw_val_7_5_reload_empty_n,
        wdw_val_7_5_reload_read,
        wdw_val_7_6_reload_dout,
        wdw_val_7_6_reload_empty_n,
        wdw_val_7_6_reload_read,
        wdw_val_7_7_reload_dout,
        wdw_val_7_7_reload_empty_n,
        wdw_val_7_7_reload_read,
        wdw_val_7_8_reload_dout,
        wdw_val_7_8_reload_empty_n,
        wdw_val_7_8_reload_read,
        wdw_val_7_9_reload_dout,
        wdw_val_7_9_reload_empty_n,
        wdw_val_7_9_reload_read,
        wdw_val_8_0_reload_dout,
        wdw_val_8_0_reload_empty_n,
        wdw_val_8_0_reload_read,
        wdw_val_8_1_reload_dout,
        wdw_val_8_1_reload_empty_n,
        wdw_val_8_1_reload_read,
        wdw_val_8_2_reload_dout,
        wdw_val_8_2_reload_empty_n,
        wdw_val_8_2_reload_read,
        wdw_val_8_3_reload_dout,
        wdw_val_8_3_reload_empty_n,
        wdw_val_8_3_reload_read,
        wdw_val_8_4_reload_dout,
        wdw_val_8_4_reload_empty_n,
        wdw_val_8_4_reload_read,
        wdw_val_8_5_reload_dout,
        wdw_val_8_5_reload_empty_n,
        wdw_val_8_5_reload_read,
        wdw_val_8_6_reload_dout,
        wdw_val_8_6_reload_empty_n,
        wdw_val_8_6_reload_read,
        wdw_val_8_7_reload_dout,
        wdw_val_8_7_reload_empty_n,
        wdw_val_8_7_reload_read,
        wdw_val_8_8_reload_dout,
        wdw_val_8_8_reload_empty_n,
        wdw_val_8_8_reload_read,
        wdw_val_8_9_reload_dout,
        wdw_val_8_9_reload_empty_n,
        wdw_val_8_9_reload_read,
        wdw_val_9_0_reload_dout,
        wdw_val_9_0_reload_empty_n,
        wdw_val_9_0_reload_read,
        wdw_val_9_1_reload_dout,
        wdw_val_9_1_reload_empty_n,
        wdw_val_9_1_reload_read,
        wdw_val_9_2_reload_dout,
        wdw_val_9_2_reload_empty_n,
        wdw_val_9_2_reload_read,
        wdw_val_9_3_reload_dout,
        wdw_val_9_3_reload_empty_n,
        wdw_val_9_3_reload_read,
        wdw_val_9_4_reload_dout,
        wdw_val_9_4_reload_empty_n,
        wdw_val_9_4_reload_read,
        wdw_val_9_5_reload_dout,
        wdw_val_9_5_reload_empty_n,
        wdw_val_9_5_reload_read,
        wdw_val_9_6_reload_dout,
        wdw_val_9_6_reload_empty_n,
        wdw_val_9_6_reload_read,
        wdw_val_9_7_reload_dout,
        wdw_val_9_7_reload_empty_n,
        wdw_val_9_7_reload_read,
        wdw_val_9_9_reload_dout,
        wdw_val_9_9_reload_empty_n,
        wdw_val_9_9_reload_read,
        wdw_val_9_8_reload_dout,
        wdw_val_9_8_reload_empty_n,
        wdw_val_9_8_reload_read,
        heightloop_1_reload_out_din,
        heightloop_1_reload_out_full_n,
        heightloop_1_reload_out_write,
        widthloop_1_reload_out_din,
        widthloop_1_reload_out_full_n,
        widthloop_1_reload_out_write,
        p_neg392_i_i_i2_cast_reload_out_din,
        p_neg392_i_i_i2_cast_reload_out_full_n,
        p_neg392_i_i_i2_cast_reload_out_write,
        p_neg392_i_i_i2_cast27809_reload_out_din,
        p_neg392_i_i_i2_cast27809_reload_out_full_n,
        p_neg392_i_i_i2_cast27809_reload_out_write,
        p_neg392_i_i_i2_reload_out_din,
        p_neg392_i_i_i2_reload_out_full_n,
        p_neg392_i_i_i2_reload_out_write,
        tmp_41_cast_reload_out_din,
        tmp_41_cast_reload_out_full_n,
        tmp_41_cast_reload_out_write,
        tmp_41_reload_out_din,
        tmp_41_reload_out_full_n,
        tmp_41_reload_out_write,
        p_neg392_i_i_i2_cast27810_reload_out_din,
        p_neg392_i_i_i2_cast27810_reload_out_full_n,
        p_neg392_i_i_i2_cast27810_reload_out_write,
        wdw_val_0_0_reload_out_din,
        wdw_val_0_0_reload_out_full_n,
        wdw_val_0_0_reload_out_write,
        wdw_val_0_1_reload_out_din,
        wdw_val_0_1_reload_out_full_n,
        wdw_val_0_1_reload_out_write,
        wdw_val_0_2_reload_out_din,
        wdw_val_0_2_reload_out_full_n,
        wdw_val_0_2_reload_out_write,
        wdw_val_0_3_reload_out_din,
        wdw_val_0_3_reload_out_full_n,
        wdw_val_0_3_reload_out_write,
        wdw_val_0_4_reload_out_din,
        wdw_val_0_4_reload_out_full_n,
        wdw_val_0_4_reload_out_write,
        wdw_val_0_5_reload_out_din,
        wdw_val_0_5_reload_out_full_n,
        wdw_val_0_5_reload_out_write,
        wdw_val_0_6_reload_out_din,
        wdw_val_0_6_reload_out_full_n,
        wdw_val_0_6_reload_out_write,
        wdw_val_0_7_reload_out_din,
        wdw_val_0_7_reload_out_full_n,
        wdw_val_0_7_reload_out_write,
        wdw_val_0_8_reload_out_din,
        wdw_val_0_8_reload_out_full_n,
        wdw_val_0_8_reload_out_write,
        wdw_val_0_9_reload_out_din,
        wdw_val_0_9_reload_out_full_n,
        wdw_val_0_9_reload_out_write,
        wdw_val_1_0_reload_out_din,
        wdw_val_1_0_reload_out_full_n,
        wdw_val_1_0_reload_out_write,
        wdw_val_1_1_reload_out_din,
        wdw_val_1_1_reload_out_full_n,
        wdw_val_1_1_reload_out_write,
        wdw_val_1_2_reload_out_din,
        wdw_val_1_2_reload_out_full_n,
        wdw_val_1_2_reload_out_write,
        wdw_val_1_3_reload_out_din,
        wdw_val_1_3_reload_out_full_n,
        wdw_val_1_3_reload_out_write,
        wdw_val_1_4_reload_out_din,
        wdw_val_1_4_reload_out_full_n,
        wdw_val_1_4_reload_out_write,
        wdw_val_1_5_reload_out_din,
        wdw_val_1_5_reload_out_full_n,
        wdw_val_1_5_reload_out_write,
        wdw_val_1_6_reload_out_din,
        wdw_val_1_6_reload_out_full_n,
        wdw_val_1_6_reload_out_write,
        wdw_val_1_7_reload_out_din,
        wdw_val_1_7_reload_out_full_n,
        wdw_val_1_7_reload_out_write,
        wdw_val_1_8_reload_out_din,
        wdw_val_1_8_reload_out_full_n,
        wdw_val_1_8_reload_out_write,
        wdw_val_1_9_reload_out_din,
        wdw_val_1_9_reload_out_full_n,
        wdw_val_1_9_reload_out_write,
        wdw_val_2_0_reload_out_din,
        wdw_val_2_0_reload_out_full_n,
        wdw_val_2_0_reload_out_write,
        wdw_val_2_1_reload_out_din,
        wdw_val_2_1_reload_out_full_n,
        wdw_val_2_1_reload_out_write,
        wdw_val_2_2_reload_out_din,
        wdw_val_2_2_reload_out_full_n,
        wdw_val_2_2_reload_out_write,
        wdw_val_2_3_reload_out_din,
        wdw_val_2_3_reload_out_full_n,
        wdw_val_2_3_reload_out_write,
        wdw_val_2_4_reload_out_din,
        wdw_val_2_4_reload_out_full_n,
        wdw_val_2_4_reload_out_write,
        wdw_val_2_5_reload_out_din,
        wdw_val_2_5_reload_out_full_n,
        wdw_val_2_5_reload_out_write,
        wdw_val_2_6_reload_out_din,
        wdw_val_2_6_reload_out_full_n,
        wdw_val_2_6_reload_out_write,
        wdw_val_2_7_reload_out_din,
        wdw_val_2_7_reload_out_full_n,
        wdw_val_2_7_reload_out_write,
        wdw_val_2_8_reload_out_din,
        wdw_val_2_8_reload_out_full_n,
        wdw_val_2_8_reload_out_write,
        wdw_val_2_9_reload_out_din,
        wdw_val_2_9_reload_out_full_n,
        wdw_val_2_9_reload_out_write,
        wdw_val_3_0_reload_out_din,
        wdw_val_3_0_reload_out_full_n,
        wdw_val_3_0_reload_out_write,
        wdw_val_3_1_reload_out_din,
        wdw_val_3_1_reload_out_full_n,
        wdw_val_3_1_reload_out_write,
        wdw_val_3_2_reload_out_din,
        wdw_val_3_2_reload_out_full_n,
        wdw_val_3_2_reload_out_write,
        wdw_val_3_3_reload_out_din,
        wdw_val_3_3_reload_out_full_n,
        wdw_val_3_3_reload_out_write,
        wdw_val_3_4_reload_out_din,
        wdw_val_3_4_reload_out_full_n,
        wdw_val_3_4_reload_out_write,
        wdw_val_3_5_reload_out_din,
        wdw_val_3_5_reload_out_full_n,
        wdw_val_3_5_reload_out_write,
        wdw_val_3_6_reload_out_din,
        wdw_val_3_6_reload_out_full_n,
        wdw_val_3_6_reload_out_write,
        wdw_val_3_7_reload_out_din,
        wdw_val_3_7_reload_out_full_n,
        wdw_val_3_7_reload_out_write,
        wdw_val_3_8_reload_out_din,
        wdw_val_3_8_reload_out_full_n,
        wdw_val_3_8_reload_out_write,
        wdw_val_3_9_reload_out_din,
        wdw_val_3_9_reload_out_full_n,
        wdw_val_3_9_reload_out_write,
        wdw_val_4_0_reload_out_din,
        wdw_val_4_0_reload_out_full_n,
        wdw_val_4_0_reload_out_write,
        wdw_val_4_1_reload_out_din,
        wdw_val_4_1_reload_out_full_n,
        wdw_val_4_1_reload_out_write,
        wdw_val_4_2_reload_out_din,
        wdw_val_4_2_reload_out_full_n,
        wdw_val_4_2_reload_out_write,
        wdw_val_4_3_reload_out_din,
        wdw_val_4_3_reload_out_full_n,
        wdw_val_4_3_reload_out_write,
        wdw_val_4_4_reload_out_din,
        wdw_val_4_4_reload_out_full_n,
        wdw_val_4_4_reload_out_write,
        wdw_val_4_5_reload_out_din,
        wdw_val_4_5_reload_out_full_n,
        wdw_val_4_5_reload_out_write,
        wdw_val_4_6_reload_out_din,
        wdw_val_4_6_reload_out_full_n,
        wdw_val_4_6_reload_out_write,
        wdw_val_4_7_reload_out_din,
        wdw_val_4_7_reload_out_full_n,
        wdw_val_4_7_reload_out_write,
        wdw_val_4_8_reload_out_din,
        wdw_val_4_8_reload_out_full_n,
        wdw_val_4_8_reload_out_write,
        wdw_val_4_9_reload_out_din,
        wdw_val_4_9_reload_out_full_n,
        wdw_val_4_9_reload_out_write,
        wdw_val_5_0_reload_out_din,
        wdw_val_5_0_reload_out_full_n,
        wdw_val_5_0_reload_out_write,
        wdw_val_5_1_reload_out_din,
        wdw_val_5_1_reload_out_full_n,
        wdw_val_5_1_reload_out_write,
        wdw_val_5_2_reload_out_din,
        wdw_val_5_2_reload_out_full_n,
        wdw_val_5_2_reload_out_write,
        wdw_val_5_3_reload_out_din,
        wdw_val_5_3_reload_out_full_n,
        wdw_val_5_3_reload_out_write,
        wdw_val_5_4_reload_out_din,
        wdw_val_5_4_reload_out_full_n,
        wdw_val_5_4_reload_out_write,
        wdw_val_5_5_reload_out_din,
        wdw_val_5_5_reload_out_full_n,
        wdw_val_5_5_reload_out_write,
        wdw_val_5_6_reload_out_din,
        wdw_val_5_6_reload_out_full_n,
        wdw_val_5_6_reload_out_write,
        wdw_val_5_7_reload_out_din,
        wdw_val_5_7_reload_out_full_n,
        wdw_val_5_7_reload_out_write,
        wdw_val_5_8_reload_out_din,
        wdw_val_5_8_reload_out_full_n,
        wdw_val_5_8_reload_out_write,
        wdw_val_5_9_reload_out_din,
        wdw_val_5_9_reload_out_full_n,
        wdw_val_5_9_reload_out_write,
        wdw_val_6_0_reload_out_din,
        wdw_val_6_0_reload_out_full_n,
        wdw_val_6_0_reload_out_write,
        wdw_val_6_1_reload_out_din,
        wdw_val_6_1_reload_out_full_n,
        wdw_val_6_1_reload_out_write,
        wdw_val_6_2_reload_out_din,
        wdw_val_6_2_reload_out_full_n,
        wdw_val_6_2_reload_out_write,
        wdw_val_6_3_reload_out_din,
        wdw_val_6_3_reload_out_full_n,
        wdw_val_6_3_reload_out_write,
        wdw_val_6_4_reload_out_din,
        wdw_val_6_4_reload_out_full_n,
        wdw_val_6_4_reload_out_write,
        wdw_val_6_5_reload_out_din,
        wdw_val_6_5_reload_out_full_n,
        wdw_val_6_5_reload_out_write,
        wdw_val_6_6_reload_out_din,
        wdw_val_6_6_reload_out_full_n,
        wdw_val_6_6_reload_out_write,
        wdw_val_6_7_reload_out_din,
        wdw_val_6_7_reload_out_full_n,
        wdw_val_6_7_reload_out_write,
        wdw_val_6_8_reload_out_din,
        wdw_val_6_8_reload_out_full_n,
        wdw_val_6_8_reload_out_write,
        wdw_val_6_9_reload_out_din,
        wdw_val_6_9_reload_out_full_n,
        wdw_val_6_9_reload_out_write,
        wdw_val_7_0_reload_out_din,
        wdw_val_7_0_reload_out_full_n,
        wdw_val_7_0_reload_out_write,
        wdw_val_7_1_reload_out_din,
        wdw_val_7_1_reload_out_full_n,
        wdw_val_7_1_reload_out_write,
        wdw_val_7_2_reload_out_din,
        wdw_val_7_2_reload_out_full_n,
        wdw_val_7_2_reload_out_write,
        wdw_val_7_3_reload_out_din,
        wdw_val_7_3_reload_out_full_n,
        wdw_val_7_3_reload_out_write,
        wdw_val_7_4_reload_out_din,
        wdw_val_7_4_reload_out_full_n,
        wdw_val_7_4_reload_out_write,
        wdw_val_7_5_reload_out_din,
        wdw_val_7_5_reload_out_full_n,
        wdw_val_7_5_reload_out_write,
        wdw_val_7_6_reload_out_din,
        wdw_val_7_6_reload_out_full_n,
        wdw_val_7_6_reload_out_write,
        wdw_val_7_7_reload_out_din,
        wdw_val_7_7_reload_out_full_n,
        wdw_val_7_7_reload_out_write,
        wdw_val_7_8_reload_out_din,
        wdw_val_7_8_reload_out_full_n,
        wdw_val_7_8_reload_out_write,
        wdw_val_7_9_reload_out_din,
        wdw_val_7_9_reload_out_full_n,
        wdw_val_7_9_reload_out_write,
        wdw_val_8_0_reload_out_din,
        wdw_val_8_0_reload_out_full_n,
        wdw_val_8_0_reload_out_write,
        wdw_val_8_1_reload_out_din,
        wdw_val_8_1_reload_out_full_n,
        wdw_val_8_1_reload_out_write,
        wdw_val_8_2_reload_out_din,
        wdw_val_8_2_reload_out_full_n,
        wdw_val_8_2_reload_out_write,
        wdw_val_8_3_reload_out_din,
        wdw_val_8_3_reload_out_full_n,
        wdw_val_8_3_reload_out_write,
        wdw_val_8_4_reload_out_din,
        wdw_val_8_4_reload_out_full_n,
        wdw_val_8_4_reload_out_write,
        wdw_val_8_5_reload_out_din,
        wdw_val_8_5_reload_out_full_n,
        wdw_val_8_5_reload_out_write,
        wdw_val_8_6_reload_out_din,
        wdw_val_8_6_reload_out_full_n,
        wdw_val_8_6_reload_out_write,
        wdw_val_8_7_reload_out_din,
        wdw_val_8_7_reload_out_full_n,
        wdw_val_8_7_reload_out_write,
        wdw_val_8_8_reload_out_din,
        wdw_val_8_8_reload_out_full_n,
        wdw_val_8_8_reload_out_write,
        wdw_val_8_9_reload_out_din,
        wdw_val_8_9_reload_out_full_n,
        wdw_val_8_9_reload_out_write,
        wdw_val_9_0_reload_out_din,
        wdw_val_9_0_reload_out_full_n,
        wdw_val_9_0_reload_out_write,
        wdw_val_9_1_reload_out_din,
        wdw_val_9_1_reload_out_full_n,
        wdw_val_9_1_reload_out_write,
        wdw_val_9_2_reload_out_din,
        wdw_val_9_2_reload_out_full_n,
        wdw_val_9_2_reload_out_write,
        wdw_val_9_3_reload_out_din,
        wdw_val_9_3_reload_out_full_n,
        wdw_val_9_3_reload_out_write,
        wdw_val_9_4_reload_out_din,
        wdw_val_9_4_reload_out_full_n,
        wdw_val_9_4_reload_out_write,
        wdw_val_9_5_reload_out_din,
        wdw_val_9_5_reload_out_full_n,
        wdw_val_9_5_reload_out_write,
        wdw_val_9_6_reload_out_din,
        wdw_val_9_6_reload_out_full_n,
        wdw_val_9_6_reload_out_write,
        wdw_val_9_7_reload_out_din,
        wdw_val_9_7_reload_out_full_n,
        wdw_val_9_7_reload_out_write,
        wdw_val_9_9_reload_out_din,
        wdw_val_9_9_reload_out_full_n,
        wdw_val_9_9_reload_out_write,
        wdw_val_9_8_reload_out_din,
        wdw_val_9_8_reload_out_full_n,
        wdw_val_9_8_reload_out_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_st2_fsm_1 = 4'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 4'b100;
parameter    ap_ST_st66_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv10_4 = 10'b100;
parameter    ap_const_lv10_2 = 10'b10;
parameter    ap_const_lv10_3 = 10'b11;
parameter    ap_const_lv10_3FF = 10'b1111111111;
parameter    ap_const_lv10_3FE = 10'b1111111110;
parameter    ap_const_lv11_7FD = 11'b11111111101;
parameter    ap_const_lv11_7FC = 11'b11111111100;
parameter    ap_const_lv11_7FB = 11'b11111111011;
parameter    ap_const_lv11_7FA = 11'b11111111010;
parameter    ap_const_lv11_7F9 = 11'b11111111001;
parameter    ap_const_lv11_7F8 = 11'b11111111000;
parameter    ap_const_lv11_7F7 = 11'b11111110111;
parameter    ap_const_lv11_7F6 = 11'b11111110110;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_8 = 11'b1000;
parameter    ap_const_lv12_FFB = 12'b111111111011;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [9:0] heightloop_1_reload_dout;
input   heightloop_1_reload_empty_n;
output   heightloop_1_reload_read;
input  [10:0] widthloop_1_reload_dout;
input   widthloop_1_reload_empty_n;
output   widthloop_1_reload_read;
input  [9:0] rows;
input  [3:0] p_neg392_i_i_i2_cast_reload_dout;
input   p_neg392_i_i_i2_cast_reload_empty_n;
output   p_neg392_i_i_i2_cast_reload_read;
input  [9:0] p_neg392_i_i_i2_cast27809_reload_dout;
input   p_neg392_i_i_i2_cast27809_reload_empty_n;
output   p_neg392_i_i_i2_cast27809_reload_read;
input  [9:0] p_neg392_i_i_i2_reload_dout;
input   p_neg392_i_i_i2_reload_empty_n;
output   p_neg392_i_i_i2_reload_read;
input  [10:0] tmp_41_cast_reload_dout;
input   tmp_41_cast_reload_empty_n;
output   tmp_41_cast_reload_read;
input  [10:0] tmp_41_reload_dout;
input   tmp_41_reload_empty_n;
output   tmp_41_reload_read;
input  [10:0] cols;
input  [7:0] img_2_data_stream_0_V_dout;
input   img_2_data_stream_0_V_empty_n;
output   img_2_data_stream_0_V_read;
input  [0:0] p_neg392_i_i_i2_cast27810_reload_dout;
input   p_neg392_i_i_i2_cast27810_reload_empty_n;
output   p_neg392_i_i_i2_cast27810_reload_read;
output  [7:0] img_3_data_stream_0_V_din;
input   img_3_data_stream_0_V_full_n;
output   img_3_data_stream_0_V_write;
input  [7:0] wdw_val_0_0_reload_dout;
input   wdw_val_0_0_reload_empty_n;
output   wdw_val_0_0_reload_read;
input  [7:0] wdw_val_0_1_reload_dout;
input   wdw_val_0_1_reload_empty_n;
output   wdw_val_0_1_reload_read;
input  [7:0] wdw_val_0_2_reload_dout;
input   wdw_val_0_2_reload_empty_n;
output   wdw_val_0_2_reload_read;
input  [7:0] wdw_val_0_3_reload_dout;
input   wdw_val_0_3_reload_empty_n;
output   wdw_val_0_3_reload_read;
input  [7:0] wdw_val_0_4_reload_dout;
input   wdw_val_0_4_reload_empty_n;
output   wdw_val_0_4_reload_read;
input  [7:0] wdw_val_0_5_reload_dout;
input   wdw_val_0_5_reload_empty_n;
output   wdw_val_0_5_reload_read;
input  [7:0] wdw_val_0_6_reload_dout;
input   wdw_val_0_6_reload_empty_n;
output   wdw_val_0_6_reload_read;
input  [7:0] wdw_val_0_7_reload_dout;
input   wdw_val_0_7_reload_empty_n;
output   wdw_val_0_7_reload_read;
input  [7:0] wdw_val_0_8_reload_dout;
input   wdw_val_0_8_reload_empty_n;
output   wdw_val_0_8_reload_read;
input  [7:0] wdw_val_0_9_reload_dout;
input   wdw_val_0_9_reload_empty_n;
output   wdw_val_0_9_reload_read;
input  [7:0] wdw_val_1_0_reload_dout;
input   wdw_val_1_0_reload_empty_n;
output   wdw_val_1_0_reload_read;
input  [7:0] wdw_val_1_1_reload_dout;
input   wdw_val_1_1_reload_empty_n;
output   wdw_val_1_1_reload_read;
input  [7:0] wdw_val_1_2_reload_dout;
input   wdw_val_1_2_reload_empty_n;
output   wdw_val_1_2_reload_read;
input  [7:0] wdw_val_1_3_reload_dout;
input   wdw_val_1_3_reload_empty_n;
output   wdw_val_1_3_reload_read;
input  [7:0] wdw_val_1_4_reload_dout;
input   wdw_val_1_4_reload_empty_n;
output   wdw_val_1_4_reload_read;
input  [7:0] wdw_val_1_5_reload_dout;
input   wdw_val_1_5_reload_empty_n;
output   wdw_val_1_5_reload_read;
input  [7:0] wdw_val_1_6_reload_dout;
input   wdw_val_1_6_reload_empty_n;
output   wdw_val_1_6_reload_read;
input  [7:0] wdw_val_1_7_reload_dout;
input   wdw_val_1_7_reload_empty_n;
output   wdw_val_1_7_reload_read;
input  [7:0] wdw_val_1_8_reload_dout;
input   wdw_val_1_8_reload_empty_n;
output   wdw_val_1_8_reload_read;
input  [7:0] wdw_val_1_9_reload_dout;
input   wdw_val_1_9_reload_empty_n;
output   wdw_val_1_9_reload_read;
input  [7:0] wdw_val_2_0_reload_dout;
input   wdw_val_2_0_reload_empty_n;
output   wdw_val_2_0_reload_read;
input  [7:0] wdw_val_2_1_reload_dout;
input   wdw_val_2_1_reload_empty_n;
output   wdw_val_2_1_reload_read;
input  [7:0] wdw_val_2_2_reload_dout;
input   wdw_val_2_2_reload_empty_n;
output   wdw_val_2_2_reload_read;
input  [7:0] wdw_val_2_3_reload_dout;
input   wdw_val_2_3_reload_empty_n;
output   wdw_val_2_3_reload_read;
input  [7:0] wdw_val_2_4_reload_dout;
input   wdw_val_2_4_reload_empty_n;
output   wdw_val_2_4_reload_read;
input  [7:0] wdw_val_2_5_reload_dout;
input   wdw_val_2_5_reload_empty_n;
output   wdw_val_2_5_reload_read;
input  [7:0] wdw_val_2_6_reload_dout;
input   wdw_val_2_6_reload_empty_n;
output   wdw_val_2_6_reload_read;
input  [7:0] wdw_val_2_7_reload_dout;
input   wdw_val_2_7_reload_empty_n;
output   wdw_val_2_7_reload_read;
input  [7:0] wdw_val_2_8_reload_dout;
input   wdw_val_2_8_reload_empty_n;
output   wdw_val_2_8_reload_read;
input  [7:0] wdw_val_2_9_reload_dout;
input   wdw_val_2_9_reload_empty_n;
output   wdw_val_2_9_reload_read;
input  [7:0] wdw_val_3_0_reload_dout;
input   wdw_val_3_0_reload_empty_n;
output   wdw_val_3_0_reload_read;
input  [7:0] wdw_val_3_1_reload_dout;
input   wdw_val_3_1_reload_empty_n;
output   wdw_val_3_1_reload_read;
input  [7:0] wdw_val_3_2_reload_dout;
input   wdw_val_3_2_reload_empty_n;
output   wdw_val_3_2_reload_read;
input  [7:0] wdw_val_3_3_reload_dout;
input   wdw_val_3_3_reload_empty_n;
output   wdw_val_3_3_reload_read;
input  [7:0] wdw_val_3_4_reload_dout;
input   wdw_val_3_4_reload_empty_n;
output   wdw_val_3_4_reload_read;
input  [7:0] wdw_val_3_5_reload_dout;
input   wdw_val_3_5_reload_empty_n;
output   wdw_val_3_5_reload_read;
input  [7:0] wdw_val_3_6_reload_dout;
input   wdw_val_3_6_reload_empty_n;
output   wdw_val_3_6_reload_read;
input  [7:0] wdw_val_3_7_reload_dout;
input   wdw_val_3_7_reload_empty_n;
output   wdw_val_3_7_reload_read;
input  [7:0] wdw_val_3_8_reload_dout;
input   wdw_val_3_8_reload_empty_n;
output   wdw_val_3_8_reload_read;
input  [7:0] wdw_val_3_9_reload_dout;
input   wdw_val_3_9_reload_empty_n;
output   wdw_val_3_9_reload_read;
input  [7:0] wdw_val_4_0_reload_dout;
input   wdw_val_4_0_reload_empty_n;
output   wdw_val_4_0_reload_read;
input  [7:0] wdw_val_4_1_reload_dout;
input   wdw_val_4_1_reload_empty_n;
output   wdw_val_4_1_reload_read;
input  [7:0] wdw_val_4_2_reload_dout;
input   wdw_val_4_2_reload_empty_n;
output   wdw_val_4_2_reload_read;
input  [7:0] wdw_val_4_3_reload_dout;
input   wdw_val_4_3_reload_empty_n;
output   wdw_val_4_3_reload_read;
input  [7:0] wdw_val_4_4_reload_dout;
input   wdw_val_4_4_reload_empty_n;
output   wdw_val_4_4_reload_read;
input  [7:0] wdw_val_4_5_reload_dout;
input   wdw_val_4_5_reload_empty_n;
output   wdw_val_4_5_reload_read;
input  [7:0] wdw_val_4_6_reload_dout;
input   wdw_val_4_6_reload_empty_n;
output   wdw_val_4_6_reload_read;
input  [7:0] wdw_val_4_7_reload_dout;
input   wdw_val_4_7_reload_empty_n;
output   wdw_val_4_7_reload_read;
input  [7:0] wdw_val_4_8_reload_dout;
input   wdw_val_4_8_reload_empty_n;
output   wdw_val_4_8_reload_read;
input  [7:0] wdw_val_4_9_reload_dout;
input   wdw_val_4_9_reload_empty_n;
output   wdw_val_4_9_reload_read;
input  [7:0] wdw_val_5_0_reload_dout;
input   wdw_val_5_0_reload_empty_n;
output   wdw_val_5_0_reload_read;
input  [7:0] wdw_val_5_1_reload_dout;
input   wdw_val_5_1_reload_empty_n;
output   wdw_val_5_1_reload_read;
input  [7:0] wdw_val_5_2_reload_dout;
input   wdw_val_5_2_reload_empty_n;
output   wdw_val_5_2_reload_read;
input  [7:0] wdw_val_5_3_reload_dout;
input   wdw_val_5_3_reload_empty_n;
output   wdw_val_5_3_reload_read;
input  [7:0] wdw_val_5_4_reload_dout;
input   wdw_val_5_4_reload_empty_n;
output   wdw_val_5_4_reload_read;
input  [7:0] wdw_val_5_5_reload_dout;
input   wdw_val_5_5_reload_empty_n;
output   wdw_val_5_5_reload_read;
input  [7:0] wdw_val_5_6_reload_dout;
input   wdw_val_5_6_reload_empty_n;
output   wdw_val_5_6_reload_read;
input  [7:0] wdw_val_5_7_reload_dout;
input   wdw_val_5_7_reload_empty_n;
output   wdw_val_5_7_reload_read;
input  [7:0] wdw_val_5_8_reload_dout;
input   wdw_val_5_8_reload_empty_n;
output   wdw_val_5_8_reload_read;
input  [7:0] wdw_val_5_9_reload_dout;
input   wdw_val_5_9_reload_empty_n;
output   wdw_val_5_9_reload_read;
input  [7:0] wdw_val_6_0_reload_dout;
input   wdw_val_6_0_reload_empty_n;
output   wdw_val_6_0_reload_read;
input  [7:0] wdw_val_6_1_reload_dout;
input   wdw_val_6_1_reload_empty_n;
output   wdw_val_6_1_reload_read;
input  [7:0] wdw_val_6_2_reload_dout;
input   wdw_val_6_2_reload_empty_n;
output   wdw_val_6_2_reload_read;
input  [7:0] wdw_val_6_3_reload_dout;
input   wdw_val_6_3_reload_empty_n;
output   wdw_val_6_3_reload_read;
input  [7:0] wdw_val_6_4_reload_dout;
input   wdw_val_6_4_reload_empty_n;
output   wdw_val_6_4_reload_read;
input  [7:0] wdw_val_6_5_reload_dout;
input   wdw_val_6_5_reload_empty_n;
output   wdw_val_6_5_reload_read;
input  [7:0] wdw_val_6_6_reload_dout;
input   wdw_val_6_6_reload_empty_n;
output   wdw_val_6_6_reload_read;
input  [7:0] wdw_val_6_7_reload_dout;
input   wdw_val_6_7_reload_empty_n;
output   wdw_val_6_7_reload_read;
input  [7:0] wdw_val_6_8_reload_dout;
input   wdw_val_6_8_reload_empty_n;
output   wdw_val_6_8_reload_read;
input  [7:0] wdw_val_6_9_reload_dout;
input   wdw_val_6_9_reload_empty_n;
output   wdw_val_6_9_reload_read;
input  [7:0] wdw_val_7_0_reload_dout;
input   wdw_val_7_0_reload_empty_n;
output   wdw_val_7_0_reload_read;
input  [7:0] wdw_val_7_1_reload_dout;
input   wdw_val_7_1_reload_empty_n;
output   wdw_val_7_1_reload_read;
input  [7:0] wdw_val_7_2_reload_dout;
input   wdw_val_7_2_reload_empty_n;
output   wdw_val_7_2_reload_read;
input  [7:0] wdw_val_7_3_reload_dout;
input   wdw_val_7_3_reload_empty_n;
output   wdw_val_7_3_reload_read;
input  [7:0] wdw_val_7_4_reload_dout;
input   wdw_val_7_4_reload_empty_n;
output   wdw_val_7_4_reload_read;
input  [7:0] wdw_val_7_5_reload_dout;
input   wdw_val_7_5_reload_empty_n;
output   wdw_val_7_5_reload_read;
input  [7:0] wdw_val_7_6_reload_dout;
input   wdw_val_7_6_reload_empty_n;
output   wdw_val_7_6_reload_read;
input  [7:0] wdw_val_7_7_reload_dout;
input   wdw_val_7_7_reload_empty_n;
output   wdw_val_7_7_reload_read;
input  [7:0] wdw_val_7_8_reload_dout;
input   wdw_val_7_8_reload_empty_n;
output   wdw_val_7_8_reload_read;
input  [7:0] wdw_val_7_9_reload_dout;
input   wdw_val_7_9_reload_empty_n;
output   wdw_val_7_9_reload_read;
input  [7:0] wdw_val_8_0_reload_dout;
input   wdw_val_8_0_reload_empty_n;
output   wdw_val_8_0_reload_read;
input  [7:0] wdw_val_8_1_reload_dout;
input   wdw_val_8_1_reload_empty_n;
output   wdw_val_8_1_reload_read;
input  [7:0] wdw_val_8_2_reload_dout;
input   wdw_val_8_2_reload_empty_n;
output   wdw_val_8_2_reload_read;
input  [7:0] wdw_val_8_3_reload_dout;
input   wdw_val_8_3_reload_empty_n;
output   wdw_val_8_3_reload_read;
input  [7:0] wdw_val_8_4_reload_dout;
input   wdw_val_8_4_reload_empty_n;
output   wdw_val_8_4_reload_read;
input  [7:0] wdw_val_8_5_reload_dout;
input   wdw_val_8_5_reload_empty_n;
output   wdw_val_8_5_reload_read;
input  [7:0] wdw_val_8_6_reload_dout;
input   wdw_val_8_6_reload_empty_n;
output   wdw_val_8_6_reload_read;
input  [7:0] wdw_val_8_7_reload_dout;
input   wdw_val_8_7_reload_empty_n;
output   wdw_val_8_7_reload_read;
input  [7:0] wdw_val_8_8_reload_dout;
input   wdw_val_8_8_reload_empty_n;
output   wdw_val_8_8_reload_read;
input  [7:0] wdw_val_8_9_reload_dout;
input   wdw_val_8_9_reload_empty_n;
output   wdw_val_8_9_reload_read;
input  [7:0] wdw_val_9_0_reload_dout;
input   wdw_val_9_0_reload_empty_n;
output   wdw_val_9_0_reload_read;
input  [7:0] wdw_val_9_1_reload_dout;
input   wdw_val_9_1_reload_empty_n;
output   wdw_val_9_1_reload_read;
input  [7:0] wdw_val_9_2_reload_dout;
input   wdw_val_9_2_reload_empty_n;
output   wdw_val_9_2_reload_read;
input  [7:0] wdw_val_9_3_reload_dout;
input   wdw_val_9_3_reload_empty_n;
output   wdw_val_9_3_reload_read;
input  [7:0] wdw_val_9_4_reload_dout;
input   wdw_val_9_4_reload_empty_n;
output   wdw_val_9_4_reload_read;
input  [7:0] wdw_val_9_5_reload_dout;
input   wdw_val_9_5_reload_empty_n;
output   wdw_val_9_5_reload_read;
input  [7:0] wdw_val_9_6_reload_dout;
input   wdw_val_9_6_reload_empty_n;
output   wdw_val_9_6_reload_read;
input  [7:0] wdw_val_9_7_reload_dout;
input   wdw_val_9_7_reload_empty_n;
output   wdw_val_9_7_reload_read;
input  [7:0] wdw_val_9_9_reload_dout;
input   wdw_val_9_9_reload_empty_n;
output   wdw_val_9_9_reload_read;
input  [7:0] wdw_val_9_8_reload_dout;
input   wdw_val_9_8_reload_empty_n;
output   wdw_val_9_8_reload_read;
output  [9:0] heightloop_1_reload_out_din;
input   heightloop_1_reload_out_full_n;
output   heightloop_1_reload_out_write;
output  [10:0] widthloop_1_reload_out_din;
input   widthloop_1_reload_out_full_n;
output   widthloop_1_reload_out_write;
output  [3:0] p_neg392_i_i_i2_cast_reload_out_din;
input   p_neg392_i_i_i2_cast_reload_out_full_n;
output   p_neg392_i_i_i2_cast_reload_out_write;
output  [9:0] p_neg392_i_i_i2_cast27809_reload_out_din;
input   p_neg392_i_i_i2_cast27809_reload_out_full_n;
output   p_neg392_i_i_i2_cast27809_reload_out_write;
output  [9:0] p_neg392_i_i_i2_reload_out_din;
input   p_neg392_i_i_i2_reload_out_full_n;
output   p_neg392_i_i_i2_reload_out_write;
output  [10:0] tmp_41_cast_reload_out_din;
input   tmp_41_cast_reload_out_full_n;
output   tmp_41_cast_reload_out_write;
output  [10:0] tmp_41_reload_out_din;
input   tmp_41_reload_out_full_n;
output   tmp_41_reload_out_write;
output  [0:0] p_neg392_i_i_i2_cast27810_reload_out_din;
input   p_neg392_i_i_i2_cast27810_reload_out_full_n;
output   p_neg392_i_i_i2_cast27810_reload_out_write;
output  [7:0] wdw_val_0_0_reload_out_din;
input   wdw_val_0_0_reload_out_full_n;
output   wdw_val_0_0_reload_out_write;
output  [7:0] wdw_val_0_1_reload_out_din;
input   wdw_val_0_1_reload_out_full_n;
output   wdw_val_0_1_reload_out_write;
output  [7:0] wdw_val_0_2_reload_out_din;
input   wdw_val_0_2_reload_out_full_n;
output   wdw_val_0_2_reload_out_write;
output  [7:0] wdw_val_0_3_reload_out_din;
input   wdw_val_0_3_reload_out_full_n;
output   wdw_val_0_3_reload_out_write;
output  [7:0] wdw_val_0_4_reload_out_din;
input   wdw_val_0_4_reload_out_full_n;
output   wdw_val_0_4_reload_out_write;
output  [7:0] wdw_val_0_5_reload_out_din;
input   wdw_val_0_5_reload_out_full_n;
output   wdw_val_0_5_reload_out_write;
output  [7:0] wdw_val_0_6_reload_out_din;
input   wdw_val_0_6_reload_out_full_n;
output   wdw_val_0_6_reload_out_write;
output  [7:0] wdw_val_0_7_reload_out_din;
input   wdw_val_0_7_reload_out_full_n;
output   wdw_val_0_7_reload_out_write;
output  [7:0] wdw_val_0_8_reload_out_din;
input   wdw_val_0_8_reload_out_full_n;
output   wdw_val_0_8_reload_out_write;
output  [7:0] wdw_val_0_9_reload_out_din;
input   wdw_val_0_9_reload_out_full_n;
output   wdw_val_0_9_reload_out_write;
output  [7:0] wdw_val_1_0_reload_out_din;
input   wdw_val_1_0_reload_out_full_n;
output   wdw_val_1_0_reload_out_write;
output  [7:0] wdw_val_1_1_reload_out_din;
input   wdw_val_1_1_reload_out_full_n;
output   wdw_val_1_1_reload_out_write;
output  [7:0] wdw_val_1_2_reload_out_din;
input   wdw_val_1_2_reload_out_full_n;
output   wdw_val_1_2_reload_out_write;
output  [7:0] wdw_val_1_3_reload_out_din;
input   wdw_val_1_3_reload_out_full_n;
output   wdw_val_1_3_reload_out_write;
output  [7:0] wdw_val_1_4_reload_out_din;
input   wdw_val_1_4_reload_out_full_n;
output   wdw_val_1_4_reload_out_write;
output  [7:0] wdw_val_1_5_reload_out_din;
input   wdw_val_1_5_reload_out_full_n;
output   wdw_val_1_5_reload_out_write;
output  [7:0] wdw_val_1_6_reload_out_din;
input   wdw_val_1_6_reload_out_full_n;
output   wdw_val_1_6_reload_out_write;
output  [7:0] wdw_val_1_7_reload_out_din;
input   wdw_val_1_7_reload_out_full_n;
output   wdw_val_1_7_reload_out_write;
output  [7:0] wdw_val_1_8_reload_out_din;
input   wdw_val_1_8_reload_out_full_n;
output   wdw_val_1_8_reload_out_write;
output  [7:0] wdw_val_1_9_reload_out_din;
input   wdw_val_1_9_reload_out_full_n;
output   wdw_val_1_9_reload_out_write;
output  [7:0] wdw_val_2_0_reload_out_din;
input   wdw_val_2_0_reload_out_full_n;
output   wdw_val_2_0_reload_out_write;
output  [7:0] wdw_val_2_1_reload_out_din;
input   wdw_val_2_1_reload_out_full_n;
output   wdw_val_2_1_reload_out_write;
output  [7:0] wdw_val_2_2_reload_out_din;
input   wdw_val_2_2_reload_out_full_n;
output   wdw_val_2_2_reload_out_write;
output  [7:0] wdw_val_2_3_reload_out_din;
input   wdw_val_2_3_reload_out_full_n;
output   wdw_val_2_3_reload_out_write;
output  [7:0] wdw_val_2_4_reload_out_din;
input   wdw_val_2_4_reload_out_full_n;
output   wdw_val_2_4_reload_out_write;
output  [7:0] wdw_val_2_5_reload_out_din;
input   wdw_val_2_5_reload_out_full_n;
output   wdw_val_2_5_reload_out_write;
output  [7:0] wdw_val_2_6_reload_out_din;
input   wdw_val_2_6_reload_out_full_n;
output   wdw_val_2_6_reload_out_write;
output  [7:0] wdw_val_2_7_reload_out_din;
input   wdw_val_2_7_reload_out_full_n;
output   wdw_val_2_7_reload_out_write;
output  [7:0] wdw_val_2_8_reload_out_din;
input   wdw_val_2_8_reload_out_full_n;
output   wdw_val_2_8_reload_out_write;
output  [7:0] wdw_val_2_9_reload_out_din;
input   wdw_val_2_9_reload_out_full_n;
output   wdw_val_2_9_reload_out_write;
output  [7:0] wdw_val_3_0_reload_out_din;
input   wdw_val_3_0_reload_out_full_n;
output   wdw_val_3_0_reload_out_write;
output  [7:0] wdw_val_3_1_reload_out_din;
input   wdw_val_3_1_reload_out_full_n;
output   wdw_val_3_1_reload_out_write;
output  [7:0] wdw_val_3_2_reload_out_din;
input   wdw_val_3_2_reload_out_full_n;
output   wdw_val_3_2_reload_out_write;
output  [7:0] wdw_val_3_3_reload_out_din;
input   wdw_val_3_3_reload_out_full_n;
output   wdw_val_3_3_reload_out_write;
output  [7:0] wdw_val_3_4_reload_out_din;
input   wdw_val_3_4_reload_out_full_n;
output   wdw_val_3_4_reload_out_write;
output  [7:0] wdw_val_3_5_reload_out_din;
input   wdw_val_3_5_reload_out_full_n;
output   wdw_val_3_5_reload_out_write;
output  [7:0] wdw_val_3_6_reload_out_din;
input   wdw_val_3_6_reload_out_full_n;
output   wdw_val_3_6_reload_out_write;
output  [7:0] wdw_val_3_7_reload_out_din;
input   wdw_val_3_7_reload_out_full_n;
output   wdw_val_3_7_reload_out_write;
output  [7:0] wdw_val_3_8_reload_out_din;
input   wdw_val_3_8_reload_out_full_n;
output   wdw_val_3_8_reload_out_write;
output  [7:0] wdw_val_3_9_reload_out_din;
input   wdw_val_3_9_reload_out_full_n;
output   wdw_val_3_9_reload_out_write;
output  [7:0] wdw_val_4_0_reload_out_din;
input   wdw_val_4_0_reload_out_full_n;
output   wdw_val_4_0_reload_out_write;
output  [7:0] wdw_val_4_1_reload_out_din;
input   wdw_val_4_1_reload_out_full_n;
output   wdw_val_4_1_reload_out_write;
output  [7:0] wdw_val_4_2_reload_out_din;
input   wdw_val_4_2_reload_out_full_n;
output   wdw_val_4_2_reload_out_write;
output  [7:0] wdw_val_4_3_reload_out_din;
input   wdw_val_4_3_reload_out_full_n;
output   wdw_val_4_3_reload_out_write;
output  [7:0] wdw_val_4_4_reload_out_din;
input   wdw_val_4_4_reload_out_full_n;
output   wdw_val_4_4_reload_out_write;
output  [7:0] wdw_val_4_5_reload_out_din;
input   wdw_val_4_5_reload_out_full_n;
output   wdw_val_4_5_reload_out_write;
output  [7:0] wdw_val_4_6_reload_out_din;
input   wdw_val_4_6_reload_out_full_n;
output   wdw_val_4_6_reload_out_write;
output  [7:0] wdw_val_4_7_reload_out_din;
input   wdw_val_4_7_reload_out_full_n;
output   wdw_val_4_7_reload_out_write;
output  [7:0] wdw_val_4_8_reload_out_din;
input   wdw_val_4_8_reload_out_full_n;
output   wdw_val_4_8_reload_out_write;
output  [7:0] wdw_val_4_9_reload_out_din;
input   wdw_val_4_9_reload_out_full_n;
output   wdw_val_4_9_reload_out_write;
output  [7:0] wdw_val_5_0_reload_out_din;
input   wdw_val_5_0_reload_out_full_n;
output   wdw_val_5_0_reload_out_write;
output  [7:0] wdw_val_5_1_reload_out_din;
input   wdw_val_5_1_reload_out_full_n;
output   wdw_val_5_1_reload_out_write;
output  [7:0] wdw_val_5_2_reload_out_din;
input   wdw_val_5_2_reload_out_full_n;
output   wdw_val_5_2_reload_out_write;
output  [7:0] wdw_val_5_3_reload_out_din;
input   wdw_val_5_3_reload_out_full_n;
output   wdw_val_5_3_reload_out_write;
output  [7:0] wdw_val_5_4_reload_out_din;
input   wdw_val_5_4_reload_out_full_n;
output   wdw_val_5_4_reload_out_write;
output  [7:0] wdw_val_5_5_reload_out_din;
input   wdw_val_5_5_reload_out_full_n;
output   wdw_val_5_5_reload_out_write;
output  [7:0] wdw_val_5_6_reload_out_din;
input   wdw_val_5_6_reload_out_full_n;
output   wdw_val_5_6_reload_out_write;
output  [7:0] wdw_val_5_7_reload_out_din;
input   wdw_val_5_7_reload_out_full_n;
output   wdw_val_5_7_reload_out_write;
output  [7:0] wdw_val_5_8_reload_out_din;
input   wdw_val_5_8_reload_out_full_n;
output   wdw_val_5_8_reload_out_write;
output  [7:0] wdw_val_5_9_reload_out_din;
input   wdw_val_5_9_reload_out_full_n;
output   wdw_val_5_9_reload_out_write;
output  [7:0] wdw_val_6_0_reload_out_din;
input   wdw_val_6_0_reload_out_full_n;
output   wdw_val_6_0_reload_out_write;
output  [7:0] wdw_val_6_1_reload_out_din;
input   wdw_val_6_1_reload_out_full_n;
output   wdw_val_6_1_reload_out_write;
output  [7:0] wdw_val_6_2_reload_out_din;
input   wdw_val_6_2_reload_out_full_n;
output   wdw_val_6_2_reload_out_write;
output  [7:0] wdw_val_6_3_reload_out_din;
input   wdw_val_6_3_reload_out_full_n;
output   wdw_val_6_3_reload_out_write;
output  [7:0] wdw_val_6_4_reload_out_din;
input   wdw_val_6_4_reload_out_full_n;
output   wdw_val_6_4_reload_out_write;
output  [7:0] wdw_val_6_5_reload_out_din;
input   wdw_val_6_5_reload_out_full_n;
output   wdw_val_6_5_reload_out_write;
output  [7:0] wdw_val_6_6_reload_out_din;
input   wdw_val_6_6_reload_out_full_n;
output   wdw_val_6_6_reload_out_write;
output  [7:0] wdw_val_6_7_reload_out_din;
input   wdw_val_6_7_reload_out_full_n;
output   wdw_val_6_7_reload_out_write;
output  [7:0] wdw_val_6_8_reload_out_din;
input   wdw_val_6_8_reload_out_full_n;
output   wdw_val_6_8_reload_out_write;
output  [7:0] wdw_val_6_9_reload_out_din;
input   wdw_val_6_9_reload_out_full_n;
output   wdw_val_6_9_reload_out_write;
output  [7:0] wdw_val_7_0_reload_out_din;
input   wdw_val_7_0_reload_out_full_n;
output   wdw_val_7_0_reload_out_write;
output  [7:0] wdw_val_7_1_reload_out_din;
input   wdw_val_7_1_reload_out_full_n;
output   wdw_val_7_1_reload_out_write;
output  [7:0] wdw_val_7_2_reload_out_din;
input   wdw_val_7_2_reload_out_full_n;
output   wdw_val_7_2_reload_out_write;
output  [7:0] wdw_val_7_3_reload_out_din;
input   wdw_val_7_3_reload_out_full_n;
output   wdw_val_7_3_reload_out_write;
output  [7:0] wdw_val_7_4_reload_out_din;
input   wdw_val_7_4_reload_out_full_n;
output   wdw_val_7_4_reload_out_write;
output  [7:0] wdw_val_7_5_reload_out_din;
input   wdw_val_7_5_reload_out_full_n;
output   wdw_val_7_5_reload_out_write;
output  [7:0] wdw_val_7_6_reload_out_din;
input   wdw_val_7_6_reload_out_full_n;
output   wdw_val_7_6_reload_out_write;
output  [7:0] wdw_val_7_7_reload_out_din;
input   wdw_val_7_7_reload_out_full_n;
output   wdw_val_7_7_reload_out_write;
output  [7:0] wdw_val_7_8_reload_out_din;
input   wdw_val_7_8_reload_out_full_n;
output   wdw_val_7_8_reload_out_write;
output  [7:0] wdw_val_7_9_reload_out_din;
input   wdw_val_7_9_reload_out_full_n;
output   wdw_val_7_9_reload_out_write;
output  [7:0] wdw_val_8_0_reload_out_din;
input   wdw_val_8_0_reload_out_full_n;
output   wdw_val_8_0_reload_out_write;
output  [7:0] wdw_val_8_1_reload_out_din;
input   wdw_val_8_1_reload_out_full_n;
output   wdw_val_8_1_reload_out_write;
output  [7:0] wdw_val_8_2_reload_out_din;
input   wdw_val_8_2_reload_out_full_n;
output   wdw_val_8_2_reload_out_write;
output  [7:0] wdw_val_8_3_reload_out_din;
input   wdw_val_8_3_reload_out_full_n;
output   wdw_val_8_3_reload_out_write;
output  [7:0] wdw_val_8_4_reload_out_din;
input   wdw_val_8_4_reload_out_full_n;
output   wdw_val_8_4_reload_out_write;
output  [7:0] wdw_val_8_5_reload_out_din;
input   wdw_val_8_5_reload_out_full_n;
output   wdw_val_8_5_reload_out_write;
output  [7:0] wdw_val_8_6_reload_out_din;
input   wdw_val_8_6_reload_out_full_n;
output   wdw_val_8_6_reload_out_write;
output  [7:0] wdw_val_8_7_reload_out_din;
input   wdw_val_8_7_reload_out_full_n;
output   wdw_val_8_7_reload_out_write;
output  [7:0] wdw_val_8_8_reload_out_din;
input   wdw_val_8_8_reload_out_full_n;
output   wdw_val_8_8_reload_out_write;
output  [7:0] wdw_val_8_9_reload_out_din;
input   wdw_val_8_9_reload_out_full_n;
output   wdw_val_8_9_reload_out_write;
output  [7:0] wdw_val_9_0_reload_out_din;
input   wdw_val_9_0_reload_out_full_n;
output   wdw_val_9_0_reload_out_write;
output  [7:0] wdw_val_9_1_reload_out_din;
input   wdw_val_9_1_reload_out_full_n;
output   wdw_val_9_1_reload_out_write;
output  [7:0] wdw_val_9_2_reload_out_din;
input   wdw_val_9_2_reload_out_full_n;
output   wdw_val_9_2_reload_out_write;
output  [7:0] wdw_val_9_3_reload_out_din;
input   wdw_val_9_3_reload_out_full_n;
output   wdw_val_9_3_reload_out_write;
output  [7:0] wdw_val_9_4_reload_out_din;
input   wdw_val_9_4_reload_out_full_n;
output   wdw_val_9_4_reload_out_write;
output  [7:0] wdw_val_9_5_reload_out_din;
input   wdw_val_9_5_reload_out_full_n;
output   wdw_val_9_5_reload_out_write;
output  [7:0] wdw_val_9_6_reload_out_din;
input   wdw_val_9_6_reload_out_full_n;
output   wdw_val_9_6_reload_out_write;
output  [7:0] wdw_val_9_7_reload_out_din;
input   wdw_val_9_7_reload_out_full_n;
output   wdw_val_9_7_reload_out_write;
output  [7:0] wdw_val_9_9_reload_out_din;
input   wdw_val_9_9_reload_out_full_n;
output   wdw_val_9_9_reload_out_write;
output  [7:0] wdw_val_9_8_reload_out_din;
input   wdw_val_9_8_reload_out_full_n;
output   wdw_val_9_8_reload_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg heightloop_1_reload_read;
reg widthloop_1_reload_read;
reg p_neg392_i_i_i2_cast_reload_read;
reg p_neg392_i_i_i2_cast27809_reload_read;
reg p_neg392_i_i_i2_reload_read;
reg tmp_41_cast_reload_read;
reg tmp_41_reload_read;
reg img_2_data_stream_0_V_read;
reg p_neg392_i_i_i2_cast27810_reload_read;
reg img_3_data_stream_0_V_write;
reg wdw_val_0_0_reload_read;
reg wdw_val_0_1_reload_read;
reg wdw_val_0_2_reload_read;
reg wdw_val_0_3_reload_read;
reg wdw_val_0_4_reload_read;
reg wdw_val_0_5_reload_read;
reg wdw_val_0_6_reload_read;
reg wdw_val_0_7_reload_read;
reg wdw_val_0_8_reload_read;
reg wdw_val_0_9_reload_read;
reg wdw_val_1_0_reload_read;
reg wdw_val_1_1_reload_read;
reg wdw_val_1_2_reload_read;
reg wdw_val_1_3_reload_read;
reg wdw_val_1_4_reload_read;
reg wdw_val_1_5_reload_read;
reg wdw_val_1_6_reload_read;
reg wdw_val_1_7_reload_read;
reg wdw_val_1_8_reload_read;
reg wdw_val_1_9_reload_read;
reg wdw_val_2_0_reload_read;
reg wdw_val_2_1_reload_read;
reg wdw_val_2_2_reload_read;
reg wdw_val_2_3_reload_read;
reg wdw_val_2_4_reload_read;
reg wdw_val_2_5_reload_read;
reg wdw_val_2_6_reload_read;
reg wdw_val_2_7_reload_read;
reg wdw_val_2_8_reload_read;
reg wdw_val_2_9_reload_read;
reg wdw_val_3_0_reload_read;
reg wdw_val_3_1_reload_read;
reg wdw_val_3_2_reload_read;
reg wdw_val_3_3_reload_read;
reg wdw_val_3_4_reload_read;
reg wdw_val_3_5_reload_read;
reg wdw_val_3_6_reload_read;
reg wdw_val_3_7_reload_read;
reg wdw_val_3_8_reload_read;
reg wdw_val_3_9_reload_read;
reg wdw_val_4_0_reload_read;
reg wdw_val_4_1_reload_read;
reg wdw_val_4_2_reload_read;
reg wdw_val_4_3_reload_read;
reg wdw_val_4_4_reload_read;
reg wdw_val_4_5_reload_read;
reg wdw_val_4_6_reload_read;
reg wdw_val_4_7_reload_read;
reg wdw_val_4_8_reload_read;
reg wdw_val_4_9_reload_read;
reg wdw_val_5_0_reload_read;
reg wdw_val_5_1_reload_read;
reg wdw_val_5_2_reload_read;
reg wdw_val_5_3_reload_read;
reg wdw_val_5_4_reload_read;
reg wdw_val_5_5_reload_read;
reg wdw_val_5_6_reload_read;
reg wdw_val_5_7_reload_read;
reg wdw_val_5_8_reload_read;
reg wdw_val_5_9_reload_read;
reg wdw_val_6_0_reload_read;
reg wdw_val_6_1_reload_read;
reg wdw_val_6_2_reload_read;
reg wdw_val_6_3_reload_read;
reg wdw_val_6_4_reload_read;
reg wdw_val_6_5_reload_read;
reg wdw_val_6_6_reload_read;
reg wdw_val_6_7_reload_read;
reg wdw_val_6_8_reload_read;
reg wdw_val_6_9_reload_read;
reg wdw_val_7_0_reload_read;
reg wdw_val_7_1_reload_read;
reg wdw_val_7_2_reload_read;
reg wdw_val_7_3_reload_read;
reg wdw_val_7_4_reload_read;
reg wdw_val_7_5_reload_read;
reg wdw_val_7_6_reload_read;
reg wdw_val_7_7_reload_read;
reg wdw_val_7_8_reload_read;
reg wdw_val_7_9_reload_read;
reg wdw_val_8_0_reload_read;
reg wdw_val_8_1_reload_read;
reg wdw_val_8_2_reload_read;
reg wdw_val_8_3_reload_read;
reg wdw_val_8_4_reload_read;
reg wdw_val_8_5_reload_read;
reg wdw_val_8_6_reload_read;
reg wdw_val_8_7_reload_read;
reg wdw_val_8_8_reload_read;
reg wdw_val_8_9_reload_read;
reg wdw_val_9_0_reload_read;
reg wdw_val_9_1_reload_read;
reg wdw_val_9_2_reload_read;
reg wdw_val_9_3_reload_read;
reg wdw_val_9_4_reload_read;
reg wdw_val_9_5_reload_read;
reg wdw_val_9_6_reload_read;
reg wdw_val_9_7_reload_read;
reg wdw_val_9_9_reload_read;
reg wdw_val_9_8_reload_read;
reg heightloop_1_reload_out_write;
reg widthloop_1_reload_out_write;
reg p_neg392_i_i_i2_cast_reload_out_write;
reg p_neg392_i_i_i2_cast27809_reload_out_write;
reg p_neg392_i_i_i2_reload_out_write;
reg tmp_41_cast_reload_out_write;
reg tmp_41_reload_out_write;
reg p_neg392_i_i_i2_cast27810_reload_out_write;
reg wdw_val_0_0_reload_out_write;
reg wdw_val_0_1_reload_out_write;
reg wdw_val_0_2_reload_out_write;
reg wdw_val_0_3_reload_out_write;
reg wdw_val_0_4_reload_out_write;
reg wdw_val_0_5_reload_out_write;
reg wdw_val_0_6_reload_out_write;
reg wdw_val_0_7_reload_out_write;
reg wdw_val_0_8_reload_out_write;
reg wdw_val_0_9_reload_out_write;
reg wdw_val_1_0_reload_out_write;
reg wdw_val_1_1_reload_out_write;
reg wdw_val_1_2_reload_out_write;
reg wdw_val_1_3_reload_out_write;
reg wdw_val_1_4_reload_out_write;
reg wdw_val_1_5_reload_out_write;
reg wdw_val_1_6_reload_out_write;
reg wdw_val_1_7_reload_out_write;
reg wdw_val_1_8_reload_out_write;
reg wdw_val_1_9_reload_out_write;
reg wdw_val_2_0_reload_out_write;
reg wdw_val_2_1_reload_out_write;
reg wdw_val_2_2_reload_out_write;
reg wdw_val_2_3_reload_out_write;
reg wdw_val_2_4_reload_out_write;
reg wdw_val_2_5_reload_out_write;
reg wdw_val_2_6_reload_out_write;
reg wdw_val_2_7_reload_out_write;
reg wdw_val_2_8_reload_out_write;
reg wdw_val_2_9_reload_out_write;
reg wdw_val_3_0_reload_out_write;
reg wdw_val_3_1_reload_out_write;
reg wdw_val_3_2_reload_out_write;
reg wdw_val_3_3_reload_out_write;
reg wdw_val_3_4_reload_out_write;
reg wdw_val_3_5_reload_out_write;
reg wdw_val_3_6_reload_out_write;
reg wdw_val_3_7_reload_out_write;
reg wdw_val_3_8_reload_out_write;
reg wdw_val_3_9_reload_out_write;
reg wdw_val_4_0_reload_out_write;
reg wdw_val_4_1_reload_out_write;
reg wdw_val_4_2_reload_out_write;
reg wdw_val_4_3_reload_out_write;
reg wdw_val_4_4_reload_out_write;
reg wdw_val_4_5_reload_out_write;
reg wdw_val_4_6_reload_out_write;
reg wdw_val_4_7_reload_out_write;
reg wdw_val_4_8_reload_out_write;
reg wdw_val_4_9_reload_out_write;
reg wdw_val_5_0_reload_out_write;
reg wdw_val_5_1_reload_out_write;
reg wdw_val_5_2_reload_out_write;
reg wdw_val_5_3_reload_out_write;
reg wdw_val_5_4_reload_out_write;
reg wdw_val_5_5_reload_out_write;
reg wdw_val_5_6_reload_out_write;
reg wdw_val_5_7_reload_out_write;
reg wdw_val_5_8_reload_out_write;
reg wdw_val_5_9_reload_out_write;
reg wdw_val_6_0_reload_out_write;
reg wdw_val_6_1_reload_out_write;
reg wdw_val_6_2_reload_out_write;
reg wdw_val_6_3_reload_out_write;
reg wdw_val_6_4_reload_out_write;
reg wdw_val_6_5_reload_out_write;
reg wdw_val_6_6_reload_out_write;
reg wdw_val_6_7_reload_out_write;
reg wdw_val_6_8_reload_out_write;
reg wdw_val_6_9_reload_out_write;
reg wdw_val_7_0_reload_out_write;
reg wdw_val_7_1_reload_out_write;
reg wdw_val_7_2_reload_out_write;
reg wdw_val_7_3_reload_out_write;
reg wdw_val_7_4_reload_out_write;
reg wdw_val_7_5_reload_out_write;
reg wdw_val_7_6_reload_out_write;
reg wdw_val_7_7_reload_out_write;
reg wdw_val_7_8_reload_out_write;
reg wdw_val_7_9_reload_out_write;
reg wdw_val_8_0_reload_out_write;
reg wdw_val_8_1_reload_out_write;
reg wdw_val_8_2_reload_out_write;
reg wdw_val_8_3_reload_out_write;
reg wdw_val_8_4_reload_out_write;
reg wdw_val_8_5_reload_out_write;
reg wdw_val_8_6_reload_out_write;
reg wdw_val_8_7_reload_out_write;
reg wdw_val_8_8_reload_out_write;
reg wdw_val_8_9_reload_out_write;
reg wdw_val_9_0_reload_out_write;
reg wdw_val_9_1_reload_out_write;
reg wdw_val_9_2_reload_out_write;
reg wdw_val_9_3_reload_out_write;
reg wdw_val_9_4_reload_out_write;
reg wdw_val_9_5_reload_out_write;
reg wdw_val_9_6_reload_out_write;
reg wdw_val_9_7_reload_out_write;
reg wdw_val_9_9_reload_out_write;
reg wdw_val_9_8_reload_out_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm = 4'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_23;
reg   [10:0] p_027_0_i_i_i3_i_reg_2711;
reg    ap_sig_bdd_1343;
reg   [9:0] heightloop_1_reload_read_reg_7945;
reg   [10:0] widthloop_1_reload_read_reg_7950;
reg   [3:0] p_neg392_i_i_i2_cast_reload_rea_reg_7955;
reg   [10:0] tmp_41_reload_read_reg_7969;
wire   [11:0] tmp_s_fu_2722_p1;
wire   [10:0] tmp_1_fu_2726_p1;
wire   [10:0] y_4_5_cast_i_fu_2742_p1;
reg   [10:0] y_4_5_cast_i_reg_7991;
wire   [0:0] tmp_423_0_i_fu_2746_p2;
reg   [0:0] tmp_423_0_i_reg_7996;
wire   [0:0] tmp_423_0_1_i_fu_2752_p2;
reg   [0:0] tmp_423_0_1_i_reg_8001;
wire   [0:0] tmp_423_0_2_i_fu_2758_p2;
reg   [0:0] tmp_423_0_2_i_reg_8006;
wire   [0:0] tmp_423_0_3_i_fu_2764_p2;
reg   [0:0] tmp_423_0_3_i_reg_8011;
wire   [0:0] tmp_423_0_4_i_fu_2770_p2;
reg   [0:0] tmp_423_0_4_i_reg_8016;
wire   [0:0] tmp_423_0_5_i_fu_2776_p2;
reg   [0:0] tmp_423_0_5_i_reg_8021;
wire   [0:0] tmp_423_0_6_i_fu_2782_p2;
reg   [0:0] tmp_423_0_6_i_reg_8026;
wire   [0:0] tmp_423_0_7_i_fu_2788_p2;
reg   [0:0] tmp_423_0_7_i_reg_8031;
wire   [0:0] tmp_423_0_8_i_fu_2794_p2;
reg   [0:0] tmp_423_0_8_i_reg_8036;
wire   [0:0] tmp_423_0_9_i_fu_2800_p2;
reg   [0:0] tmp_423_0_9_i_reg_8041;
wire   [0:0] tmp_423_1_i_fu_2806_p2;
reg   [0:0] tmp_423_1_i_reg_8046;
wire   [0:0] tmp_423_1_1_i_fu_2812_p2;
reg   [0:0] tmp_423_1_1_i_reg_8051;
wire   [0:0] tmp_423_1_2_i_fu_2818_p2;
reg   [0:0] tmp_423_1_2_i_reg_8056;
wire   [0:0] tmp_423_1_3_i_fu_2824_p2;
reg   [0:0] tmp_423_1_3_i_reg_8061;
wire   [0:0] tmp_423_1_4_i_fu_2830_p2;
reg   [0:0] tmp_423_1_4_i_reg_8066;
wire   [0:0] tmp_423_1_5_i_fu_2836_p2;
reg   [0:0] tmp_423_1_5_i_reg_8071;
wire   [0:0] tmp_423_1_6_i_fu_2842_p2;
reg   [0:0] tmp_423_1_6_i_reg_8076;
wire   [0:0] tmp_423_1_7_i_fu_2848_p2;
reg   [0:0] tmp_423_1_7_i_reg_8081;
wire   [0:0] tmp_423_1_8_i_fu_2854_p2;
reg   [0:0] tmp_423_1_8_i_reg_8086;
wire   [0:0] tmp_423_1_9_i_fu_2860_p2;
reg   [0:0] tmp_423_1_9_i_reg_8091;
wire   [0:0] tmp_423_2_i_fu_2866_p2;
reg   [0:0] tmp_423_2_i_reg_8096;
wire   [0:0] tmp_423_2_1_i_fu_2872_p2;
reg   [0:0] tmp_423_2_1_i_reg_8101;
wire   [0:0] tmp_423_2_2_i_fu_2878_p2;
reg   [0:0] tmp_423_2_2_i_reg_8106;
wire   [0:0] tmp_423_2_3_i_fu_2884_p2;
reg   [0:0] tmp_423_2_3_i_reg_8111;
wire   [0:0] tmp_423_2_4_i_fu_2890_p2;
reg   [0:0] tmp_423_2_4_i_reg_8116;
wire   [0:0] tmp_423_2_5_i_fu_2896_p2;
reg   [0:0] tmp_423_2_5_i_reg_8121;
wire   [0:0] tmp_423_2_6_i_fu_2902_p2;
reg   [0:0] tmp_423_2_6_i_reg_8126;
wire   [0:0] tmp_423_2_7_i_fu_2908_p2;
reg   [0:0] tmp_423_2_7_i_reg_8131;
wire   [0:0] tmp_423_2_8_i_fu_2914_p2;
reg   [0:0] tmp_423_2_8_i_reg_8136;
wire   [0:0] tmp_423_2_9_i_fu_2920_p2;
reg   [0:0] tmp_423_2_9_i_reg_8141;
wire   [0:0] tmp_423_3_i_fu_2926_p2;
reg   [0:0] tmp_423_3_i_reg_8146;
wire   [0:0] tmp_423_3_1_i_fu_2932_p2;
reg   [0:0] tmp_423_3_1_i_reg_8151;
wire   [0:0] tmp_423_3_2_i_fu_2938_p2;
reg   [0:0] tmp_423_3_2_i_reg_8156;
wire   [0:0] tmp_423_3_3_i_fu_2944_p2;
reg   [0:0] tmp_423_3_3_i_reg_8161;
wire   [0:0] tmp_423_3_4_i_fu_2950_p2;
reg   [0:0] tmp_423_3_4_i_reg_8166;
wire   [0:0] tmp_423_3_5_i_fu_2956_p2;
reg   [0:0] tmp_423_3_5_i_reg_8171;
wire   [0:0] tmp_423_3_6_i_fu_2962_p2;
reg   [0:0] tmp_423_3_6_i_reg_8176;
wire   [0:0] tmp_423_3_7_i_fu_2968_p2;
reg   [0:0] tmp_423_3_7_i_reg_8181;
wire   [0:0] tmp_423_3_8_i_fu_2974_p2;
reg   [0:0] tmp_423_3_8_i_reg_8186;
wire   [0:0] tmp_423_3_9_i_fu_2980_p2;
reg   [0:0] tmp_423_3_9_i_reg_8191;
wire   [0:0] tmp_423_4_i_fu_2986_p2;
reg   [0:0] tmp_423_4_i_reg_8196;
wire   [0:0] tmp_423_4_1_i_fu_2992_p2;
reg   [0:0] tmp_423_4_1_i_reg_8201;
wire   [0:0] tmp_423_4_2_i_fu_2998_p2;
reg   [0:0] tmp_423_4_2_i_reg_8206;
wire   [0:0] tmp_423_4_3_i_fu_3004_p2;
reg   [0:0] tmp_423_4_3_i_reg_8211;
wire   [0:0] tmp_423_4_4_i_fu_3010_p2;
reg   [0:0] tmp_423_4_4_i_reg_8216;
wire   [0:0] tmp_423_4_5_i_fu_3016_p2;
reg   [0:0] tmp_423_4_5_i_reg_8221;
wire   [0:0] tmp_423_4_6_i_fu_3022_p2;
reg   [0:0] tmp_423_4_6_i_reg_8226;
wire   [0:0] tmp_423_4_7_i_fu_3028_p2;
reg   [0:0] tmp_423_4_7_i_reg_8231;
wire   [0:0] tmp_423_4_8_i_fu_3034_p2;
reg   [0:0] tmp_423_4_8_i_reg_8236;
wire   [0:0] tmp_423_4_9_i_fu_3040_p2;
reg   [0:0] tmp_423_4_9_i_reg_8241;
wire   [0:0] tmp_423_5_i_fu_3046_p2;
reg   [0:0] tmp_423_5_i_reg_8246;
wire   [0:0] tmp_423_5_1_i_fu_3052_p2;
reg   [0:0] tmp_423_5_1_i_reg_8251;
wire   [0:0] tmp_423_5_2_i_fu_3058_p2;
reg   [0:0] tmp_423_5_2_i_reg_8256;
wire   [0:0] tmp_423_5_3_i_fu_3064_p2;
reg   [0:0] tmp_423_5_3_i_reg_8261;
wire   [0:0] tmp_423_5_4_i_fu_3070_p2;
reg   [0:0] tmp_423_5_4_i_reg_8266;
wire   [0:0] tmp_423_5_5_i_fu_3076_p2;
reg   [0:0] tmp_423_5_5_i_reg_8271;
wire   [0:0] tmp_423_5_6_i_fu_3082_p2;
reg   [0:0] tmp_423_5_6_i_reg_8276;
wire   [0:0] tmp_423_5_7_i_fu_3088_p2;
reg   [0:0] tmp_423_5_7_i_reg_8281;
wire   [0:0] tmp_423_5_8_i_fu_3094_p2;
reg   [0:0] tmp_423_5_8_i_reg_8286;
wire   [0:0] tmp_423_5_9_i_fu_3100_p2;
reg   [0:0] tmp_423_5_9_i_reg_8291;
wire   [0:0] tmp_423_6_i_fu_3106_p2;
reg   [0:0] tmp_423_6_i_reg_8296;
wire   [0:0] tmp_423_6_1_i_fu_3112_p2;
reg   [0:0] tmp_423_6_1_i_reg_8301;
wire   [0:0] tmp_423_6_2_i_fu_3118_p2;
reg   [0:0] tmp_423_6_2_i_reg_8306;
wire   [0:0] tmp_423_6_3_i_fu_3124_p2;
reg   [0:0] tmp_423_6_3_i_reg_8311;
wire   [0:0] tmp_423_6_4_i_fu_3130_p2;
reg   [0:0] tmp_423_6_4_i_reg_8316;
wire   [0:0] tmp_423_6_5_i_fu_3136_p2;
reg   [0:0] tmp_423_6_5_i_reg_8321;
wire   [0:0] tmp_423_6_6_i_fu_3142_p2;
reg   [0:0] tmp_423_6_6_i_reg_8326;
wire   [0:0] tmp_423_6_7_i_fu_3148_p2;
reg   [0:0] tmp_423_6_7_i_reg_8331;
wire   [0:0] tmp_423_6_8_i_fu_3154_p2;
reg   [0:0] tmp_423_6_8_i_reg_8336;
wire   [0:0] tmp_423_6_9_i_fu_3160_p2;
reg   [0:0] tmp_423_6_9_i_reg_8341;
wire   [0:0] tmp_423_7_i_fu_3166_p2;
reg   [0:0] tmp_423_7_i_reg_8346;
wire   [0:0] tmp_423_7_1_i_fu_3172_p2;
reg   [0:0] tmp_423_7_1_i_reg_8351;
wire   [0:0] tmp_423_7_2_i_fu_3178_p2;
reg   [0:0] tmp_423_7_2_i_reg_8356;
wire   [0:0] tmp_423_7_3_i_fu_3184_p2;
reg   [0:0] tmp_423_7_3_i_reg_8361;
wire   [0:0] tmp_423_7_4_i_fu_3190_p2;
reg   [0:0] tmp_423_7_4_i_reg_8366;
wire   [0:0] tmp_423_7_5_i_fu_3196_p2;
reg   [0:0] tmp_423_7_5_i_reg_8371;
wire   [0:0] tmp_423_7_6_i_fu_3202_p2;
reg   [0:0] tmp_423_7_6_i_reg_8376;
wire   [0:0] tmp_423_7_7_i_fu_3208_p2;
reg   [0:0] tmp_423_7_7_i_reg_8381;
wire   [0:0] tmp_423_7_8_i_fu_3214_p2;
reg   [0:0] tmp_423_7_8_i_reg_8386;
wire   [0:0] tmp_423_7_9_i_fu_3220_p2;
reg   [0:0] tmp_423_7_9_i_reg_8391;
wire   [0:0] tmp_423_8_i_fu_3226_p2;
reg   [0:0] tmp_423_8_i_reg_8396;
wire   [0:0] tmp_423_8_1_i_fu_3232_p2;
reg   [0:0] tmp_423_8_1_i_reg_8401;
wire   [0:0] tmp_423_8_2_i_fu_3238_p2;
reg   [0:0] tmp_423_8_2_i_reg_8406;
wire   [0:0] tmp_423_8_3_i_fu_3244_p2;
reg   [0:0] tmp_423_8_3_i_reg_8411;
wire   [0:0] tmp_423_8_4_i_fu_3250_p2;
reg   [0:0] tmp_423_8_4_i_reg_8416;
wire   [0:0] tmp_423_8_5_i_fu_3256_p2;
reg   [0:0] tmp_423_8_5_i_reg_8421;
wire   [0:0] tmp_423_8_6_i_fu_3262_p2;
reg   [0:0] tmp_423_8_6_i_reg_8426;
wire   [0:0] tmp_423_8_7_i_fu_3268_p2;
reg   [0:0] tmp_423_8_7_i_reg_8431;
wire   [0:0] tmp_423_8_8_i_fu_3274_p2;
reg   [0:0] tmp_423_8_8_i_reg_8436;
wire   [0:0] tmp_423_8_9_i_fu_3280_p2;
reg   [0:0] tmp_423_8_9_i_reg_8441;
wire   [0:0] tmp_423_9_i_fu_3286_p2;
reg   [0:0] tmp_423_9_i_reg_8446;
wire   [0:0] tmp_423_9_1_i_fu_3292_p2;
reg   [0:0] tmp_423_9_1_i_reg_8451;
wire   [0:0] tmp_423_9_2_i_fu_3298_p2;
reg   [0:0] tmp_423_9_2_i_reg_8456;
wire   [0:0] tmp_423_9_3_i_fu_3304_p2;
reg   [0:0] tmp_423_9_3_i_reg_8461;
wire   [0:0] tmp_423_9_4_i_fu_3310_p2;
reg   [0:0] tmp_423_9_4_i_reg_8466;
wire   [0:0] tmp_423_9_5_i_fu_3316_p2;
reg   [0:0] tmp_423_9_5_i_reg_8471;
wire   [0:0] tmp_423_9_6_i_fu_3322_p2;
reg   [0:0] tmp_423_9_6_i_reg_8476;
wire   [0:0] tmp_423_9_7_i_fu_3328_p2;
reg   [0:0] tmp_423_9_7_i_reg_8481;
wire   [0:0] tmp_423_9_8_i_fu_3334_p2;
reg   [0:0] tmp_423_9_8_i_reg_8486;
wire   [0:0] tmp_423_9_9_i_fu_3340_p2;
reg   [0:0] tmp_423_9_9_i_reg_8491;
wire   [3:0] tmp_fu_3346_p1;
reg   [3:0] tmp_reg_8496;
wire   [3:0] tmp_96_fu_3350_p1;
reg   [3:0] tmp_96_reg_8507;
wire   [3:0] tmp_98_fu_3354_p1;
reg   [3:0] tmp_98_reg_8512;
wire   [0:0] exitcond1_fu_3362_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_1573;
wire   [9:0] i_V_fu_3367_p2;
reg   [9:0] i_V_reg_8523;
wire   [0:0] tmp_75_i_fu_3373_p2;
reg   [0:0] tmp_75_i_reg_8528;
wire   [0:0] tmp_224_not_i_fu_3378_p2;
reg   [0:0] tmp_224_not_i_reg_8532;
wire   [0:0] tmp_252_i_fu_3384_p2;
reg   [0:0] tmp_252_i_reg_8537;
wire   [0:0] tmp_329_i_fu_3390_p2;
reg   [0:0] tmp_329_i_reg_8542;
wire   [0:0] tmp_329_5_i_fu_3396_p2;
reg   [0:0] tmp_329_5_i_reg_8546;
wire   [0:0] tmp_329_6_i_fu_3401_p2;
reg   [0:0] tmp_329_6_i_reg_8550;
wire   [0:0] tmp_329_7_i_fu_3407_p2;
reg   [0:0] tmp_329_7_i_reg_8554;
wire   [0:0] tmp_329_8_i_fu_3413_p2;
reg   [0:0] tmp_329_8_i_reg_8558;
wire   [0:0] tmp_329_9_i_fu_3419_p2;
reg   [0:0] tmp_329_9_i_reg_8562;
wire   [0:0] tmp_3881_i_fu_3425_p2;
reg   [0:0] tmp_3881_i_reg_8566;
wire   [3:0] row_assign_19_i_fu_3452_p2;
reg   [3:0] row_assign_19_i_reg_8580;
wire   [3:0] row_assign_19_1_t_i_fu_3479_p2;
reg   [3:0] row_assign_19_1_t_i_reg_8585;
wire   [3:0] row_assign_19_2_t_i_fu_3506_p2;
reg   [3:0] row_assign_19_2_t_i_reg_8590;
wire   [3:0] row_assign_19_3_t_i_fu_3533_p2;
reg   [3:0] row_assign_19_3_t_i_reg_8595;
wire   [3:0] row_assign_19_4_t_i_fu_3560_p2;
reg   [3:0] row_assign_19_4_t_i_reg_8600;
wire   [3:0] row_assign_19_5_t_i_fu_3587_p2;
reg   [3:0] row_assign_19_5_t_i_reg_8605;
wire   [3:0] row_assign_19_6_t_i_fu_3614_p2;
reg   [3:0] row_assign_19_6_t_i_reg_8610;
wire   [3:0] row_assign_19_7_t_i_fu_3641_p2;
reg   [3:0] row_assign_19_7_t_i_reg_8615;
wire   [3:0] row_assign_19_8_t_i_fu_3668_p2;
reg   [3:0] row_assign_19_8_t_i_reg_8620;
wire   [3:0] row_assign_19_9_t_i_fu_3731_p2;
reg   [3:0] row_assign_19_9_t_i_reg_8625;
wire   [0:0] exitcond_fu_3740_p2;
reg   [0:0] exitcond_reg_8630;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_bdd_1627;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it1;
reg   [0:0] or_cond_i_i_i_i3_i_reg_8644;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1;
reg    ap_sig_bdd_1651;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg    ap_reg_ppiten_pp0_it34 = 1'b0;
reg    ap_reg_ppiten_pp0_it35 = 1'b0;
reg    ap_reg_ppiten_pp0_it36 = 1'b0;
reg    ap_reg_ppiten_pp0_it37 = 1'b0;
reg    ap_reg_ppiten_pp0_it38 = 1'b0;
reg    ap_reg_ppiten_pp0_it39 = 1'b0;
reg    ap_reg_ppiten_pp0_it40 = 1'b0;
reg    ap_reg_ppiten_pp0_it41 = 1'b0;
reg    ap_reg_ppiten_pp0_it42 = 1'b0;
reg    ap_reg_ppiten_pp0_it43 = 1'b0;
reg    ap_reg_ppiten_pp0_it44 = 1'b0;
reg    ap_reg_ppiten_pp0_it45 = 1'b0;
reg    ap_reg_ppiten_pp0_it46 = 1'b0;
reg    ap_reg_ppiten_pp0_it47 = 1'b0;
reg    ap_reg_ppiten_pp0_it48 = 1'b0;
reg    ap_reg_ppiten_pp0_it49 = 1'b0;
reg    ap_reg_ppiten_pp0_it50 = 1'b0;
reg    ap_reg_ppiten_pp0_it51 = 1'b0;
reg    ap_reg_ppiten_pp0_it52 = 1'b0;
reg    ap_reg_ppiten_pp0_it53 = 1'b0;
reg    ap_reg_ppiten_pp0_it54 = 1'b0;
reg    ap_reg_ppiten_pp0_it55 = 1'b0;
reg    ap_reg_ppiten_pp0_it56 = 1'b0;
reg    ap_reg_ppiten_pp0_it57 = 1'b0;
reg    ap_reg_ppiten_pp0_it58 = 1'b0;
reg    ap_reg_ppiten_pp0_it59 = 1'b0;
reg    ap_reg_ppiten_pp0_it60 = 1'b0;
reg    ap_reg_ppiten_pp0_it61 = 1'b0;
reg   [0:0] or_cond_i_i_i3_i_reg_8668;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it61;
reg    ap_sig_bdd_1779;
reg    ap_reg_ppiten_pp0_it62 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it8;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it9;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it10;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it11;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it12;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it13;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it14;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it15;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it16;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it17;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it18;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it19;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it20;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it21;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it22;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it23;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it24;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it25;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it26;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it27;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it28;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it29;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it30;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it31;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it32;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it33;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it34;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it35;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it36;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it37;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it38;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it39;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it40;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it41;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it42;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it43;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it44;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it45;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it46;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it47;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it48;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it49;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it50;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it51;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it52;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it53;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it54;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8630_pp0_it55;
wire   [10:0] j_V_fu_3745_p2;
wire   [10:0] tmp_137_fu_3763_p1;
reg   [10:0] tmp_137_reg_8639;
wire   [0:0] or_cond_i_i_i_i3_i_fu_3786_p2;
reg   [0:0] tmp_139_reg_8649;
wire   [0:0] brmerge6_i_fu_3800_p2;
reg   [0:0] brmerge6_i_reg_8654;
reg   [0:0] ap_reg_ppstg_brmerge6_i_reg_8654_pp0_it1;
wire   [0:0] or_cond_i_i_i3_i_fu_3805_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it12;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it13;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it14;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it15;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it16;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it17;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it18;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it19;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it20;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it21;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it22;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it23;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it24;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it25;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it26;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it27;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it28;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it29;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it30;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it31;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it32;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it33;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it34;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it35;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it36;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it37;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it38;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it39;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it40;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it41;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it42;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it43;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it44;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it45;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it46;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it47;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it48;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it49;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it50;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it51;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it52;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it53;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it54;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it55;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it56;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it57;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it58;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it59;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it60;
reg   [10:0] k_buf_0_val_10_i_addr_reg_8672;
wire   [3:0] col_assign_5_t_i_fu_3840_p2;
reg   [3:0] col_assign_5_t_i_reg_8678;
reg   [10:0] k_buf_0_val_11_i_addr_reg_8692;
reg   [10:0] k_buf_0_val_12_i_addr_reg_8698;
reg   [10:0] k_buf_0_val_13_i_addr_reg_8704;
reg   [10:0] k_buf_0_val_14_i_addr_reg_8710;
reg   [10:0] k_buf_0_val_15_i_addr_reg_8716;
reg   [10:0] k_buf_0_val_16_i_addr_reg_8722;
reg   [10:0] k_buf_0_val_17_i_addr_reg_8728;
reg   [10:0] k_buf_0_val_18_i_addr_reg_8734;
reg   [10:0] k_buf_0_val_19_i_addr_reg_8740;
reg   [7:0] src_kernel_win_0_val_9_7_3_reg_8746;
reg   [7:0] src_kernel_win_0_val_9_6_3_reg_8751;
reg   [7:0] src_kernel_win_0_val_9_5_3_reg_8757;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_5_3_reg_8757_pp0_it3;
reg   [7:0] src_kernel_win_0_val_9_4_3_reg_8763;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_4_3_reg_8763_pp0_it3;
reg   [7:0] src_kernel_win_0_val_9_3_2_reg_8769;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_3_2_reg_8769_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_3_2_reg_8769_pp0_it4;
reg   [7:0] src_kernel_win_0_val_9_2_1_reg_8775;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_1_reg_8775_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_1_reg_8775_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_1_reg_8775_pp0_it5;
wire   [7:0] src_kernel_win_0_val_0_0_fu_4291_p3;
reg   [7:0] src_kernel_win_0_val_0_0_reg_8781;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it48;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it49;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it50;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it54;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it55;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it56;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it59;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it60;
wire   [7:0] src_kernel_win_0_val_1_0_fu_4323_p3;
reg   [7:0] src_kernel_win_0_val_1_0_reg_8788;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it48;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it49;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it50;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it54;
wire   [7:0] src_kernel_win_0_val_2_0_fu_4355_p3;
reg   [7:0] src_kernel_win_0_val_2_0_reg_8795;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it48;
wire   [7:0] src_kernel_win_0_val_3_0_fu_4387_p3;
reg   [7:0] src_kernel_win_0_val_3_0_reg_8802;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it42;
wire   [7:0] src_kernel_win_0_val_4_0_fu_4419_p3;
reg   [7:0] src_kernel_win_0_val_4_0_reg_8809;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it36;
wire   [7:0] src_kernel_win_0_val_5_0_fu_4451_p3;
reg   [7:0] src_kernel_win_0_val_5_0_reg_8816;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it30;
wire   [7:0] src_kernel_win_0_val_6_0_fu_4483_p3;
reg   [7:0] src_kernel_win_0_val_6_0_reg_8823;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it24;
wire   [7:0] src_kernel_win_0_val_7_0_fu_4515_p3;
reg   [7:0] src_kernel_win_0_val_7_0_reg_8830;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it18;
wire   [7:0] src_kernel_win_0_val_8_0_fu_4547_p3;
reg   [7:0] src_kernel_win_0_val_8_0_reg_8837;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it12;
wire   [7:0] src_kernel_win_0_val_9_0_fu_4579_p3;
reg   [7:0] src_kernel_win_0_val_9_0_reg_8844;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8844_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8844_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8844_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8844_pp0_it6;
reg   [7:0] src_kernel_win_0_val_9_1_lo_3_reg_8850;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_3_reg_8850_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_3_reg_8850_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_3_reg_8850_pp0_it5;
wire   [7:0] p_059_i_i_i181_3_0_1_i_fu_4613_p3;
reg   [7:0] p_059_i_i_i181_3_0_1_i_reg_8856;
wire   [0:0] tmp_432_0_2_i_fu_4620_p2;
reg   [0:0] tmp_432_0_2_i_reg_8862;
wire   [7:0] p_059_i_i_i181_3_0_3_i_fu_4697_p3;
reg   [7:0] p_059_i_i_i181_3_0_3_i_reg_8867;
wire   [7:0] p_059_i_i_i181_3_0_4_i_fu_4714_p3;
reg   [7:0] p_059_i_i_i181_3_0_4_i_reg_8874;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_4_fu_4725_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_4_reg_8879;
wire   [7:0] p_059_i_i_i181_3_0_6_i_fu_4749_p3;
reg   [7:0] p_059_i_i_i181_3_0_6_i_reg_8884;
wire   [0:0] tmp_432_0_7_i_fu_4756_p2;
reg   [0:0] tmp_432_0_7_i_reg_8890;
wire   [7:0] p_059_i_i_i181_3_0_8_i_fu_4784_p3;
reg   [7:0] p_059_i_i_i181_3_0_8_i_reg_8895;
wire   [7:0] p_059_i_i_i181_3_0_9_i_fu_4801_p3;
reg   [7:0] p_059_i_i_i181_3_0_9_i_reg_8902;
reg   [7:0] src_kernel_win_0_val_8_1_lo_3_reg_8909;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8909_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8909_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8909_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8909_pp0_it12;
reg   [7:0] src_kernel_win_0_val_8_2_lo_3_reg_8915;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_3_reg_8915_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_3_reg_8915_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_3_reg_8915_pp0_it11;
reg   [7:0] src_kernel_win_0_val_8_3_lo_3_reg_8921;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_3_reg_8921_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_3_reg_8921_pp0_it10;
reg   [7:0] src_kernel_win_0_val_8_4_lo_3_reg_8927;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_3_reg_8927_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_3_reg_8927_pp0_it10;
reg   [7:0] src_kernel_win_0_val_8_5_lo_3_reg_8933;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_3_reg_8933_pp0_it9;
reg   [7:0] src_kernel_win_0_val_8_6_lo_3_reg_8939;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_3_reg_8939_pp0_it9;
reg   [7:0] src_kernel_win_0_val_8_7_lo_3_reg_8945;
wire   [7:0] p_059_i_i_i181_3_1_i_fu_4846_p3;
reg   [7:0] p_059_i_i_i181_3_1_i_reg_8951;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_fu_4858_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_reg_8956;
wire   [7:0] p_059_i_i_i181_3_1_2_i_fu_4951_p3;
reg   [7:0] p_059_i_i_i181_3_1_2_i_reg_8961;
wire   [0:0] tmp_432_1_3_i_fu_4958_p2;
reg   [0:0] tmp_432_1_3_i_reg_8967;
wire   [7:0] p_059_i_i_i181_3_1_4_i_fu_4986_p3;
reg   [7:0] p_059_i_i_i181_3_1_4_i_reg_8972;
wire   [7:0] p_059_i_i_i181_3_1_5_i_fu_5003_p3;
reg   [7:0] p_059_i_i_i181_3_1_5_i_reg_8979;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_14_fu_5014_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_14_reg_8984;
wire   [7:0] p_059_i_i_i181_3_1_7_i_fu_5038_p3;
reg   [7:0] p_059_i_i_i181_3_1_7_i_reg_8989;
wire   [0:0] tmp_432_1_8_i_fu_5045_p2;
reg   [0:0] tmp_432_1_8_i_reg_8995;
wire   [7:0] p_059_i_i_i181_3_1_9_i_fu_5073_p3;
reg   [7:0] p_059_i_i_i181_3_1_9_i_reg_9000;
reg   [7:0] src_kernel_win_0_val_7_1_lo_3_reg_9007;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_9007_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_9007_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_9007_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_9007_pp0_it18;
reg   [7:0] src_kernel_win_0_val_7_2_lo_3_reg_9013;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_3_reg_9013_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_3_reg_9013_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_3_reg_9013_pp0_it17;
reg   [7:0] src_kernel_win_0_val_7_3_lo_3_reg_9019;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_3_reg_9019_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_3_reg_9019_pp0_it16;
reg   [7:0] src_kernel_win_0_val_7_4_lo_3_reg_9025;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_3_reg_9025_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_3_reg_9025_pp0_it16;
reg   [7:0] src_kernel_win_0_val_7_5_lo_3_reg_9031;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_3_reg_9031_pp0_it15;
reg   [7:0] src_kernel_win_0_val_7_6_lo_3_reg_9037;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_3_reg_9037_pp0_it15;
reg   [7:0] src_kernel_win_0_val_7_7_lo_3_reg_9043;
wire   [7:0] p_059_i_i_i181_3_2_i_fu_5119_p3;
reg   [7:0] p_059_i_i_i181_3_2_i_reg_9049;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_19_fu_5131_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_19_reg_9054;
wire   [7:0] p_059_i_i_i181_3_2_2_i_fu_5224_p3;
reg   [7:0] p_059_i_i_i181_3_2_2_i_reg_9059;
wire   [0:0] tmp_432_2_3_i_fu_5231_p2;
reg   [0:0] tmp_432_2_3_i_reg_9065;
wire   [7:0] p_059_i_i_i181_3_2_4_i_fu_5259_p3;
reg   [7:0] p_059_i_i_i181_3_2_4_i_reg_9070;
wire   [7:0] p_059_i_i_i181_3_2_5_i_fu_5276_p3;
reg   [7:0] p_059_i_i_i181_3_2_5_i_reg_9077;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_24_fu_5287_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_24_reg_9082;
wire   [7:0] p_059_i_i_i181_3_2_7_i_fu_5311_p3;
reg   [7:0] p_059_i_i_i181_3_2_7_i_reg_9087;
wire   [0:0] tmp_432_2_8_i_fu_5318_p2;
reg   [0:0] tmp_432_2_8_i_reg_9093;
wire   [7:0] p_059_i_i_i181_3_2_9_i_fu_5346_p3;
reg   [7:0] p_059_i_i_i181_3_2_9_i_reg_9098;
reg   [7:0] src_kernel_win_0_val_6_1_lo_3_reg_9105;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9105_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9105_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9105_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9105_pp0_it24;
reg   [7:0] src_kernel_win_0_val_6_2_lo_3_reg_9111;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_3_reg_9111_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_3_reg_9111_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_3_reg_9111_pp0_it23;
reg   [7:0] src_kernel_win_0_val_6_3_lo_3_reg_9117;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_3_reg_9117_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_3_reg_9117_pp0_it22;
reg   [7:0] src_kernel_win_0_val_6_4_lo_3_reg_9123;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_3_reg_9123_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_3_reg_9123_pp0_it22;
reg   [7:0] src_kernel_win_0_val_6_5_lo_3_reg_9129;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_3_reg_9129_pp0_it21;
reg   [7:0] src_kernel_win_0_val_6_6_lo_3_reg_9135;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_3_reg_9135_pp0_it21;
reg   [7:0] src_kernel_win_0_val_6_7_lo_3_reg_9141;
wire   [7:0] p_059_i_i_i181_3_3_i_fu_5392_p3;
reg   [7:0] p_059_i_i_i181_3_3_i_reg_9147;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_29_fu_5404_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_29_reg_9152;
wire   [7:0] p_059_i_i_i181_3_3_2_i_fu_5497_p3;
reg   [7:0] p_059_i_i_i181_3_3_2_i_reg_9157;
wire   [0:0] tmp_432_3_3_i_fu_5504_p2;
reg   [0:0] tmp_432_3_3_i_reg_9163;
wire   [7:0] p_059_i_i_i181_3_3_4_i_fu_5532_p3;
reg   [7:0] p_059_i_i_i181_3_3_4_i_reg_9168;
wire   [7:0] p_059_i_i_i181_3_3_5_i_fu_5549_p3;
reg   [7:0] p_059_i_i_i181_3_3_5_i_reg_9175;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_34_fu_5560_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_34_reg_9180;
wire   [7:0] p_059_i_i_i181_3_3_7_i_fu_5584_p3;
reg   [7:0] p_059_i_i_i181_3_3_7_i_reg_9185;
wire   [0:0] tmp_432_3_8_i_fu_5591_p2;
reg   [0:0] tmp_432_3_8_i_reg_9191;
wire   [7:0] p_059_i_i_i181_3_3_9_i_fu_5619_p3;
reg   [7:0] p_059_i_i_i181_3_3_9_i_reg_9196;
reg   [7:0] src_kernel_win_0_val_5_1_lo_3_reg_9203;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9203_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9203_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9203_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9203_pp0_it30;
reg   [7:0] src_kernel_win_0_val_5_2_lo_3_reg_9209;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_3_reg_9209_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_3_reg_9209_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_3_reg_9209_pp0_it29;
reg   [7:0] src_kernel_win_0_val_5_3_lo_3_reg_9215;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_3_reg_9215_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_3_reg_9215_pp0_it28;
reg   [7:0] src_kernel_win_0_val_5_4_lo_3_reg_9221;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_3_reg_9221_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_3_reg_9221_pp0_it28;
reg   [7:0] src_kernel_win_0_val_5_5_lo_3_reg_9227;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_3_reg_9227_pp0_it27;
reg   [7:0] src_kernel_win_0_val_5_6_lo_3_reg_9233;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_3_reg_9233_pp0_it27;
reg   [7:0] src_kernel_win_0_val_5_7_lo_3_reg_9239;
wire   [7:0] p_059_i_i_i181_3_4_i_fu_5665_p3;
reg   [7:0] p_059_i_i_i181_3_4_i_reg_9245;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_39_fu_5677_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_39_reg_9250;
wire   [7:0] p_059_i_i_i181_3_4_2_i_fu_5770_p3;
reg   [7:0] p_059_i_i_i181_3_4_2_i_reg_9255;
wire   [0:0] tmp_432_4_3_i_fu_5777_p2;
reg   [0:0] tmp_432_4_3_i_reg_9261;
wire   [7:0] p_059_i_i_i181_3_4_4_i_fu_5805_p3;
reg   [7:0] p_059_i_i_i181_3_4_4_i_reg_9266;
wire   [7:0] p_059_i_i_i181_3_4_5_i_fu_5822_p3;
reg   [7:0] p_059_i_i_i181_3_4_5_i_reg_9273;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_44_fu_5833_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_44_reg_9278;
wire   [7:0] p_059_i_i_i181_3_4_7_i_fu_5857_p3;
reg   [7:0] p_059_i_i_i181_3_4_7_i_reg_9283;
wire   [0:0] tmp_432_4_8_i_fu_5864_p2;
reg   [0:0] tmp_432_4_8_i_reg_9289;
wire   [7:0] p_059_i_i_i181_3_4_9_i_fu_5892_p3;
reg   [7:0] p_059_i_i_i181_3_4_9_i_reg_9294;
reg   [7:0] src_kernel_win_0_val_4_1_lo_3_reg_9301;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9301_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9301_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9301_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9301_pp0_it36;
reg   [7:0] src_kernel_win_0_val_4_2_lo_3_reg_9307;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_3_reg_9307_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_3_reg_9307_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_3_reg_9307_pp0_it35;
reg   [7:0] src_kernel_win_0_val_4_3_lo_3_reg_9313;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_3_reg_9313_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_3_reg_9313_pp0_it34;
reg   [7:0] src_kernel_win_0_val_4_4_lo_3_reg_9319;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_3_reg_9319_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_3_reg_9319_pp0_it34;
reg   [7:0] src_kernel_win_0_val_4_5_lo_3_reg_9325;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_3_reg_9325_pp0_it33;
reg   [7:0] src_kernel_win_0_val_4_6_lo_3_reg_9331;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_3_reg_9331_pp0_it33;
reg   [7:0] src_kernel_win_0_val_4_7_lo_3_reg_9337;
wire   [7:0] p_059_i_i_i181_3_5_i_fu_5938_p3;
reg   [7:0] p_059_i_i_i181_3_5_i_reg_9343;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_49_fu_5950_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_49_reg_9348;
wire   [7:0] p_059_i_i_i181_3_5_2_i_fu_6043_p3;
reg   [7:0] p_059_i_i_i181_3_5_2_i_reg_9353;
wire   [0:0] tmp_432_5_3_i_fu_6050_p2;
reg   [0:0] tmp_432_5_3_i_reg_9359;
wire   [7:0] p_059_i_i_i181_3_5_4_i_fu_6078_p3;
reg   [7:0] p_059_i_i_i181_3_5_4_i_reg_9364;
wire   [7:0] p_059_i_i_i181_3_5_5_i_fu_6095_p3;
reg   [7:0] p_059_i_i_i181_3_5_5_i_reg_9371;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_54_fu_6106_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_54_reg_9376;
wire   [7:0] p_059_i_i_i181_3_5_7_i_fu_6130_p3;
reg   [7:0] p_059_i_i_i181_3_5_7_i_reg_9381;
wire   [0:0] tmp_432_5_8_i_fu_6137_p2;
reg   [0:0] tmp_432_5_8_i_reg_9387;
wire   [7:0] p_059_i_i_i181_3_5_9_i_fu_6165_p3;
reg   [7:0] p_059_i_i_i181_3_5_9_i_reg_9392;
reg   [7:0] src_kernel_win_0_val_3_1_lo_3_reg_9399;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9399_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9399_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9399_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9399_pp0_it42;
reg   [7:0] src_kernel_win_0_val_3_2_lo_3_reg_9405;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_3_reg_9405_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_3_reg_9405_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_3_reg_9405_pp0_it41;
reg   [7:0] src_kernel_win_0_val_3_3_lo_3_reg_9411;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_3_reg_9411_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_3_reg_9411_pp0_it40;
reg   [7:0] src_kernel_win_0_val_3_4_lo_3_reg_9417;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_3_reg_9417_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_3_reg_9417_pp0_it40;
reg   [7:0] src_kernel_win_0_val_3_5_lo_3_reg_9423;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_3_reg_9423_pp0_it39;
reg   [7:0] src_kernel_win_0_val_3_6_lo_3_reg_9429;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_3_reg_9429_pp0_it39;
reg   [7:0] src_kernel_win_0_val_3_7_lo_3_reg_9435;
wire   [7:0] p_059_i_i_i181_3_6_i_fu_6211_p3;
reg   [7:0] p_059_i_i_i181_3_6_i_reg_9441;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_59_fu_6223_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_59_reg_9446;
wire   [7:0] p_059_i_i_i181_3_6_2_i_fu_6316_p3;
reg   [7:0] p_059_i_i_i181_3_6_2_i_reg_9451;
wire   [0:0] tmp_432_6_3_i_fu_6323_p2;
reg   [0:0] tmp_432_6_3_i_reg_9457;
wire   [7:0] p_059_i_i_i181_3_6_4_i_fu_6351_p3;
reg   [7:0] p_059_i_i_i181_3_6_4_i_reg_9462;
wire   [7:0] p_059_i_i_i181_3_6_5_i_fu_6368_p3;
reg   [7:0] p_059_i_i_i181_3_6_5_i_reg_9469;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_64_fu_6379_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_64_reg_9474;
wire   [7:0] p_059_i_i_i181_3_6_7_i_fu_6403_p3;
reg   [7:0] p_059_i_i_i181_3_6_7_i_reg_9479;
wire   [0:0] tmp_432_6_8_i_fu_6410_p2;
reg   [0:0] tmp_432_6_8_i_reg_9485;
wire   [7:0] p_059_i_i_i181_3_6_9_i_fu_6438_p3;
reg   [7:0] p_059_i_i_i181_3_6_9_i_reg_9490;
reg   [7:0] src_kernel_win_0_val_2_1_lo_3_reg_9497;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9497_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9497_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9497_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9497_pp0_it48;
reg   [7:0] src_kernel_win_0_val_2_2_lo_3_reg_9503;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_3_reg_9503_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_3_reg_9503_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_3_reg_9503_pp0_it47;
reg   [7:0] src_kernel_win_0_val_2_3_lo_3_reg_9509;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_3_reg_9509_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_3_reg_9509_pp0_it46;
reg   [7:0] src_kernel_win_0_val_2_4_lo_3_reg_9515;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_3_reg_9515_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_3_reg_9515_pp0_it46;
reg   [7:0] src_kernel_win_0_val_2_5_lo_3_reg_9521;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_3_reg_9521_pp0_it45;
reg   [7:0] src_kernel_win_0_val_2_6_lo_3_reg_9527;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_3_reg_9527_pp0_it45;
reg   [7:0] src_kernel_win_0_val_2_7_lo_3_reg_9533;
wire   [7:0] p_059_i_i_i181_3_7_i_fu_6484_p3;
reg   [7:0] p_059_i_i_i181_3_7_i_reg_9539;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_69_fu_6496_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_69_reg_9544;
wire   [7:0] p_059_i_i_i181_3_7_2_i_fu_6589_p3;
reg   [7:0] p_059_i_i_i181_3_7_2_i_reg_9549;
wire   [0:0] tmp_432_7_3_i_fu_6596_p2;
reg   [0:0] tmp_432_7_3_i_reg_9555;
wire   [7:0] p_059_i_i_i181_3_7_4_i_fu_6624_p3;
reg   [7:0] p_059_i_i_i181_3_7_4_i_reg_9560;
wire   [7:0] p_059_i_i_i181_3_7_5_i_fu_6641_p3;
reg   [7:0] p_059_i_i_i181_3_7_5_i_reg_9567;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_74_fu_6652_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_74_reg_9572;
wire   [7:0] p_059_i_i_i181_3_7_7_i_fu_6676_p3;
reg   [7:0] p_059_i_i_i181_3_7_7_i_reg_9577;
wire   [0:0] tmp_432_7_8_i_fu_6683_p2;
reg   [0:0] tmp_432_7_8_i_reg_9583;
wire   [7:0] p_059_i_i_i181_3_7_9_i_fu_6711_p3;
reg   [7:0] p_059_i_i_i181_3_7_9_i_reg_9588;
reg   [7:0] src_kernel_win_0_val_1_1_lo_3_reg_9595;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9595_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9595_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9595_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9595_pp0_it54;
reg   [7:0] src_kernel_win_0_val_1_2_lo_3_reg_9601;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_3_reg_9601_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_3_reg_9601_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_3_reg_9601_pp0_it53;
reg   [7:0] src_kernel_win_0_val_1_3_lo_3_reg_9607;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_3_reg_9607_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_3_reg_9607_pp0_it52;
reg   [7:0] src_kernel_win_0_val_1_4_lo_3_reg_9613;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_3_reg_9613_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_3_reg_9613_pp0_it52;
reg   [7:0] src_kernel_win_0_val_1_5_lo_3_reg_9619;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_3_reg_9619_pp0_it51;
reg   [7:0] src_kernel_win_0_val_1_6_lo_3_reg_9625;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_3_reg_9625_pp0_it51;
reg   [7:0] src_kernel_win_0_val_1_7_lo_3_reg_9631;
wire   [7:0] p_059_i_i_i181_3_8_i_fu_6757_p3;
reg   [7:0] p_059_i_i_i181_3_8_i_reg_9637;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_79_fu_6769_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_79_reg_9642;
wire   [7:0] p_059_i_i_i181_3_8_2_i_fu_6862_p3;
reg   [7:0] p_059_i_i_i181_3_8_2_i_reg_9647;
wire   [0:0] tmp_432_8_3_i_fu_6869_p2;
reg   [0:0] tmp_432_8_3_i_reg_9653;
wire   [7:0] p_059_i_i_i181_3_8_4_i_fu_6897_p3;
reg   [7:0] p_059_i_i_i181_3_8_4_i_reg_9658;
wire   [7:0] p_059_i_i_i181_3_8_5_i_fu_6914_p3;
reg   [7:0] p_059_i_i_i181_3_8_5_i_reg_9665;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_84_fu_6925_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_84_reg_9670;
wire   [7:0] p_059_i_i_i181_3_8_7_i_fu_6949_p3;
reg   [7:0] p_059_i_i_i181_3_8_7_i_reg_9675;
wire   [0:0] tmp_432_8_8_i_fu_6956_p2;
reg   [0:0] tmp_432_8_8_i_reg_9681;
wire   [7:0] p_059_i_i_i181_3_8_9_i_fu_6984_p3;
reg   [7:0] p_059_i_i_i181_3_8_9_i_reg_9686;
reg   [7:0] src_kernel_win_0_val_0_1_lo_1_reg_9693;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9693_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9693_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9693_pp0_it59;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9693_pp0_it60;
reg   [7:0] src_kernel_win_0_val_0_2_lo_2_reg_9699;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_2_reg_9699_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_2_reg_9699_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_2_reg_9699_pp0_it59;
reg   [7:0] src_kernel_win_0_val_0_3_lo_3_reg_9705;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_3_reg_9705_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_3_reg_9705_pp0_it58;
reg   [7:0] src_kernel_win_0_val_0_4_lo_3_reg_9711;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_3_reg_9711_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_3_reg_9711_pp0_it58;
reg   [7:0] src_kernel_win_0_val_0_5_lo_3_reg_9717;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_3_reg_9717_pp0_it57;
reg   [7:0] src_kernel_win_0_val_0_6_lo_3_reg_9723;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_3_reg_9723_pp0_it57;
reg   [7:0] src_kernel_win_0_val_0_7_lo_3_reg_9729;
wire   [7:0] p_059_i_i_i181_3_9_i_fu_7030_p3;
reg   [7:0] p_059_i_i_i181_3_9_i_reg_9735;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_89_fu_7042_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_89_reg_9740;
wire   [7:0] p_059_i_i_i181_3_9_2_i_fu_7135_p3;
reg   [7:0] p_059_i_i_i181_3_9_2_i_reg_9745;
wire   [0:0] tmp_432_9_3_i_fu_7142_p2;
reg   [0:0] tmp_432_9_3_i_reg_9751;
wire   [7:0] p_059_i_i_i181_3_9_4_i_fu_7170_p3;
reg   [7:0] p_059_i_i_i181_3_9_4_i_reg_9756;
wire   [7:0] p_059_i_i_i181_3_9_5_i_fu_7187_p3;
reg   [7:0] p_059_i_i_i181_3_9_5_i_reg_9763;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_94_fu_7198_p3;
reg   [7:0] temp_0_i_i_i_i305_059_i_i_i18_94_reg_9768;
wire   [7:0] p_059_i_i_i181_3_9_7_i_fu_7222_p3;
reg   [7:0] p_059_i_i_i181_3_9_7_i_reg_9773;
wire   [0:0] tmp_432_9_8_i_fu_7229_p2;
reg   [0:0] tmp_432_9_8_i_reg_9779;
wire   [7:0] tmp_2_fu_7257_p3;
reg   [7:0] tmp_2_reg_9784;
wire   [10:0] k_buf_0_val_10_i_address0;
reg    k_buf_0_val_10_i_ce0;
wire   [7:0] k_buf_0_val_10_i_q0;
wire   [10:0] k_buf_0_val_10_i_address1;
reg    k_buf_0_val_10_i_ce1;
reg    k_buf_0_val_10_i_we1;
wire   [7:0] k_buf_0_val_10_i_d1;
wire   [10:0] k_buf_0_val_11_i_address0;
reg    k_buf_0_val_11_i_ce0;
wire   [7:0] k_buf_0_val_11_i_q0;
wire   [10:0] k_buf_0_val_11_i_address1;
reg    k_buf_0_val_11_i_ce1;
reg    k_buf_0_val_11_i_we1;
reg   [7:0] k_buf_0_val_11_i_d1;
wire   [10:0] k_buf_0_val_12_i_address0;
reg    k_buf_0_val_12_i_ce0;
wire   [7:0] k_buf_0_val_12_i_q0;
wire   [10:0] k_buf_0_val_12_i_address1;
reg    k_buf_0_val_12_i_ce1;
reg    k_buf_0_val_12_i_we1;
reg   [7:0] k_buf_0_val_12_i_d1;
wire   [10:0] k_buf_0_val_13_i_address0;
reg    k_buf_0_val_13_i_ce0;
wire   [7:0] k_buf_0_val_13_i_q0;
wire   [10:0] k_buf_0_val_13_i_address1;
reg    k_buf_0_val_13_i_ce1;
reg    k_buf_0_val_13_i_we1;
reg   [7:0] k_buf_0_val_13_i_d1;
wire   [10:0] k_buf_0_val_14_i_address0;
reg    k_buf_0_val_14_i_ce0;
wire   [7:0] k_buf_0_val_14_i_q0;
wire   [10:0] k_buf_0_val_14_i_address1;
reg    k_buf_0_val_14_i_ce1;
reg    k_buf_0_val_14_i_we1;
reg   [7:0] k_buf_0_val_14_i_d1;
wire   [10:0] k_buf_0_val_15_i_address0;
reg    k_buf_0_val_15_i_ce0;
wire   [7:0] k_buf_0_val_15_i_q0;
wire   [10:0] k_buf_0_val_15_i_address1;
reg    k_buf_0_val_15_i_ce1;
reg    k_buf_0_val_15_i_we1;
reg   [7:0] k_buf_0_val_15_i_d1;
wire   [10:0] k_buf_0_val_16_i_address0;
reg    k_buf_0_val_16_i_ce0;
wire   [7:0] k_buf_0_val_16_i_q0;
wire   [10:0] k_buf_0_val_16_i_address1;
reg    k_buf_0_val_16_i_ce1;
reg    k_buf_0_val_16_i_we1;
reg   [7:0] k_buf_0_val_16_i_d1;
wire   [10:0] k_buf_0_val_17_i_address0;
reg    k_buf_0_val_17_i_ce0;
wire   [7:0] k_buf_0_val_17_i_q0;
wire   [10:0] k_buf_0_val_17_i_address1;
reg    k_buf_0_val_17_i_ce1;
reg    k_buf_0_val_17_i_we1;
reg   [7:0] k_buf_0_val_17_i_d1;
wire   [10:0] k_buf_0_val_18_i_address0;
reg    k_buf_0_val_18_i_ce0;
wire   [7:0] k_buf_0_val_18_i_q0;
wire   [10:0] k_buf_0_val_18_i_address1;
reg    k_buf_0_val_18_i_ce1;
reg    k_buf_0_val_18_i_we1;
reg   [7:0] k_buf_0_val_18_i_d1;
wire   [10:0] k_buf_0_val_19_i_address0;
reg    k_buf_0_val_19_i_ce0;
wire   [7:0] k_buf_0_val_19_i_q0;
wire   [10:0] k_buf_0_val_19_i_address1;
reg    k_buf_0_val_19_i_ce1;
reg    k_buf_0_val_19_i_we1;
reg   [7:0] k_buf_0_val_19_i_d1;
reg   [9:0] p_014_0_i_i_i3_i_reg_2700;
reg    ap_sig_cseq_ST_st66_fsm_3;
reg    ap_sig_bdd_3401;
wire   [63:0] tmp_101_i_fu_3822_p1;
reg   [7:0] src_kernel_win_0_val_0_1_fu_564;
reg   [7:0] src_kernel_win_0_val_0_2_fu_568;
reg   [7:0] src_kernel_win_0_val_0_3_fu_572;
reg   [7:0] src_kernel_win_0_val_0_4_fu_576;
reg   [7:0] src_kernel_win_0_val_0_5_fu_580;
reg   [7:0] src_kernel_win_0_val_0_6_fu_584;
reg   [7:0] src_kernel_win_0_val_0_7_fu_588;
reg   [7:0] src_kernel_win_0_val_0_8_fu_592;
reg   [7:0] src_kernel_win_0_val_0_9_fu_596;
reg   [7:0] src_kernel_win_0_val_1_1_fu_600;
reg   [7:0] src_kernel_win_0_val_1_2_fu_604;
reg   [7:0] src_kernel_win_0_val_1_3_fu_608;
reg   [7:0] src_kernel_win_0_val_1_4_fu_612;
reg   [7:0] src_kernel_win_0_val_1_5_fu_616;
reg   [7:0] src_kernel_win_0_val_1_6_fu_620;
reg   [7:0] src_kernel_win_0_val_1_7_fu_624;
reg   [7:0] src_kernel_win_0_val_1_8_fu_628;
reg   [7:0] src_kernel_win_0_val_1_9_fu_632;
reg   [7:0] src_kernel_win_0_val_2_1_fu_636;
reg   [7:0] src_kernel_win_0_val_2_2_fu_640;
reg   [7:0] src_kernel_win_0_val_2_3_fu_644;
reg   [7:0] src_kernel_win_0_val_2_4_fu_648;
reg   [7:0] src_kernel_win_0_val_2_5_fu_652;
reg   [7:0] src_kernel_win_0_val_2_6_fu_656;
reg   [7:0] src_kernel_win_0_val_2_7_fu_660;
reg   [7:0] src_kernel_win_0_val_2_8_fu_664;
reg   [7:0] src_kernel_win_0_val_2_9_fu_668;
reg   [7:0] src_kernel_win_0_val_9_9_fu_672;
reg   [7:0] src_kernel_win_0_val_3_1_fu_676;
reg   [7:0] src_kernel_win_0_val_3_2_fu_680;
reg   [7:0] src_kernel_win_0_val_3_3_fu_684;
reg   [7:0] src_kernel_win_0_val_3_4_fu_688;
reg   [7:0] src_kernel_win_0_val_3_5_fu_692;
reg   [7:0] src_kernel_win_0_val_3_6_fu_696;
reg   [7:0] src_kernel_win_0_val_3_7_fu_700;
reg   [7:0] src_kernel_win_0_val_3_8_fu_704;
reg   [7:0] src_kernel_win_0_val_3_9_fu_708;
reg   [7:0] src_kernel_win_0_val_9_8_fu_712;
reg   [7:0] src_kernel_win_0_val_4_1_fu_716;
reg   [7:0] src_kernel_win_0_val_4_2_fu_720;
reg   [7:0] src_kernel_win_0_val_4_3_fu_724;
reg   [7:0] src_kernel_win_0_val_4_4_fu_728;
reg   [7:0] src_kernel_win_0_val_4_5_fu_732;
reg   [7:0] src_kernel_win_0_val_4_6_fu_736;
reg   [7:0] src_kernel_win_0_val_4_7_fu_740;
reg   [7:0] src_kernel_win_0_val_4_8_fu_744;
reg   [7:0] src_kernel_win_0_val_4_9_fu_748;
reg   [7:0] src_kernel_win_0_val_9_7_fu_752;
reg   [7:0] src_kernel_win_0_val_5_1_fu_756;
reg   [7:0] src_kernel_win_0_val_5_2_fu_760;
reg   [7:0] src_kernel_win_0_val_5_3_fu_764;
reg   [7:0] src_kernel_win_0_val_5_4_fu_768;
reg   [7:0] src_kernel_win_0_val_5_5_fu_772;
reg   [7:0] src_kernel_win_0_val_5_6_fu_776;
reg   [7:0] src_kernel_win_0_val_5_7_fu_780;
reg   [7:0] src_kernel_win_0_val_5_8_fu_784;
reg   [7:0] src_kernel_win_0_val_5_9_fu_788;
reg   [7:0] src_kernel_win_0_val_9_6_fu_792;
reg   [7:0] src_kernel_win_0_val_6_1_fu_796;
reg   [7:0] src_kernel_win_0_val_6_2_fu_800;
reg   [7:0] src_kernel_win_0_val_6_3_fu_804;
reg   [7:0] src_kernel_win_0_val_6_4_fu_808;
reg   [7:0] src_kernel_win_0_val_6_5_fu_812;
reg   [7:0] src_kernel_win_0_val_6_6_fu_816;
reg   [7:0] src_kernel_win_0_val_6_7_fu_820;
reg   [7:0] src_kernel_win_0_val_6_8_fu_824;
reg   [7:0] src_kernel_win_0_val_6_9_fu_828;
reg   [7:0] src_kernel_win_0_val_9_5_fu_832;
reg   [7:0] src_kernel_win_0_val_7_1_fu_836;
reg   [7:0] src_kernel_win_0_val_7_2_fu_840;
reg   [7:0] src_kernel_win_0_val_7_3_fu_844;
reg   [7:0] src_kernel_win_0_val_7_4_fu_848;
reg   [7:0] src_kernel_win_0_val_7_5_fu_852;
reg   [7:0] src_kernel_win_0_val_7_6_fu_856;
reg   [7:0] src_kernel_win_0_val_7_7_fu_860;
reg   [7:0] src_kernel_win_0_val_7_8_fu_864;
reg   [7:0] src_kernel_win_0_val_7_9_fu_868;
reg   [7:0] src_kernel_win_0_val_9_4_fu_872;
reg   [7:0] src_kernel_win_0_val_8_1_fu_876;
reg   [7:0] src_kernel_win_0_val_8_2_fu_880;
reg   [7:0] src_kernel_win_0_val_8_3_fu_884;
reg   [7:0] src_kernel_win_0_val_8_4_fu_888;
reg   [7:0] src_kernel_win_0_val_8_5_fu_892;
reg   [7:0] src_kernel_win_0_val_8_6_fu_896;
reg   [7:0] src_kernel_win_0_val_8_7_fu_900;
reg   [7:0] src_kernel_win_0_val_8_8_fu_904;
reg   [7:0] src_kernel_win_0_val_8_9_fu_908;
reg   [7:0] src_kernel_win_0_val_9_3_fu_912;
reg   [7:0] src_kernel_win_0_val_9_1_fu_916;
reg   [7:0] src_kernel_win_0_val_9_2_fu_920;
reg   [7:0] right_border_buf_0_val_9_0_fu_924;
wire   [7:0] col_buf_0_val_9_0_fu_4209_p3;
reg   [7:0] right_border_buf_0_val_8_0_fu_928;
wire   [7:0] col_buf_0_val_8_0_fu_4177_p3;
reg   [7:0] right_border_buf_0_val_0_0_fu_932;
wire   [7:0] col_buf_0_val_0_0_fu_3921_p3;
reg   [7:0] right_border_buf_0_val_7_0_fu_936;
wire   [7:0] col_buf_0_val_7_0_fu_4145_p3;
reg   [7:0] right_border_buf_0_val_6_0_fu_940;
wire   [7:0] col_buf_0_val_6_0_fu_4113_p3;
reg   [7:0] right_border_buf_0_val_5_0_fu_944;
wire   [7:0] col_buf_0_val_5_0_fu_4081_p3;
reg   [7:0] right_border_buf_0_val_4_0_fu_948;
wire   [7:0] col_buf_0_val_4_0_fu_4049_p3;
reg   [7:0] right_border_buf_0_val_3_0_fu_952;
wire   [7:0] col_buf_0_val_3_0_fu_4017_p3;
reg   [7:0] right_border_buf_0_val_2_0_fu_956;
wire   [7:0] col_buf_0_val_2_0_fu_3985_p3;
reg   [7:0] right_border_buf_0_val_1_0_fu_960;
wire   [7:0] col_buf_0_val_1_0_fu_3953_p3;
wire   [0:0] tmp_313_5_i_fu_2730_p2;
wire   [0:0] y_4_5_i_fu_2736_p2;
wire   [10:0] tmp_71_cast27804_i_fu_3358_p1;
wire   [9:0] tmp_3921_i_fu_3430_p2;
wire   [0:0] tmp_3941_i_fu_3436_p2;
wire   [3:0] tmp_100_fu_3441_p1;
wire   [3:0] tmp_83_fu_3445_p3;
wire   [9:0] p_assign_18_1_i_fu_3457_p2;
wire   [0:0] tmp_394_1_i_fu_3463_p2;
wire   [3:0] tmp_102_fu_3468_p1;
wire   [3:0] tmp_84_fu_3472_p3;
wire   [10:0] p_assign_18_2_i_fu_3484_p2;
wire   [0:0] tmp_394_2_i_fu_3490_p2;
wire   [3:0] tmp_104_fu_3495_p1;
wire   [3:0] tmp_85_fu_3499_p3;
wire   [10:0] p_assign_18_3_i_fu_3511_p2;
wire   [0:0] tmp_394_3_i_fu_3517_p2;
wire   [3:0] tmp_106_fu_3522_p1;
wire   [3:0] tmp_86_fu_3526_p3;
wire   [10:0] p_assign_18_4_i_fu_3538_p2;
wire   [0:0] tmp_394_4_i_fu_3544_p2;
wire   [3:0] tmp_109_fu_3549_p1;
wire   [3:0] tmp_87_fu_3553_p3;
wire   [10:0] p_assign_18_5_i_fu_3565_p2;
wire   [0:0] tmp_394_5_i_fu_3571_p2;
wire   [3:0] tmp_130_fu_3576_p1;
wire   [3:0] tmp_88_fu_3580_p3;
wire   [10:0] p_assign_18_6_i_fu_3592_p2;
wire   [0:0] tmp_394_6_i_fu_3598_p2;
wire   [3:0] tmp_131_fu_3603_p1;
wire   [3:0] tmp_89_fu_3607_p3;
wire   [10:0] p_assign_18_7_i_fu_3619_p2;
wire   [0:0] tmp_394_7_i_fu_3625_p2;
wire   [3:0] tmp_132_fu_3630_p1;
wire   [3:0] tmp_90_fu_3634_p3;
wire   [10:0] p_assign_18_8_i_fu_3646_p2;
wire   [0:0] tmp_394_8_i_fu_3652_p2;
wire   [3:0] tmp_133_fu_3657_p1;
wire   [3:0] tmp_91_fu_3661_p3;
wire   [10:0] p_assign_18_9_i_fu_3673_p2;
wire   [0:0] tmp_134_fu_3679_p3;
wire   [0:0] tmp_394_9_i_fu_3693_p2;
wire   [0:0] rev_fu_3687_p2;
wire   [0:0] tmp_135_fu_3704_p3;
wire   [0:0] or_cond_i411_i_i_i3_9_i_fu_3698_p2;
wire   [3:0] tmp_136_fu_3712_p1;
wire   [3:0] tmp_92_fu_3716_p3;
wire   [3:0] tmp_93_fu_3723_p3;
wire   [11:0] tmp_80_cast27803_i_fu_3736_p1;
wire   [11:0] ImagLoc_x_fu_3757_p2;
wire   [0:0] tmp_138_fu_3767_p3;
wire   [0:0] tmp_90_i_fu_3781_p2;
wire   [0:0] rev8_fu_3775_p2;
wire   [0:0] tmp_87_i_fu_3751_p2;
wire   [10:0] p_assign_3_fu_3810_p3;
wire   [10:0] x_fu_3816_p3;
wire   [3:0] tmp_140_fu_3836_p1;
wire   [7:0] tmp_94_fu_3896_p12;
wire   [7:0] tmp_95_fu_3928_p12;
wire   [7:0] tmp_97_fu_3960_p12;
wire   [7:0] tmp_99_fu_3992_p12;
wire   [7:0] tmp_101_fu_4024_p12;
wire   [7:0] tmp_103_fu_4056_p12;
wire   [7:0] tmp_105_fu_4088_p12;
wire   [7:0] tmp_107_fu_4120_p12;
wire   [7:0] tmp_108_fu_4152_p12;
wire   [7:0] tmp_110_fu_4184_p12;
wire   [7:0] tmp_111_fu_4266_p12;
wire   [7:0] tmp_112_fu_4298_p12;
wire   [7:0] tmp_113_fu_4330_p12;
wire   [7:0] tmp_114_fu_4362_p12;
wire   [7:0] tmp_115_fu_4394_p12;
wire   [7:0] tmp_116_fu_4426_p12;
wire   [7:0] tmp_117_fu_4458_p12;
wire   [7:0] tmp_118_fu_4490_p12;
wire   [7:0] tmp_119_fu_4522_p12;
wire   [7:0] tmp_120_fu_4554_p12;
wire   [7:0] p_temp_2_0_i_fu_4592_p3;
wire   [0:0] tmp_432_0_1_i_fu_4599_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i_fu_4605_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_1_fu_4674_p3;
wire   [7:0] p_059_i_i_i181_3_0_2_i_fu_4679_p3;
wire   [0:0] tmp_432_0_3_i_fu_4685_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_2_fu_4690_p3;
wire   [0:0] tmp_432_0_4_i_fu_4704_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_3_fu_4708_p3;
wire   [0:0] tmp_432_0_5_i_fu_4720_p2;
wire   [7:0] p_059_i_i_i181_3_0_5_i_fu_4732_p3;
wire   [0:0] tmp_432_0_6_i_fu_4737_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_5_fu_4742_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_6_fu_4761_p3;
wire   [7:0] p_059_i_i_i181_3_0_7_i_fu_4766_p3;
wire   [0:0] tmp_432_0_8_i_fu_4772_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_7_fu_4777_p3;
wire   [0:0] tmp_432_0_9_i_fu_4791_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_8_fu_4795_p3;
wire   [0:0] tmp_432_1_i_fu_4834_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_9_fu_4839_p3;
wire   [0:0] tmp_432_1_1_i_fu_4852_p2;
wire   [7:0] p_059_i_i_i181_3_1_1_i_fu_4934_p3;
wire   [0:0] tmp_432_1_2_i_fu_4939_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_10_fu_4944_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_11_fu_4963_p3;
wire   [7:0] p_059_i_i_i181_3_1_3_i_fu_4968_p3;
wire   [0:0] tmp_432_1_4_i_fu_4974_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_12_fu_4979_p3;
wire   [0:0] tmp_432_1_5_i_fu_4993_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_13_fu_4997_p3;
wire   [0:0] tmp_432_1_6_i_fu_5009_p2;
wire   [7:0] p_059_i_i_i181_3_1_6_i_fu_5021_p3;
wire   [0:0] tmp_432_1_7_i_fu_5026_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_15_fu_5031_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_16_fu_5050_p3;
wire   [7:0] p_059_i_i_i181_3_1_8_i_fu_5055_p3;
wire   [0:0] tmp_432_1_9_i_fu_5061_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_17_fu_5066_p3;
wire   [0:0] tmp_432_2_i_fu_5107_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_18_fu_5112_p3;
wire   [0:0] tmp_432_2_1_i_fu_5125_p2;
wire   [7:0] p_059_i_i_i181_3_2_1_i_fu_5207_p3;
wire   [0:0] tmp_432_2_2_i_fu_5212_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_20_fu_5217_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_21_fu_5236_p3;
wire   [7:0] p_059_i_i_i181_3_2_3_i_fu_5241_p3;
wire   [0:0] tmp_432_2_4_i_fu_5247_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_22_fu_5252_p3;
wire   [0:0] tmp_432_2_5_i_fu_5266_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_23_fu_5270_p3;
wire   [0:0] tmp_432_2_6_i_fu_5282_p2;
wire   [7:0] p_059_i_i_i181_3_2_6_i_fu_5294_p3;
wire   [0:0] tmp_432_2_7_i_fu_5299_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_25_fu_5304_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_26_fu_5323_p3;
wire   [7:0] p_059_i_i_i181_3_2_8_i_fu_5328_p3;
wire   [0:0] tmp_432_2_9_i_fu_5334_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_27_fu_5339_p3;
wire   [0:0] tmp_432_3_i_fu_5380_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_28_fu_5385_p3;
wire   [0:0] tmp_432_3_1_i_fu_5398_p2;
wire   [7:0] p_059_i_i_i181_3_3_1_i_fu_5480_p3;
wire   [0:0] tmp_432_3_2_i_fu_5485_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_30_fu_5490_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_31_fu_5509_p3;
wire   [7:0] p_059_i_i_i181_3_3_3_i_fu_5514_p3;
wire   [0:0] tmp_432_3_4_i_fu_5520_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_32_fu_5525_p3;
wire   [0:0] tmp_432_3_5_i_fu_5539_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_33_fu_5543_p3;
wire   [0:0] tmp_432_3_6_i_fu_5555_p2;
wire   [7:0] p_059_i_i_i181_3_3_6_i_fu_5567_p3;
wire   [0:0] tmp_432_3_7_i_fu_5572_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_35_fu_5577_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_36_fu_5596_p3;
wire   [7:0] p_059_i_i_i181_3_3_8_i_fu_5601_p3;
wire   [0:0] tmp_432_3_9_i_fu_5607_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_37_fu_5612_p3;
wire   [0:0] tmp_432_4_i_fu_5653_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_38_fu_5658_p3;
wire   [0:0] tmp_432_4_1_i_fu_5671_p2;
wire   [7:0] p_059_i_i_i181_3_4_1_i_fu_5753_p3;
wire   [0:0] tmp_432_4_2_i_fu_5758_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_40_fu_5763_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_41_fu_5782_p3;
wire   [7:0] p_059_i_i_i181_3_4_3_i_fu_5787_p3;
wire   [0:0] tmp_432_4_4_i_fu_5793_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_42_fu_5798_p3;
wire   [0:0] tmp_432_4_5_i_fu_5812_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_43_fu_5816_p3;
wire   [0:0] tmp_432_4_6_i_fu_5828_p2;
wire   [7:0] p_059_i_i_i181_3_4_6_i_fu_5840_p3;
wire   [0:0] tmp_432_4_7_i_fu_5845_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_45_fu_5850_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_46_fu_5869_p3;
wire   [7:0] p_059_i_i_i181_3_4_8_i_fu_5874_p3;
wire   [0:0] tmp_432_4_9_i_fu_5880_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_47_fu_5885_p3;
wire   [0:0] tmp_432_5_i_fu_5926_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_48_fu_5931_p3;
wire   [0:0] tmp_432_5_1_i_fu_5944_p2;
wire   [7:0] p_059_i_i_i181_3_5_1_i_fu_6026_p3;
wire   [0:0] tmp_432_5_2_i_fu_6031_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_50_fu_6036_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_51_fu_6055_p3;
wire   [7:0] p_059_i_i_i181_3_5_3_i_fu_6060_p3;
wire   [0:0] tmp_432_5_4_i_fu_6066_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_52_fu_6071_p3;
wire   [0:0] tmp_432_5_5_i_fu_6085_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_53_fu_6089_p3;
wire   [0:0] tmp_432_5_6_i_fu_6101_p2;
wire   [7:0] p_059_i_i_i181_3_5_6_i_fu_6113_p3;
wire   [0:0] tmp_432_5_7_i_fu_6118_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_55_fu_6123_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_56_fu_6142_p3;
wire   [7:0] p_059_i_i_i181_3_5_8_i_fu_6147_p3;
wire   [0:0] tmp_432_5_9_i_fu_6153_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_57_fu_6158_p3;
wire   [0:0] tmp_432_6_i_fu_6199_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_58_fu_6204_p3;
wire   [0:0] tmp_432_6_1_i_fu_6217_p2;
wire   [7:0] p_059_i_i_i181_3_6_1_i_fu_6299_p3;
wire   [0:0] tmp_432_6_2_i_fu_6304_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_60_fu_6309_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_61_fu_6328_p3;
wire   [7:0] p_059_i_i_i181_3_6_3_i_fu_6333_p3;
wire   [0:0] tmp_432_6_4_i_fu_6339_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_62_fu_6344_p3;
wire   [0:0] tmp_432_6_5_i_fu_6358_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_63_fu_6362_p3;
wire   [0:0] tmp_432_6_6_i_fu_6374_p2;
wire   [7:0] p_059_i_i_i181_3_6_6_i_fu_6386_p3;
wire   [0:0] tmp_432_6_7_i_fu_6391_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_65_fu_6396_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_66_fu_6415_p3;
wire   [7:0] p_059_i_i_i181_3_6_8_i_fu_6420_p3;
wire   [0:0] tmp_432_6_9_i_fu_6426_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_67_fu_6431_p3;
wire   [0:0] tmp_432_7_i_fu_6472_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_68_fu_6477_p3;
wire   [0:0] tmp_432_7_1_i_fu_6490_p2;
wire   [7:0] p_059_i_i_i181_3_7_1_i_fu_6572_p3;
wire   [0:0] tmp_432_7_2_i_fu_6577_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_70_fu_6582_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_71_fu_6601_p3;
wire   [7:0] p_059_i_i_i181_3_7_3_i_fu_6606_p3;
wire   [0:0] tmp_432_7_4_i_fu_6612_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_72_fu_6617_p3;
wire   [0:0] tmp_432_7_5_i_fu_6631_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_73_fu_6635_p3;
wire   [0:0] tmp_432_7_6_i_fu_6647_p2;
wire   [7:0] p_059_i_i_i181_3_7_6_i_fu_6659_p3;
wire   [0:0] tmp_432_7_7_i_fu_6664_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_75_fu_6669_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_76_fu_6688_p3;
wire   [7:0] p_059_i_i_i181_3_7_8_i_fu_6693_p3;
wire   [0:0] tmp_432_7_9_i_fu_6699_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_77_fu_6704_p3;
wire   [0:0] tmp_432_8_i_fu_6745_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_78_fu_6750_p3;
wire   [0:0] tmp_432_8_1_i_fu_6763_p2;
wire   [7:0] p_059_i_i_i181_3_8_1_i_fu_6845_p3;
wire   [0:0] tmp_432_8_2_i_fu_6850_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_80_fu_6855_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_81_fu_6874_p3;
wire   [7:0] p_059_i_i_i181_3_8_3_i_fu_6879_p3;
wire   [0:0] tmp_432_8_4_i_fu_6885_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_82_fu_6890_p3;
wire   [0:0] tmp_432_8_5_i_fu_6904_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_83_fu_6908_p3;
wire   [0:0] tmp_432_8_6_i_fu_6920_p2;
wire   [7:0] p_059_i_i_i181_3_8_6_i_fu_6932_p3;
wire   [0:0] tmp_432_8_7_i_fu_6937_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_85_fu_6942_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_86_fu_6961_p3;
wire   [7:0] p_059_i_i_i181_3_8_8_i_fu_6966_p3;
wire   [0:0] tmp_432_8_9_i_fu_6972_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_87_fu_6977_p3;
wire   [0:0] tmp_432_9_i_fu_7018_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_88_fu_7023_p3;
wire   [0:0] tmp_432_9_1_i_fu_7036_p2;
wire   [7:0] p_059_i_i_i181_3_9_1_i_fu_7118_p3;
wire   [0:0] tmp_432_9_2_i_fu_7123_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_90_fu_7128_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_91_fu_7147_p3;
wire   [7:0] p_059_i_i_i181_3_9_3_i_fu_7152_p3;
wire   [0:0] tmp_432_9_4_i_fu_7158_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_92_fu_7163_p3;
wire   [0:0] tmp_432_9_5_i_fu_7177_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_93_fu_7181_p3;
wire   [0:0] tmp_432_9_6_i_fu_7193_p2;
wire   [7:0] p_059_i_i_i181_3_9_6_i_fu_7205_p3;
wire   [0:0] tmp_432_9_7_i_fu_7210_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_95_fu_7215_p3;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_96_fu_7234_p3;
wire   [7:0] p_059_i_i_i181_3_9_8_i_fu_7239_p3;
wire   [0:0] tmp_432_9_9_i_fu_7245_p2;
wire   [7:0] temp_0_i_i_i_i305_059_i_i_i18_97_fu_7250_p3;
reg   [3:0] ap_NS_fsm;
reg    ap_sig_bdd_6940;
reg    ap_sig_bdd_6942;
reg    ap_sig_bdd_6939;
reg    ap_sig_bdd_6945;
reg    ap_sig_bdd_6947;
reg    ap_sig_bdd_6949;
reg    ap_sig_bdd_6951;


morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_10_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_10_i_address0 ),
    .ce0( k_buf_0_val_10_i_ce0 ),
    .q0( k_buf_0_val_10_i_q0 ),
    .address1( k_buf_0_val_10_i_address1 ),
    .ce1( k_buf_0_val_10_i_ce1 ),
    .we1( k_buf_0_val_10_i_we1 ),
    .d1( k_buf_0_val_10_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_11_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_11_i_address0 ),
    .ce0( k_buf_0_val_11_i_ce0 ),
    .q0( k_buf_0_val_11_i_q0 ),
    .address1( k_buf_0_val_11_i_address1 ),
    .ce1( k_buf_0_val_11_i_ce1 ),
    .we1( k_buf_0_val_11_i_we1 ),
    .d1( k_buf_0_val_11_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_12_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_12_i_address0 ),
    .ce0( k_buf_0_val_12_i_ce0 ),
    .q0( k_buf_0_val_12_i_q0 ),
    .address1( k_buf_0_val_12_i_address1 ),
    .ce1( k_buf_0_val_12_i_ce1 ),
    .we1( k_buf_0_val_12_i_we1 ),
    .d1( k_buf_0_val_12_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_13_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_13_i_address0 ),
    .ce0( k_buf_0_val_13_i_ce0 ),
    .q0( k_buf_0_val_13_i_q0 ),
    .address1( k_buf_0_val_13_i_address1 ),
    .ce1( k_buf_0_val_13_i_ce1 ),
    .we1( k_buf_0_val_13_i_we1 ),
    .d1( k_buf_0_val_13_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_14_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_14_i_address0 ),
    .ce0( k_buf_0_val_14_i_ce0 ),
    .q0( k_buf_0_val_14_i_q0 ),
    .address1( k_buf_0_val_14_i_address1 ),
    .ce1( k_buf_0_val_14_i_ce1 ),
    .we1( k_buf_0_val_14_i_we1 ),
    .d1( k_buf_0_val_14_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_15_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_15_i_address0 ),
    .ce0( k_buf_0_val_15_i_ce0 ),
    .q0( k_buf_0_val_15_i_q0 ),
    .address1( k_buf_0_val_15_i_address1 ),
    .ce1( k_buf_0_val_15_i_ce1 ),
    .we1( k_buf_0_val_15_i_we1 ),
    .d1( k_buf_0_val_15_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_16_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_16_i_address0 ),
    .ce0( k_buf_0_val_16_i_ce0 ),
    .q0( k_buf_0_val_16_i_q0 ),
    .address1( k_buf_0_val_16_i_address1 ),
    .ce1( k_buf_0_val_16_i_ce1 ),
    .we1( k_buf_0_val_16_i_we1 ),
    .d1( k_buf_0_val_16_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_17_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_17_i_address0 ),
    .ce0( k_buf_0_val_17_i_ce0 ),
    .q0( k_buf_0_val_17_i_q0 ),
    .address1( k_buf_0_val_17_i_address1 ),
    .ce1( k_buf_0_val_17_i_ce1 ),
    .we1( k_buf_0_val_17_i_we1 ),
    .d1( k_buf_0_val_17_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_18_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_18_i_address0 ),
    .ce0( k_buf_0_val_18_i_ce0 ),
    .q0( k_buf_0_val_18_i_q0 ),
    .address1( k_buf_0_val_18_i_address1 ),
    .ce1( k_buf_0_val_18_i_ce1 ),
    .we1( k_buf_0_val_18_i_we1 ),
    .d1( k_buf_0_val_18_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_19_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_19_i_address0 ),
    .ce0( k_buf_0_val_19_i_ce0 ),
    .q0( k_buf_0_val_19_i_q0 ),
    .address1( k_buf_0_val_19_i_address1 ),
    .ce1( k_buf_0_val_19_i_ce1 ),
    .we1( k_buf_0_val_19_i_we1 ),
    .d1( k_buf_0_val_19_i_d1 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U590(
    .din1( right_border_buf_0_val_0_0_fu_932 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_5_t_i_reg_8678 ),
    .dout( tmp_94_fu_3896_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U591(
    .din1( right_border_buf_0_val_1_0_fu_960 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_5_t_i_reg_8678 ),
    .dout( tmp_95_fu_3928_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U592(
    .din1( right_border_buf_0_val_2_0_fu_956 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_5_t_i_reg_8678 ),
    .dout( tmp_97_fu_3960_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U593(
    .din1( right_border_buf_0_val_3_0_fu_952 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_5_t_i_reg_8678 ),
    .dout( tmp_99_fu_3992_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U594(
    .din1( right_border_buf_0_val_4_0_fu_948 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_5_t_i_reg_8678 ),
    .dout( tmp_101_fu_4024_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U595(
    .din1( right_border_buf_0_val_5_0_fu_944 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_5_t_i_reg_8678 ),
    .dout( tmp_103_fu_4056_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U596(
    .din1( right_border_buf_0_val_6_0_fu_940 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_5_t_i_reg_8678 ),
    .dout( tmp_105_fu_4088_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U597(
    .din1( right_border_buf_0_val_7_0_fu_936 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_5_t_i_reg_8678 ),
    .dout( tmp_107_fu_4120_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U598(
    .din1( right_border_buf_0_val_8_0_fu_928 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_5_t_i_reg_8678 ),
    .dout( tmp_108_fu_4152_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U599(
    .din1( right_border_buf_0_val_9_0_fu_924 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_5_t_i_reg_8678 ),
    .dout( tmp_110_fu_4184_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U600(
    .din1( col_buf_0_val_0_0_fu_3921_p3 ),
    .din2( col_buf_0_val_1_0_fu_3953_p3 ),
    .din3( col_buf_0_val_2_0_fu_3985_p3 ),
    .din4( col_buf_0_val_3_0_fu_4017_p3 ),
    .din5( col_buf_0_val_4_0_fu_4049_p3 ),
    .din6( col_buf_0_val_5_0_fu_4081_p3 ),
    .din7( col_buf_0_val_6_0_fu_4113_p3 ),
    .din8( col_buf_0_val_7_0_fu_4145_p3 ),
    .din9( col_buf_0_val_8_0_fu_4177_p3 ),
    .din10( col_buf_0_val_9_0_fu_4209_p3 ),
    .din11( row_assign_19_i_reg_8580 ),
    .dout( tmp_111_fu_4266_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U601(
    .din1( col_buf_0_val_0_0_fu_3921_p3 ),
    .din2( col_buf_0_val_1_0_fu_3953_p3 ),
    .din3( col_buf_0_val_2_0_fu_3985_p3 ),
    .din4( col_buf_0_val_3_0_fu_4017_p3 ),
    .din5( col_buf_0_val_4_0_fu_4049_p3 ),
    .din6( col_buf_0_val_5_0_fu_4081_p3 ),
    .din7( col_buf_0_val_6_0_fu_4113_p3 ),
    .din8( col_buf_0_val_7_0_fu_4145_p3 ),
    .din9( col_buf_0_val_8_0_fu_4177_p3 ),
    .din10( col_buf_0_val_9_0_fu_4209_p3 ),
    .din11( row_assign_19_1_t_i_reg_8585 ),
    .dout( tmp_112_fu_4298_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U602(
    .din1( col_buf_0_val_0_0_fu_3921_p3 ),
    .din2( col_buf_0_val_1_0_fu_3953_p3 ),
    .din3( col_buf_0_val_2_0_fu_3985_p3 ),
    .din4( col_buf_0_val_3_0_fu_4017_p3 ),
    .din5( col_buf_0_val_4_0_fu_4049_p3 ),
    .din6( col_buf_0_val_5_0_fu_4081_p3 ),
    .din7( col_buf_0_val_6_0_fu_4113_p3 ),
    .din8( col_buf_0_val_7_0_fu_4145_p3 ),
    .din9( col_buf_0_val_8_0_fu_4177_p3 ),
    .din10( col_buf_0_val_9_0_fu_4209_p3 ),
    .din11( row_assign_19_2_t_i_reg_8590 ),
    .dout( tmp_113_fu_4330_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U603(
    .din1( col_buf_0_val_0_0_fu_3921_p3 ),
    .din2( col_buf_0_val_1_0_fu_3953_p3 ),
    .din3( col_buf_0_val_2_0_fu_3985_p3 ),
    .din4( col_buf_0_val_3_0_fu_4017_p3 ),
    .din5( col_buf_0_val_4_0_fu_4049_p3 ),
    .din6( col_buf_0_val_5_0_fu_4081_p3 ),
    .din7( col_buf_0_val_6_0_fu_4113_p3 ),
    .din8( col_buf_0_val_7_0_fu_4145_p3 ),
    .din9( col_buf_0_val_8_0_fu_4177_p3 ),
    .din10( col_buf_0_val_9_0_fu_4209_p3 ),
    .din11( row_assign_19_3_t_i_reg_8595 ),
    .dout( tmp_114_fu_4362_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U604(
    .din1( col_buf_0_val_0_0_fu_3921_p3 ),
    .din2( col_buf_0_val_1_0_fu_3953_p3 ),
    .din3( col_buf_0_val_2_0_fu_3985_p3 ),
    .din4( col_buf_0_val_3_0_fu_4017_p3 ),
    .din5( col_buf_0_val_4_0_fu_4049_p3 ),
    .din6( col_buf_0_val_5_0_fu_4081_p3 ),
    .din7( col_buf_0_val_6_0_fu_4113_p3 ),
    .din8( col_buf_0_val_7_0_fu_4145_p3 ),
    .din9( col_buf_0_val_8_0_fu_4177_p3 ),
    .din10( col_buf_0_val_9_0_fu_4209_p3 ),
    .din11( row_assign_19_4_t_i_reg_8600 ),
    .dout( tmp_115_fu_4394_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U605(
    .din1( col_buf_0_val_0_0_fu_3921_p3 ),
    .din2( col_buf_0_val_1_0_fu_3953_p3 ),
    .din3( col_buf_0_val_2_0_fu_3985_p3 ),
    .din4( col_buf_0_val_3_0_fu_4017_p3 ),
    .din5( col_buf_0_val_4_0_fu_4049_p3 ),
    .din6( col_buf_0_val_5_0_fu_4081_p3 ),
    .din7( col_buf_0_val_6_0_fu_4113_p3 ),
    .din8( col_buf_0_val_7_0_fu_4145_p3 ),
    .din9( col_buf_0_val_8_0_fu_4177_p3 ),
    .din10( col_buf_0_val_9_0_fu_4209_p3 ),
    .din11( row_assign_19_5_t_i_reg_8605 ),
    .dout( tmp_116_fu_4426_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U606(
    .din1( col_buf_0_val_0_0_fu_3921_p3 ),
    .din2( col_buf_0_val_1_0_fu_3953_p3 ),
    .din3( col_buf_0_val_2_0_fu_3985_p3 ),
    .din4( col_buf_0_val_3_0_fu_4017_p3 ),
    .din5( col_buf_0_val_4_0_fu_4049_p3 ),
    .din6( col_buf_0_val_5_0_fu_4081_p3 ),
    .din7( col_buf_0_val_6_0_fu_4113_p3 ),
    .din8( col_buf_0_val_7_0_fu_4145_p3 ),
    .din9( col_buf_0_val_8_0_fu_4177_p3 ),
    .din10( col_buf_0_val_9_0_fu_4209_p3 ),
    .din11( row_assign_19_6_t_i_reg_8610 ),
    .dout( tmp_117_fu_4458_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U607(
    .din1( col_buf_0_val_0_0_fu_3921_p3 ),
    .din2( col_buf_0_val_1_0_fu_3953_p3 ),
    .din3( col_buf_0_val_2_0_fu_3985_p3 ),
    .din4( col_buf_0_val_3_0_fu_4017_p3 ),
    .din5( col_buf_0_val_4_0_fu_4049_p3 ),
    .din6( col_buf_0_val_5_0_fu_4081_p3 ),
    .din7( col_buf_0_val_6_0_fu_4113_p3 ),
    .din8( col_buf_0_val_7_0_fu_4145_p3 ),
    .din9( col_buf_0_val_8_0_fu_4177_p3 ),
    .din10( col_buf_0_val_9_0_fu_4209_p3 ),
    .din11( row_assign_19_7_t_i_reg_8615 ),
    .dout( tmp_118_fu_4490_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U608(
    .din1( col_buf_0_val_0_0_fu_3921_p3 ),
    .din2( col_buf_0_val_1_0_fu_3953_p3 ),
    .din3( col_buf_0_val_2_0_fu_3985_p3 ),
    .din4( col_buf_0_val_3_0_fu_4017_p3 ),
    .din5( col_buf_0_val_4_0_fu_4049_p3 ),
    .din6( col_buf_0_val_5_0_fu_4081_p3 ),
    .din7( col_buf_0_val_6_0_fu_4113_p3 ),
    .din8( col_buf_0_val_7_0_fu_4145_p3 ),
    .din9( col_buf_0_val_8_0_fu_4177_p3 ),
    .din10( col_buf_0_val_9_0_fu_4209_p3 ),
    .din11( row_assign_19_8_t_i_reg_8620 ),
    .dout( tmp_119_fu_4522_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U609(
    .din1( col_buf_0_val_0_0_fu_3921_p3 ),
    .din2( col_buf_0_val_1_0_fu_3953_p3 ),
    .din3( col_buf_0_val_2_0_fu_3985_p3 ),
    .din4( col_buf_0_val_3_0_fu_4017_p3 ),
    .din5( col_buf_0_val_4_0_fu_4049_p3 ),
    .din6( col_buf_0_val_5_0_fu_4081_p3 ),
    .din7( col_buf_0_val_6_0_fu_4113_p3 ),
    .din8( col_buf_0_val_7_0_fu_4145_p3 ),
    .din9( col_buf_0_val_8_0_fu_4177_p3 ),
    .din10( col_buf_0_val_9_0_fu_4209_p3 ),
    .din11( row_assign_19_9_t_i_reg_8625 ),
    .dout( tmp_120_fu_4554_p12 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_3362_p2 == ap_const_lv1_0))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == exitcond_fu_3740_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3362_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3362_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it36
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it37
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it38
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it39
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it40
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it41
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it42
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it43
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it44
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it44 <= ap_reg_ppiten_pp0_it43;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it45
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it45 <= ap_reg_ppiten_pp0_it44;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it46
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it46 <= ap_reg_ppiten_pp0_it45;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it47
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it47 <= ap_reg_ppiten_pp0_it46;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it48
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it48 <= ap_reg_ppiten_pp0_it47;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it49
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it49 <= ap_reg_ppiten_pp0_it48;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it50
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it50 <= ap_reg_ppiten_pp0_it49;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it51
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it51 <= ap_reg_ppiten_pp0_it50;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it52
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it52 <= ap_reg_ppiten_pp0_it51;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it53
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it53 <= ap_reg_ppiten_pp0_it52;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it54
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it54 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it54 <= ap_reg_ppiten_pp0_it53;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it55
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it55 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it55 <= ap_reg_ppiten_pp0_it54;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it56
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it56 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it56 <= ap_reg_ppiten_pp0_it55;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it57
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it57 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it57 <= ap_reg_ppiten_pp0_it56;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it58
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it58 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it58 <= ap_reg_ppiten_pp0_it57;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it59
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it59 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it59 <= ap_reg_ppiten_pp0_it58;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it60
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it60 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it60 <= ap_reg_ppiten_pp0_it59;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it61
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it61 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it61 <= ap_reg_ppiten_pp0_it60;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it62
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it62 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it62 <= ap_reg_ppiten_pp0_it61;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3362_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it62 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st66_fsm_3)) begin
        p_014_0_i_i_i3_i_reg_2700 <= i_V_reg_8523;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_014_0_i_i_i3_i_reg_2700 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_fu_3740_p2))) begin
        p_027_0_i_i_i3_i_reg_2711 <= j_V_fu_3745_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3362_p2 == ap_const_lv1_0))) begin
        p_027_0_i_i_i3_i_reg_2711 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        ap_reg_ppstg_brmerge6_i_reg_8654_pp0_it1 <= brmerge6_i_reg_8654;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it1 <= exitcond_reg_8630;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it1 <= or_cond_i_i_i3_i_reg_8668;
        ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 <= or_cond_i_i_i_i3_i_reg_8644;
        exitcond_reg_8630 <= exitcond_fu_3740_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
        ap_reg_ppstg_exitcond_reg_8630_pp0_it10 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it9;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it11 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it10;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it12 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it11;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it13 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it12;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it14 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it13;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it15 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it14;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it16 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it15;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it17 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it16;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it18 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it17;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it19 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it18;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it2 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it1;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it20 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it19;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it21 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it20;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it22 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it21;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it23 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it22;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it24 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it23;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it25 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it24;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it26 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it25;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it27 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it26;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it28 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it27;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it29 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it28;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it3 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it2;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it30 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it29;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it31 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it30;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it32 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it31;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it33 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it32;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it34 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it33;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it35 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it34;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it36 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it35;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it37 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it36;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it38 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it37;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it39 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it38;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it4 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it3;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it40 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it39;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it41 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it40;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it42 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it41;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it43 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it42;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it44 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it43;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it45 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it44;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it46 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it45;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it47 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it46;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it48 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it47;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it49 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it48;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it5 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it4;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it50 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it49;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it51 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it50;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it52 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it51;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it53 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it52;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it54 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it53;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it55 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it54;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it6 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it5;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it7 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it6;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it8 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it7;
        ap_reg_ppstg_exitcond_reg_8630_pp0_it9 <= ap_reg_ppstg_exitcond_reg_8630_pp0_it8;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it10 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it9;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it11 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it10;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it12 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it11;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it13 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it12;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it14 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it13;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it15 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it14;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it16 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it15;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it17 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it16;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it18 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it17;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it19 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it18;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it2 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it1;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it20 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it19;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it21 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it20;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it22 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it21;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it23 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it22;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it24 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it23;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it25 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it24;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it26 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it25;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it27 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it26;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it28 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it27;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it29 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it28;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it3 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it2;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it30 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it29;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it31 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it30;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it32 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it31;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it33 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it32;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it34 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it33;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it35 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it34;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it36 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it35;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it37 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it36;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it38 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it37;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it39 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it38;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it4 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it3;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it40 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it39;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it41 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it40;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it42 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it41;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it43 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it42;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it44 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it43;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it45 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it44;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it46 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it45;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it47 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it46;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it48 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it47;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it49 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it48;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it5 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it4;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it50 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it49;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it51 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it50;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it52 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it51;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it53 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it52;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it54 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it53;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it55 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it54;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it56 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it55;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it57 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it56;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it58 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it57;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it59 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it58;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it6 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it5;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it60 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it59;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it61 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it60;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it7 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it6;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it8 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it7;
        ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it9 <= ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it3 <= src_kernel_win_0_val_0_0_reg_8781;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it49 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it48;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it50 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it49;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it51 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it50;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it55 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it54;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it56 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it55;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it57 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it56;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it60 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it59;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9693_pp0_it57 <= src_kernel_win_0_val_0_1_lo_1_reg_9693;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9693_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9693_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9693_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9693_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9693_pp0_it60 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9693_pp0_it59;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_2_reg_9699_pp0_it57 <= src_kernel_win_0_val_0_2_lo_2_reg_9699;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_2_reg_9699_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_2_reg_9699_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_2_reg_9699_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_2_reg_9699_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_3_reg_9705_pp0_it57 <= src_kernel_win_0_val_0_3_lo_3_reg_9705;
        ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_3_reg_9705_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_3_reg_9705_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_3_reg_9711_pp0_it57 <= src_kernel_win_0_val_0_4_lo_3_reg_9711;
        ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_3_reg_9711_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_3_reg_9711_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_3_reg_9717_pp0_it57 <= src_kernel_win_0_val_0_5_lo_3_reg_9717;
        ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_3_reg_9723_pp0_it57 <= src_kernel_win_0_val_0_6_lo_3_reg_9723;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it3 <= src_kernel_win_0_val_1_0_reg_8788;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it49 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it48;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it50 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it49;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it51 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it50;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9595_pp0_it51 <= src_kernel_win_0_val_1_1_lo_3_reg_9595;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9595_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9595_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9595_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9595_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9595_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9595_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_3_reg_9601_pp0_it51 <= src_kernel_win_0_val_1_2_lo_3_reg_9601;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_3_reg_9601_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_3_reg_9601_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_3_reg_9601_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_3_reg_9601_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_3_reg_9607_pp0_it51 <= src_kernel_win_0_val_1_3_lo_3_reg_9607;
        ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_3_reg_9607_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_3_reg_9607_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_3_reg_9613_pp0_it51 <= src_kernel_win_0_val_1_4_lo_3_reg_9613;
        ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_3_reg_9613_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_3_reg_9613_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_3_reg_9619_pp0_it51 <= src_kernel_win_0_val_1_5_lo_3_reg_9619;
        ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_3_reg_9625_pp0_it51 <= src_kernel_win_0_val_1_6_lo_3_reg_9625;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it3 <= src_kernel_win_0_val_2_0_reg_8795;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9497_pp0_it45 <= src_kernel_win_0_val_2_1_lo_3_reg_9497;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9497_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9497_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9497_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9497_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9497_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9497_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_3_reg_9503_pp0_it45 <= src_kernel_win_0_val_2_2_lo_3_reg_9503;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_3_reg_9503_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_3_reg_9503_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_3_reg_9503_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_3_reg_9503_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_3_reg_9509_pp0_it45 <= src_kernel_win_0_val_2_3_lo_3_reg_9509;
        ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_3_reg_9509_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_3_reg_9509_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_3_reg_9515_pp0_it45 <= src_kernel_win_0_val_2_4_lo_3_reg_9515;
        ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_3_reg_9515_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_3_reg_9515_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_3_reg_9521_pp0_it45 <= src_kernel_win_0_val_2_5_lo_3_reg_9521;
        ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_3_reg_9527_pp0_it45 <= src_kernel_win_0_val_2_6_lo_3_reg_9527;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it3 <= src_kernel_win_0_val_3_0_reg_8802;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9399_pp0_it39 <= src_kernel_win_0_val_3_1_lo_3_reg_9399;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9399_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9399_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9399_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9399_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9399_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9399_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_3_reg_9405_pp0_it39 <= src_kernel_win_0_val_3_2_lo_3_reg_9405;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_3_reg_9405_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_3_reg_9405_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_3_reg_9405_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_3_reg_9405_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_3_reg_9411_pp0_it39 <= src_kernel_win_0_val_3_3_lo_3_reg_9411;
        ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_3_reg_9411_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_3_reg_9411_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_3_reg_9417_pp0_it39 <= src_kernel_win_0_val_3_4_lo_3_reg_9417;
        ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_3_reg_9417_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_3_reg_9417_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_3_reg_9423_pp0_it39 <= src_kernel_win_0_val_3_5_lo_3_reg_9423;
        ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_3_reg_9429_pp0_it39 <= src_kernel_win_0_val_3_6_lo_3_reg_9429;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it3 <= src_kernel_win_0_val_4_0_reg_8809;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9301_pp0_it33 <= src_kernel_win_0_val_4_1_lo_3_reg_9301;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9301_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9301_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9301_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9301_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9301_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9301_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_3_reg_9307_pp0_it33 <= src_kernel_win_0_val_4_2_lo_3_reg_9307;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_3_reg_9307_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_3_reg_9307_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_3_reg_9307_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_3_reg_9307_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_3_reg_9313_pp0_it33 <= src_kernel_win_0_val_4_3_lo_3_reg_9313;
        ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_3_reg_9313_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_3_reg_9313_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_3_reg_9319_pp0_it33 <= src_kernel_win_0_val_4_4_lo_3_reg_9319;
        ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_3_reg_9319_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_3_reg_9319_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_3_reg_9325_pp0_it33 <= src_kernel_win_0_val_4_5_lo_3_reg_9325;
        ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_3_reg_9331_pp0_it33 <= src_kernel_win_0_val_4_6_lo_3_reg_9331;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it3 <= src_kernel_win_0_val_5_0_reg_8816;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9203_pp0_it27 <= src_kernel_win_0_val_5_1_lo_3_reg_9203;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9203_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9203_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9203_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9203_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9203_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9203_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_3_reg_9209_pp0_it27 <= src_kernel_win_0_val_5_2_lo_3_reg_9209;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_3_reg_9209_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_3_reg_9209_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_3_reg_9209_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_3_reg_9209_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_3_reg_9215_pp0_it27 <= src_kernel_win_0_val_5_3_lo_3_reg_9215;
        ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_3_reg_9215_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_3_reg_9215_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_3_reg_9221_pp0_it27 <= src_kernel_win_0_val_5_4_lo_3_reg_9221;
        ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_3_reg_9221_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_3_reg_9221_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_3_reg_9227_pp0_it27 <= src_kernel_win_0_val_5_5_lo_3_reg_9227;
        ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_3_reg_9233_pp0_it27 <= src_kernel_win_0_val_5_6_lo_3_reg_9233;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it3 <= src_kernel_win_0_val_6_0_reg_8823;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9105_pp0_it21 <= src_kernel_win_0_val_6_1_lo_3_reg_9105;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9105_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9105_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9105_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9105_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9105_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9105_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_3_reg_9111_pp0_it21 <= src_kernel_win_0_val_6_2_lo_3_reg_9111;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_3_reg_9111_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_3_reg_9111_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_3_reg_9111_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_3_reg_9111_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_3_reg_9117_pp0_it21 <= src_kernel_win_0_val_6_3_lo_3_reg_9117;
        ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_3_reg_9117_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_3_reg_9117_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_3_reg_9123_pp0_it21 <= src_kernel_win_0_val_6_4_lo_3_reg_9123;
        ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_3_reg_9123_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_3_reg_9123_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_3_reg_9129_pp0_it21 <= src_kernel_win_0_val_6_5_lo_3_reg_9129;
        ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_3_reg_9135_pp0_it21 <= src_kernel_win_0_val_6_6_lo_3_reg_9135;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it3 <= src_kernel_win_0_val_7_0_reg_8830;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_9007_pp0_it15 <= src_kernel_win_0_val_7_1_lo_3_reg_9007;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_9007_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_9007_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_9007_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_9007_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_9007_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_9007_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_3_reg_9013_pp0_it15 <= src_kernel_win_0_val_7_2_lo_3_reg_9013;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_3_reg_9013_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_3_reg_9013_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_3_reg_9013_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_3_reg_9013_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_3_reg_9019_pp0_it15 <= src_kernel_win_0_val_7_3_lo_3_reg_9019;
        ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_3_reg_9019_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_3_reg_9019_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_3_reg_9025_pp0_it15 <= src_kernel_win_0_val_7_4_lo_3_reg_9025;
        ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_3_reg_9025_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_3_reg_9025_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_3_reg_9031_pp0_it15 <= src_kernel_win_0_val_7_5_lo_3_reg_9031;
        ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_3_reg_9037_pp0_it15 <= src_kernel_win_0_val_7_6_lo_3_reg_9037;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it3 <= src_kernel_win_0_val_8_0_reg_8837;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8909_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8909_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8909_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8909_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8909_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8909_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8909_pp0_it9 <= src_kernel_win_0_val_8_1_lo_3_reg_8909;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_3_reg_8915_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_3_reg_8915_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_3_reg_8915_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_3_reg_8915_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_3_reg_8915_pp0_it9 <= src_kernel_win_0_val_8_2_lo_3_reg_8915;
        ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_3_reg_8921_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_3_reg_8921_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_3_reg_8921_pp0_it9 <= src_kernel_win_0_val_8_3_lo_3_reg_8921;
        ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_3_reg_8927_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_3_reg_8927_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_3_reg_8927_pp0_it9 <= src_kernel_win_0_val_8_4_lo_3_reg_8927;
        ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_3_reg_8933_pp0_it9 <= src_kernel_win_0_val_8_5_lo_3_reg_8933;
        ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_3_reg_8939_pp0_it9 <= src_kernel_win_0_val_8_6_lo_3_reg_8939;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8844_pp0_it3 <= src_kernel_win_0_val_9_0_reg_8844;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8844_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8844_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8844_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8844_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8844_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8844_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_3_reg_8850_pp0_it3 <= src_kernel_win_0_val_9_1_lo_3_reg_8850;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_3_reg_8850_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_3_reg_8850_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_3_reg_8850_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_3_reg_8850_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_1_reg_8775_pp0_it3 <= src_kernel_win_0_val_9_2_1_reg_8775;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_1_reg_8775_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_2_1_reg_8775_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_1_reg_8775_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_2_1_reg_8775_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_3_2_reg_8769_pp0_it3 <= src_kernel_win_0_val_9_3_2_reg_8769;
        ap_reg_ppstg_src_kernel_win_0_val_9_3_2_reg_8769_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_3_2_reg_8769_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_4_3_reg_8763_pp0_it3 <= src_kernel_win_0_val_9_4_3_reg_8763;
        ap_reg_ppstg_src_kernel_win_0_val_9_5_3_reg_8757_pp0_it3 <= src_kernel_win_0_val_9_5_3_reg_8757;
        src_kernel_win_0_val_9_2_1_reg_8775 <= src_kernel_win_0_val_9_2_fu_920;
        src_kernel_win_0_val_9_3_2_reg_8769 <= src_kernel_win_0_val_9_3_fu_912;
        src_kernel_win_0_val_9_4_3_reg_8763 <= src_kernel_win_0_val_9_4_fu_872;
        src_kernel_win_0_val_9_5_3_reg_8757 <= src_kernel_win_0_val_9_5_fu_832;
        src_kernel_win_0_val_9_6_3_reg_8751 <= src_kernel_win_0_val_9_6_fu_792;
        src_kernel_win_0_val_9_7_3_reg_8746 <= src_kernel_win_0_val_9_7_fu_752;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_fu_3740_p2))) begin
        brmerge6_i_reg_8654 <= brmerge6_i_fu_3800_p2;
        or_cond_i_i_i3_i_reg_8668 <= or_cond_i_i_i3_i_fu_3805_p2;
        or_cond_i_i_i_i3_i_reg_8644 <= or_cond_i_i_i_i3_i_fu_3786_p2;
        tmp_137_reg_8639 <= tmp_137_fu_3763_p1;
        tmp_139_reg_8649 <= ImagLoc_x_fu_3757_p2[ap_const_lv32_B];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_reg_8630))) begin
        col_assign_5_t_i_reg_8678 <= col_assign_5_t_i_fu_3840_p2;
        k_buf_0_val_10_i_addr_reg_8672 <= tmp_101_i_fu_3822_p1;
        k_buf_0_val_11_i_addr_reg_8692 <= tmp_101_i_fu_3822_p1;
        k_buf_0_val_12_i_addr_reg_8698 <= tmp_101_i_fu_3822_p1;
        k_buf_0_val_13_i_addr_reg_8704 <= tmp_101_i_fu_3822_p1;
        k_buf_0_val_14_i_addr_reg_8710 <= tmp_101_i_fu_3822_p1;
        k_buf_0_val_15_i_addr_reg_8716 <= tmp_101_i_fu_3822_p1;
        k_buf_0_val_16_i_addr_reg_8722 <= tmp_101_i_fu_3822_p1;
        k_buf_0_val_17_i_addr_reg_8728 <= tmp_101_i_fu_3822_p1;
        k_buf_0_val_18_i_addr_reg_8734 <= tmp_101_i_fu_3822_p1;
        k_buf_0_val_19_i_addr_reg_8740 <= tmp_101_i_fu_3822_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        heightloop_1_reload_read_reg_7945 <= heightloop_1_reload_dout;
        p_neg392_i_i_i2_cast_reload_rea_reg_7955 <= p_neg392_i_i_i2_cast_reload_dout;
        tmp_41_reload_read_reg_7969 <= tmp_41_reload_dout;
        tmp_423_0_1_i_reg_8001 <= tmp_423_0_1_i_fu_2752_p2;
        tmp_423_0_2_i_reg_8006 <= tmp_423_0_2_i_fu_2758_p2;
        tmp_423_0_3_i_reg_8011 <= tmp_423_0_3_i_fu_2764_p2;
        tmp_423_0_4_i_reg_8016 <= tmp_423_0_4_i_fu_2770_p2;
        tmp_423_0_5_i_reg_8021 <= tmp_423_0_5_i_fu_2776_p2;
        tmp_423_0_6_i_reg_8026 <= tmp_423_0_6_i_fu_2782_p2;
        tmp_423_0_7_i_reg_8031 <= tmp_423_0_7_i_fu_2788_p2;
        tmp_423_0_8_i_reg_8036 <= tmp_423_0_8_i_fu_2794_p2;
        tmp_423_0_9_i_reg_8041 <= tmp_423_0_9_i_fu_2800_p2;
        tmp_423_0_i_reg_7996 <= tmp_423_0_i_fu_2746_p2;
        tmp_423_1_1_i_reg_8051 <= tmp_423_1_1_i_fu_2812_p2;
        tmp_423_1_2_i_reg_8056 <= tmp_423_1_2_i_fu_2818_p2;
        tmp_423_1_3_i_reg_8061 <= tmp_423_1_3_i_fu_2824_p2;
        tmp_423_1_4_i_reg_8066 <= tmp_423_1_4_i_fu_2830_p2;
        tmp_423_1_5_i_reg_8071 <= tmp_423_1_5_i_fu_2836_p2;
        tmp_423_1_6_i_reg_8076 <= tmp_423_1_6_i_fu_2842_p2;
        tmp_423_1_7_i_reg_8081 <= tmp_423_1_7_i_fu_2848_p2;
        tmp_423_1_8_i_reg_8086 <= tmp_423_1_8_i_fu_2854_p2;
        tmp_423_1_9_i_reg_8091 <= tmp_423_1_9_i_fu_2860_p2;
        tmp_423_1_i_reg_8046 <= tmp_423_1_i_fu_2806_p2;
        tmp_423_2_1_i_reg_8101 <= tmp_423_2_1_i_fu_2872_p2;
        tmp_423_2_2_i_reg_8106 <= tmp_423_2_2_i_fu_2878_p2;
        tmp_423_2_3_i_reg_8111 <= tmp_423_2_3_i_fu_2884_p2;
        tmp_423_2_4_i_reg_8116 <= tmp_423_2_4_i_fu_2890_p2;
        tmp_423_2_5_i_reg_8121 <= tmp_423_2_5_i_fu_2896_p2;
        tmp_423_2_6_i_reg_8126 <= tmp_423_2_6_i_fu_2902_p2;
        tmp_423_2_7_i_reg_8131 <= tmp_423_2_7_i_fu_2908_p2;
        tmp_423_2_8_i_reg_8136 <= tmp_423_2_8_i_fu_2914_p2;
        tmp_423_2_9_i_reg_8141 <= tmp_423_2_9_i_fu_2920_p2;
        tmp_423_2_i_reg_8096 <= tmp_423_2_i_fu_2866_p2;
        tmp_423_3_1_i_reg_8151 <= tmp_423_3_1_i_fu_2932_p2;
        tmp_423_3_2_i_reg_8156 <= tmp_423_3_2_i_fu_2938_p2;
        tmp_423_3_3_i_reg_8161 <= tmp_423_3_3_i_fu_2944_p2;
        tmp_423_3_4_i_reg_8166 <= tmp_423_3_4_i_fu_2950_p2;
        tmp_423_3_5_i_reg_8171 <= tmp_423_3_5_i_fu_2956_p2;
        tmp_423_3_6_i_reg_8176 <= tmp_423_3_6_i_fu_2962_p2;
        tmp_423_3_7_i_reg_8181 <= tmp_423_3_7_i_fu_2968_p2;
        tmp_423_3_8_i_reg_8186 <= tmp_423_3_8_i_fu_2974_p2;
        tmp_423_3_9_i_reg_8191 <= tmp_423_3_9_i_fu_2980_p2;
        tmp_423_3_i_reg_8146 <= tmp_423_3_i_fu_2926_p2;
        tmp_423_4_1_i_reg_8201 <= tmp_423_4_1_i_fu_2992_p2;
        tmp_423_4_2_i_reg_8206 <= tmp_423_4_2_i_fu_2998_p2;
        tmp_423_4_3_i_reg_8211 <= tmp_423_4_3_i_fu_3004_p2;
        tmp_423_4_4_i_reg_8216 <= tmp_423_4_4_i_fu_3010_p2;
        tmp_423_4_5_i_reg_8221 <= tmp_423_4_5_i_fu_3016_p2;
        tmp_423_4_6_i_reg_8226 <= tmp_423_4_6_i_fu_3022_p2;
        tmp_423_4_7_i_reg_8231 <= tmp_423_4_7_i_fu_3028_p2;
        tmp_423_4_8_i_reg_8236 <= tmp_423_4_8_i_fu_3034_p2;
        tmp_423_4_9_i_reg_8241 <= tmp_423_4_9_i_fu_3040_p2;
        tmp_423_4_i_reg_8196 <= tmp_423_4_i_fu_2986_p2;
        tmp_423_5_1_i_reg_8251 <= tmp_423_5_1_i_fu_3052_p2;
        tmp_423_5_2_i_reg_8256 <= tmp_423_5_2_i_fu_3058_p2;
        tmp_423_5_3_i_reg_8261 <= tmp_423_5_3_i_fu_3064_p2;
        tmp_423_5_4_i_reg_8266 <= tmp_423_5_4_i_fu_3070_p2;
        tmp_423_5_5_i_reg_8271 <= tmp_423_5_5_i_fu_3076_p2;
        tmp_423_5_6_i_reg_8276 <= tmp_423_5_6_i_fu_3082_p2;
        tmp_423_5_7_i_reg_8281 <= tmp_423_5_7_i_fu_3088_p2;
        tmp_423_5_8_i_reg_8286 <= tmp_423_5_8_i_fu_3094_p2;
        tmp_423_5_9_i_reg_8291 <= tmp_423_5_9_i_fu_3100_p2;
        tmp_423_5_i_reg_8246 <= tmp_423_5_i_fu_3046_p2;
        tmp_423_6_1_i_reg_8301 <= tmp_423_6_1_i_fu_3112_p2;
        tmp_423_6_2_i_reg_8306 <= tmp_423_6_2_i_fu_3118_p2;
        tmp_423_6_3_i_reg_8311 <= tmp_423_6_3_i_fu_3124_p2;
        tmp_423_6_4_i_reg_8316 <= tmp_423_6_4_i_fu_3130_p2;
        tmp_423_6_5_i_reg_8321 <= tmp_423_6_5_i_fu_3136_p2;
        tmp_423_6_6_i_reg_8326 <= tmp_423_6_6_i_fu_3142_p2;
        tmp_423_6_7_i_reg_8331 <= tmp_423_6_7_i_fu_3148_p2;
        tmp_423_6_8_i_reg_8336 <= tmp_423_6_8_i_fu_3154_p2;
        tmp_423_6_9_i_reg_8341 <= tmp_423_6_9_i_fu_3160_p2;
        tmp_423_6_i_reg_8296 <= tmp_423_6_i_fu_3106_p2;
        tmp_423_7_1_i_reg_8351 <= tmp_423_7_1_i_fu_3172_p2;
        tmp_423_7_2_i_reg_8356 <= tmp_423_7_2_i_fu_3178_p2;
        tmp_423_7_3_i_reg_8361 <= tmp_423_7_3_i_fu_3184_p2;
        tmp_423_7_4_i_reg_8366 <= tmp_423_7_4_i_fu_3190_p2;
        tmp_423_7_5_i_reg_8371 <= tmp_423_7_5_i_fu_3196_p2;
        tmp_423_7_6_i_reg_8376 <= tmp_423_7_6_i_fu_3202_p2;
        tmp_423_7_7_i_reg_8381 <= tmp_423_7_7_i_fu_3208_p2;
        tmp_423_7_8_i_reg_8386 <= tmp_423_7_8_i_fu_3214_p2;
        tmp_423_7_9_i_reg_8391 <= tmp_423_7_9_i_fu_3220_p2;
        tmp_423_7_i_reg_8346 <= tmp_423_7_i_fu_3166_p2;
        tmp_423_8_1_i_reg_8401 <= tmp_423_8_1_i_fu_3232_p2;
        tmp_423_8_2_i_reg_8406 <= tmp_423_8_2_i_fu_3238_p2;
        tmp_423_8_3_i_reg_8411 <= tmp_423_8_3_i_fu_3244_p2;
        tmp_423_8_4_i_reg_8416 <= tmp_423_8_4_i_fu_3250_p2;
        tmp_423_8_5_i_reg_8421 <= tmp_423_8_5_i_fu_3256_p2;
        tmp_423_8_6_i_reg_8426 <= tmp_423_8_6_i_fu_3262_p2;
        tmp_423_8_7_i_reg_8431 <= tmp_423_8_7_i_fu_3268_p2;
        tmp_423_8_8_i_reg_8436 <= tmp_423_8_8_i_fu_3274_p2;
        tmp_423_8_9_i_reg_8441 <= tmp_423_8_9_i_fu_3280_p2;
        tmp_423_8_i_reg_8396 <= tmp_423_8_i_fu_3226_p2;
        tmp_423_9_1_i_reg_8451 <= tmp_423_9_1_i_fu_3292_p2;
        tmp_423_9_2_i_reg_8456 <= tmp_423_9_2_i_fu_3298_p2;
        tmp_423_9_3_i_reg_8461 <= tmp_423_9_3_i_fu_3304_p2;
        tmp_423_9_4_i_reg_8466 <= tmp_423_9_4_i_fu_3310_p2;
        tmp_423_9_5_i_reg_8471 <= tmp_423_9_5_i_fu_3316_p2;
        tmp_423_9_6_i_reg_8476 <= tmp_423_9_6_i_fu_3322_p2;
        tmp_423_9_7_i_reg_8481 <= tmp_423_9_7_i_fu_3328_p2;
        tmp_423_9_8_i_reg_8486 <= tmp_423_9_8_i_fu_3334_p2;
        tmp_423_9_9_i_reg_8491 <= tmp_423_9_9_i_fu_3340_p2;
        tmp_423_9_i_reg_8446 <= tmp_423_9_i_fu_3286_p2;
        tmp_96_reg_8507 <= tmp_96_fu_3350_p1;
        tmp_98_reg_8512 <= tmp_98_fu_3354_p1;
        tmp_reg_8496 <= tmp_fu_3346_p1;
        widthloop_1_reload_read_reg_7950 <= widthloop_1_reload_dout;
        y_4_5_cast_i_reg_7991[0] <= y_4_5_cast_i_fu_2742_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_V_reg_8523 <= i_V_fu_3367_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it1))) begin
        p_059_i_i_i181_3_0_1_i_reg_8856 <= p_059_i_i_i181_3_0_1_i_fu_4613_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it2))) begin
        p_059_i_i_i181_3_0_3_i_reg_8867 <= p_059_i_i_i181_3_0_3_i_fu_4697_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it3))) begin
        p_059_i_i_i181_3_0_4_i_reg_8874 <= p_059_i_i_i181_3_0_4_i_fu_4714_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it4))) begin
        p_059_i_i_i181_3_0_6_i_reg_8884 <= p_059_i_i_i181_3_0_6_i_fu_4749_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it5))) begin
        p_059_i_i_i181_3_0_8_i_reg_8895 <= p_059_i_i_i181_3_0_8_i_fu_4784_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it6))) begin
        p_059_i_i_i181_3_0_9_i_reg_8902 <= p_059_i_i_i181_3_0_9_i_fu_4801_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it8))) begin
        p_059_i_i_i181_3_1_2_i_reg_8961 <= p_059_i_i_i181_3_1_2_i_fu_4951_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it9))) begin
        p_059_i_i_i181_3_1_4_i_reg_8972 <= p_059_i_i_i181_3_1_4_i_fu_4986_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it10))) begin
        p_059_i_i_i181_3_1_5_i_reg_8979 <= p_059_i_i_i181_3_1_5_i_fu_5003_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it11))) begin
        p_059_i_i_i181_3_1_7_i_reg_8989 <= p_059_i_i_i181_3_1_7_i_fu_5038_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it12))) begin
        p_059_i_i_i181_3_1_9_i_reg_9000 <= p_059_i_i_i181_3_1_9_i_fu_5073_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it7))) begin
        p_059_i_i_i181_3_1_i_reg_8951 <= p_059_i_i_i181_3_1_i_fu_4846_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it14))) begin
        p_059_i_i_i181_3_2_2_i_reg_9059 <= p_059_i_i_i181_3_2_2_i_fu_5224_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it15))) begin
        p_059_i_i_i181_3_2_4_i_reg_9070 <= p_059_i_i_i181_3_2_4_i_fu_5259_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it16))) begin
        p_059_i_i_i181_3_2_5_i_reg_9077 <= p_059_i_i_i181_3_2_5_i_fu_5276_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it17))) begin
        p_059_i_i_i181_3_2_7_i_reg_9087 <= p_059_i_i_i181_3_2_7_i_fu_5311_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it18))) begin
        p_059_i_i_i181_3_2_9_i_reg_9098 <= p_059_i_i_i181_3_2_9_i_fu_5346_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it13))) begin
        p_059_i_i_i181_3_2_i_reg_9049 <= p_059_i_i_i181_3_2_i_fu_5119_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it20))) begin
        p_059_i_i_i181_3_3_2_i_reg_9157 <= p_059_i_i_i181_3_3_2_i_fu_5497_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it21))) begin
        p_059_i_i_i181_3_3_4_i_reg_9168 <= p_059_i_i_i181_3_3_4_i_fu_5532_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it22))) begin
        p_059_i_i_i181_3_3_5_i_reg_9175 <= p_059_i_i_i181_3_3_5_i_fu_5549_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it23))) begin
        p_059_i_i_i181_3_3_7_i_reg_9185 <= p_059_i_i_i181_3_3_7_i_fu_5584_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it24))) begin
        p_059_i_i_i181_3_3_9_i_reg_9196 <= p_059_i_i_i181_3_3_9_i_fu_5619_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it19))) begin
        p_059_i_i_i181_3_3_i_reg_9147 <= p_059_i_i_i181_3_3_i_fu_5392_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it26))) begin
        p_059_i_i_i181_3_4_2_i_reg_9255 <= p_059_i_i_i181_3_4_2_i_fu_5770_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it27))) begin
        p_059_i_i_i181_3_4_4_i_reg_9266 <= p_059_i_i_i181_3_4_4_i_fu_5805_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it28))) begin
        p_059_i_i_i181_3_4_5_i_reg_9273 <= p_059_i_i_i181_3_4_5_i_fu_5822_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it29))) begin
        p_059_i_i_i181_3_4_7_i_reg_9283 <= p_059_i_i_i181_3_4_7_i_fu_5857_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it30))) begin
        p_059_i_i_i181_3_4_9_i_reg_9294 <= p_059_i_i_i181_3_4_9_i_fu_5892_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it25))) begin
        p_059_i_i_i181_3_4_i_reg_9245 <= p_059_i_i_i181_3_4_i_fu_5665_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it32))) begin
        p_059_i_i_i181_3_5_2_i_reg_9353 <= p_059_i_i_i181_3_5_2_i_fu_6043_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it33))) begin
        p_059_i_i_i181_3_5_4_i_reg_9364 <= p_059_i_i_i181_3_5_4_i_fu_6078_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it34))) begin
        p_059_i_i_i181_3_5_5_i_reg_9371 <= p_059_i_i_i181_3_5_5_i_fu_6095_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it35))) begin
        p_059_i_i_i181_3_5_7_i_reg_9381 <= p_059_i_i_i181_3_5_7_i_fu_6130_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it36))) begin
        p_059_i_i_i181_3_5_9_i_reg_9392 <= p_059_i_i_i181_3_5_9_i_fu_6165_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it31))) begin
        p_059_i_i_i181_3_5_i_reg_9343 <= p_059_i_i_i181_3_5_i_fu_5938_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it38))) begin
        p_059_i_i_i181_3_6_2_i_reg_9451 <= p_059_i_i_i181_3_6_2_i_fu_6316_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it39))) begin
        p_059_i_i_i181_3_6_4_i_reg_9462 <= p_059_i_i_i181_3_6_4_i_fu_6351_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it40))) begin
        p_059_i_i_i181_3_6_5_i_reg_9469 <= p_059_i_i_i181_3_6_5_i_fu_6368_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it41))) begin
        p_059_i_i_i181_3_6_7_i_reg_9479 <= p_059_i_i_i181_3_6_7_i_fu_6403_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it42))) begin
        p_059_i_i_i181_3_6_9_i_reg_9490 <= p_059_i_i_i181_3_6_9_i_fu_6438_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it37))) begin
        p_059_i_i_i181_3_6_i_reg_9441 <= p_059_i_i_i181_3_6_i_fu_6211_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it44))) begin
        p_059_i_i_i181_3_7_2_i_reg_9549 <= p_059_i_i_i181_3_7_2_i_fu_6589_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it45))) begin
        p_059_i_i_i181_3_7_4_i_reg_9560 <= p_059_i_i_i181_3_7_4_i_fu_6624_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it46))) begin
        p_059_i_i_i181_3_7_5_i_reg_9567 <= p_059_i_i_i181_3_7_5_i_fu_6641_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it47))) begin
        p_059_i_i_i181_3_7_7_i_reg_9577 <= p_059_i_i_i181_3_7_7_i_fu_6676_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it48))) begin
        p_059_i_i_i181_3_7_9_i_reg_9588 <= p_059_i_i_i181_3_7_9_i_fu_6711_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it43))) begin
        p_059_i_i_i181_3_7_i_reg_9539 <= p_059_i_i_i181_3_7_i_fu_6484_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it50))) begin
        p_059_i_i_i181_3_8_2_i_reg_9647 <= p_059_i_i_i181_3_8_2_i_fu_6862_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it51))) begin
        p_059_i_i_i181_3_8_4_i_reg_9658 <= p_059_i_i_i181_3_8_4_i_fu_6897_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it52))) begin
        p_059_i_i_i181_3_8_5_i_reg_9665 <= p_059_i_i_i181_3_8_5_i_fu_6914_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it53))) begin
        p_059_i_i_i181_3_8_7_i_reg_9675 <= p_059_i_i_i181_3_8_7_i_fu_6949_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it54))) begin
        p_059_i_i_i181_3_8_9_i_reg_9686 <= p_059_i_i_i181_3_8_9_i_fu_6984_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it49))) begin
        p_059_i_i_i181_3_8_i_reg_9637 <= p_059_i_i_i181_3_8_i_fu_6757_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it56))) begin
        p_059_i_i_i181_3_9_2_i_reg_9745 <= p_059_i_i_i181_3_9_2_i_fu_7135_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it57))) begin
        p_059_i_i_i181_3_9_4_i_reg_9756 <= p_059_i_i_i181_3_9_4_i_fu_7170_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it58))) begin
        p_059_i_i_i181_3_9_5_i_reg_9763 <= p_059_i_i_i181_3_9_5_i_fu_7187_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it59))) begin
        p_059_i_i_i181_3_9_7_i_reg_9773 <= p_059_i_i_i181_3_9_7_i_fu_7222_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it55))) begin
        p_059_i_i_i181_3_9_i_reg_9735 <= p_059_i_i_i181_3_9_i_fu_7030_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        right_border_buf_0_val_0_0_fu_932 <= col_buf_0_val_0_0_fu_3921_p3;
        right_border_buf_0_val_1_0_fu_960 <= col_buf_0_val_1_0_fu_3953_p3;
        right_border_buf_0_val_2_0_fu_956 <= col_buf_0_val_2_0_fu_3985_p3;
        right_border_buf_0_val_3_0_fu_952 <= col_buf_0_val_3_0_fu_4017_p3;
        right_border_buf_0_val_4_0_fu_948 <= col_buf_0_val_4_0_fu_4049_p3;
        right_border_buf_0_val_5_0_fu_944 <= col_buf_0_val_5_0_fu_4081_p3;
        right_border_buf_0_val_6_0_fu_940 <= col_buf_0_val_6_0_fu_4113_p3;
        right_border_buf_0_val_7_0_fu_936 <= col_buf_0_val_7_0_fu_4145_p3;
        right_border_buf_0_val_8_0_fu_928 <= col_buf_0_val_8_0_fu_4177_p3;
        right_border_buf_0_val_9_0_fu_924 <= col_buf_0_val_9_0_fu_4209_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3362_p2 == ap_const_lv1_0))) begin
        row_assign_19_1_t_i_reg_8585 <= row_assign_19_1_t_i_fu_3479_p2;
        row_assign_19_2_t_i_reg_8590 <= row_assign_19_2_t_i_fu_3506_p2;
        row_assign_19_3_t_i_reg_8595 <= row_assign_19_3_t_i_fu_3533_p2;
        row_assign_19_4_t_i_reg_8600 <= row_assign_19_4_t_i_fu_3560_p2;
        row_assign_19_5_t_i_reg_8605 <= row_assign_19_5_t_i_fu_3587_p2;
        row_assign_19_6_t_i_reg_8610 <= row_assign_19_6_t_i_fu_3614_p2;
        row_assign_19_7_t_i_reg_8615 <= row_assign_19_7_t_i_fu_3641_p2;
        row_assign_19_8_t_i_reg_8620 <= row_assign_19_8_t_i_fu_3668_p2;
        row_assign_19_9_t_i_reg_8625 <= row_assign_19_9_t_i_fu_3731_p2;
        row_assign_19_i_reg_8580 <= row_assign_19_i_fu_3452_p2;
        tmp_224_not_i_reg_8532 <= tmp_224_not_i_fu_3378_p2;
        tmp_252_i_reg_8537 <= tmp_252_i_fu_3384_p2;
        tmp_329_5_i_reg_8546 <= tmp_329_5_i_fu_3396_p2;
        tmp_329_6_i_reg_8550 <= tmp_329_6_i_fu_3401_p2;
        tmp_329_7_i_reg_8554 <= tmp_329_7_i_fu_3407_p2;
        tmp_329_8_i_reg_8558 <= tmp_329_8_i_fu_3413_p2;
        tmp_329_9_i_reg_8562 <= tmp_329_9_i_fu_3419_p2;
        tmp_329_i_reg_8542 <= tmp_329_i_fu_3390_p2;
        tmp_3881_i_reg_8566 <= tmp_3881_i_fu_3425_p2;
        tmp_75_i_reg_8528 <= tmp_75_i_fu_3373_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        src_kernel_win_0_val_0_0_reg_8781 <= src_kernel_win_0_val_0_0_fu_4291_p3;
        src_kernel_win_0_val_1_0_reg_8788 <= src_kernel_win_0_val_1_0_fu_4323_p3;
        src_kernel_win_0_val_2_0_reg_8795 <= src_kernel_win_0_val_2_0_fu_4355_p3;
        src_kernel_win_0_val_3_0_reg_8802 <= src_kernel_win_0_val_3_0_fu_4387_p3;
        src_kernel_win_0_val_4_0_reg_8809 <= src_kernel_win_0_val_4_0_fu_4419_p3;
        src_kernel_win_0_val_5_0_reg_8816 <= src_kernel_win_0_val_5_0_fu_4451_p3;
        src_kernel_win_0_val_6_0_reg_8823 <= src_kernel_win_0_val_6_0_fu_4483_p3;
        src_kernel_win_0_val_7_0_reg_8830 <= src_kernel_win_0_val_7_0_fu_4515_p3;
        src_kernel_win_0_val_8_0_reg_8837 <= src_kernel_win_0_val_8_0_fu_4547_p3;
        src_kernel_win_0_val_9_0_reg_8844 <= src_kernel_win_0_val_9_0_fu_4579_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it56) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it55))) begin
        src_kernel_win_0_val_0_1_fu_564 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it55;
        src_kernel_win_0_val_0_2_fu_568 <= src_kernel_win_0_val_0_1_fu_564;
        src_kernel_win_0_val_0_3_fu_572 <= src_kernel_win_0_val_0_2_fu_568;
        src_kernel_win_0_val_0_4_fu_576 <= src_kernel_win_0_val_0_3_fu_572;
        src_kernel_win_0_val_0_5_fu_580 <= src_kernel_win_0_val_0_4_fu_576;
        src_kernel_win_0_val_0_6_fu_584 <= src_kernel_win_0_val_0_5_fu_580;
        src_kernel_win_0_val_0_7_fu_588 <= src_kernel_win_0_val_0_6_fu_584;
        src_kernel_win_0_val_0_8_fu_592 <= src_kernel_win_0_val_0_7_fu_588;
        src_kernel_win_0_val_0_9_fu_596 <= src_kernel_win_0_val_0_8_fu_592;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it55) & (tmp_423_9_8_i_reg_8486 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_1_lo_1_reg_9693 <= src_kernel_win_0_val_0_1_fu_564;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it55) & (tmp_423_9_7_i_reg_8481 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_2_lo_2_reg_9699 <= src_kernel_win_0_val_0_2_fu_568;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it55) & (tmp_423_9_6_i_reg_8476 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_3_lo_3_reg_9705 <= src_kernel_win_0_val_0_3_fu_572;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it55) & (tmp_423_9_5_i_reg_8471 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_4_lo_3_reg_9711 <= src_kernel_win_0_val_0_4_fu_576;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it55) & (tmp_423_9_4_i_reg_8466 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_5_lo_3_reg_9717 <= src_kernel_win_0_val_0_5_fu_580;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it55) & (tmp_423_9_3_i_reg_8461 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_6_lo_3_reg_9723 <= src_kernel_win_0_val_0_6_fu_584;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it55) & (tmp_423_9_2_i_reg_8456 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_7_lo_3_reg_9729 <= src_kernel_win_0_val_0_7_fu_588;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it50) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it49))) begin
        src_kernel_win_0_val_1_1_fu_600 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it49;
        src_kernel_win_0_val_1_2_fu_604 <= src_kernel_win_0_val_1_1_fu_600;
        src_kernel_win_0_val_1_3_fu_608 <= src_kernel_win_0_val_1_2_fu_604;
        src_kernel_win_0_val_1_4_fu_612 <= src_kernel_win_0_val_1_3_fu_608;
        src_kernel_win_0_val_1_5_fu_616 <= src_kernel_win_0_val_1_4_fu_612;
        src_kernel_win_0_val_1_6_fu_620 <= src_kernel_win_0_val_1_5_fu_616;
        src_kernel_win_0_val_1_7_fu_624 <= src_kernel_win_0_val_1_6_fu_620;
        src_kernel_win_0_val_1_8_fu_628 <= src_kernel_win_0_val_1_7_fu_624;
        src_kernel_win_0_val_1_9_fu_632 <= src_kernel_win_0_val_1_8_fu_628;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it49) & (tmp_423_8_8_i_reg_8436 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_1_lo_3_reg_9595 <= src_kernel_win_0_val_1_1_fu_600;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it49) & (tmp_423_8_7_i_reg_8431 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_2_lo_3_reg_9601 <= src_kernel_win_0_val_1_2_fu_604;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it49) & (tmp_423_8_6_i_reg_8426 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_3_lo_3_reg_9607 <= src_kernel_win_0_val_1_3_fu_608;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it49) & (tmp_423_8_5_i_reg_8421 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_4_lo_3_reg_9613 <= src_kernel_win_0_val_1_4_fu_612;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it49) & (tmp_423_8_4_i_reg_8416 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_5_lo_3_reg_9619 <= src_kernel_win_0_val_1_5_fu_616;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it49) & (tmp_423_8_3_i_reg_8411 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_6_lo_3_reg_9625 <= src_kernel_win_0_val_1_6_fu_620;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it49) & (tmp_423_8_2_i_reg_8406 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_7_lo_3_reg_9631 <= src_kernel_win_0_val_1_7_fu_624;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it44) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it43))) begin
        src_kernel_win_0_val_2_1_fu_636 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it43;
        src_kernel_win_0_val_2_2_fu_640 <= src_kernel_win_0_val_2_1_fu_636;
        src_kernel_win_0_val_2_3_fu_644 <= src_kernel_win_0_val_2_2_fu_640;
        src_kernel_win_0_val_2_4_fu_648 <= src_kernel_win_0_val_2_3_fu_644;
        src_kernel_win_0_val_2_5_fu_652 <= src_kernel_win_0_val_2_4_fu_648;
        src_kernel_win_0_val_2_6_fu_656 <= src_kernel_win_0_val_2_5_fu_652;
        src_kernel_win_0_val_2_7_fu_660 <= src_kernel_win_0_val_2_6_fu_656;
        src_kernel_win_0_val_2_8_fu_664 <= src_kernel_win_0_val_2_7_fu_660;
        src_kernel_win_0_val_2_9_fu_668 <= src_kernel_win_0_val_2_8_fu_664;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it43) & (tmp_423_7_8_i_reg_8386 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_1_lo_3_reg_9497 <= src_kernel_win_0_val_2_1_fu_636;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it43) & (tmp_423_7_7_i_reg_8381 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_2_lo_3_reg_9503 <= src_kernel_win_0_val_2_2_fu_640;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it43) & (tmp_423_7_6_i_reg_8376 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_3_lo_3_reg_9509 <= src_kernel_win_0_val_2_3_fu_644;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it43) & (tmp_423_7_5_i_reg_8371 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_4_lo_3_reg_9515 <= src_kernel_win_0_val_2_4_fu_648;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it43) & (tmp_423_7_4_i_reg_8366 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_5_lo_3_reg_9521 <= src_kernel_win_0_val_2_5_fu_652;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it43) & (tmp_423_7_3_i_reg_8361 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_6_lo_3_reg_9527 <= src_kernel_win_0_val_2_6_fu_656;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it43) & (tmp_423_7_2_i_reg_8356 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_7_lo_3_reg_9533 <= src_kernel_win_0_val_2_7_fu_660;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it37))) begin
        src_kernel_win_0_val_3_1_fu_676 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it37;
        src_kernel_win_0_val_3_2_fu_680 <= src_kernel_win_0_val_3_1_fu_676;
        src_kernel_win_0_val_3_3_fu_684 <= src_kernel_win_0_val_3_2_fu_680;
        src_kernel_win_0_val_3_4_fu_688 <= src_kernel_win_0_val_3_3_fu_684;
        src_kernel_win_0_val_3_5_fu_692 <= src_kernel_win_0_val_3_4_fu_688;
        src_kernel_win_0_val_3_6_fu_696 <= src_kernel_win_0_val_3_5_fu_692;
        src_kernel_win_0_val_3_7_fu_700 <= src_kernel_win_0_val_3_6_fu_696;
        src_kernel_win_0_val_3_8_fu_704 <= src_kernel_win_0_val_3_7_fu_700;
        src_kernel_win_0_val_3_9_fu_708 <= src_kernel_win_0_val_3_8_fu_704;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it37) & (tmp_423_6_8_i_reg_8336 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_1_lo_3_reg_9399 <= src_kernel_win_0_val_3_1_fu_676;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it37) & (tmp_423_6_7_i_reg_8331 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_2_lo_3_reg_9405 <= src_kernel_win_0_val_3_2_fu_680;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it37) & (tmp_423_6_6_i_reg_8326 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_3_lo_3_reg_9411 <= src_kernel_win_0_val_3_3_fu_684;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it37) & (tmp_423_6_5_i_reg_8321 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_4_lo_3_reg_9417 <= src_kernel_win_0_val_3_4_fu_688;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it37) & (tmp_423_6_4_i_reg_8316 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_5_lo_3_reg_9423 <= src_kernel_win_0_val_3_5_fu_692;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it37) & (tmp_423_6_3_i_reg_8311 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_6_lo_3_reg_9429 <= src_kernel_win_0_val_3_6_fu_696;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it37) & (tmp_423_6_2_i_reg_8306 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_7_lo_3_reg_9435 <= src_kernel_win_0_val_3_7_fu_700;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it31))) begin
        src_kernel_win_0_val_4_1_fu_716 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it31;
        src_kernel_win_0_val_4_2_fu_720 <= src_kernel_win_0_val_4_1_fu_716;
        src_kernel_win_0_val_4_3_fu_724 <= src_kernel_win_0_val_4_2_fu_720;
        src_kernel_win_0_val_4_4_fu_728 <= src_kernel_win_0_val_4_3_fu_724;
        src_kernel_win_0_val_4_5_fu_732 <= src_kernel_win_0_val_4_4_fu_728;
        src_kernel_win_0_val_4_6_fu_736 <= src_kernel_win_0_val_4_5_fu_732;
        src_kernel_win_0_val_4_7_fu_740 <= src_kernel_win_0_val_4_6_fu_736;
        src_kernel_win_0_val_4_8_fu_744 <= src_kernel_win_0_val_4_7_fu_740;
        src_kernel_win_0_val_4_9_fu_748 <= src_kernel_win_0_val_4_8_fu_744;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it31) & (tmp_423_5_8_i_reg_8286 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_1_lo_3_reg_9301 <= src_kernel_win_0_val_4_1_fu_716;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it31) & (tmp_423_5_7_i_reg_8281 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_2_lo_3_reg_9307 <= src_kernel_win_0_val_4_2_fu_720;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it31) & (tmp_423_5_6_i_reg_8276 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_3_lo_3_reg_9313 <= src_kernel_win_0_val_4_3_fu_724;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it31) & (tmp_423_5_5_i_reg_8271 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_4_lo_3_reg_9319 <= src_kernel_win_0_val_4_4_fu_728;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it31) & (tmp_423_5_4_i_reg_8266 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_5_lo_3_reg_9325 <= src_kernel_win_0_val_4_5_fu_732;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it31) & (tmp_423_5_3_i_reg_8261 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_6_lo_3_reg_9331 <= src_kernel_win_0_val_4_6_fu_736;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it31) & (tmp_423_5_2_i_reg_8256 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_7_lo_3_reg_9337 <= src_kernel_win_0_val_4_7_fu_740;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it26) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it25))) begin
        src_kernel_win_0_val_5_1_fu_756 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it25;
        src_kernel_win_0_val_5_2_fu_760 <= src_kernel_win_0_val_5_1_fu_756;
        src_kernel_win_0_val_5_3_fu_764 <= src_kernel_win_0_val_5_2_fu_760;
        src_kernel_win_0_val_5_4_fu_768 <= src_kernel_win_0_val_5_3_fu_764;
        src_kernel_win_0_val_5_5_fu_772 <= src_kernel_win_0_val_5_4_fu_768;
        src_kernel_win_0_val_5_6_fu_776 <= src_kernel_win_0_val_5_5_fu_772;
        src_kernel_win_0_val_5_7_fu_780 <= src_kernel_win_0_val_5_6_fu_776;
        src_kernel_win_0_val_5_8_fu_784 <= src_kernel_win_0_val_5_7_fu_780;
        src_kernel_win_0_val_5_9_fu_788 <= src_kernel_win_0_val_5_8_fu_784;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it25) & (tmp_423_4_8_i_reg_8236 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_1_lo_3_reg_9203 <= src_kernel_win_0_val_5_1_fu_756;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it25) & (tmp_423_4_7_i_reg_8231 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_2_lo_3_reg_9209 <= src_kernel_win_0_val_5_2_fu_760;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it25) & (tmp_423_4_6_i_reg_8226 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_3_lo_3_reg_9215 <= src_kernel_win_0_val_5_3_fu_764;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it25) & (tmp_423_4_5_i_reg_8221 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_4_lo_3_reg_9221 <= src_kernel_win_0_val_5_4_fu_768;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it25) & (tmp_423_4_4_i_reg_8216 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_5_lo_3_reg_9227 <= src_kernel_win_0_val_5_5_fu_772;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it25) & (tmp_423_4_3_i_reg_8211 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_6_lo_3_reg_9233 <= src_kernel_win_0_val_5_6_fu_776;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it25) & (tmp_423_4_2_i_reg_8206 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_7_lo_3_reg_9239 <= src_kernel_win_0_val_5_7_fu_780;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it19))) begin
        src_kernel_win_0_val_6_1_fu_796 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it19;
        src_kernel_win_0_val_6_2_fu_800 <= src_kernel_win_0_val_6_1_fu_796;
        src_kernel_win_0_val_6_3_fu_804 <= src_kernel_win_0_val_6_2_fu_800;
        src_kernel_win_0_val_6_4_fu_808 <= src_kernel_win_0_val_6_3_fu_804;
        src_kernel_win_0_val_6_5_fu_812 <= src_kernel_win_0_val_6_4_fu_808;
        src_kernel_win_0_val_6_6_fu_816 <= src_kernel_win_0_val_6_5_fu_812;
        src_kernel_win_0_val_6_7_fu_820 <= src_kernel_win_0_val_6_6_fu_816;
        src_kernel_win_0_val_6_8_fu_824 <= src_kernel_win_0_val_6_7_fu_820;
        src_kernel_win_0_val_6_9_fu_828 <= src_kernel_win_0_val_6_8_fu_824;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it19) & (tmp_423_3_8_i_reg_8186 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_1_lo_3_reg_9105 <= src_kernel_win_0_val_6_1_fu_796;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it19) & (tmp_423_3_7_i_reg_8181 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_2_lo_3_reg_9111 <= src_kernel_win_0_val_6_2_fu_800;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it19) & (tmp_423_3_6_i_reg_8176 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_3_lo_3_reg_9117 <= src_kernel_win_0_val_6_3_fu_804;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it19) & (tmp_423_3_5_i_reg_8171 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_4_lo_3_reg_9123 <= src_kernel_win_0_val_6_4_fu_808;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it19) & (tmp_423_3_4_i_reg_8166 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_5_lo_3_reg_9129 <= src_kernel_win_0_val_6_5_fu_812;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it19) & (tmp_423_3_3_i_reg_8161 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_6_lo_3_reg_9135 <= src_kernel_win_0_val_6_6_fu_816;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it19) & (tmp_423_3_2_i_reg_8156 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_7_lo_3_reg_9141 <= src_kernel_win_0_val_6_7_fu_820;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it13))) begin
        src_kernel_win_0_val_7_1_fu_836 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it13;
        src_kernel_win_0_val_7_2_fu_840 <= src_kernel_win_0_val_7_1_fu_836;
        src_kernel_win_0_val_7_3_fu_844 <= src_kernel_win_0_val_7_2_fu_840;
        src_kernel_win_0_val_7_4_fu_848 <= src_kernel_win_0_val_7_3_fu_844;
        src_kernel_win_0_val_7_5_fu_852 <= src_kernel_win_0_val_7_4_fu_848;
        src_kernel_win_0_val_7_6_fu_856 <= src_kernel_win_0_val_7_5_fu_852;
        src_kernel_win_0_val_7_7_fu_860 <= src_kernel_win_0_val_7_6_fu_856;
        src_kernel_win_0_val_7_8_fu_864 <= src_kernel_win_0_val_7_7_fu_860;
        src_kernel_win_0_val_7_9_fu_868 <= src_kernel_win_0_val_7_8_fu_864;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it13) & (tmp_423_2_8_i_reg_8136 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_1_lo_3_reg_9007 <= src_kernel_win_0_val_7_1_fu_836;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it13) & (tmp_423_2_7_i_reg_8131 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_2_lo_3_reg_9013 <= src_kernel_win_0_val_7_2_fu_840;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it13) & (tmp_423_2_6_i_reg_8126 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_3_lo_3_reg_9019 <= src_kernel_win_0_val_7_3_fu_844;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it13) & (tmp_423_2_5_i_reg_8121 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_4_lo_3_reg_9025 <= src_kernel_win_0_val_7_4_fu_848;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it13) & (tmp_423_2_4_i_reg_8116 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_5_lo_3_reg_9031 <= src_kernel_win_0_val_7_5_fu_852;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it13) & (tmp_423_2_3_i_reg_8111 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_6_lo_3_reg_9037 <= src_kernel_win_0_val_7_6_fu_856;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it13) & (tmp_423_2_2_i_reg_8106 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_7_lo_3_reg_9043 <= src_kernel_win_0_val_7_7_fu_860;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it7))) begin
        src_kernel_win_0_val_8_1_fu_876 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it7;
        src_kernel_win_0_val_8_2_fu_880 <= src_kernel_win_0_val_8_1_fu_876;
        src_kernel_win_0_val_8_3_fu_884 <= src_kernel_win_0_val_8_2_fu_880;
        src_kernel_win_0_val_8_4_fu_888 <= src_kernel_win_0_val_8_3_fu_884;
        src_kernel_win_0_val_8_5_fu_892 <= src_kernel_win_0_val_8_4_fu_888;
        src_kernel_win_0_val_8_6_fu_896 <= src_kernel_win_0_val_8_5_fu_892;
        src_kernel_win_0_val_8_7_fu_900 <= src_kernel_win_0_val_8_6_fu_896;
        src_kernel_win_0_val_8_8_fu_904 <= src_kernel_win_0_val_8_7_fu_900;
        src_kernel_win_0_val_8_9_fu_908 <= src_kernel_win_0_val_8_8_fu_904;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it7) & (tmp_423_1_8_i_reg_8086 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_1_lo_3_reg_8909 <= src_kernel_win_0_val_8_1_fu_876;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it7) & (tmp_423_1_7_i_reg_8081 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_2_lo_3_reg_8915 <= src_kernel_win_0_val_8_2_fu_880;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it7) & (tmp_423_1_6_i_reg_8076 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_3_lo_3_reg_8921 <= src_kernel_win_0_val_8_3_fu_884;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it7) & (tmp_423_1_5_i_reg_8071 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_4_lo_3_reg_8927 <= src_kernel_win_0_val_8_4_fu_888;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it7) & (tmp_423_1_4_i_reg_8066 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_5_lo_3_reg_8933 <= src_kernel_win_0_val_8_5_fu_892;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it7) & (tmp_423_1_3_i_reg_8061 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_6_lo_3_reg_8939 <= src_kernel_win_0_val_8_6_fu_896;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it7) & (tmp_423_1_2_i_reg_8056 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_7_lo_3_reg_8945 <= src_kernel_win_0_val_8_7_fu_900;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        src_kernel_win_0_val_9_1_fu_916 <= src_kernel_win_0_val_9_0_fu_4579_p3;
        src_kernel_win_0_val_9_2_fu_920 <= src_kernel_win_0_val_9_1_fu_916;
        src_kernel_win_0_val_9_3_fu_912 <= src_kernel_win_0_val_9_2_fu_920;
        src_kernel_win_0_val_9_4_fu_872 <= src_kernel_win_0_val_9_3_fu_912;
        src_kernel_win_0_val_9_5_fu_832 <= src_kernel_win_0_val_9_4_fu_872;
        src_kernel_win_0_val_9_6_fu_792 <= src_kernel_win_0_val_9_5_fu_832;
        src_kernel_win_0_val_9_7_fu_752 <= src_kernel_win_0_val_9_6_fu_792;
        src_kernel_win_0_val_9_8_fu_712 <= src_kernel_win_0_val_9_7_fu_752;
        src_kernel_win_0_val_9_9_fu_672 <= src_kernel_win_0_val_9_8_fu_712;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it1) & (tmp_423_0_8_i_reg_8036 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_9_1_lo_3_reg_8850 <= src_kernel_win_0_val_9_1_fu_916;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_1_6_i_reg_8076 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it10))) begin
        temp_0_i_i_i_i305_059_i_i_i18_14_reg_8984 <= temp_0_i_i_i_i305_059_i_i_i18_14_fu_5014_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it13) & (tmp_423_2_1_i_reg_8101 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i305_059_i_i_i18_19_reg_9054 <= temp_0_i_i_i_i305_059_i_i_i18_19_fu_5131_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_2_6_i_reg_8126 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it16))) begin
        temp_0_i_i_i_i305_059_i_i_i18_24_reg_9082 <= temp_0_i_i_i_i305_059_i_i_i18_24_fu_5287_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it19) & (tmp_423_3_1_i_reg_8151 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i305_059_i_i_i18_29_reg_9152 <= temp_0_i_i_i_i305_059_i_i_i18_29_fu_5404_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_3_6_i_reg_8176 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it22))) begin
        temp_0_i_i_i_i305_059_i_i_i18_34_reg_9180 <= temp_0_i_i_i_i305_059_i_i_i18_34_fu_5560_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it25) & (tmp_423_4_1_i_reg_8201 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i305_059_i_i_i18_39_reg_9250 <= temp_0_i_i_i_i305_059_i_i_i18_39_fu_5677_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_4_6_i_reg_8226 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it28))) begin
        temp_0_i_i_i_i305_059_i_i_i18_44_reg_9278 <= temp_0_i_i_i_i305_059_i_i_i18_44_fu_5833_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it31) & (tmp_423_5_1_i_reg_8251 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i305_059_i_i_i18_49_reg_9348 <= temp_0_i_i_i_i305_059_i_i_i18_49_fu_5950_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it3) & (tmp_423_0_5_i_reg_8021 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i305_059_i_i_i18_4_reg_8879 <= temp_0_i_i_i_i305_059_i_i_i18_4_fu_4725_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_5_6_i_reg_8276 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it34))) begin
        temp_0_i_i_i_i305_059_i_i_i18_54_reg_9376 <= temp_0_i_i_i_i305_059_i_i_i18_54_fu_6106_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it37) & (tmp_423_6_1_i_reg_8301 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i305_059_i_i_i18_59_reg_9446 <= temp_0_i_i_i_i305_059_i_i_i18_59_fu_6223_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_6_6_i_reg_8326 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it40))) begin
        temp_0_i_i_i_i305_059_i_i_i18_64_reg_9474 <= temp_0_i_i_i_i305_059_i_i_i18_64_fu_6379_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it43) & (tmp_423_7_1_i_reg_8351 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i305_059_i_i_i18_69_reg_9544 <= temp_0_i_i_i_i305_059_i_i_i18_69_fu_6496_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_7_6_i_reg_8376 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it46))) begin
        temp_0_i_i_i_i305_059_i_i_i18_74_reg_9572 <= temp_0_i_i_i_i305_059_i_i_i18_74_fu_6652_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it49) & (tmp_423_8_1_i_reg_8401 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i305_059_i_i_i18_79_reg_9642 <= temp_0_i_i_i_i305_059_i_i_i18_79_fu_6769_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_8_6_i_reg_8426 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it52))) begin
        temp_0_i_i_i_i305_059_i_i_i18_84_reg_9670 <= temp_0_i_i_i_i305_059_i_i_i18_84_fu_6925_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it55) & (tmp_423_9_1_i_reg_8451 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i305_059_i_i_i18_89_reg_9740 <= temp_0_i_i_i_i305_059_i_i_i18_89_fu_7042_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_9_6_i_reg_8476 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it58))) begin
        temp_0_i_i_i_i305_059_i_i_i18_94_reg_9768 <= temp_0_i_i_i_i305_059_i_i_i18_94_fu_7198_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it7) & (tmp_423_1_1_i_reg_8051 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i305_059_i_i_i18_reg_8956 <= temp_0_i_i_i_i305_059_i_i_i18_fu_4858_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it60))) begin
        tmp_2_reg_9784 <= tmp_2_fu_7257_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it1) & (tmp_423_0_2_i_reg_8006 == ap_const_lv1_0))) begin
        tmp_432_0_2_i_reg_8862 <= tmp_432_0_2_i_fu_4620_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it4) & (tmp_423_0_7_i_reg_8031 == ap_const_lv1_0))) begin
        tmp_432_0_7_i_reg_8890 <= tmp_432_0_7_i_fu_4756_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_1_3_i_reg_8061 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it8))) begin
        tmp_432_1_3_i_reg_8967 <= tmp_432_1_3_i_fu_4958_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_1_8_i_reg_8086 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it11))) begin
        tmp_432_1_8_i_reg_8995 <= tmp_432_1_8_i_fu_5045_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_2_3_i_reg_8111 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it14))) begin
        tmp_432_2_3_i_reg_9065 <= tmp_432_2_3_i_fu_5231_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_2_8_i_reg_8136 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it17))) begin
        tmp_432_2_8_i_reg_9093 <= tmp_432_2_8_i_fu_5318_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_3_3_i_reg_8161 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it20))) begin
        tmp_432_3_3_i_reg_9163 <= tmp_432_3_3_i_fu_5504_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_3_8_i_reg_8186 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it23))) begin
        tmp_432_3_8_i_reg_9191 <= tmp_432_3_8_i_fu_5591_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_4_3_i_reg_8211 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it26))) begin
        tmp_432_4_3_i_reg_9261 <= tmp_432_4_3_i_fu_5777_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_4_8_i_reg_8236 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it29))) begin
        tmp_432_4_8_i_reg_9289 <= tmp_432_4_8_i_fu_5864_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_5_3_i_reg_8261 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it32))) begin
        tmp_432_5_3_i_reg_9359 <= tmp_432_5_3_i_fu_6050_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_5_8_i_reg_8286 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it35))) begin
        tmp_432_5_8_i_reg_9387 <= tmp_432_5_8_i_fu_6137_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_6_3_i_reg_8311 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it38))) begin
        tmp_432_6_3_i_reg_9457 <= tmp_432_6_3_i_fu_6323_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_6_8_i_reg_8336 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it41))) begin
        tmp_432_6_8_i_reg_9485 <= tmp_432_6_8_i_fu_6410_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_7_3_i_reg_8361 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it44))) begin
        tmp_432_7_3_i_reg_9555 <= tmp_432_7_3_i_fu_6596_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_7_8_i_reg_8386 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it47))) begin
        tmp_432_7_8_i_reg_9583 <= tmp_432_7_8_i_fu_6683_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_8_3_i_reg_8411 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it50))) begin
        tmp_432_8_3_i_reg_9653 <= tmp_432_8_3_i_fu_6869_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_8_8_i_reg_8436 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it53))) begin
        tmp_432_8_8_i_reg_9681 <= tmp_432_8_8_i_fu_6956_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_9_3_i_reg_8461 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it56))) begin
        tmp_432_9_3_i_reg_9751 <= tmp_432_9_3_i_fu_7142_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_423_9_8_i_reg_8486 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it59))) begin
        tmp_432_9_8_i_reg_9779 <= tmp_432_9_8_i_fu_7229_p2;
    end
end

always @ (ap_done_reg or exitcond1_fu_3362_p2 or ap_sig_cseq_ST_st2_fsm_1) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_3362_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (exitcond1_fu_3362_p2 or ap_sig_cseq_ST_st2_fsm_1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_3362_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1627) begin
    if (ap_sig_bdd_1627) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_23) begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1573) begin
    if (ap_sig_bdd_1573) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_3401) begin
    if (ap_sig_bdd_3401) begin
        ap_sig_cseq_ST_st66_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st66_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        heightloop_1_reload_out_write = ap_const_logic_1;
    end else begin
        heightloop_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        heightloop_1_reload_read = ap_const_logic_1;
    end else begin
        heightloop_1_reload_read = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))))) begin
        img_2_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        img_2_data_stream_0_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it61 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it61) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        img_3_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        img_3_data_stream_0_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_10_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or tmp_329_9_i_reg_8562 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_9_i_reg_8562)))) begin
        k_buf_0_val_10_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_i_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or tmp_329_9_i_reg_8562 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_9_i_reg_8562)))) begin
        k_buf_0_val_10_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_11_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or tmp_329_8_i_reg_8558 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_8_i_reg_8558)))) begin
        k_buf_0_val_11_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_2_data_stream_0_V_dout or k_buf_0_val_10_i_q0 or ap_sig_bdd_6940 or ap_sig_bdd_6942 or ap_sig_bdd_6939) begin
    if (ap_sig_bdd_6939) begin
        if (ap_sig_bdd_6942) begin
            k_buf_0_val_11_i_d1 = k_buf_0_val_10_i_q0;
        end else if (ap_sig_bdd_6940) begin
            k_buf_0_val_11_i_d1 = img_2_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_11_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_11_i_d1 = 'bx;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or tmp_329_8_i_reg_8558 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_8_i_reg_8558)))) begin
        k_buf_0_val_11_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_12_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or tmp_329_7_i_reg_8554 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_7_i_reg_8554)))) begin
        k_buf_0_val_12_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_2_data_stream_0_V_dout or k_buf_0_val_11_i_q0 or ap_sig_bdd_6942 or ap_sig_bdd_6939 or ap_sig_bdd_6945) begin
    if (ap_sig_bdd_6939) begin
        if (ap_sig_bdd_6942) begin
            k_buf_0_val_12_i_d1 = k_buf_0_val_11_i_q0;
        end else if (ap_sig_bdd_6945) begin
            k_buf_0_val_12_i_d1 = img_2_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_12_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_12_i_d1 = 'bx;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or tmp_329_7_i_reg_8554 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_7_i_reg_8554)))) begin
        k_buf_0_val_12_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_13_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or tmp_329_6_i_reg_8550 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_6_i_reg_8550)))) begin
        k_buf_0_val_13_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_2_data_stream_0_V_dout or k_buf_0_val_12_i_q0 or ap_sig_bdd_6942 or ap_sig_bdd_6939 or ap_sig_bdd_6947) begin
    if (ap_sig_bdd_6939) begin
        if (ap_sig_bdd_6942) begin
            k_buf_0_val_13_i_d1 = k_buf_0_val_12_i_q0;
        end else if (ap_sig_bdd_6947) begin
            k_buf_0_val_13_i_d1 = img_2_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_13_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_13_i_d1 = 'bx;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or tmp_329_6_i_reg_8550 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_6_i_reg_8550)))) begin
        k_buf_0_val_13_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_14_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or tmp_329_5_i_reg_8546 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_5_i_reg_8546)))) begin
        k_buf_0_val_14_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_2_data_stream_0_V_dout or k_buf_0_val_13_i_q0 or ap_sig_bdd_6942 or ap_sig_bdd_6939 or ap_sig_bdd_6949) begin
    if (ap_sig_bdd_6939) begin
        if (ap_sig_bdd_6942) begin
            k_buf_0_val_14_i_d1 = k_buf_0_val_13_i_q0;
        end else if (ap_sig_bdd_6949) begin
            k_buf_0_val_14_i_d1 = img_2_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_14_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_14_i_d1 = 'bx;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or tmp_329_5_i_reg_8546 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_5_i_reg_8546)))) begin
        k_buf_0_val_14_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_15_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or tmp_329_i_reg_8542 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_i_reg_8542)))) begin
        k_buf_0_val_15_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_2_data_stream_0_V_dout or k_buf_0_val_14_i_q0 or ap_sig_bdd_6942 or ap_sig_bdd_6939 or ap_sig_bdd_6951) begin
    if (ap_sig_bdd_6939) begin
        if (ap_sig_bdd_6942) begin
            k_buf_0_val_15_i_d1 = k_buf_0_val_14_i_q0;
        end else if (ap_sig_bdd_6951) begin
            k_buf_0_val_15_i_d1 = img_2_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_15_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_15_i_d1 = 'bx;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or tmp_329_i_reg_8542 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_i_reg_8542)))) begin
        k_buf_0_val_15_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_16_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or tmp_329_i_reg_8542 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_i_reg_8542)))) begin
        k_buf_0_val_16_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_2_data_stream_0_V_dout or k_buf_0_val_15_i_q0 or ap_sig_bdd_6942 or ap_sig_bdd_6939 or ap_sig_bdd_6951) begin
    if (ap_sig_bdd_6939) begin
        if (ap_sig_bdd_6942) begin
            k_buf_0_val_16_i_d1 = k_buf_0_val_15_i_q0;
        end else if (ap_sig_bdd_6951) begin
            k_buf_0_val_16_i_d1 = img_2_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_16_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_16_i_d1 = 'bx;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or tmp_329_i_reg_8542 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_i_reg_8542)))) begin
        k_buf_0_val_16_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_17_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or tmp_329_i_reg_8542 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_i_reg_8542)))) begin
        k_buf_0_val_17_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_2_data_stream_0_V_dout or k_buf_0_val_16_i_q0 or ap_sig_bdd_6942 or ap_sig_bdd_6939 or ap_sig_bdd_6951) begin
    if (ap_sig_bdd_6939) begin
        if (ap_sig_bdd_6942) begin
            k_buf_0_val_17_i_d1 = k_buf_0_val_16_i_q0;
        end else if (ap_sig_bdd_6951) begin
            k_buf_0_val_17_i_d1 = img_2_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_17_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_17_i_d1 = 'bx;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or tmp_329_i_reg_8542 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_i_reg_8542)))) begin
        k_buf_0_val_17_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_18_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or tmp_329_i_reg_8542 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_i_reg_8542)))) begin
        k_buf_0_val_18_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_2_data_stream_0_V_dout or k_buf_0_val_17_i_q0 or ap_sig_bdd_6942 or ap_sig_bdd_6939 or ap_sig_bdd_6951) begin
    if (ap_sig_bdd_6939) begin
        if (ap_sig_bdd_6942) begin
            k_buf_0_val_18_i_d1 = k_buf_0_val_17_i_q0;
        end else if (ap_sig_bdd_6951) begin
            k_buf_0_val_18_i_d1 = img_2_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_18_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_18_i_d1 = 'bx;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or tmp_329_i_reg_8542 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_i_reg_8542)))) begin
        k_buf_0_val_18_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_19_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or tmp_329_i_reg_8542 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_i_reg_8542)))) begin
        k_buf_0_val_19_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_2_data_stream_0_V_dout or k_buf_0_val_18_i_q0 or ap_sig_bdd_6942 or ap_sig_bdd_6939 or ap_sig_bdd_6951) begin
    if (ap_sig_bdd_6939) begin
        if (ap_sig_bdd_6942) begin
            k_buf_0_val_19_i_d1 = k_buf_0_val_18_i_q0;
        end else if (ap_sig_bdd_6951) begin
            k_buf_0_val_19_i_d1 = img_2_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_19_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_19_i_d1 = 'bx;
    end
end

always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or tmp_329_i_reg_8542 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_329_i_reg_8542)))) begin
        k_buf_0_val_19_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast27809_reload_out_write = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast27809_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast27809_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast27809_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast27810_reload_out_write = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast27810_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast27810_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast27810_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast_reload_out_write = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_reload_out_write = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        tmp_41_cast_reload_out_write = ap_const_logic_1;
    end else begin
        tmp_41_cast_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        tmp_41_cast_reload_read = ap_const_logic_1;
    end else begin
        tmp_41_cast_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        tmp_41_reload_out_write = ap_const_logic_1;
    end else begin
        tmp_41_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        tmp_41_reload_read = ap_const_logic_1;
    end else begin
        tmp_41_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        widthloop_1_reload_out_write = ap_const_logic_1;
    end else begin
        widthloop_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        widthloop_1_reload_read = ap_const_logic_1;
    end else begin
        widthloop_1_reload_read = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_1343 or exitcond1_fu_3362_p2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it61 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_1343) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(exitcond1_fu_3362_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it61)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it61)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_st66_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_st66_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ImagLoc_x_fu_3757_p2 = ($signed(ap_const_lv12_FFB) + $signed(tmp_80_cast27803_i_fu_3736_p1));


always @ (ap_start or ap_done_reg or heightloop_1_reload_empty_n or widthloop_1_reload_empty_n or p_neg392_i_i_i2_cast_reload_empty_n or p_neg392_i_i_i2_cast27809_reload_empty_n or p_neg392_i_i_i2_reload_empty_n or tmp_41_cast_reload_empty_n or tmp_41_reload_empty_n or p_neg392_i_i_i2_cast27810_reload_empty_n or wdw_val_0_0_reload_empty_n or wdw_val_0_1_reload_empty_n or wdw_val_0_2_reload_empty_n or wdw_val_0_3_reload_empty_n or wdw_val_0_4_reload_empty_n or wdw_val_0_5_reload_empty_n or wdw_val_0_6_reload_empty_n or wdw_val_0_7_reload_empty_n or wdw_val_0_8_reload_empty_n or wdw_val_0_9_reload_empty_n or wdw_val_1_0_reload_empty_n or wdw_val_1_1_reload_empty_n or wdw_val_1_2_reload_empty_n or wdw_val_1_3_reload_empty_n or wdw_val_1_4_reload_empty_n or wdw_val_1_5_reload_empty_n or wdw_val_1_6_reload_empty_n or wdw_val_1_7_reload_empty_n or wdw_val_1_8_reload_empty_n or wdw_val_1_9_reload_empty_n or wdw_val_2_0_reload_empty_n or wdw_val_2_1_reload_empty_n or wdw_val_2_2_reload_empty_n or wdw_val_2_3_reload_empty_n or wdw_val_2_4_reload_empty_n or wdw_val_2_5_reload_empty_n or wdw_val_2_6_reload_empty_n or wdw_val_2_7_reload_empty_n or wdw_val_2_8_reload_empty_n or wdw_val_2_9_reload_empty_n or wdw_val_3_0_reload_empty_n or wdw_val_3_1_reload_empty_n or wdw_val_3_2_reload_empty_n or wdw_val_3_3_reload_empty_n or wdw_val_3_4_reload_empty_n or wdw_val_3_5_reload_empty_n or wdw_val_3_6_reload_empty_n or wdw_val_3_7_reload_empty_n or wdw_val_3_8_reload_empty_n or wdw_val_3_9_reload_empty_n or wdw_val_4_0_reload_empty_n or wdw_val_4_1_reload_empty_n or wdw_val_4_2_reload_empty_n or wdw_val_4_3_reload_empty_n or wdw_val_4_4_reload_empty_n or wdw_val_4_5_reload_empty_n or wdw_val_4_6_reload_empty_n or wdw_val_4_7_reload_empty_n or wdw_val_4_8_reload_empty_n or wdw_val_4_9_reload_empty_n or wdw_val_5_0_reload_empty_n or wdw_val_5_1_reload_empty_n or wdw_val_5_2_reload_empty_n or wdw_val_5_3_reload_empty_n or wdw_val_5_4_reload_empty_n or wdw_val_5_5_reload_empty_n or wdw_val_5_6_reload_empty_n or wdw_val_5_7_reload_empty_n or wdw_val_5_8_reload_empty_n or wdw_val_5_9_reload_empty_n or wdw_val_6_0_reload_empty_n or wdw_val_6_1_reload_empty_n or wdw_val_6_2_reload_empty_n or wdw_val_6_3_reload_empty_n or wdw_val_6_4_reload_empty_n or wdw_val_6_5_reload_empty_n or wdw_val_6_6_reload_empty_n or wdw_val_6_7_reload_empty_n or wdw_val_6_8_reload_empty_n or wdw_val_6_9_reload_empty_n or wdw_val_7_0_reload_empty_n or wdw_val_7_1_reload_empty_n or wdw_val_7_2_reload_empty_n or wdw_val_7_3_reload_empty_n or wdw_val_7_4_reload_empty_n or wdw_val_7_5_reload_empty_n or wdw_val_7_6_reload_empty_n or wdw_val_7_7_reload_empty_n or wdw_val_7_8_reload_empty_n or wdw_val_7_9_reload_empty_n or wdw_val_8_0_reload_empty_n or wdw_val_8_1_reload_empty_n or wdw_val_8_2_reload_empty_n or wdw_val_8_3_reload_empty_n or wdw_val_8_4_reload_empty_n or wdw_val_8_5_reload_empty_n or wdw_val_8_6_reload_empty_n or wdw_val_8_7_reload_empty_n or wdw_val_8_8_reload_empty_n or wdw_val_8_9_reload_empty_n or wdw_val_9_0_reload_empty_n or wdw_val_9_1_reload_empty_n or wdw_val_9_2_reload_empty_n or wdw_val_9_3_reload_empty_n or wdw_val_9_4_reload_empty_n or wdw_val_9_5_reload_empty_n or wdw_val_9_6_reload_empty_n or wdw_val_9_7_reload_empty_n or wdw_val_9_9_reload_empty_n or wdw_val_9_8_reload_empty_n or heightloop_1_reload_out_full_n or widthloop_1_reload_out_full_n or p_neg392_i_i_i2_cast_reload_out_full_n or p_neg392_i_i_i2_cast27809_reload_out_full_n or p_neg392_i_i_i2_reload_out_full_n or tmp_41_cast_reload_out_full_n or tmp_41_reload_out_full_n or p_neg392_i_i_i2_cast27810_reload_out_full_n or wdw_val_0_0_reload_out_full_n or wdw_val_0_1_reload_out_full_n or wdw_val_0_2_reload_out_full_n or wdw_val_0_3_reload_out_full_n or wdw_val_0_4_reload_out_full_n or wdw_val_0_5_reload_out_full_n or wdw_val_0_6_reload_out_full_n or wdw_val_0_7_reload_out_full_n or wdw_val_0_8_reload_out_full_n or wdw_val_0_9_reload_out_full_n or wdw_val_1_0_reload_out_full_n or wdw_val_1_1_reload_out_full_n or wdw_val_1_2_reload_out_full_n or wdw_val_1_3_reload_out_full_n or wdw_val_1_4_reload_out_full_n or wdw_val_1_5_reload_out_full_n or wdw_val_1_6_reload_out_full_n or wdw_val_1_7_reload_out_full_n or wdw_val_1_8_reload_out_full_n or wdw_val_1_9_reload_out_full_n or wdw_val_2_0_reload_out_full_n or wdw_val_2_1_reload_out_full_n or wdw_val_2_2_reload_out_full_n or wdw_val_2_3_reload_out_full_n or wdw_val_2_4_reload_out_full_n or wdw_val_2_5_reload_out_full_n or wdw_val_2_6_reload_out_full_n or wdw_val_2_7_reload_out_full_n or wdw_val_2_8_reload_out_full_n or wdw_val_2_9_reload_out_full_n or wdw_val_3_0_reload_out_full_n or wdw_val_3_1_reload_out_full_n or wdw_val_3_2_reload_out_full_n or wdw_val_3_3_reload_out_full_n or wdw_val_3_4_reload_out_full_n or wdw_val_3_5_reload_out_full_n or wdw_val_3_6_reload_out_full_n or wdw_val_3_7_reload_out_full_n or wdw_val_3_8_reload_out_full_n or wdw_val_3_9_reload_out_full_n or wdw_val_4_0_reload_out_full_n or wdw_val_4_1_reload_out_full_n or wdw_val_4_2_reload_out_full_n or wdw_val_4_3_reload_out_full_n or wdw_val_4_4_reload_out_full_n or wdw_val_4_5_reload_out_full_n or wdw_val_4_6_reload_out_full_n or wdw_val_4_7_reload_out_full_n or wdw_val_4_8_reload_out_full_n or wdw_val_4_9_reload_out_full_n or wdw_val_5_0_reload_out_full_n or wdw_val_5_1_reload_out_full_n or wdw_val_5_2_reload_out_full_n or wdw_val_5_3_reload_out_full_n or wdw_val_5_4_reload_out_full_n or wdw_val_5_5_reload_out_full_n or wdw_val_5_6_reload_out_full_n or wdw_val_5_7_reload_out_full_n or wdw_val_5_8_reload_out_full_n or wdw_val_5_9_reload_out_full_n or wdw_val_6_0_reload_out_full_n or wdw_val_6_1_reload_out_full_n or wdw_val_6_2_reload_out_full_n or wdw_val_6_3_reload_out_full_n or wdw_val_6_4_reload_out_full_n or wdw_val_6_5_reload_out_full_n or wdw_val_6_6_reload_out_full_n or wdw_val_6_7_reload_out_full_n or wdw_val_6_8_reload_out_full_n or wdw_val_6_9_reload_out_full_n or wdw_val_7_0_reload_out_full_n or wdw_val_7_1_reload_out_full_n or wdw_val_7_2_reload_out_full_n or wdw_val_7_3_reload_out_full_n or wdw_val_7_4_reload_out_full_n or wdw_val_7_5_reload_out_full_n or wdw_val_7_6_reload_out_full_n or wdw_val_7_7_reload_out_full_n or wdw_val_7_8_reload_out_full_n or wdw_val_7_9_reload_out_full_n or wdw_val_8_0_reload_out_full_n or wdw_val_8_1_reload_out_full_n or wdw_val_8_2_reload_out_full_n or wdw_val_8_3_reload_out_full_n or wdw_val_8_4_reload_out_full_n or wdw_val_8_5_reload_out_full_n or wdw_val_8_6_reload_out_full_n or wdw_val_8_7_reload_out_full_n or wdw_val_8_8_reload_out_full_n or wdw_val_8_9_reload_out_full_n or wdw_val_9_0_reload_out_full_n or wdw_val_9_1_reload_out_full_n or wdw_val_9_2_reload_out_full_n or wdw_val_9_3_reload_out_full_n or wdw_val_9_4_reload_out_full_n or wdw_val_9_5_reload_out_full_n or wdw_val_9_6_reload_out_full_n or wdw_val_9_7_reload_out_full_n or wdw_val_9_9_reload_out_full_n or wdw_val_9_8_reload_out_full_n) begin
    ap_sig_bdd_1343 = ((heightloop_1_reload_empty_n == ap_const_logic_0) | (widthloop_1_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast27809_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_reload_empty_n == ap_const_logic_0) | (tmp_41_cast_reload_empty_n == ap_const_logic_0) | (tmp_41_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast27810_reload_empty_n == ap_const_logic_0) | (wdw_val_0_0_reload_empty_n == ap_const_logic_0) | (wdw_val_0_1_reload_empty_n == ap_const_logic_0) | (wdw_val_0_2_reload_empty_n == ap_const_logic_0) | (wdw_val_0_3_reload_empty_n == ap_const_logic_0) | (wdw_val_0_4_reload_empty_n == ap_const_logic_0) | (wdw_val_0_5_reload_empty_n == ap_const_logic_0) | (wdw_val_0_6_reload_empty_n == ap_const_logic_0) | (wdw_val_0_7_reload_empty_n == ap_const_logic_0) | (wdw_val_0_8_reload_empty_n == ap_const_logic_0) | (wdw_val_0_9_reload_empty_n == ap_const_logic_0) | (wdw_val_1_0_reload_empty_n == ap_const_logic_0) | (wdw_val_1_1_reload_empty_n == ap_const_logic_0) | (wdw_val_1_2_reload_empty_n == ap_const_logic_0) | (wdw_val_1_3_reload_empty_n == ap_const_logic_0) | (wdw_val_1_4_reload_empty_n == ap_const_logic_0) | (wdw_val_1_5_reload_empty_n == ap_const_logic_0) | (wdw_val_1_6_reload_empty_n == ap_const_logic_0) | (wdw_val_1_7_reload_empty_n == ap_const_logic_0) | (wdw_val_1_8_reload_empty_n == ap_const_logic_0) | (wdw_val_1_9_reload_empty_n == ap_const_logic_0) | (wdw_val_2_0_reload_empty_n == ap_const_logic_0) | (wdw_val_2_1_reload_empty_n == ap_const_logic_0) | (wdw_val_2_2_reload_empty_n == ap_const_logic_0) | (wdw_val_2_3_reload_empty_n == ap_const_logic_0) | (wdw_val_2_4_reload_empty_n == ap_const_logic_0) | (wdw_val_2_5_reload_empty_n == ap_const_logic_0) | (wdw_val_2_6_reload_empty_n == ap_const_logic_0) | (wdw_val_2_7_reload_empty_n == ap_const_logic_0) | (wdw_val_2_8_reload_empty_n == ap_const_logic_0) | (wdw_val_2_9_reload_empty_n == ap_const_logic_0) | (wdw_val_3_0_reload_empty_n == ap_const_logic_0) | (wdw_val_3_1_reload_empty_n == ap_const_logic_0) | (wdw_val_3_2_reload_empty_n == ap_const_logic_0) | (wdw_val_3_3_reload_empty_n == ap_const_logic_0) | (wdw_val_3_4_reload_empty_n == ap_const_logic_0) | (wdw_val_3_5_reload_empty_n == ap_const_logic_0) | (wdw_val_3_6_reload_empty_n == ap_const_logic_0) | (wdw_val_3_7_reload_empty_n == ap_const_logic_0) | (wdw_val_3_8_reload_empty_n == ap_const_logic_0) | (wdw_val_3_9_reload_empty_n == ap_const_logic_0) | (wdw_val_4_0_reload_empty_n == ap_const_logic_0) | (wdw_val_4_1_reload_empty_n == ap_const_logic_0) | (wdw_val_4_2_reload_empty_n == ap_const_logic_0) | (wdw_val_4_3_reload_empty_n == ap_const_logic_0) | (wdw_val_4_4_reload_empty_n == ap_const_logic_0) | (wdw_val_4_5_reload_empty_n == ap_const_logic_0) | (wdw_val_4_6_reload_empty_n == ap_const_logic_0) | (wdw_val_4_7_reload_empty_n == ap_const_logic_0) | (wdw_val_4_8_reload_empty_n == ap_const_logic_0) | (wdw_val_4_9_reload_empty_n == ap_const_logic_0) | (wdw_val_5_0_reload_empty_n == ap_const_logic_0) | (wdw_val_5_1_reload_empty_n == ap_const_logic_0) | (wdw_val_5_2_reload_empty_n == ap_const_logic_0) | (wdw_val_5_3_reload_empty_n == ap_const_logic_0) | (wdw_val_5_4_reload_empty_n == ap_const_logic_0) | (wdw_val_5_5_reload_empty_n == ap_const_logic_0) | (wdw_val_5_6_reload_empty_n == ap_const_logic_0) | (wdw_val_5_7_reload_empty_n == ap_const_logic_0) | (wdw_val_5_8_reload_empty_n == ap_const_logic_0) | (wdw_val_5_9_reload_empty_n == ap_const_logic_0) | (wdw_val_6_0_reload_empty_n == ap_const_logic_0) | (wdw_val_6_1_reload_empty_n == ap_const_logic_0) | (wdw_val_6_2_reload_empty_n == ap_const_logic_0) | (wdw_val_6_3_reload_empty_n == ap_const_logic_0) | (wdw_val_6_4_reload_empty_n == ap_const_logic_0) | (wdw_val_6_5_reload_empty_n == ap_const_logic_0) | (wdw_val_6_6_reload_empty_n == ap_const_logic_0) | (wdw_val_6_7_reload_empty_n == ap_const_logic_0) | (wdw_val_6_8_reload_empty_n == ap_const_logic_0) | (wdw_val_6_9_reload_empty_n == ap_const_logic_0) | (wdw_val_7_0_reload_empty_n == ap_const_logic_0) | (wdw_val_7_1_reload_empty_n == ap_const_logic_0) | (wdw_val_7_2_reload_empty_n == ap_const_logic_0) | (wdw_val_7_3_reload_empty_n == ap_const_logic_0) | (wdw_val_7_4_reload_empty_n == ap_const_logic_0) | (wdw_val_7_5_reload_empty_n == ap_const_logic_0) | (wdw_val_7_6_reload_empty_n == ap_const_logic_0) | (wdw_val_7_7_reload_empty_n == ap_const_logic_0) | (wdw_val_7_8_reload_empty_n == ap_const_logic_0) | (wdw_val_7_9_reload_empty_n == ap_const_logic_0) | (wdw_val_8_0_reload_empty_n == ap_const_logic_0) | (wdw_val_8_1_reload_empty_n == ap_const_logic_0) | (wdw_val_8_2_reload_empty_n == ap_const_logic_0) | (wdw_val_8_3_reload_empty_n == ap_const_logic_0) | (wdw_val_8_4_reload_empty_n == ap_const_logic_0) | (wdw_val_8_5_reload_empty_n == ap_const_logic_0) | (wdw_val_8_6_reload_empty_n == ap_const_logic_0) | (wdw_val_8_7_reload_empty_n == ap_const_logic_0) | (wdw_val_8_8_reload_empty_n == ap_const_logic_0) | (wdw_val_8_9_reload_empty_n == ap_const_logic_0) | (wdw_val_9_0_reload_empty_n == ap_const_logic_0) | (wdw_val_9_1_reload_empty_n == ap_const_logic_0) | (wdw_val_9_2_reload_empty_n == ap_const_logic_0) | (wdw_val_9_3_reload_empty_n == ap_const_logic_0) | (wdw_val_9_4_reload_empty_n == ap_const_logic_0) | (wdw_val_9_5_reload_empty_n == ap_const_logic_0) | (wdw_val_9_6_reload_empty_n == ap_const_logic_0) | (wdw_val_9_7_reload_empty_n == ap_const_logic_0) | (wdw_val_9_9_reload_empty_n == ap_const_logic_0) | (wdw_val_9_8_reload_empty_n == ap_const_logic_0) | (heightloop_1_reload_out_full_n == ap_const_logic_0) | (widthloop_1_reload_out_full_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast_reload_out_full_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast27809_reload_out_full_n == ap_const_logic_0) | (p_neg392_i_i_i2_reload_out_full_n == ap_const_logic_0) | (tmp_41_cast_reload_out_full_n == ap_const_logic_0) | (tmp_41_reload_out_full_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast27810_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_8_reload_out_full_n == ap_const_logic_0) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1573 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1627 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (img_2_data_stream_0_V_empty_n or tmp_75_i_reg_8528 or tmp_252_i_reg_8537 or ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) begin
    ap_sig_bdd_1651 = (((img_2_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_lv1_0 == tmp_252_i_reg_8537)) | ((img_2_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & ~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0)));
end


always @ (img_3_data_stream_0_V_full_n or ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it61) begin
    ap_sig_bdd_1779 = ((img_3_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i3_i_reg_8668_pp0_it61));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_23 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_3401 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_reg_ppstg_exitcond_reg_8630_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1 or ap_reg_ppiten_pp0_it2) begin
    ap_sig_bdd_6939 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8630_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i3_i_reg_8644_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2));
end


always @ (tmp_252_i_reg_8537 or tmp_329_8_i_reg_8558) begin
    ap_sig_bdd_6940 = ((ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(ap_const_lv1_0 == tmp_329_8_i_reg_8558));
end


always @ (tmp_75_i_reg_8528 or tmp_252_i_reg_8537) begin
    ap_sig_bdd_6942 = (~(ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(tmp_75_i_reg_8528 == ap_const_lv1_0));
end


always @ (tmp_252_i_reg_8537 or tmp_329_7_i_reg_8554) begin
    ap_sig_bdd_6945 = ((ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(ap_const_lv1_0 == tmp_329_7_i_reg_8554));
end


always @ (tmp_252_i_reg_8537 or tmp_329_6_i_reg_8550) begin
    ap_sig_bdd_6947 = ((ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(ap_const_lv1_0 == tmp_329_6_i_reg_8550));
end


always @ (tmp_252_i_reg_8537 or tmp_329_5_i_reg_8546) begin
    ap_sig_bdd_6949 = ((ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(ap_const_lv1_0 == tmp_329_5_i_reg_8546));
end


always @ (tmp_252_i_reg_8537 or tmp_329_i_reg_8542) begin
    ap_sig_bdd_6951 = ((ap_const_lv1_0 == tmp_252_i_reg_8537) & ~(ap_const_lv1_0 == tmp_329_i_reg_8542));
end

assign brmerge6_i_fu_3800_p2 = (tmp_90_i_fu_3781_p2 | tmp_224_not_i_reg_8532);

assign col_assign_5_t_i_fu_3840_p2 = (tmp_96_reg_8507 - tmp_140_fu_3836_p1);

assign col_buf_0_val_0_0_fu_3921_p3 = ((ap_reg_ppstg_brmerge6_i_reg_8654_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_10_i_q0 : tmp_94_fu_3896_p12);

assign col_buf_0_val_1_0_fu_3953_p3 = ((ap_reg_ppstg_brmerge6_i_reg_8654_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_11_i_q0 : tmp_95_fu_3928_p12);

assign col_buf_0_val_2_0_fu_3985_p3 = ((ap_reg_ppstg_brmerge6_i_reg_8654_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_12_i_q0 : tmp_97_fu_3960_p12);

assign col_buf_0_val_3_0_fu_4017_p3 = ((ap_reg_ppstg_brmerge6_i_reg_8654_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_13_i_q0 : tmp_99_fu_3992_p12);

assign col_buf_0_val_4_0_fu_4049_p3 = ((ap_reg_ppstg_brmerge6_i_reg_8654_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_14_i_q0 : tmp_101_fu_4024_p12);

assign col_buf_0_val_5_0_fu_4081_p3 = ((ap_reg_ppstg_brmerge6_i_reg_8654_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_15_i_q0 : tmp_103_fu_4056_p12);

assign col_buf_0_val_6_0_fu_4113_p3 = ((ap_reg_ppstg_brmerge6_i_reg_8654_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_16_i_q0 : tmp_105_fu_4088_p12);

assign col_buf_0_val_7_0_fu_4145_p3 = ((ap_reg_ppstg_brmerge6_i_reg_8654_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_17_i_q0 : tmp_107_fu_4120_p12);

assign col_buf_0_val_8_0_fu_4177_p3 = ((ap_reg_ppstg_brmerge6_i_reg_8654_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_18_i_q0 : tmp_108_fu_4152_p12);

assign col_buf_0_val_9_0_fu_4209_p3 = ((ap_reg_ppstg_brmerge6_i_reg_8654_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_19_i_q0 : tmp_110_fu_4184_p12);

assign exitcond1_fu_3362_p2 = (p_014_0_i_i_i3_i_reg_2700 == heightloop_1_reload_read_reg_7945? 1'b1: 1'b0);

assign exitcond_fu_3740_p2 = (p_027_0_i_i_i3_i_reg_2711 == widthloop_1_reload_read_reg_7950? 1'b1: 1'b0);

assign heightloop_1_reload_out_din = heightloop_1_reload_dout;

assign i_V_fu_3367_p2 = (p_014_0_i_i_i3_i_reg_2700 + ap_const_lv10_1);

assign img_3_data_stream_0_V_din = tmp_2_reg_9784;

assign j_V_fu_3745_p2 = (p_027_0_i_i_i3_i_reg_2711 + ap_const_lv11_1);

assign k_buf_0_val_10_i_address0 = tmp_101_i_fu_3822_p1;

assign k_buf_0_val_10_i_address1 = k_buf_0_val_10_i_addr_reg_8672;

assign k_buf_0_val_10_i_d1 = img_2_data_stream_0_V_dout;

assign k_buf_0_val_11_i_address0 = tmp_101_i_fu_3822_p1;

assign k_buf_0_val_11_i_address1 = k_buf_0_val_11_i_addr_reg_8692;

assign k_buf_0_val_12_i_address0 = tmp_101_i_fu_3822_p1;

assign k_buf_0_val_12_i_address1 = k_buf_0_val_12_i_addr_reg_8698;

assign k_buf_0_val_13_i_address0 = tmp_101_i_fu_3822_p1;

assign k_buf_0_val_13_i_address1 = k_buf_0_val_13_i_addr_reg_8704;

assign k_buf_0_val_14_i_address0 = tmp_101_i_fu_3822_p1;

assign k_buf_0_val_14_i_address1 = k_buf_0_val_14_i_addr_reg_8710;

assign k_buf_0_val_15_i_address0 = tmp_101_i_fu_3822_p1;

assign k_buf_0_val_15_i_address1 = k_buf_0_val_15_i_addr_reg_8716;

assign k_buf_0_val_16_i_address0 = tmp_101_i_fu_3822_p1;

assign k_buf_0_val_16_i_address1 = k_buf_0_val_16_i_addr_reg_8722;

assign k_buf_0_val_17_i_address0 = tmp_101_i_fu_3822_p1;

assign k_buf_0_val_17_i_address1 = k_buf_0_val_17_i_addr_reg_8728;

assign k_buf_0_val_18_i_address0 = tmp_101_i_fu_3822_p1;

assign k_buf_0_val_18_i_address1 = k_buf_0_val_18_i_addr_reg_8734;

assign k_buf_0_val_19_i_address0 = tmp_101_i_fu_3822_p1;

assign k_buf_0_val_19_i_address1 = k_buf_0_val_19_i_addr_reg_8740;

assign or_cond_i411_i_i_i3_9_i_fu_3698_p2 = (tmp_394_9_i_fu_3693_p2 & rev_fu_3687_p2);

assign or_cond_i_i_i3_i_fu_3805_p2 = (tmp_252_i_reg_8537 & tmp_87_i_fu_3751_p2);

assign or_cond_i_i_i_i3_i_fu_3786_p2 = (tmp_90_i_fu_3781_p2 & rev8_fu_3775_p2);

assign p_059_i_i_i181_3_0_1_i_fu_4613_p3 = ((tmp_423_0_1_i_reg_8001[0:0] === 1'b1) ? p_temp_2_0_i_fu_4592_p3 : temp_0_i_i_i_i305_059_i_i_i_fu_4605_p3);

assign p_059_i_i_i181_3_0_2_i_fu_4679_p3 = ((tmp_423_0_2_i_reg_8006[0:0] === 1'b1) ? p_059_i_i_i181_3_0_1_i_reg_8856 : temp_0_i_i_i_i305_059_i_i_i18_1_fu_4674_p3);

assign p_059_i_i_i181_3_0_3_i_fu_4697_p3 = ((tmp_423_0_3_i_reg_8011[0:0] === 1'b1) ? p_059_i_i_i181_3_0_2_i_fu_4679_p3 : temp_0_i_i_i_i305_059_i_i_i18_2_fu_4690_p3);

assign p_059_i_i_i181_3_0_4_i_fu_4714_p3 = ((tmp_423_0_4_i_reg_8016[0:0] === 1'b1) ? p_059_i_i_i181_3_0_3_i_reg_8867 : temp_0_i_i_i_i305_059_i_i_i18_3_fu_4708_p3);

assign p_059_i_i_i181_3_0_5_i_fu_4732_p3 = ((tmp_423_0_5_i_reg_8021[0:0] === 1'b1) ? p_059_i_i_i181_3_0_4_i_reg_8874 : temp_0_i_i_i_i305_059_i_i_i18_4_reg_8879);

assign p_059_i_i_i181_3_0_6_i_fu_4749_p3 = ((tmp_423_0_6_i_reg_8026[0:0] === 1'b1) ? p_059_i_i_i181_3_0_5_i_fu_4732_p3 : temp_0_i_i_i_i305_059_i_i_i18_5_fu_4742_p3);

assign p_059_i_i_i181_3_0_7_i_fu_4766_p3 = ((tmp_423_0_7_i_reg_8031[0:0] === 1'b1) ? p_059_i_i_i181_3_0_6_i_reg_8884 : temp_0_i_i_i_i305_059_i_i_i18_6_fu_4761_p3);

assign p_059_i_i_i181_3_0_8_i_fu_4784_p3 = ((tmp_423_0_8_i_reg_8036[0:0] === 1'b1) ? p_059_i_i_i181_3_0_7_i_fu_4766_p3 : temp_0_i_i_i_i305_059_i_i_i18_7_fu_4777_p3);

assign p_059_i_i_i181_3_0_9_i_fu_4801_p3 = ((tmp_423_0_9_i_reg_8041[0:0] === 1'b1) ? p_059_i_i_i181_3_0_8_i_reg_8895 : temp_0_i_i_i_i305_059_i_i_i18_8_fu_4795_p3);

assign p_059_i_i_i181_3_1_1_i_fu_4934_p3 = ((tmp_423_1_1_i_reg_8051[0:0] === 1'b1) ? p_059_i_i_i181_3_1_i_reg_8951 : temp_0_i_i_i_i305_059_i_i_i18_reg_8956);

assign p_059_i_i_i181_3_1_2_i_fu_4951_p3 = ((tmp_423_1_2_i_reg_8056[0:0] === 1'b1) ? p_059_i_i_i181_3_1_1_i_fu_4934_p3 : temp_0_i_i_i_i305_059_i_i_i18_10_fu_4944_p3);

assign p_059_i_i_i181_3_1_3_i_fu_4968_p3 = ((tmp_423_1_3_i_reg_8061[0:0] === 1'b1) ? p_059_i_i_i181_3_1_2_i_reg_8961 : temp_0_i_i_i_i305_059_i_i_i18_11_fu_4963_p3);

assign p_059_i_i_i181_3_1_4_i_fu_4986_p3 = ((tmp_423_1_4_i_reg_8066[0:0] === 1'b1) ? p_059_i_i_i181_3_1_3_i_fu_4968_p3 : temp_0_i_i_i_i305_059_i_i_i18_12_fu_4979_p3);

assign p_059_i_i_i181_3_1_5_i_fu_5003_p3 = ((tmp_423_1_5_i_reg_8071[0:0] === 1'b1) ? p_059_i_i_i181_3_1_4_i_reg_8972 : temp_0_i_i_i_i305_059_i_i_i18_13_fu_4997_p3);

assign p_059_i_i_i181_3_1_6_i_fu_5021_p3 = ((tmp_423_1_6_i_reg_8076[0:0] === 1'b1) ? p_059_i_i_i181_3_1_5_i_reg_8979 : temp_0_i_i_i_i305_059_i_i_i18_14_reg_8984);

assign p_059_i_i_i181_3_1_7_i_fu_5038_p3 = ((tmp_423_1_7_i_reg_8081[0:0] === 1'b1) ? p_059_i_i_i181_3_1_6_i_fu_5021_p3 : temp_0_i_i_i_i305_059_i_i_i18_15_fu_5031_p3);

assign p_059_i_i_i181_3_1_8_i_fu_5055_p3 = ((tmp_423_1_8_i_reg_8086[0:0] === 1'b1) ? p_059_i_i_i181_3_1_7_i_reg_8989 : temp_0_i_i_i_i305_059_i_i_i18_16_fu_5050_p3);

assign p_059_i_i_i181_3_1_9_i_fu_5073_p3 = ((tmp_423_1_9_i_reg_8091[0:0] === 1'b1) ? p_059_i_i_i181_3_1_8_i_fu_5055_p3 : temp_0_i_i_i_i305_059_i_i_i18_17_fu_5066_p3);

assign p_059_i_i_i181_3_1_i_fu_4846_p3 = ((tmp_423_1_i_reg_8046[0:0] === 1'b1) ? p_059_i_i_i181_3_0_9_i_reg_8902 : temp_0_i_i_i_i305_059_i_i_i18_9_fu_4839_p3);

assign p_059_i_i_i181_3_2_1_i_fu_5207_p3 = ((tmp_423_2_1_i_reg_8101[0:0] === 1'b1) ? p_059_i_i_i181_3_2_i_reg_9049 : temp_0_i_i_i_i305_059_i_i_i18_19_reg_9054);

assign p_059_i_i_i181_3_2_2_i_fu_5224_p3 = ((tmp_423_2_2_i_reg_8106[0:0] === 1'b1) ? p_059_i_i_i181_3_2_1_i_fu_5207_p3 : temp_0_i_i_i_i305_059_i_i_i18_20_fu_5217_p3);

assign p_059_i_i_i181_3_2_3_i_fu_5241_p3 = ((tmp_423_2_3_i_reg_8111[0:0] === 1'b1) ? p_059_i_i_i181_3_2_2_i_reg_9059 : temp_0_i_i_i_i305_059_i_i_i18_21_fu_5236_p3);

assign p_059_i_i_i181_3_2_4_i_fu_5259_p3 = ((tmp_423_2_4_i_reg_8116[0:0] === 1'b1) ? p_059_i_i_i181_3_2_3_i_fu_5241_p3 : temp_0_i_i_i_i305_059_i_i_i18_22_fu_5252_p3);

assign p_059_i_i_i181_3_2_5_i_fu_5276_p3 = ((tmp_423_2_5_i_reg_8121[0:0] === 1'b1) ? p_059_i_i_i181_3_2_4_i_reg_9070 : temp_0_i_i_i_i305_059_i_i_i18_23_fu_5270_p3);

assign p_059_i_i_i181_3_2_6_i_fu_5294_p3 = ((tmp_423_2_6_i_reg_8126[0:0] === 1'b1) ? p_059_i_i_i181_3_2_5_i_reg_9077 : temp_0_i_i_i_i305_059_i_i_i18_24_reg_9082);

assign p_059_i_i_i181_3_2_7_i_fu_5311_p3 = ((tmp_423_2_7_i_reg_8131[0:0] === 1'b1) ? p_059_i_i_i181_3_2_6_i_fu_5294_p3 : temp_0_i_i_i_i305_059_i_i_i18_25_fu_5304_p3);

assign p_059_i_i_i181_3_2_8_i_fu_5328_p3 = ((tmp_423_2_8_i_reg_8136[0:0] === 1'b1) ? p_059_i_i_i181_3_2_7_i_reg_9087 : temp_0_i_i_i_i305_059_i_i_i18_26_fu_5323_p3);

assign p_059_i_i_i181_3_2_9_i_fu_5346_p3 = ((tmp_423_2_9_i_reg_8141[0:0] === 1'b1) ? p_059_i_i_i181_3_2_8_i_fu_5328_p3 : temp_0_i_i_i_i305_059_i_i_i18_27_fu_5339_p3);

assign p_059_i_i_i181_3_2_i_fu_5119_p3 = ((tmp_423_2_i_reg_8096[0:0] === 1'b1) ? p_059_i_i_i181_3_1_9_i_reg_9000 : temp_0_i_i_i_i305_059_i_i_i18_18_fu_5112_p3);

assign p_059_i_i_i181_3_3_1_i_fu_5480_p3 = ((tmp_423_3_1_i_reg_8151[0:0] === 1'b1) ? p_059_i_i_i181_3_3_i_reg_9147 : temp_0_i_i_i_i305_059_i_i_i18_29_reg_9152);

assign p_059_i_i_i181_3_3_2_i_fu_5497_p3 = ((tmp_423_3_2_i_reg_8156[0:0] === 1'b1) ? p_059_i_i_i181_3_3_1_i_fu_5480_p3 : temp_0_i_i_i_i305_059_i_i_i18_30_fu_5490_p3);

assign p_059_i_i_i181_3_3_3_i_fu_5514_p3 = ((tmp_423_3_3_i_reg_8161[0:0] === 1'b1) ? p_059_i_i_i181_3_3_2_i_reg_9157 : temp_0_i_i_i_i305_059_i_i_i18_31_fu_5509_p3);

assign p_059_i_i_i181_3_3_4_i_fu_5532_p3 = ((tmp_423_3_4_i_reg_8166[0:0] === 1'b1) ? p_059_i_i_i181_3_3_3_i_fu_5514_p3 : temp_0_i_i_i_i305_059_i_i_i18_32_fu_5525_p3);

assign p_059_i_i_i181_3_3_5_i_fu_5549_p3 = ((tmp_423_3_5_i_reg_8171[0:0] === 1'b1) ? p_059_i_i_i181_3_3_4_i_reg_9168 : temp_0_i_i_i_i305_059_i_i_i18_33_fu_5543_p3);

assign p_059_i_i_i181_3_3_6_i_fu_5567_p3 = ((tmp_423_3_6_i_reg_8176[0:0] === 1'b1) ? p_059_i_i_i181_3_3_5_i_reg_9175 : temp_0_i_i_i_i305_059_i_i_i18_34_reg_9180);

assign p_059_i_i_i181_3_3_7_i_fu_5584_p3 = ((tmp_423_3_7_i_reg_8181[0:0] === 1'b1) ? p_059_i_i_i181_3_3_6_i_fu_5567_p3 : temp_0_i_i_i_i305_059_i_i_i18_35_fu_5577_p3);

assign p_059_i_i_i181_3_3_8_i_fu_5601_p3 = ((tmp_423_3_8_i_reg_8186[0:0] === 1'b1) ? p_059_i_i_i181_3_3_7_i_reg_9185 : temp_0_i_i_i_i305_059_i_i_i18_36_fu_5596_p3);

assign p_059_i_i_i181_3_3_9_i_fu_5619_p3 = ((tmp_423_3_9_i_reg_8191[0:0] === 1'b1) ? p_059_i_i_i181_3_3_8_i_fu_5601_p3 : temp_0_i_i_i_i305_059_i_i_i18_37_fu_5612_p3);

assign p_059_i_i_i181_3_3_i_fu_5392_p3 = ((tmp_423_3_i_reg_8146[0:0] === 1'b1) ? p_059_i_i_i181_3_2_9_i_reg_9098 : temp_0_i_i_i_i305_059_i_i_i18_28_fu_5385_p3);

assign p_059_i_i_i181_3_4_1_i_fu_5753_p3 = ((tmp_423_4_1_i_reg_8201[0:0] === 1'b1) ? p_059_i_i_i181_3_4_i_reg_9245 : temp_0_i_i_i_i305_059_i_i_i18_39_reg_9250);

assign p_059_i_i_i181_3_4_2_i_fu_5770_p3 = ((tmp_423_4_2_i_reg_8206[0:0] === 1'b1) ? p_059_i_i_i181_3_4_1_i_fu_5753_p3 : temp_0_i_i_i_i305_059_i_i_i18_40_fu_5763_p3);

assign p_059_i_i_i181_3_4_3_i_fu_5787_p3 = ((tmp_423_4_3_i_reg_8211[0:0] === 1'b1) ? p_059_i_i_i181_3_4_2_i_reg_9255 : temp_0_i_i_i_i305_059_i_i_i18_41_fu_5782_p3);

assign p_059_i_i_i181_3_4_4_i_fu_5805_p3 = ((tmp_423_4_4_i_reg_8216[0:0] === 1'b1) ? p_059_i_i_i181_3_4_3_i_fu_5787_p3 : temp_0_i_i_i_i305_059_i_i_i18_42_fu_5798_p3);

assign p_059_i_i_i181_3_4_5_i_fu_5822_p3 = ((tmp_423_4_5_i_reg_8221[0:0] === 1'b1) ? p_059_i_i_i181_3_4_4_i_reg_9266 : temp_0_i_i_i_i305_059_i_i_i18_43_fu_5816_p3);

assign p_059_i_i_i181_3_4_6_i_fu_5840_p3 = ((tmp_423_4_6_i_reg_8226[0:0] === 1'b1) ? p_059_i_i_i181_3_4_5_i_reg_9273 : temp_0_i_i_i_i305_059_i_i_i18_44_reg_9278);

assign p_059_i_i_i181_3_4_7_i_fu_5857_p3 = ((tmp_423_4_7_i_reg_8231[0:0] === 1'b1) ? p_059_i_i_i181_3_4_6_i_fu_5840_p3 : temp_0_i_i_i_i305_059_i_i_i18_45_fu_5850_p3);

assign p_059_i_i_i181_3_4_8_i_fu_5874_p3 = ((tmp_423_4_8_i_reg_8236[0:0] === 1'b1) ? p_059_i_i_i181_3_4_7_i_reg_9283 : temp_0_i_i_i_i305_059_i_i_i18_46_fu_5869_p3);

assign p_059_i_i_i181_3_4_9_i_fu_5892_p3 = ((tmp_423_4_9_i_reg_8241[0:0] === 1'b1) ? p_059_i_i_i181_3_4_8_i_fu_5874_p3 : temp_0_i_i_i_i305_059_i_i_i18_47_fu_5885_p3);

assign p_059_i_i_i181_3_4_i_fu_5665_p3 = ((tmp_423_4_i_reg_8196[0:0] === 1'b1) ? p_059_i_i_i181_3_3_9_i_reg_9196 : temp_0_i_i_i_i305_059_i_i_i18_38_fu_5658_p3);

assign p_059_i_i_i181_3_5_1_i_fu_6026_p3 = ((tmp_423_5_1_i_reg_8251[0:0] === 1'b1) ? p_059_i_i_i181_3_5_i_reg_9343 : temp_0_i_i_i_i305_059_i_i_i18_49_reg_9348);

assign p_059_i_i_i181_3_5_2_i_fu_6043_p3 = ((tmp_423_5_2_i_reg_8256[0:0] === 1'b1) ? p_059_i_i_i181_3_5_1_i_fu_6026_p3 : temp_0_i_i_i_i305_059_i_i_i18_50_fu_6036_p3);

assign p_059_i_i_i181_3_5_3_i_fu_6060_p3 = ((tmp_423_5_3_i_reg_8261[0:0] === 1'b1) ? p_059_i_i_i181_3_5_2_i_reg_9353 : temp_0_i_i_i_i305_059_i_i_i18_51_fu_6055_p3);

assign p_059_i_i_i181_3_5_4_i_fu_6078_p3 = ((tmp_423_5_4_i_reg_8266[0:0] === 1'b1) ? p_059_i_i_i181_3_5_3_i_fu_6060_p3 : temp_0_i_i_i_i305_059_i_i_i18_52_fu_6071_p3);

assign p_059_i_i_i181_3_5_5_i_fu_6095_p3 = ((tmp_423_5_5_i_reg_8271[0:0] === 1'b1) ? p_059_i_i_i181_3_5_4_i_reg_9364 : temp_0_i_i_i_i305_059_i_i_i18_53_fu_6089_p3);

assign p_059_i_i_i181_3_5_6_i_fu_6113_p3 = ((tmp_423_5_6_i_reg_8276[0:0] === 1'b1) ? p_059_i_i_i181_3_5_5_i_reg_9371 : temp_0_i_i_i_i305_059_i_i_i18_54_reg_9376);

assign p_059_i_i_i181_3_5_7_i_fu_6130_p3 = ((tmp_423_5_7_i_reg_8281[0:0] === 1'b1) ? p_059_i_i_i181_3_5_6_i_fu_6113_p3 : temp_0_i_i_i_i305_059_i_i_i18_55_fu_6123_p3);

assign p_059_i_i_i181_3_5_8_i_fu_6147_p3 = ((tmp_423_5_8_i_reg_8286[0:0] === 1'b1) ? p_059_i_i_i181_3_5_7_i_reg_9381 : temp_0_i_i_i_i305_059_i_i_i18_56_fu_6142_p3);

assign p_059_i_i_i181_3_5_9_i_fu_6165_p3 = ((tmp_423_5_9_i_reg_8291[0:0] === 1'b1) ? p_059_i_i_i181_3_5_8_i_fu_6147_p3 : temp_0_i_i_i_i305_059_i_i_i18_57_fu_6158_p3);

assign p_059_i_i_i181_3_5_i_fu_5938_p3 = ((tmp_423_5_i_reg_8246[0:0] === 1'b1) ? p_059_i_i_i181_3_4_9_i_reg_9294 : temp_0_i_i_i_i305_059_i_i_i18_48_fu_5931_p3);

assign p_059_i_i_i181_3_6_1_i_fu_6299_p3 = ((tmp_423_6_1_i_reg_8301[0:0] === 1'b1) ? p_059_i_i_i181_3_6_i_reg_9441 : temp_0_i_i_i_i305_059_i_i_i18_59_reg_9446);

assign p_059_i_i_i181_3_6_2_i_fu_6316_p3 = ((tmp_423_6_2_i_reg_8306[0:0] === 1'b1) ? p_059_i_i_i181_3_6_1_i_fu_6299_p3 : temp_0_i_i_i_i305_059_i_i_i18_60_fu_6309_p3);

assign p_059_i_i_i181_3_6_3_i_fu_6333_p3 = ((tmp_423_6_3_i_reg_8311[0:0] === 1'b1) ? p_059_i_i_i181_3_6_2_i_reg_9451 : temp_0_i_i_i_i305_059_i_i_i18_61_fu_6328_p3);

assign p_059_i_i_i181_3_6_4_i_fu_6351_p3 = ((tmp_423_6_4_i_reg_8316[0:0] === 1'b1) ? p_059_i_i_i181_3_6_3_i_fu_6333_p3 : temp_0_i_i_i_i305_059_i_i_i18_62_fu_6344_p3);

assign p_059_i_i_i181_3_6_5_i_fu_6368_p3 = ((tmp_423_6_5_i_reg_8321[0:0] === 1'b1) ? p_059_i_i_i181_3_6_4_i_reg_9462 : temp_0_i_i_i_i305_059_i_i_i18_63_fu_6362_p3);

assign p_059_i_i_i181_3_6_6_i_fu_6386_p3 = ((tmp_423_6_6_i_reg_8326[0:0] === 1'b1) ? p_059_i_i_i181_3_6_5_i_reg_9469 : temp_0_i_i_i_i305_059_i_i_i18_64_reg_9474);

assign p_059_i_i_i181_3_6_7_i_fu_6403_p3 = ((tmp_423_6_7_i_reg_8331[0:0] === 1'b1) ? p_059_i_i_i181_3_6_6_i_fu_6386_p3 : temp_0_i_i_i_i305_059_i_i_i18_65_fu_6396_p3);

assign p_059_i_i_i181_3_6_8_i_fu_6420_p3 = ((tmp_423_6_8_i_reg_8336[0:0] === 1'b1) ? p_059_i_i_i181_3_6_7_i_reg_9479 : temp_0_i_i_i_i305_059_i_i_i18_66_fu_6415_p3);

assign p_059_i_i_i181_3_6_9_i_fu_6438_p3 = ((tmp_423_6_9_i_reg_8341[0:0] === 1'b1) ? p_059_i_i_i181_3_6_8_i_fu_6420_p3 : temp_0_i_i_i_i305_059_i_i_i18_67_fu_6431_p3);

assign p_059_i_i_i181_3_6_i_fu_6211_p3 = ((tmp_423_6_i_reg_8296[0:0] === 1'b1) ? p_059_i_i_i181_3_5_9_i_reg_9392 : temp_0_i_i_i_i305_059_i_i_i18_58_fu_6204_p3);

assign p_059_i_i_i181_3_7_1_i_fu_6572_p3 = ((tmp_423_7_1_i_reg_8351[0:0] === 1'b1) ? p_059_i_i_i181_3_7_i_reg_9539 : temp_0_i_i_i_i305_059_i_i_i18_69_reg_9544);

assign p_059_i_i_i181_3_7_2_i_fu_6589_p3 = ((tmp_423_7_2_i_reg_8356[0:0] === 1'b1) ? p_059_i_i_i181_3_7_1_i_fu_6572_p3 : temp_0_i_i_i_i305_059_i_i_i18_70_fu_6582_p3);

assign p_059_i_i_i181_3_7_3_i_fu_6606_p3 = ((tmp_423_7_3_i_reg_8361[0:0] === 1'b1) ? p_059_i_i_i181_3_7_2_i_reg_9549 : temp_0_i_i_i_i305_059_i_i_i18_71_fu_6601_p3);

assign p_059_i_i_i181_3_7_4_i_fu_6624_p3 = ((tmp_423_7_4_i_reg_8366[0:0] === 1'b1) ? p_059_i_i_i181_3_7_3_i_fu_6606_p3 : temp_0_i_i_i_i305_059_i_i_i18_72_fu_6617_p3);

assign p_059_i_i_i181_3_7_5_i_fu_6641_p3 = ((tmp_423_7_5_i_reg_8371[0:0] === 1'b1) ? p_059_i_i_i181_3_7_4_i_reg_9560 : temp_0_i_i_i_i305_059_i_i_i18_73_fu_6635_p3);

assign p_059_i_i_i181_3_7_6_i_fu_6659_p3 = ((tmp_423_7_6_i_reg_8376[0:0] === 1'b1) ? p_059_i_i_i181_3_7_5_i_reg_9567 : temp_0_i_i_i_i305_059_i_i_i18_74_reg_9572);

assign p_059_i_i_i181_3_7_7_i_fu_6676_p3 = ((tmp_423_7_7_i_reg_8381[0:0] === 1'b1) ? p_059_i_i_i181_3_7_6_i_fu_6659_p3 : temp_0_i_i_i_i305_059_i_i_i18_75_fu_6669_p3);

assign p_059_i_i_i181_3_7_8_i_fu_6693_p3 = ((tmp_423_7_8_i_reg_8386[0:0] === 1'b1) ? p_059_i_i_i181_3_7_7_i_reg_9577 : temp_0_i_i_i_i305_059_i_i_i18_76_fu_6688_p3);

assign p_059_i_i_i181_3_7_9_i_fu_6711_p3 = ((tmp_423_7_9_i_reg_8391[0:0] === 1'b1) ? p_059_i_i_i181_3_7_8_i_fu_6693_p3 : temp_0_i_i_i_i305_059_i_i_i18_77_fu_6704_p3);

assign p_059_i_i_i181_3_7_i_fu_6484_p3 = ((tmp_423_7_i_reg_8346[0:0] === 1'b1) ? p_059_i_i_i181_3_6_9_i_reg_9490 : temp_0_i_i_i_i305_059_i_i_i18_68_fu_6477_p3);

assign p_059_i_i_i181_3_8_1_i_fu_6845_p3 = ((tmp_423_8_1_i_reg_8401[0:0] === 1'b1) ? p_059_i_i_i181_3_8_i_reg_9637 : temp_0_i_i_i_i305_059_i_i_i18_79_reg_9642);

assign p_059_i_i_i181_3_8_2_i_fu_6862_p3 = ((tmp_423_8_2_i_reg_8406[0:0] === 1'b1) ? p_059_i_i_i181_3_8_1_i_fu_6845_p3 : temp_0_i_i_i_i305_059_i_i_i18_80_fu_6855_p3);

assign p_059_i_i_i181_3_8_3_i_fu_6879_p3 = ((tmp_423_8_3_i_reg_8411[0:0] === 1'b1) ? p_059_i_i_i181_3_8_2_i_reg_9647 : temp_0_i_i_i_i305_059_i_i_i18_81_fu_6874_p3);

assign p_059_i_i_i181_3_8_4_i_fu_6897_p3 = ((tmp_423_8_4_i_reg_8416[0:0] === 1'b1) ? p_059_i_i_i181_3_8_3_i_fu_6879_p3 : temp_0_i_i_i_i305_059_i_i_i18_82_fu_6890_p3);

assign p_059_i_i_i181_3_8_5_i_fu_6914_p3 = ((tmp_423_8_5_i_reg_8421[0:0] === 1'b1) ? p_059_i_i_i181_3_8_4_i_reg_9658 : temp_0_i_i_i_i305_059_i_i_i18_83_fu_6908_p3);

assign p_059_i_i_i181_3_8_6_i_fu_6932_p3 = ((tmp_423_8_6_i_reg_8426[0:0] === 1'b1) ? p_059_i_i_i181_3_8_5_i_reg_9665 : temp_0_i_i_i_i305_059_i_i_i18_84_reg_9670);

assign p_059_i_i_i181_3_8_7_i_fu_6949_p3 = ((tmp_423_8_7_i_reg_8431[0:0] === 1'b1) ? p_059_i_i_i181_3_8_6_i_fu_6932_p3 : temp_0_i_i_i_i305_059_i_i_i18_85_fu_6942_p3);

assign p_059_i_i_i181_3_8_8_i_fu_6966_p3 = ((tmp_423_8_8_i_reg_8436[0:0] === 1'b1) ? p_059_i_i_i181_3_8_7_i_reg_9675 : temp_0_i_i_i_i305_059_i_i_i18_86_fu_6961_p3);

assign p_059_i_i_i181_3_8_9_i_fu_6984_p3 = ((tmp_423_8_9_i_reg_8441[0:0] === 1'b1) ? p_059_i_i_i181_3_8_8_i_fu_6966_p3 : temp_0_i_i_i_i305_059_i_i_i18_87_fu_6977_p3);

assign p_059_i_i_i181_3_8_i_fu_6757_p3 = ((tmp_423_8_i_reg_8396[0:0] === 1'b1) ? p_059_i_i_i181_3_7_9_i_reg_9588 : temp_0_i_i_i_i305_059_i_i_i18_78_fu_6750_p3);

assign p_059_i_i_i181_3_9_1_i_fu_7118_p3 = ((tmp_423_9_1_i_reg_8451[0:0] === 1'b1) ? p_059_i_i_i181_3_9_i_reg_9735 : temp_0_i_i_i_i305_059_i_i_i18_89_reg_9740);

assign p_059_i_i_i181_3_9_2_i_fu_7135_p3 = ((tmp_423_9_2_i_reg_8456[0:0] === 1'b1) ? p_059_i_i_i181_3_9_1_i_fu_7118_p3 : temp_0_i_i_i_i305_059_i_i_i18_90_fu_7128_p3);

assign p_059_i_i_i181_3_9_3_i_fu_7152_p3 = ((tmp_423_9_3_i_reg_8461[0:0] === 1'b1) ? p_059_i_i_i181_3_9_2_i_reg_9745 : temp_0_i_i_i_i305_059_i_i_i18_91_fu_7147_p3);

assign p_059_i_i_i181_3_9_4_i_fu_7170_p3 = ((tmp_423_9_4_i_reg_8466[0:0] === 1'b1) ? p_059_i_i_i181_3_9_3_i_fu_7152_p3 : temp_0_i_i_i_i305_059_i_i_i18_92_fu_7163_p3);

assign p_059_i_i_i181_3_9_5_i_fu_7187_p3 = ((tmp_423_9_5_i_reg_8471[0:0] === 1'b1) ? p_059_i_i_i181_3_9_4_i_reg_9756 : temp_0_i_i_i_i305_059_i_i_i18_93_fu_7181_p3);

assign p_059_i_i_i181_3_9_6_i_fu_7205_p3 = ((tmp_423_9_6_i_reg_8476[0:0] === 1'b1) ? p_059_i_i_i181_3_9_5_i_reg_9763 : temp_0_i_i_i_i305_059_i_i_i18_94_reg_9768);

assign p_059_i_i_i181_3_9_7_i_fu_7222_p3 = ((tmp_423_9_7_i_reg_8481[0:0] === 1'b1) ? p_059_i_i_i181_3_9_6_i_fu_7205_p3 : temp_0_i_i_i_i305_059_i_i_i18_95_fu_7215_p3);

assign p_059_i_i_i181_3_9_8_i_fu_7239_p3 = ((tmp_423_9_8_i_reg_8486[0:0] === 1'b1) ? p_059_i_i_i181_3_9_7_i_reg_9773 : temp_0_i_i_i_i305_059_i_i_i18_96_fu_7234_p3);

assign p_059_i_i_i181_3_9_i_fu_7030_p3 = ((tmp_423_9_i_reg_8446[0:0] === 1'b1) ? p_059_i_i_i181_3_8_9_i_reg_9686 : temp_0_i_i_i_i305_059_i_i_i18_88_fu_7023_p3);

assign p_assign_18_1_i_fu_3457_p2 = ($signed(ap_const_lv10_3FE) + $signed(p_014_0_i_i_i3_i_reg_2700));

assign p_assign_18_2_i_fu_3484_p2 = ($signed(ap_const_lv11_7FD) + $signed(tmp_71_cast27804_i_fu_3358_p1));

assign p_assign_18_3_i_fu_3511_p2 = ($signed(ap_const_lv11_7FC) + $signed(tmp_71_cast27804_i_fu_3358_p1));

assign p_assign_18_4_i_fu_3538_p2 = ($signed(ap_const_lv11_7FB) + $signed(tmp_71_cast27804_i_fu_3358_p1));

assign p_assign_18_5_i_fu_3565_p2 = ($signed(ap_const_lv11_7FA) + $signed(tmp_71_cast27804_i_fu_3358_p1));

assign p_assign_18_6_i_fu_3592_p2 = ($signed(ap_const_lv11_7F9) + $signed(tmp_71_cast27804_i_fu_3358_p1));

assign p_assign_18_7_i_fu_3619_p2 = ($signed(ap_const_lv11_7F8) + $signed(tmp_71_cast27804_i_fu_3358_p1));

assign p_assign_18_8_i_fu_3646_p2 = ($signed(ap_const_lv11_7F7) + $signed(tmp_71_cast27804_i_fu_3358_p1));

assign p_assign_18_9_i_fu_3673_p2 = ($signed(ap_const_lv11_7F6) + $signed(tmp_71_cast27804_i_fu_3358_p1));

assign p_assign_3_fu_3810_p3 = ((tmp_139_reg_8649[0:0] === 1'b1) ? ap_const_lv11_0 : tmp_41_reload_read_reg_7969);

assign p_neg392_i_i_i2_cast27809_reload_out_din = p_neg392_i_i_i2_cast27809_reload_dout;

assign p_neg392_i_i_i2_cast27810_reload_out_din = p_neg392_i_i_i2_cast27810_reload_dout;

assign p_neg392_i_i_i2_cast_reload_out_din = p_neg392_i_i_i2_cast_reload_dout;

assign p_neg392_i_i_i2_reload_out_din = p_neg392_i_i_i2_reload_dout;

assign p_temp_2_0_i_fu_4592_p3 = ((tmp_423_0_i_reg_7996[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_9_9_fu_672);

assign rev8_fu_3775_p2 = (tmp_138_fu_3767_p3 ^ ap_const_lv1_1);

assign rev_fu_3687_p2 = (tmp_134_fu_3679_p3 ^ ap_const_lv1_1);

assign row_assign_19_1_t_i_fu_3479_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7955 - tmp_84_fu_3472_p3);

assign row_assign_19_2_t_i_fu_3506_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7955 - tmp_85_fu_3499_p3);

assign row_assign_19_3_t_i_fu_3533_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7955 - tmp_86_fu_3526_p3);

assign row_assign_19_4_t_i_fu_3560_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7955 - tmp_87_fu_3553_p3);

assign row_assign_19_5_t_i_fu_3587_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7955 - tmp_88_fu_3580_p3);

assign row_assign_19_6_t_i_fu_3614_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7955 - tmp_89_fu_3607_p3);

assign row_assign_19_7_t_i_fu_3641_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7955 - tmp_90_fu_3634_p3);

assign row_assign_19_8_t_i_fu_3668_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7955 - tmp_91_fu_3661_p3);

assign row_assign_19_9_t_i_fu_3731_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7955 - tmp_93_fu_3723_p3);

assign row_assign_19_i_fu_3452_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7955 - tmp_83_fu_3445_p3);

assign src_kernel_win_0_val_0_0_fu_4291_p3 = ((tmp_3881_i_reg_8566[0:0] === 1'b1) ? tmp_111_fu_4266_p12 : col_buf_0_val_0_0_fu_3921_p3);

assign src_kernel_win_0_val_1_0_fu_4323_p3 = ((tmp_3881_i_reg_8566[0:0] === 1'b1) ? tmp_112_fu_4298_p12 : col_buf_0_val_1_0_fu_3953_p3);

assign src_kernel_win_0_val_2_0_fu_4355_p3 = ((tmp_3881_i_reg_8566[0:0] === 1'b1) ? tmp_113_fu_4330_p12 : col_buf_0_val_2_0_fu_3985_p3);

assign src_kernel_win_0_val_3_0_fu_4387_p3 = ((tmp_3881_i_reg_8566[0:0] === 1'b1) ? tmp_114_fu_4362_p12 : col_buf_0_val_3_0_fu_4017_p3);

assign src_kernel_win_0_val_4_0_fu_4419_p3 = ((tmp_3881_i_reg_8566[0:0] === 1'b1) ? tmp_115_fu_4394_p12 : col_buf_0_val_4_0_fu_4049_p3);

assign src_kernel_win_0_val_5_0_fu_4451_p3 = ((tmp_3881_i_reg_8566[0:0] === 1'b1) ? tmp_116_fu_4426_p12 : col_buf_0_val_5_0_fu_4081_p3);

assign src_kernel_win_0_val_6_0_fu_4483_p3 = ((tmp_3881_i_reg_8566[0:0] === 1'b1) ? tmp_117_fu_4458_p12 : col_buf_0_val_6_0_fu_4113_p3);

assign src_kernel_win_0_val_7_0_fu_4515_p3 = ((tmp_3881_i_reg_8566[0:0] === 1'b1) ? tmp_118_fu_4490_p12 : col_buf_0_val_7_0_fu_4145_p3);

assign src_kernel_win_0_val_8_0_fu_4547_p3 = ((tmp_3881_i_reg_8566[0:0] === 1'b1) ? tmp_119_fu_4522_p12 : col_buf_0_val_8_0_fu_4177_p3);

assign src_kernel_win_0_val_9_0_fu_4579_p3 = ((tmp_3881_i_reg_8566[0:0] === 1'b1) ? tmp_120_fu_4554_p12 : col_buf_0_val_9_0_fu_4209_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_10_fu_4944_p3 = ((tmp_432_1_2_i_fu_4939_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_7_lo_3_reg_8945 : p_059_i_i_i181_3_1_1_i_fu_4934_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_11_fu_4963_p3 = ((tmp_432_1_3_i_reg_8967[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_3_reg_8939_pp0_it9 : p_059_i_i_i181_3_1_2_i_reg_8961);

assign temp_0_i_i_i_i305_059_i_i_i18_12_fu_4979_p3 = ((tmp_432_1_4_i_fu_4974_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_3_reg_8933_pp0_it9 : p_059_i_i_i181_3_1_3_i_fu_4968_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_13_fu_4997_p3 = ((tmp_432_1_5_i_fu_4993_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_3_reg_8927_pp0_it10 : p_059_i_i_i181_3_1_4_i_reg_8972);

assign temp_0_i_i_i_i305_059_i_i_i18_14_fu_5014_p3 = ((tmp_432_1_6_i_fu_5009_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_3_reg_8921_pp0_it10 : p_059_i_i_i181_3_1_5_i_fu_5003_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_15_fu_5031_p3 = ((tmp_432_1_7_i_fu_5026_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_3_reg_8915_pp0_it11 : p_059_i_i_i181_3_1_6_i_fu_5021_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_16_fu_5050_p3 = ((tmp_432_1_8_i_reg_8995[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8909_pp0_it12 : p_059_i_i_i181_3_1_7_i_reg_8989);

assign temp_0_i_i_i_i305_059_i_i_i18_17_fu_5066_p3 = ((tmp_432_1_9_i_fu_5061_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it12 : p_059_i_i_i181_3_1_8_i_fu_5055_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_18_fu_5112_p3 = ((tmp_432_2_i_fu_5107_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_9_fu_868 : p_059_i_i_i181_3_1_9_i_reg_9000);

assign temp_0_i_i_i_i305_059_i_i_i18_19_fu_5131_p3 = ((tmp_432_2_1_i_fu_5125_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_8_fu_864 : p_059_i_i_i181_3_2_i_fu_5119_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_1_fu_4674_p3 = ((tmp_432_0_2_i_reg_8862[0:0] === 1'b1) ? src_kernel_win_0_val_9_7_3_reg_8746 : p_059_i_i_i181_3_0_1_i_reg_8856);

assign temp_0_i_i_i_i305_059_i_i_i18_20_fu_5217_p3 = ((tmp_432_2_2_i_fu_5212_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_7_lo_3_reg_9043 : p_059_i_i_i181_3_2_1_i_fu_5207_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_21_fu_5236_p3 = ((tmp_432_2_3_i_reg_9065[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_3_reg_9037_pp0_it15 : p_059_i_i_i181_3_2_2_i_reg_9059);

assign temp_0_i_i_i_i305_059_i_i_i18_22_fu_5252_p3 = ((tmp_432_2_4_i_fu_5247_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_3_reg_9031_pp0_it15 : p_059_i_i_i181_3_2_3_i_fu_5241_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_23_fu_5270_p3 = ((tmp_432_2_5_i_fu_5266_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_3_reg_9025_pp0_it16 : p_059_i_i_i181_3_2_4_i_reg_9070);

assign temp_0_i_i_i_i305_059_i_i_i18_24_fu_5287_p3 = ((tmp_432_2_6_i_fu_5282_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_3_reg_9019_pp0_it16 : p_059_i_i_i181_3_2_5_i_fu_5276_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_25_fu_5304_p3 = ((tmp_432_2_7_i_fu_5299_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_3_reg_9013_pp0_it17 : p_059_i_i_i181_3_2_6_i_fu_5294_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_26_fu_5323_p3 = ((tmp_432_2_8_i_reg_9093[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_9007_pp0_it18 : p_059_i_i_i181_3_2_7_i_reg_9087);

assign temp_0_i_i_i_i305_059_i_i_i18_27_fu_5339_p3 = ((tmp_432_2_9_i_fu_5334_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it18 : p_059_i_i_i181_3_2_8_i_fu_5328_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_28_fu_5385_p3 = ((tmp_432_3_i_fu_5380_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_9_fu_828 : p_059_i_i_i181_3_2_9_i_reg_9098);

assign temp_0_i_i_i_i305_059_i_i_i18_29_fu_5404_p3 = ((tmp_432_3_1_i_fu_5398_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_8_fu_824 : p_059_i_i_i181_3_3_i_fu_5392_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_2_fu_4690_p3 = ((tmp_432_0_3_i_fu_4685_p2[0:0] === 1'b1) ? src_kernel_win_0_val_9_6_3_reg_8751 : p_059_i_i_i181_3_0_2_i_fu_4679_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_30_fu_5490_p3 = ((tmp_432_3_2_i_fu_5485_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_7_lo_3_reg_9141 : p_059_i_i_i181_3_3_1_i_fu_5480_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_31_fu_5509_p3 = ((tmp_432_3_3_i_reg_9163[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_3_reg_9135_pp0_it21 : p_059_i_i_i181_3_3_2_i_reg_9157);

assign temp_0_i_i_i_i305_059_i_i_i18_32_fu_5525_p3 = ((tmp_432_3_4_i_fu_5520_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_3_reg_9129_pp0_it21 : p_059_i_i_i181_3_3_3_i_fu_5514_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_33_fu_5543_p3 = ((tmp_432_3_5_i_fu_5539_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_3_reg_9123_pp0_it22 : p_059_i_i_i181_3_3_4_i_reg_9168);

assign temp_0_i_i_i_i305_059_i_i_i18_34_fu_5560_p3 = ((tmp_432_3_6_i_fu_5555_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_3_reg_9117_pp0_it22 : p_059_i_i_i181_3_3_5_i_fu_5549_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_35_fu_5577_p3 = ((tmp_432_3_7_i_fu_5572_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_3_reg_9111_pp0_it23 : p_059_i_i_i181_3_3_6_i_fu_5567_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_36_fu_5596_p3 = ((tmp_432_3_8_i_reg_9191[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9105_pp0_it24 : p_059_i_i_i181_3_3_7_i_reg_9185);

assign temp_0_i_i_i_i305_059_i_i_i18_37_fu_5612_p3 = ((tmp_432_3_9_i_fu_5607_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it24 : p_059_i_i_i181_3_3_8_i_fu_5601_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_38_fu_5658_p3 = ((tmp_432_4_i_fu_5653_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_9_fu_788 : p_059_i_i_i181_3_3_9_i_reg_9196);

assign temp_0_i_i_i_i305_059_i_i_i18_39_fu_5677_p3 = ((tmp_432_4_1_i_fu_5671_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_8_fu_784 : p_059_i_i_i181_3_4_i_fu_5665_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_3_fu_4708_p3 = ((tmp_432_0_4_i_fu_4704_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_5_3_reg_8757_pp0_it3 : p_059_i_i_i181_3_0_3_i_reg_8867);

assign temp_0_i_i_i_i305_059_i_i_i18_40_fu_5763_p3 = ((tmp_432_4_2_i_fu_5758_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_7_lo_3_reg_9239 : p_059_i_i_i181_3_4_1_i_fu_5753_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_41_fu_5782_p3 = ((tmp_432_4_3_i_reg_9261[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_3_reg_9233_pp0_it27 : p_059_i_i_i181_3_4_2_i_reg_9255);

assign temp_0_i_i_i_i305_059_i_i_i18_42_fu_5798_p3 = ((tmp_432_4_4_i_fu_5793_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_3_reg_9227_pp0_it27 : p_059_i_i_i181_3_4_3_i_fu_5787_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_43_fu_5816_p3 = ((tmp_432_4_5_i_fu_5812_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_3_reg_9221_pp0_it28 : p_059_i_i_i181_3_4_4_i_reg_9266);

assign temp_0_i_i_i_i305_059_i_i_i18_44_fu_5833_p3 = ((tmp_432_4_6_i_fu_5828_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_3_reg_9215_pp0_it28 : p_059_i_i_i181_3_4_5_i_fu_5822_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_45_fu_5850_p3 = ((tmp_432_4_7_i_fu_5845_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_3_reg_9209_pp0_it29 : p_059_i_i_i181_3_4_6_i_fu_5840_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_46_fu_5869_p3 = ((tmp_432_4_8_i_reg_9289[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9203_pp0_it30 : p_059_i_i_i181_3_4_7_i_reg_9283);

assign temp_0_i_i_i_i305_059_i_i_i18_47_fu_5885_p3 = ((tmp_432_4_9_i_fu_5880_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it30 : p_059_i_i_i181_3_4_8_i_fu_5874_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_48_fu_5931_p3 = ((tmp_432_5_i_fu_5926_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_9_fu_748 : p_059_i_i_i181_3_4_9_i_reg_9294);

assign temp_0_i_i_i_i305_059_i_i_i18_49_fu_5950_p3 = ((tmp_432_5_1_i_fu_5944_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_8_fu_744 : p_059_i_i_i181_3_5_i_fu_5938_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_4_fu_4725_p3 = ((tmp_432_0_5_i_fu_4720_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_4_3_reg_8763_pp0_it3 : p_059_i_i_i181_3_0_4_i_fu_4714_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_50_fu_6036_p3 = ((tmp_432_5_2_i_fu_6031_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_7_lo_3_reg_9337 : p_059_i_i_i181_3_5_1_i_fu_6026_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_51_fu_6055_p3 = ((tmp_432_5_3_i_reg_9359[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_3_reg_9331_pp0_it33 : p_059_i_i_i181_3_5_2_i_reg_9353);

assign temp_0_i_i_i_i305_059_i_i_i18_52_fu_6071_p3 = ((tmp_432_5_4_i_fu_6066_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_3_reg_9325_pp0_it33 : p_059_i_i_i181_3_5_3_i_fu_6060_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_53_fu_6089_p3 = ((tmp_432_5_5_i_fu_6085_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_3_reg_9319_pp0_it34 : p_059_i_i_i181_3_5_4_i_reg_9364);

assign temp_0_i_i_i_i305_059_i_i_i18_54_fu_6106_p3 = ((tmp_432_5_6_i_fu_6101_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_3_reg_9313_pp0_it34 : p_059_i_i_i181_3_5_5_i_fu_6095_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_55_fu_6123_p3 = ((tmp_432_5_7_i_fu_6118_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_3_reg_9307_pp0_it35 : p_059_i_i_i181_3_5_6_i_fu_6113_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_56_fu_6142_p3 = ((tmp_432_5_8_i_reg_9387[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9301_pp0_it36 : p_059_i_i_i181_3_5_7_i_reg_9381);

assign temp_0_i_i_i_i305_059_i_i_i18_57_fu_6158_p3 = ((tmp_432_5_9_i_fu_6153_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it36 : p_059_i_i_i181_3_5_8_i_fu_6147_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_58_fu_6204_p3 = ((tmp_432_6_i_fu_6199_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_9_fu_708 : p_059_i_i_i181_3_5_9_i_reg_9392);

assign temp_0_i_i_i_i305_059_i_i_i18_59_fu_6223_p3 = ((tmp_432_6_1_i_fu_6217_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_8_fu_704 : p_059_i_i_i181_3_6_i_fu_6211_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_5_fu_4742_p3 = ((tmp_432_0_6_i_fu_4737_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_3_2_reg_8769_pp0_it4 : p_059_i_i_i181_3_0_5_i_fu_4732_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_60_fu_6309_p3 = ((tmp_432_6_2_i_fu_6304_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_7_lo_3_reg_9435 : p_059_i_i_i181_3_6_1_i_fu_6299_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_61_fu_6328_p3 = ((tmp_432_6_3_i_reg_9457[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_3_reg_9429_pp0_it39 : p_059_i_i_i181_3_6_2_i_reg_9451);

assign temp_0_i_i_i_i305_059_i_i_i18_62_fu_6344_p3 = ((tmp_432_6_4_i_fu_6339_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_3_reg_9423_pp0_it39 : p_059_i_i_i181_3_6_3_i_fu_6333_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_63_fu_6362_p3 = ((tmp_432_6_5_i_fu_6358_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_3_reg_9417_pp0_it40 : p_059_i_i_i181_3_6_4_i_reg_9462);

assign temp_0_i_i_i_i305_059_i_i_i18_64_fu_6379_p3 = ((tmp_432_6_6_i_fu_6374_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_3_reg_9411_pp0_it40 : p_059_i_i_i181_3_6_5_i_fu_6368_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_65_fu_6396_p3 = ((tmp_432_6_7_i_fu_6391_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_3_reg_9405_pp0_it41 : p_059_i_i_i181_3_6_6_i_fu_6386_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_66_fu_6415_p3 = ((tmp_432_6_8_i_reg_9485[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9399_pp0_it42 : p_059_i_i_i181_3_6_7_i_reg_9479);

assign temp_0_i_i_i_i305_059_i_i_i18_67_fu_6431_p3 = ((tmp_432_6_9_i_fu_6426_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it42 : p_059_i_i_i181_3_6_8_i_fu_6420_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_68_fu_6477_p3 = ((tmp_432_7_i_fu_6472_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_9_fu_668 : p_059_i_i_i181_3_6_9_i_reg_9490);

assign temp_0_i_i_i_i305_059_i_i_i18_69_fu_6496_p3 = ((tmp_432_7_1_i_fu_6490_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_8_fu_664 : p_059_i_i_i181_3_7_i_fu_6484_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_6_fu_4761_p3 = ((tmp_432_0_7_i_reg_8890[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_2_1_reg_8775_pp0_it5 : p_059_i_i_i181_3_0_6_i_reg_8884);

assign temp_0_i_i_i_i305_059_i_i_i18_70_fu_6582_p3 = ((tmp_432_7_2_i_fu_6577_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_7_lo_3_reg_9533 : p_059_i_i_i181_3_7_1_i_fu_6572_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_71_fu_6601_p3 = ((tmp_432_7_3_i_reg_9555[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_3_reg_9527_pp0_it45 : p_059_i_i_i181_3_7_2_i_reg_9549);

assign temp_0_i_i_i_i305_059_i_i_i18_72_fu_6617_p3 = ((tmp_432_7_4_i_fu_6612_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_3_reg_9521_pp0_it45 : p_059_i_i_i181_3_7_3_i_fu_6606_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_73_fu_6635_p3 = ((tmp_432_7_5_i_fu_6631_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_3_reg_9515_pp0_it46 : p_059_i_i_i181_3_7_4_i_reg_9560);

assign temp_0_i_i_i_i305_059_i_i_i18_74_fu_6652_p3 = ((tmp_432_7_6_i_fu_6647_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_3_reg_9509_pp0_it46 : p_059_i_i_i181_3_7_5_i_fu_6641_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_75_fu_6669_p3 = ((tmp_432_7_7_i_fu_6664_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_3_reg_9503_pp0_it47 : p_059_i_i_i181_3_7_6_i_fu_6659_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_76_fu_6688_p3 = ((tmp_432_7_8_i_reg_9583[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9497_pp0_it48 : p_059_i_i_i181_3_7_7_i_reg_9577);

assign temp_0_i_i_i_i305_059_i_i_i18_77_fu_6704_p3 = ((tmp_432_7_9_i_fu_6699_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it48 : p_059_i_i_i181_3_7_8_i_fu_6693_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_78_fu_6750_p3 = ((tmp_432_8_i_fu_6745_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_9_fu_632 : p_059_i_i_i181_3_7_9_i_reg_9588);

assign temp_0_i_i_i_i305_059_i_i_i18_79_fu_6769_p3 = ((tmp_432_8_1_i_fu_6763_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_8_fu_628 : p_059_i_i_i181_3_8_i_fu_6757_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_7_fu_4777_p3 = ((tmp_432_0_8_i_fu_4772_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_3_reg_8850_pp0_it5 : p_059_i_i_i181_3_0_7_i_fu_4766_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_80_fu_6855_p3 = ((tmp_432_8_2_i_fu_6850_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_7_lo_3_reg_9631 : p_059_i_i_i181_3_8_1_i_fu_6845_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_81_fu_6874_p3 = ((tmp_432_8_3_i_reg_9653[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_3_reg_9625_pp0_it51 : p_059_i_i_i181_3_8_2_i_reg_9647);

assign temp_0_i_i_i_i305_059_i_i_i18_82_fu_6890_p3 = ((tmp_432_8_4_i_fu_6885_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_3_reg_9619_pp0_it51 : p_059_i_i_i181_3_8_3_i_fu_6879_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_83_fu_6908_p3 = ((tmp_432_8_5_i_fu_6904_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_3_reg_9613_pp0_it52 : p_059_i_i_i181_3_8_4_i_reg_9658);

assign temp_0_i_i_i_i305_059_i_i_i18_84_fu_6925_p3 = ((tmp_432_8_6_i_fu_6920_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_3_reg_9607_pp0_it52 : p_059_i_i_i181_3_8_5_i_fu_6914_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_85_fu_6942_p3 = ((tmp_432_8_7_i_fu_6937_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_3_reg_9601_pp0_it53 : p_059_i_i_i181_3_8_6_i_fu_6932_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_86_fu_6961_p3 = ((tmp_432_8_8_i_reg_9681[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9595_pp0_it54 : p_059_i_i_i181_3_8_7_i_reg_9675);

assign temp_0_i_i_i_i305_059_i_i_i18_87_fu_6977_p3 = ((tmp_432_8_9_i_fu_6972_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it54 : p_059_i_i_i181_3_8_8_i_fu_6966_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_88_fu_7023_p3 = ((tmp_432_9_i_fu_7018_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_9_fu_596 : p_059_i_i_i181_3_8_9_i_reg_9686);

assign temp_0_i_i_i_i305_059_i_i_i18_89_fu_7042_p3 = ((tmp_432_9_1_i_fu_7036_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_8_fu_592 : p_059_i_i_i181_3_9_i_fu_7030_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_8_fu_4795_p3 = ((tmp_432_0_9_i_fu_4791_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8844_pp0_it6 : p_059_i_i_i181_3_0_8_i_reg_8895);

assign temp_0_i_i_i_i305_059_i_i_i18_90_fu_7128_p3 = ((tmp_432_9_2_i_fu_7123_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_7_lo_3_reg_9729 : p_059_i_i_i181_3_9_1_i_fu_7118_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_91_fu_7147_p3 = ((tmp_432_9_3_i_reg_9751[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_3_reg_9723_pp0_it57 : p_059_i_i_i181_3_9_2_i_reg_9745);

assign temp_0_i_i_i_i305_059_i_i_i18_92_fu_7163_p3 = ((tmp_432_9_4_i_fu_7158_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_3_reg_9717_pp0_it57 : p_059_i_i_i181_3_9_3_i_fu_7152_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_93_fu_7181_p3 = ((tmp_432_9_5_i_fu_7177_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_3_reg_9711_pp0_it58 : p_059_i_i_i181_3_9_4_i_reg_9756);

assign temp_0_i_i_i_i305_059_i_i_i18_94_fu_7198_p3 = ((tmp_432_9_6_i_fu_7193_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_3_reg_9705_pp0_it58 : p_059_i_i_i181_3_9_5_i_fu_7187_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_95_fu_7215_p3 = ((tmp_432_9_7_i_fu_7210_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_2_reg_9699_pp0_it59 : p_059_i_i_i181_3_9_6_i_fu_7205_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_96_fu_7234_p3 = ((tmp_432_9_8_i_reg_9779[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9693_pp0_it60 : p_059_i_i_i181_3_9_7_i_reg_9773);

assign temp_0_i_i_i_i305_059_i_i_i18_97_fu_7250_p3 = ((tmp_432_9_9_i_fu_7245_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it60 : p_059_i_i_i181_3_9_8_i_fu_7239_p3);

assign temp_0_i_i_i_i305_059_i_i_i18_9_fu_4839_p3 = ((tmp_432_1_i_fu_4834_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_9_fu_908 : p_059_i_i_i181_3_0_9_i_reg_8902);

assign temp_0_i_i_i_i305_059_i_i_i18_fu_4858_p3 = ((tmp_432_1_1_i_fu_4852_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_8_fu_904 : p_059_i_i_i181_3_1_i_fu_4846_p3);

assign temp_0_i_i_i_i305_059_i_i_i_fu_4605_p3 = ((tmp_432_0_1_i_fu_4599_p2[0:0] === 1'b1) ? src_kernel_win_0_val_9_8_fu_712 : p_temp_2_0_i_fu_4592_p3);

assign tmp_100_fu_3441_p1 = tmp_3921_i_fu_3430_p2[3:0];

assign tmp_101_i_fu_3822_p1 = x_fu_3816_p3;

assign tmp_102_fu_3468_p1 = p_assign_18_1_i_fu_3457_p2[3:0];

assign tmp_104_fu_3495_p1 = p_assign_18_2_i_fu_3484_p2[3:0];

assign tmp_106_fu_3522_p1 = p_assign_18_3_i_fu_3511_p2[3:0];

assign tmp_109_fu_3549_p1 = p_assign_18_4_i_fu_3538_p2[3:0];

assign tmp_130_fu_3576_p1 = p_assign_18_5_i_fu_3565_p2[3:0];

assign tmp_131_fu_3603_p1 = p_assign_18_6_i_fu_3592_p2[3:0];

assign tmp_132_fu_3630_p1 = p_assign_18_7_i_fu_3619_p2[3:0];

assign tmp_133_fu_3657_p1 = p_assign_18_8_i_fu_3646_p2[3:0];

assign tmp_134_fu_3679_p3 = p_assign_18_9_i_fu_3673_p2[ap_const_lv32_A];

assign tmp_135_fu_3704_p3 = p_assign_18_9_i_fu_3673_p2[ap_const_lv32_A];

assign tmp_136_fu_3712_p1 = p_assign_18_9_i_fu_3673_p2[3:0];

assign tmp_137_fu_3763_p1 = ImagLoc_x_fu_3757_p2[10:0];

assign tmp_138_fu_3767_p3 = ImagLoc_x_fu_3757_p2[ap_const_lv32_B];

assign tmp_140_fu_3836_p1 = x_fu_3816_p3[3:0];

assign tmp_1_fu_2726_p1 = rows;

assign tmp_224_not_i_fu_3378_p2 = (tmp_75_i_fu_3373_p2 ^ ap_const_lv1_1);

assign tmp_252_i_fu_3384_p2 = (p_014_0_i_i_i3_i_reg_2700 > ap_const_lv10_4? 1'b1: 1'b0);

assign tmp_2_fu_7257_p3 = ((tmp_423_9_9_i_reg_8491[0:0] === 1'b1) ? p_059_i_i_i181_3_9_8_i_fu_7239_p3 : temp_0_i_i_i_i305_059_i_i_i18_97_fu_7250_p3);

assign tmp_313_5_i_fu_2730_p2 = (rows == ap_const_lv10_0? 1'b1: 1'b0);

assign tmp_329_5_i_fu_3396_p2 = (y_4_5_cast_i_reg_7991 == tmp_71_cast27804_i_fu_3358_p1? 1'b1: 1'b0);

assign tmp_329_6_i_fu_3401_p2 = (p_014_0_i_i_i3_i_reg_2700 == ap_const_lv10_1? 1'b1: 1'b0);

assign tmp_329_7_i_fu_3407_p2 = (p_014_0_i_i_i3_i_reg_2700 == ap_const_lv10_2? 1'b1: 1'b0);

assign tmp_329_8_i_fu_3413_p2 = (p_014_0_i_i_i3_i_reg_2700 == ap_const_lv10_3? 1'b1: 1'b0);

assign tmp_329_9_i_fu_3419_p2 = (p_014_0_i_i_i3_i_reg_2700 == ap_const_lv10_4? 1'b1: 1'b0);

assign tmp_329_i_fu_3390_p2 = (p_014_0_i_i_i3_i_reg_2700 == ap_const_lv10_0? 1'b1: 1'b0);

assign tmp_3881_i_fu_3425_p2 = (p_014_0_i_i_i3_i_reg_2700 > rows? 1'b1: 1'b0);

assign tmp_3921_i_fu_3430_p2 = ($signed(ap_const_lv10_3FF) + $signed(p_014_0_i_i_i3_i_reg_2700));

assign tmp_3941_i_fu_3436_p2 = (tmp_3921_i_fu_3430_p2 < rows? 1'b1: 1'b0);

assign tmp_394_1_i_fu_3463_p2 = (p_assign_18_1_i_fu_3457_p2 < rows? 1'b1: 1'b0);

assign tmp_394_2_i_fu_3490_p2 = ($signed(p_assign_18_2_i_fu_3484_p2) < $signed(tmp_1_fu_2726_p1)? 1'b1: 1'b0);

assign tmp_394_3_i_fu_3517_p2 = ($signed(p_assign_18_3_i_fu_3511_p2) < $signed(tmp_1_fu_2726_p1)? 1'b1: 1'b0);

assign tmp_394_4_i_fu_3544_p2 = ($signed(p_assign_18_4_i_fu_3538_p2) < $signed(tmp_1_fu_2726_p1)? 1'b1: 1'b0);

assign tmp_394_5_i_fu_3571_p2 = ($signed(p_assign_18_5_i_fu_3565_p2) < $signed(tmp_1_fu_2726_p1)? 1'b1: 1'b0);

assign tmp_394_6_i_fu_3598_p2 = ($signed(p_assign_18_6_i_fu_3592_p2) < $signed(tmp_1_fu_2726_p1)? 1'b1: 1'b0);

assign tmp_394_7_i_fu_3625_p2 = ($signed(p_assign_18_7_i_fu_3619_p2) < $signed(tmp_1_fu_2726_p1)? 1'b1: 1'b0);

assign tmp_394_8_i_fu_3652_p2 = ($signed(p_assign_18_8_i_fu_3646_p2) < $signed(tmp_1_fu_2726_p1)? 1'b1: 1'b0);

assign tmp_394_9_i_fu_3693_p2 = ($signed(p_assign_18_9_i_fu_3673_p2) < $signed(tmp_1_fu_2726_p1)? 1'b1: 1'b0);

assign tmp_41_cast_reload_out_din = tmp_41_cast_reload_dout;

assign tmp_41_reload_out_din = tmp_41_reload_dout;

assign tmp_423_0_1_i_fu_2752_p2 = (wdw_val_9_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_0_2_i_fu_2758_p2 = (wdw_val_9_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_0_3_i_fu_2764_p2 = (wdw_val_9_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_0_4_i_fu_2770_p2 = (wdw_val_9_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_0_5_i_fu_2776_p2 = (wdw_val_9_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_0_6_i_fu_2782_p2 = (wdw_val_9_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_0_7_i_fu_2788_p2 = (wdw_val_9_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_0_8_i_fu_2794_p2 = (wdw_val_9_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_0_9_i_fu_2800_p2 = (wdw_val_9_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_0_i_fu_2746_p2 = (wdw_val_9_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_1_1_i_fu_2812_p2 = (wdw_val_8_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_1_2_i_fu_2818_p2 = (wdw_val_8_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_1_3_i_fu_2824_p2 = (wdw_val_8_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_1_4_i_fu_2830_p2 = (wdw_val_8_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_1_5_i_fu_2836_p2 = (wdw_val_8_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_1_6_i_fu_2842_p2 = (wdw_val_8_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_1_7_i_fu_2848_p2 = (wdw_val_8_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_1_8_i_fu_2854_p2 = (wdw_val_8_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_1_9_i_fu_2860_p2 = (wdw_val_8_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_1_i_fu_2806_p2 = (wdw_val_8_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_2_1_i_fu_2872_p2 = (wdw_val_7_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_2_2_i_fu_2878_p2 = (wdw_val_7_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_2_3_i_fu_2884_p2 = (wdw_val_7_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_2_4_i_fu_2890_p2 = (wdw_val_7_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_2_5_i_fu_2896_p2 = (wdw_val_7_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_2_6_i_fu_2902_p2 = (wdw_val_7_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_2_7_i_fu_2908_p2 = (wdw_val_7_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_2_8_i_fu_2914_p2 = (wdw_val_7_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_2_9_i_fu_2920_p2 = (wdw_val_7_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_2_i_fu_2866_p2 = (wdw_val_7_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_3_1_i_fu_2932_p2 = (wdw_val_6_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_3_2_i_fu_2938_p2 = (wdw_val_6_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_3_3_i_fu_2944_p2 = (wdw_val_6_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_3_4_i_fu_2950_p2 = (wdw_val_6_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_3_5_i_fu_2956_p2 = (wdw_val_6_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_3_6_i_fu_2962_p2 = (wdw_val_6_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_3_7_i_fu_2968_p2 = (wdw_val_6_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_3_8_i_fu_2974_p2 = (wdw_val_6_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_3_9_i_fu_2980_p2 = (wdw_val_6_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_3_i_fu_2926_p2 = (wdw_val_6_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_4_1_i_fu_2992_p2 = (wdw_val_5_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_4_2_i_fu_2998_p2 = (wdw_val_5_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_4_3_i_fu_3004_p2 = (wdw_val_5_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_4_4_i_fu_3010_p2 = (wdw_val_5_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_4_5_i_fu_3016_p2 = (wdw_val_5_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_4_6_i_fu_3022_p2 = (wdw_val_5_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_4_7_i_fu_3028_p2 = (wdw_val_5_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_4_8_i_fu_3034_p2 = (wdw_val_5_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_4_9_i_fu_3040_p2 = (wdw_val_5_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_4_i_fu_2986_p2 = (wdw_val_5_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_5_1_i_fu_3052_p2 = (wdw_val_4_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_5_2_i_fu_3058_p2 = (wdw_val_4_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_5_3_i_fu_3064_p2 = (wdw_val_4_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_5_4_i_fu_3070_p2 = (wdw_val_4_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_5_5_i_fu_3076_p2 = (wdw_val_4_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_5_6_i_fu_3082_p2 = (wdw_val_4_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_5_7_i_fu_3088_p2 = (wdw_val_4_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_5_8_i_fu_3094_p2 = (wdw_val_4_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_5_9_i_fu_3100_p2 = (wdw_val_4_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_5_i_fu_3046_p2 = (wdw_val_4_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_6_1_i_fu_3112_p2 = (wdw_val_3_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_6_2_i_fu_3118_p2 = (wdw_val_3_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_6_3_i_fu_3124_p2 = (wdw_val_3_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_6_4_i_fu_3130_p2 = (wdw_val_3_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_6_5_i_fu_3136_p2 = (wdw_val_3_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_6_6_i_fu_3142_p2 = (wdw_val_3_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_6_7_i_fu_3148_p2 = (wdw_val_3_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_6_8_i_fu_3154_p2 = (wdw_val_3_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_6_9_i_fu_3160_p2 = (wdw_val_3_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_6_i_fu_3106_p2 = (wdw_val_3_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_7_1_i_fu_3172_p2 = (wdw_val_2_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_7_2_i_fu_3178_p2 = (wdw_val_2_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_7_3_i_fu_3184_p2 = (wdw_val_2_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_7_4_i_fu_3190_p2 = (wdw_val_2_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_7_5_i_fu_3196_p2 = (wdw_val_2_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_7_6_i_fu_3202_p2 = (wdw_val_2_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_7_7_i_fu_3208_p2 = (wdw_val_2_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_7_8_i_fu_3214_p2 = (wdw_val_2_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_7_9_i_fu_3220_p2 = (wdw_val_2_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_7_i_fu_3166_p2 = (wdw_val_2_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_8_1_i_fu_3232_p2 = (wdw_val_1_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_8_2_i_fu_3238_p2 = (wdw_val_1_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_8_3_i_fu_3244_p2 = (wdw_val_1_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_8_4_i_fu_3250_p2 = (wdw_val_1_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_8_5_i_fu_3256_p2 = (wdw_val_1_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_8_6_i_fu_3262_p2 = (wdw_val_1_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_8_7_i_fu_3268_p2 = (wdw_val_1_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_8_8_i_fu_3274_p2 = (wdw_val_1_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_8_9_i_fu_3280_p2 = (wdw_val_1_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_8_i_fu_3226_p2 = (wdw_val_1_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_9_1_i_fu_3292_p2 = (wdw_val_0_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_9_2_i_fu_3298_p2 = (wdw_val_0_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_9_3_i_fu_3304_p2 = (wdw_val_0_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_9_4_i_fu_3310_p2 = (wdw_val_0_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_9_5_i_fu_3316_p2 = (wdw_val_0_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_9_6_i_fu_3322_p2 = (wdw_val_0_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_9_7_i_fu_3328_p2 = (wdw_val_0_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_9_8_i_fu_3334_p2 = (wdw_val_0_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_9_9_i_fu_3340_p2 = (wdw_val_0_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_423_9_i_fu_3286_p2 = (wdw_val_0_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_432_0_1_i_fu_4599_p2 = (src_kernel_win_0_val_9_8_fu_712 > p_temp_2_0_i_fu_4592_p3? 1'b1: 1'b0);

assign tmp_432_0_2_i_fu_4620_p2 = (src_kernel_win_0_val_9_7_fu_752 > p_059_i_i_i181_3_0_1_i_fu_4613_p3? 1'b1: 1'b0);

assign tmp_432_0_3_i_fu_4685_p2 = (src_kernel_win_0_val_9_6_3_reg_8751 > p_059_i_i_i181_3_0_2_i_fu_4679_p3? 1'b1: 1'b0);

assign tmp_432_0_4_i_fu_4704_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_5_3_reg_8757_pp0_it3 > p_059_i_i_i181_3_0_3_i_reg_8867? 1'b1: 1'b0);

assign tmp_432_0_5_i_fu_4720_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_4_3_reg_8763_pp0_it3 > p_059_i_i_i181_3_0_4_i_fu_4714_p3? 1'b1: 1'b0);

assign tmp_432_0_6_i_fu_4737_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_3_2_reg_8769_pp0_it4 > p_059_i_i_i181_3_0_5_i_fu_4732_p3? 1'b1: 1'b0);

assign tmp_432_0_7_i_fu_4756_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_2_1_reg_8775_pp0_it4 > p_059_i_i_i181_3_0_6_i_fu_4749_p3? 1'b1: 1'b0);

assign tmp_432_0_8_i_fu_4772_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_1_lo_3_reg_8850_pp0_it5 > p_059_i_i_i181_3_0_7_i_fu_4766_p3? 1'b1: 1'b0);

assign tmp_432_0_9_i_fu_4791_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8844_pp0_it6 > p_059_i_i_i181_3_0_8_i_reg_8895? 1'b1: 1'b0);

assign tmp_432_1_1_i_fu_4852_p2 = (src_kernel_win_0_val_8_8_fu_904 > p_059_i_i_i181_3_1_i_fu_4846_p3? 1'b1: 1'b0);

assign tmp_432_1_2_i_fu_4939_p2 = (src_kernel_win_0_val_8_7_lo_3_reg_8945 > p_059_i_i_i181_3_1_1_i_fu_4934_p3? 1'b1: 1'b0);

assign tmp_432_1_3_i_fu_4958_p2 = (src_kernel_win_0_val_8_6_lo_3_reg_8939 > p_059_i_i_i181_3_1_2_i_fu_4951_p3? 1'b1: 1'b0);

assign tmp_432_1_4_i_fu_4974_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_3_reg_8933_pp0_it9 > p_059_i_i_i181_3_1_3_i_fu_4968_p3? 1'b1: 1'b0);

assign tmp_432_1_5_i_fu_4993_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_3_reg_8927_pp0_it10 > p_059_i_i_i181_3_1_4_i_reg_8972? 1'b1: 1'b0);

assign tmp_432_1_6_i_fu_5009_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_3_reg_8921_pp0_it10 > p_059_i_i_i181_3_1_5_i_fu_5003_p3? 1'b1: 1'b0);

assign tmp_432_1_7_i_fu_5026_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_3_reg_8915_pp0_it11 > p_059_i_i_i181_3_1_6_i_fu_5021_p3? 1'b1: 1'b0);

assign tmp_432_1_8_i_fu_5045_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_3_reg_8909_pp0_it11 > p_059_i_i_i181_3_1_7_i_fu_5038_p3? 1'b1: 1'b0);

assign tmp_432_1_9_i_fu_5061_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8837_pp0_it12 > p_059_i_i_i181_3_1_8_i_fu_5055_p3? 1'b1: 1'b0);

assign tmp_432_1_i_fu_4834_p2 = (src_kernel_win_0_val_8_9_fu_908 > p_059_i_i_i181_3_0_9_i_reg_8902? 1'b1: 1'b0);

assign tmp_432_2_1_i_fu_5125_p2 = (src_kernel_win_0_val_7_8_fu_864 > p_059_i_i_i181_3_2_i_fu_5119_p3? 1'b1: 1'b0);

assign tmp_432_2_2_i_fu_5212_p2 = (src_kernel_win_0_val_7_7_lo_3_reg_9043 > p_059_i_i_i181_3_2_1_i_fu_5207_p3? 1'b1: 1'b0);

assign tmp_432_2_3_i_fu_5231_p2 = (src_kernel_win_0_val_7_6_lo_3_reg_9037 > p_059_i_i_i181_3_2_2_i_fu_5224_p3? 1'b1: 1'b0);

assign tmp_432_2_4_i_fu_5247_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_3_reg_9031_pp0_it15 > p_059_i_i_i181_3_2_3_i_fu_5241_p3? 1'b1: 1'b0);

assign tmp_432_2_5_i_fu_5266_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_3_reg_9025_pp0_it16 > p_059_i_i_i181_3_2_4_i_reg_9070? 1'b1: 1'b0);

assign tmp_432_2_6_i_fu_5282_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_3_reg_9019_pp0_it16 > p_059_i_i_i181_3_2_5_i_fu_5276_p3? 1'b1: 1'b0);

assign tmp_432_2_7_i_fu_5299_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_3_reg_9013_pp0_it17 > p_059_i_i_i181_3_2_6_i_fu_5294_p3? 1'b1: 1'b0);

assign tmp_432_2_8_i_fu_5318_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_3_reg_9007_pp0_it17 > p_059_i_i_i181_3_2_7_i_fu_5311_p3? 1'b1: 1'b0);

assign tmp_432_2_9_i_fu_5334_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8830_pp0_it18 > p_059_i_i_i181_3_2_8_i_fu_5328_p3? 1'b1: 1'b0);

assign tmp_432_2_i_fu_5107_p2 = (src_kernel_win_0_val_7_9_fu_868 > p_059_i_i_i181_3_1_9_i_reg_9000? 1'b1: 1'b0);

assign tmp_432_3_1_i_fu_5398_p2 = (src_kernel_win_0_val_6_8_fu_824 > p_059_i_i_i181_3_3_i_fu_5392_p3? 1'b1: 1'b0);

assign tmp_432_3_2_i_fu_5485_p2 = (src_kernel_win_0_val_6_7_lo_3_reg_9141 > p_059_i_i_i181_3_3_1_i_fu_5480_p3? 1'b1: 1'b0);

assign tmp_432_3_3_i_fu_5504_p2 = (src_kernel_win_0_val_6_6_lo_3_reg_9135 > p_059_i_i_i181_3_3_2_i_fu_5497_p3? 1'b1: 1'b0);

assign tmp_432_3_4_i_fu_5520_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_3_reg_9129_pp0_it21 > p_059_i_i_i181_3_3_3_i_fu_5514_p3? 1'b1: 1'b0);

assign tmp_432_3_5_i_fu_5539_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_3_reg_9123_pp0_it22 > p_059_i_i_i181_3_3_4_i_reg_9168? 1'b1: 1'b0);

assign tmp_432_3_6_i_fu_5555_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_3_reg_9117_pp0_it22 > p_059_i_i_i181_3_3_5_i_fu_5549_p3? 1'b1: 1'b0);

assign tmp_432_3_7_i_fu_5572_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_3_reg_9111_pp0_it23 > p_059_i_i_i181_3_3_6_i_fu_5567_p3? 1'b1: 1'b0);

assign tmp_432_3_8_i_fu_5591_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_3_reg_9105_pp0_it23 > p_059_i_i_i181_3_3_7_i_fu_5584_p3? 1'b1: 1'b0);

assign tmp_432_3_9_i_fu_5607_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8823_pp0_it24 > p_059_i_i_i181_3_3_8_i_fu_5601_p3? 1'b1: 1'b0);

assign tmp_432_3_i_fu_5380_p2 = (src_kernel_win_0_val_6_9_fu_828 > p_059_i_i_i181_3_2_9_i_reg_9098? 1'b1: 1'b0);

assign tmp_432_4_1_i_fu_5671_p2 = (src_kernel_win_0_val_5_8_fu_784 > p_059_i_i_i181_3_4_i_fu_5665_p3? 1'b1: 1'b0);

assign tmp_432_4_2_i_fu_5758_p2 = (src_kernel_win_0_val_5_7_lo_3_reg_9239 > p_059_i_i_i181_3_4_1_i_fu_5753_p3? 1'b1: 1'b0);

assign tmp_432_4_3_i_fu_5777_p2 = (src_kernel_win_0_val_5_6_lo_3_reg_9233 > p_059_i_i_i181_3_4_2_i_fu_5770_p3? 1'b1: 1'b0);

assign tmp_432_4_4_i_fu_5793_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_3_reg_9227_pp0_it27 > p_059_i_i_i181_3_4_3_i_fu_5787_p3? 1'b1: 1'b0);

assign tmp_432_4_5_i_fu_5812_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_3_reg_9221_pp0_it28 > p_059_i_i_i181_3_4_4_i_reg_9266? 1'b1: 1'b0);

assign tmp_432_4_6_i_fu_5828_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_3_reg_9215_pp0_it28 > p_059_i_i_i181_3_4_5_i_fu_5822_p3? 1'b1: 1'b0);

assign tmp_432_4_7_i_fu_5845_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_3_reg_9209_pp0_it29 > p_059_i_i_i181_3_4_6_i_fu_5840_p3? 1'b1: 1'b0);

assign tmp_432_4_8_i_fu_5864_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_3_reg_9203_pp0_it29 > p_059_i_i_i181_3_4_7_i_fu_5857_p3? 1'b1: 1'b0);

assign tmp_432_4_9_i_fu_5880_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8816_pp0_it30 > p_059_i_i_i181_3_4_8_i_fu_5874_p3? 1'b1: 1'b0);

assign tmp_432_4_i_fu_5653_p2 = (src_kernel_win_0_val_5_9_fu_788 > p_059_i_i_i181_3_3_9_i_reg_9196? 1'b1: 1'b0);

assign tmp_432_5_1_i_fu_5944_p2 = (src_kernel_win_0_val_4_8_fu_744 > p_059_i_i_i181_3_5_i_fu_5938_p3? 1'b1: 1'b0);

assign tmp_432_5_2_i_fu_6031_p2 = (src_kernel_win_0_val_4_7_lo_3_reg_9337 > p_059_i_i_i181_3_5_1_i_fu_6026_p3? 1'b1: 1'b0);

assign tmp_432_5_3_i_fu_6050_p2 = (src_kernel_win_0_val_4_6_lo_3_reg_9331 > p_059_i_i_i181_3_5_2_i_fu_6043_p3? 1'b1: 1'b0);

assign tmp_432_5_4_i_fu_6066_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_3_reg_9325_pp0_it33 > p_059_i_i_i181_3_5_3_i_fu_6060_p3? 1'b1: 1'b0);

assign tmp_432_5_5_i_fu_6085_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_3_reg_9319_pp0_it34 > p_059_i_i_i181_3_5_4_i_reg_9364? 1'b1: 1'b0);

assign tmp_432_5_6_i_fu_6101_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_3_reg_9313_pp0_it34 > p_059_i_i_i181_3_5_5_i_fu_6095_p3? 1'b1: 1'b0);

assign tmp_432_5_7_i_fu_6118_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_3_reg_9307_pp0_it35 > p_059_i_i_i181_3_5_6_i_fu_6113_p3? 1'b1: 1'b0);

assign tmp_432_5_8_i_fu_6137_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_3_reg_9301_pp0_it35 > p_059_i_i_i181_3_5_7_i_fu_6130_p3? 1'b1: 1'b0);

assign tmp_432_5_9_i_fu_6153_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8809_pp0_it36 > p_059_i_i_i181_3_5_8_i_fu_6147_p3? 1'b1: 1'b0);

assign tmp_432_5_i_fu_5926_p2 = (src_kernel_win_0_val_4_9_fu_748 > p_059_i_i_i181_3_4_9_i_reg_9294? 1'b1: 1'b0);

assign tmp_432_6_1_i_fu_6217_p2 = (src_kernel_win_0_val_3_8_fu_704 > p_059_i_i_i181_3_6_i_fu_6211_p3? 1'b1: 1'b0);

assign tmp_432_6_2_i_fu_6304_p2 = (src_kernel_win_0_val_3_7_lo_3_reg_9435 > p_059_i_i_i181_3_6_1_i_fu_6299_p3? 1'b1: 1'b0);

assign tmp_432_6_3_i_fu_6323_p2 = (src_kernel_win_0_val_3_6_lo_3_reg_9429 > p_059_i_i_i181_3_6_2_i_fu_6316_p3? 1'b1: 1'b0);

assign tmp_432_6_4_i_fu_6339_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_3_reg_9423_pp0_it39 > p_059_i_i_i181_3_6_3_i_fu_6333_p3? 1'b1: 1'b0);

assign tmp_432_6_5_i_fu_6358_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_3_reg_9417_pp0_it40 > p_059_i_i_i181_3_6_4_i_reg_9462? 1'b1: 1'b0);

assign tmp_432_6_6_i_fu_6374_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_3_reg_9411_pp0_it40 > p_059_i_i_i181_3_6_5_i_fu_6368_p3? 1'b1: 1'b0);

assign tmp_432_6_7_i_fu_6391_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_3_reg_9405_pp0_it41 > p_059_i_i_i181_3_6_6_i_fu_6386_p3? 1'b1: 1'b0);

assign tmp_432_6_8_i_fu_6410_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_3_reg_9399_pp0_it41 > p_059_i_i_i181_3_6_7_i_fu_6403_p3? 1'b1: 1'b0);

assign tmp_432_6_9_i_fu_6426_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8802_pp0_it42 > p_059_i_i_i181_3_6_8_i_fu_6420_p3? 1'b1: 1'b0);

assign tmp_432_6_i_fu_6199_p2 = (src_kernel_win_0_val_3_9_fu_708 > p_059_i_i_i181_3_5_9_i_reg_9392? 1'b1: 1'b0);

assign tmp_432_7_1_i_fu_6490_p2 = (src_kernel_win_0_val_2_8_fu_664 > p_059_i_i_i181_3_7_i_fu_6484_p3? 1'b1: 1'b0);

assign tmp_432_7_2_i_fu_6577_p2 = (src_kernel_win_0_val_2_7_lo_3_reg_9533 > p_059_i_i_i181_3_7_1_i_fu_6572_p3? 1'b1: 1'b0);

assign tmp_432_7_3_i_fu_6596_p2 = (src_kernel_win_0_val_2_6_lo_3_reg_9527 > p_059_i_i_i181_3_7_2_i_fu_6589_p3? 1'b1: 1'b0);

assign tmp_432_7_4_i_fu_6612_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_3_reg_9521_pp0_it45 > p_059_i_i_i181_3_7_3_i_fu_6606_p3? 1'b1: 1'b0);

assign tmp_432_7_5_i_fu_6631_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_3_reg_9515_pp0_it46 > p_059_i_i_i181_3_7_4_i_reg_9560? 1'b1: 1'b0);

assign tmp_432_7_6_i_fu_6647_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_3_reg_9509_pp0_it46 > p_059_i_i_i181_3_7_5_i_fu_6641_p3? 1'b1: 1'b0);

assign tmp_432_7_7_i_fu_6664_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_3_reg_9503_pp0_it47 > p_059_i_i_i181_3_7_6_i_fu_6659_p3? 1'b1: 1'b0);

assign tmp_432_7_8_i_fu_6683_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_3_reg_9497_pp0_it47 > p_059_i_i_i181_3_7_7_i_fu_6676_p3? 1'b1: 1'b0);

assign tmp_432_7_9_i_fu_6699_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8795_pp0_it48 > p_059_i_i_i181_3_7_8_i_fu_6693_p3? 1'b1: 1'b0);

assign tmp_432_7_i_fu_6472_p2 = (src_kernel_win_0_val_2_9_fu_668 > p_059_i_i_i181_3_6_9_i_reg_9490? 1'b1: 1'b0);

assign tmp_432_8_1_i_fu_6763_p2 = (src_kernel_win_0_val_1_8_fu_628 > p_059_i_i_i181_3_8_i_fu_6757_p3? 1'b1: 1'b0);

assign tmp_432_8_2_i_fu_6850_p2 = (src_kernel_win_0_val_1_7_lo_3_reg_9631 > p_059_i_i_i181_3_8_1_i_fu_6845_p3? 1'b1: 1'b0);

assign tmp_432_8_3_i_fu_6869_p2 = (src_kernel_win_0_val_1_6_lo_3_reg_9625 > p_059_i_i_i181_3_8_2_i_fu_6862_p3? 1'b1: 1'b0);

assign tmp_432_8_4_i_fu_6885_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_3_reg_9619_pp0_it51 > p_059_i_i_i181_3_8_3_i_fu_6879_p3? 1'b1: 1'b0);

assign tmp_432_8_5_i_fu_6904_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_3_reg_9613_pp0_it52 > p_059_i_i_i181_3_8_4_i_reg_9658? 1'b1: 1'b0);

assign tmp_432_8_6_i_fu_6920_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_3_reg_9607_pp0_it52 > p_059_i_i_i181_3_8_5_i_fu_6914_p3? 1'b1: 1'b0);

assign tmp_432_8_7_i_fu_6937_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_3_reg_9601_pp0_it53 > p_059_i_i_i181_3_8_6_i_fu_6932_p3? 1'b1: 1'b0);

assign tmp_432_8_8_i_fu_6956_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_3_reg_9595_pp0_it53 > p_059_i_i_i181_3_8_7_i_fu_6949_p3? 1'b1: 1'b0);

assign tmp_432_8_9_i_fu_6972_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8788_pp0_it54 > p_059_i_i_i181_3_8_8_i_fu_6966_p3? 1'b1: 1'b0);

assign tmp_432_8_i_fu_6745_p2 = (src_kernel_win_0_val_1_9_fu_632 > p_059_i_i_i181_3_7_9_i_reg_9588? 1'b1: 1'b0);

assign tmp_432_9_1_i_fu_7036_p2 = (src_kernel_win_0_val_0_8_fu_592 > p_059_i_i_i181_3_9_i_fu_7030_p3? 1'b1: 1'b0);

assign tmp_432_9_2_i_fu_7123_p2 = (src_kernel_win_0_val_0_7_lo_3_reg_9729 > p_059_i_i_i181_3_9_1_i_fu_7118_p3? 1'b1: 1'b0);

assign tmp_432_9_3_i_fu_7142_p2 = (src_kernel_win_0_val_0_6_lo_3_reg_9723 > p_059_i_i_i181_3_9_2_i_fu_7135_p3? 1'b1: 1'b0);

assign tmp_432_9_4_i_fu_7158_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_3_reg_9717_pp0_it57 > p_059_i_i_i181_3_9_3_i_fu_7152_p3? 1'b1: 1'b0);

assign tmp_432_9_5_i_fu_7177_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_3_reg_9711_pp0_it58 > p_059_i_i_i181_3_9_4_i_reg_9756? 1'b1: 1'b0);

assign tmp_432_9_6_i_fu_7193_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_3_reg_9705_pp0_it58 > p_059_i_i_i181_3_9_5_i_fu_7187_p3? 1'b1: 1'b0);

assign tmp_432_9_7_i_fu_7210_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_2_reg_9699_pp0_it59 > p_059_i_i_i181_3_9_6_i_fu_7205_p3? 1'b1: 1'b0);

assign tmp_432_9_8_i_fu_7229_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_1_reg_9693_pp0_it59 > p_059_i_i_i181_3_9_7_i_fu_7222_p3? 1'b1: 1'b0);

assign tmp_432_9_9_i_fu_7245_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8781_pp0_it60 > p_059_i_i_i181_3_9_8_i_fu_7239_p3? 1'b1: 1'b0);

assign tmp_432_9_i_fu_7018_p2 = (src_kernel_win_0_val_0_9_fu_596 > p_059_i_i_i181_3_8_9_i_reg_9686? 1'b1: 1'b0);

assign tmp_71_cast27804_i_fu_3358_p1 = p_014_0_i_i_i3_i_reg_2700;

assign tmp_75_i_fu_3373_p2 = (p_014_0_i_i_i3_i_reg_2700 < rows? 1'b1: 1'b0);

assign tmp_80_cast27803_i_fu_3736_p1 = p_027_0_i_i_i3_i_reg_2711;

assign tmp_83_fu_3445_p3 = ((tmp_3941_i_fu_3436_p2[0:0] === 1'b1) ? tmp_100_fu_3441_p1 : tmp_98_reg_8512);

assign tmp_84_fu_3472_p3 = ((tmp_394_1_i_fu_3463_p2[0:0] === 1'b1) ? tmp_102_fu_3468_p1 : tmp_98_reg_8512);

assign tmp_85_fu_3499_p3 = ((tmp_394_2_i_fu_3490_p2[0:0] === 1'b1) ? tmp_104_fu_3495_p1 : tmp_reg_8496);

assign tmp_86_fu_3526_p3 = ((tmp_394_3_i_fu_3517_p2[0:0] === 1'b1) ? tmp_106_fu_3522_p1 : tmp_reg_8496);

assign tmp_87_fu_3553_p3 = ((tmp_394_4_i_fu_3544_p2[0:0] === 1'b1) ? tmp_109_fu_3549_p1 : tmp_reg_8496);

assign tmp_87_i_fu_3751_p2 = (p_027_0_i_i_i3_i_reg_2711 > ap_const_lv11_8? 1'b1: 1'b0);

assign tmp_88_fu_3580_p3 = ((tmp_394_5_i_fu_3571_p2[0:0] === 1'b1) ? tmp_130_fu_3576_p1 : tmp_reg_8496);

assign tmp_89_fu_3607_p3 = ((tmp_394_6_i_fu_3598_p2[0:0] === 1'b1) ? tmp_131_fu_3603_p1 : tmp_reg_8496);

assign tmp_90_fu_3634_p3 = ((tmp_394_7_i_fu_3625_p2[0:0] === 1'b1) ? tmp_132_fu_3630_p1 : tmp_reg_8496);

assign tmp_90_i_fu_3781_p2 = ($signed(ImagLoc_x_fu_3757_p2) < $signed(tmp_s_fu_2722_p1)? 1'b1: 1'b0);

assign tmp_91_fu_3661_p3 = ((tmp_394_8_i_fu_3652_p2[0:0] === 1'b1) ? tmp_133_fu_3657_p1 : tmp_reg_8496);

assign tmp_92_fu_3716_p3 = ((tmp_135_fu_3704_p3[0:0] === 1'b1) ? ap_const_lv4_0 : tmp_98_reg_8512);

assign tmp_93_fu_3723_p3 = ((or_cond_i411_i_i_i3_9_i_fu_3698_p2[0:0] === 1'b1) ? tmp_136_fu_3712_p1 : tmp_92_fu_3716_p3);

assign tmp_96_fu_3350_p1 = tmp_41_cast_reload_dout[3:0];

assign tmp_98_fu_3354_p1 = p_neg392_i_i_i2_reload_dout[3:0];

assign tmp_fu_3346_p1 = p_neg392_i_i_i2_cast27809_reload_dout[3:0];

assign tmp_s_fu_2722_p1 = cols;

assign wdw_val_0_0_reload_out_din = wdw_val_0_0_reload_dout;

assign wdw_val_0_1_reload_out_din = wdw_val_0_1_reload_dout;

assign wdw_val_0_2_reload_out_din = wdw_val_0_2_reload_dout;

assign wdw_val_0_3_reload_out_din = wdw_val_0_3_reload_dout;

assign wdw_val_0_4_reload_out_din = wdw_val_0_4_reload_dout;

assign wdw_val_0_5_reload_out_din = wdw_val_0_5_reload_dout;

assign wdw_val_0_6_reload_out_din = wdw_val_0_6_reload_dout;

assign wdw_val_0_7_reload_out_din = wdw_val_0_7_reload_dout;

assign wdw_val_0_8_reload_out_din = wdw_val_0_8_reload_dout;

assign wdw_val_0_9_reload_out_din = wdw_val_0_9_reload_dout;

assign wdw_val_1_0_reload_out_din = wdw_val_1_0_reload_dout;

assign wdw_val_1_1_reload_out_din = wdw_val_1_1_reload_dout;

assign wdw_val_1_2_reload_out_din = wdw_val_1_2_reload_dout;

assign wdw_val_1_3_reload_out_din = wdw_val_1_3_reload_dout;

assign wdw_val_1_4_reload_out_din = wdw_val_1_4_reload_dout;

assign wdw_val_1_5_reload_out_din = wdw_val_1_5_reload_dout;

assign wdw_val_1_6_reload_out_din = wdw_val_1_6_reload_dout;

assign wdw_val_1_7_reload_out_din = wdw_val_1_7_reload_dout;

assign wdw_val_1_8_reload_out_din = wdw_val_1_8_reload_dout;

assign wdw_val_1_9_reload_out_din = wdw_val_1_9_reload_dout;

assign wdw_val_2_0_reload_out_din = wdw_val_2_0_reload_dout;

assign wdw_val_2_1_reload_out_din = wdw_val_2_1_reload_dout;

assign wdw_val_2_2_reload_out_din = wdw_val_2_2_reload_dout;

assign wdw_val_2_3_reload_out_din = wdw_val_2_3_reload_dout;

assign wdw_val_2_4_reload_out_din = wdw_val_2_4_reload_dout;

assign wdw_val_2_5_reload_out_din = wdw_val_2_5_reload_dout;

assign wdw_val_2_6_reload_out_din = wdw_val_2_6_reload_dout;

assign wdw_val_2_7_reload_out_din = wdw_val_2_7_reload_dout;

assign wdw_val_2_8_reload_out_din = wdw_val_2_8_reload_dout;

assign wdw_val_2_9_reload_out_din = wdw_val_2_9_reload_dout;

assign wdw_val_3_0_reload_out_din = wdw_val_3_0_reload_dout;

assign wdw_val_3_1_reload_out_din = wdw_val_3_1_reload_dout;

assign wdw_val_3_2_reload_out_din = wdw_val_3_2_reload_dout;

assign wdw_val_3_3_reload_out_din = wdw_val_3_3_reload_dout;

assign wdw_val_3_4_reload_out_din = wdw_val_3_4_reload_dout;

assign wdw_val_3_5_reload_out_din = wdw_val_3_5_reload_dout;

assign wdw_val_3_6_reload_out_din = wdw_val_3_6_reload_dout;

assign wdw_val_3_7_reload_out_din = wdw_val_3_7_reload_dout;

assign wdw_val_3_8_reload_out_din = wdw_val_3_8_reload_dout;

assign wdw_val_3_9_reload_out_din = wdw_val_3_9_reload_dout;

assign wdw_val_4_0_reload_out_din = wdw_val_4_0_reload_dout;

assign wdw_val_4_1_reload_out_din = wdw_val_4_1_reload_dout;

assign wdw_val_4_2_reload_out_din = wdw_val_4_2_reload_dout;

assign wdw_val_4_3_reload_out_din = wdw_val_4_3_reload_dout;

assign wdw_val_4_4_reload_out_din = wdw_val_4_4_reload_dout;

assign wdw_val_4_5_reload_out_din = wdw_val_4_5_reload_dout;

assign wdw_val_4_6_reload_out_din = wdw_val_4_6_reload_dout;

assign wdw_val_4_7_reload_out_din = wdw_val_4_7_reload_dout;

assign wdw_val_4_8_reload_out_din = wdw_val_4_8_reload_dout;

assign wdw_val_4_9_reload_out_din = wdw_val_4_9_reload_dout;

assign wdw_val_5_0_reload_out_din = wdw_val_5_0_reload_dout;

assign wdw_val_5_1_reload_out_din = wdw_val_5_1_reload_dout;

assign wdw_val_5_2_reload_out_din = wdw_val_5_2_reload_dout;

assign wdw_val_5_3_reload_out_din = wdw_val_5_3_reload_dout;

assign wdw_val_5_4_reload_out_din = wdw_val_5_4_reload_dout;

assign wdw_val_5_5_reload_out_din = wdw_val_5_5_reload_dout;

assign wdw_val_5_6_reload_out_din = wdw_val_5_6_reload_dout;

assign wdw_val_5_7_reload_out_din = wdw_val_5_7_reload_dout;

assign wdw_val_5_8_reload_out_din = wdw_val_5_8_reload_dout;

assign wdw_val_5_9_reload_out_din = wdw_val_5_9_reload_dout;

assign wdw_val_6_0_reload_out_din = wdw_val_6_0_reload_dout;

assign wdw_val_6_1_reload_out_din = wdw_val_6_1_reload_dout;

assign wdw_val_6_2_reload_out_din = wdw_val_6_2_reload_dout;

assign wdw_val_6_3_reload_out_din = wdw_val_6_3_reload_dout;

assign wdw_val_6_4_reload_out_din = wdw_val_6_4_reload_dout;

assign wdw_val_6_5_reload_out_din = wdw_val_6_5_reload_dout;

assign wdw_val_6_6_reload_out_din = wdw_val_6_6_reload_dout;

assign wdw_val_6_7_reload_out_din = wdw_val_6_7_reload_dout;

assign wdw_val_6_8_reload_out_din = wdw_val_6_8_reload_dout;

assign wdw_val_6_9_reload_out_din = wdw_val_6_9_reload_dout;

assign wdw_val_7_0_reload_out_din = wdw_val_7_0_reload_dout;

assign wdw_val_7_1_reload_out_din = wdw_val_7_1_reload_dout;

assign wdw_val_7_2_reload_out_din = wdw_val_7_2_reload_dout;

assign wdw_val_7_3_reload_out_din = wdw_val_7_3_reload_dout;

assign wdw_val_7_4_reload_out_din = wdw_val_7_4_reload_dout;

assign wdw_val_7_5_reload_out_din = wdw_val_7_5_reload_dout;

assign wdw_val_7_6_reload_out_din = wdw_val_7_6_reload_dout;

assign wdw_val_7_7_reload_out_din = wdw_val_7_7_reload_dout;

assign wdw_val_7_8_reload_out_din = wdw_val_7_8_reload_dout;

assign wdw_val_7_9_reload_out_din = wdw_val_7_9_reload_dout;

assign wdw_val_8_0_reload_out_din = wdw_val_8_0_reload_dout;

assign wdw_val_8_1_reload_out_din = wdw_val_8_1_reload_dout;

assign wdw_val_8_2_reload_out_din = wdw_val_8_2_reload_dout;

assign wdw_val_8_3_reload_out_din = wdw_val_8_3_reload_dout;

assign wdw_val_8_4_reload_out_din = wdw_val_8_4_reload_dout;

assign wdw_val_8_5_reload_out_din = wdw_val_8_5_reload_dout;

assign wdw_val_8_6_reload_out_din = wdw_val_8_6_reload_dout;

assign wdw_val_8_7_reload_out_din = wdw_val_8_7_reload_dout;

assign wdw_val_8_8_reload_out_din = wdw_val_8_8_reload_dout;

assign wdw_val_8_9_reload_out_din = wdw_val_8_9_reload_dout;

assign wdw_val_9_0_reload_out_din = wdw_val_9_0_reload_dout;

assign wdw_val_9_1_reload_out_din = wdw_val_9_1_reload_dout;

assign wdw_val_9_2_reload_out_din = wdw_val_9_2_reload_dout;

assign wdw_val_9_3_reload_out_din = wdw_val_9_3_reload_dout;

assign wdw_val_9_4_reload_out_din = wdw_val_9_4_reload_dout;

assign wdw_val_9_5_reload_out_din = wdw_val_9_5_reload_dout;

assign wdw_val_9_6_reload_out_din = wdw_val_9_6_reload_dout;

assign wdw_val_9_7_reload_out_din = wdw_val_9_7_reload_dout;

assign wdw_val_9_8_reload_out_din = wdw_val_9_8_reload_dout;

assign wdw_val_9_9_reload_out_din = wdw_val_9_9_reload_dout;

assign widthloop_1_reload_out_din = widthloop_1_reload_dout;

assign x_fu_3816_p3 = ((or_cond_i_i_i_i3_i_reg_8644[0:0] === 1'b1) ? tmp_137_reg_8639 : p_assign_3_fu_3810_p3);

assign y_4_5_cast_i_fu_2742_p1 = y_4_5_i_fu_2736_p2;

assign y_4_5_i_fu_2736_p2 = (p_neg392_i_i_i2_cast27810_reload_dout & tmp_313_5_i_fu_2730_p2);
always @ (posedge ap_clk) begin
    y_4_5_cast_i_reg_7991[10:1] <= 10'b0000000000;
end



endmodule //morphological_filter_Loop_loop_height_proc2841

