WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAp branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2558270 heartbeat IPC: 3.9089 cumulative IPC: 3.9089 (Simulation time: 0 hr 0 min 17 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2558271 cumulative IPC: 3.9089 (Simulation time: 0 hr 0 min 17 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2558271 (Simulation time: 0 hr 0 min 17 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 6897083 heartbeat IPC: 2.30478 cumulative IPC: 2.30478 (Simulation time: 0 hr 0 min 42 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 11208265 heartbeat IPC: 2.31955 cumulative IPC: 2.31215 (Simulation time: 0 hr 1 min 8 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 15562327 heartbeat IPC: 2.29671 cumulative IPC: 2.30698 (Simulation time: 0 hr 1 min 34 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 19856636 heartbeat IPC: 2.32867 cumulative IPC: 2.31236 (Simulation time: 0 hr 1 min 59 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 24077646 heartbeat IPC: 2.36911 cumulative IPC: 2.32349 (Simulation time: 0 hr 2 min 24 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 21519376 cumulative IPC: 2.32349 (Simulation time: 0 hr 2 min 24 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 21519376 (Simulation time: 0 hr 2 min 24 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/628.pop2_s-17B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.32349 instructions: 50000000 cycles: 21519376
CPU 0 Branch Prediction Accuracy: 97.3704% MPKI: 3.01269 Average ROB Occupancy at Mispredict: 126.28
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0512601
BRANCH_INDIRECT: 0.00164001
BRANCH_CONDITIONAL: 2.95979
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     528427  HIT:     375781  MISS:     152646
LLC LOAD         ACCESS:     344798  HIT:     206075  MISS:     138723
LLC RFO          ACCESS:      90670  HIT:      79130  MISS:      11540
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      90111  HIT:      89572  MISS:        539
LLC TRANSLATION  ACCESS:       2848  HIT:       1004  MISS:       1844
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 187.079 cycles
cpu0_DTLB TOTAL       ACCESS:   13202374  HIT:   13079906  MISS:     122468
cpu0_DTLB LOAD         ACCESS:   13202374  HIT:   13079906  MISS:     122468
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.7076 cycles
cpu0_ITLB TOTAL       ACCESS:     196330  HIT:     188381  MISS:       7949
cpu0_ITLB LOAD         ACCESS:     196330  HIT:     188381  MISS:       7949
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.50435 cycles
cpu0_L1D TOTAL       ACCESS:   14109175  HIT:   10638327  MISS:    3470848
cpu0_L1D LOAD         ACCESS:   10293225  HIT:    7879665  MISS:    2413560
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3812235  HIT:    2758492  MISS:    1053743
cpu0_L1D TRANSLATION  ACCESS:       3715  HIT:        170  MISS:       3545
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 13.5931 cycles
cpu0_L1I TOTAL       ACCESS:     244132  HIT:     121224  MISS:     122908
cpu0_L1I LOAD         ACCESS:     244132  HIT:     121224  MISS:     122908
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 14.5137 cycles
cpu0_L2C TOTAL       ACCESS:    1365681  HIT:     927363  MISS:     438318
cpu0_L2C LOAD         ACCESS:     811497  HIT:     466699  MISS:     344798
cpu0_L2C RFO          ACCESS:     273984  HIT:     183314  MISS:      90670
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     277080  HIT:     277078  MISS:          2
cpu0_L2C TRANSLATION  ACCESS:       3120  HIT:        272  MISS:       2848
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 85.5132 cycles
cpu0_STLB TOTAL       ACCESS:      43780  HIT:      41317  MISS:       2463
cpu0_STLB LOAD         ACCESS:      43780  HIT:      41317  MISS:       2463
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 495.338 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      74145
  ROW_BUFFER_MISS:      77962
 AVG DBUS CONGESTED CYCLE:    3.84303
 WQ ROW_BUFFER_HIT:       7076
  ROW_BUFFER_MISS:      33288  FULL:          0
