Circuit: * C:\Users\marka\Spring-2024\Senior-Design\ece_1896\electrical\SPICE\UVLO\Draft1.asc


Date: Wed Feb 28 07:01:13 2024
Total elapsed time: 0.036 seconds.

tnom = 27
temp = 27
method = trap
totiter = 0
traniter = 0
tranpoints = 0
accept = 0
rejected = 0
matrix size = 4
fillins = 1
solver = Normal

