circuit CyclicVector : @[:@2.0]
  module CyclicVector : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_writeEnable : UInt<1> @[:@6.4]
    input io_dataIn : UInt<32> @[:@6.4]
    output io_dataOut : UInt<32> @[:@6.4]
  
    reg currentIndex : UInt<8>, clock with :
      reset => (UInt<1>("h0"), currentIndex) @[CyclicVec.scala 23:29:@8.4]
    reg memory_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), memory_0) @[CyclicVec.scala 24:23:@14.4]
    reg memory_1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), memory_1) @[CyclicVec.scala 24:23:@14.4]
    reg memory_2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), memory_2) @[CyclicVec.scala 24:23:@14.4]
    reg memory_3 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), memory_3) @[CyclicVec.scala 24:23:@14.4]
    node _T_58 = bits(currentIndex, 1, 0) @[:@15.4]
    node _GEN_0 = validif(eq(UInt<1>("h0"), _T_58), memory_0) @[CyclicVec.scala 26:14:@16.4]
    node _GEN_1 = mux(eq(UInt<1>("h1"), _T_58), memory_1, _GEN_0) @[CyclicVec.scala 26:14:@16.4]
    node _GEN_2 = mux(eq(UInt<2>("h2"), _T_58), memory_2, _GEN_1) @[CyclicVec.scala 26:14:@16.4]
    node _GEN_3 = mux(eq(UInt<2>("h3"), _T_58), memory_3, _GEN_2) @[CyclicVec.scala 26:14:@16.4]
    node _T_62 = bits(currentIndex, 1, 0) @[:@18.6]
    node _memory_T_62 = io_dataIn @[CyclicVec.scala 29:26:@19.6 CyclicVec.scala 29:26:@19.6]
    node _GEN_4 = mux(eq(UInt<1>("h0"), _T_62), _memory_T_62, memory_0) @[CyclicVec.scala 29:26:@19.6]
    node _GEN_5 = mux(eq(UInt<1>("h1"), _T_62), _memory_T_62, memory_1) @[CyclicVec.scala 29:26:@19.6]
    node _GEN_6 = mux(eq(UInt<2>("h2"), _T_62), _memory_T_62, memory_2) @[CyclicVec.scala 29:26:@19.6]
    node _GEN_7 = mux(eq(UInt<2>("h3"), _T_62), _memory_T_62, memory_3) @[CyclicVec.scala 29:26:@19.6]
    node _GEN_8 = mux(io_writeEnable, _GEN_4, memory_0) @[CyclicVec.scala 28:23:@17.4]
    node _GEN_9 = mux(io_writeEnable, _GEN_5, memory_1) @[CyclicVec.scala 28:23:@17.4]
    node _GEN_10 = mux(io_writeEnable, _GEN_6, memory_2) @[CyclicVec.scala 28:23:@17.4]
    node _GEN_11 = mux(io_writeEnable, _GEN_7, memory_3) @[CyclicVec.scala 28:23:@17.4]
    node _T_65 = rem(UInt<1>("h1"), UInt<3>("h4")) @[CyclicVec.scala 32:38:@21.4]
    node _T_66 = add(currentIndex, _T_65) @[CyclicVec.scala 32:32:@22.4]
    node _T_67 = tail(_T_66, 1) @[CyclicVec.scala 32:32:@23.4]
    node _T_20_0 = UInt<32>("h0") @[CyclicVec.scala 24:27:@9.4 CyclicVec.scala 24:27:@10.4]
    node _T_20_1 = UInt<32>("h0") @[CyclicVec.scala 24:27:@9.4 CyclicVec.scala 24:27:@11.4]
    node _T_20_2 = UInt<32>("h0") @[CyclicVec.scala 24:27:@9.4 CyclicVec.scala 24:27:@12.4]
    node _T_20_3 = UInt<32>("h0") @[CyclicVec.scala 24:27:@9.4 CyclicVec.scala 24:27:@13.4]
    node _memory_T_58 = _GEN_3 @[CyclicVec.scala 26:14:@16.4 CyclicVec.scala 26:14:@16.4 CyclicVec.scala 26:14:@16.4 CyclicVec.scala 26:14:@16.4 CyclicVec.scala 26:14:@16.4]
    io_dataOut <= _memory_T_58 @[CyclicVec.scala 26:14:@16.4]
    currentIndex <= mux(reset, UInt<1>("h0"), _T_67) @[CyclicVec.scala 32:16:@24.4]
    memory_0 <= mux(reset, _T_20_0, _GEN_8) @[CyclicVec.scala 29:26:@19.6]
    memory_1 <= mux(reset, _T_20_1, _GEN_9) @[CyclicVec.scala 29:26:@19.6]
    memory_2 <= mux(reset, _T_20_2, _GEN_10) @[CyclicVec.scala 29:26:@19.6]
    memory_3 <= mux(reset, _T_20_3, _GEN_11) @[CyclicVec.scala 29:26:@19.6]
