Classic Timing Analyzer report for time_shower
Thu Jun 01 21:43:59 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+--------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                     ; To                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+--------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.166 ns                         ; q6[3]                    ; led_shower:inst|SHUJU[3] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.581 ns                        ; led_shower:inst|SHUJU[3] ; d[0]                     ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.301 ns                        ; q4[0]                    ; led_shower:inst|SHUJU[0] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 159.67 MHz ( period = 6.263 ns ) ; led_shower:inst|CNT6[0]  ; led_shower:inst|SHUJU[3] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                          ;                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+--------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM570T100C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                      ;
+-------+------------------------------------------------+-------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                    ; To                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 159.67 MHz ( period = 6.263 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|SHUJU[3] ; clk        ; clk      ; None                        ; None                      ; 5.554 ns                ;
; N/A   ; 161.55 MHz ( period = 6.190 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|SHUJU[1] ; clk        ; clk      ; None                        ; None                      ; 5.481 ns                ;
; N/A   ; 165.40 MHz ( period = 6.046 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|SHUJU[0] ; clk        ; clk      ; None                        ; None                      ; 5.337 ns                ;
; N/A   ; 178.73 MHz ( period = 5.595 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|SHUJU[2] ; clk        ; clk      ; None                        ; None                      ; 4.886 ns                ;
; N/A   ; 184.20 MHz ( period = 5.429 ns )               ; led_shower:inst|CNT6[1] ; led_shower:inst|SHUJU[1] ; clk        ; clk      ; None                        ; None                      ; 4.720 ns                ;
; N/A   ; 186.01 MHz ( period = 5.376 ns )               ; led_shower:inst|CNT6[1] ; led_shower:inst|SHUJU[3] ; clk        ; clk      ; None                        ; None                      ; 4.667 ns                ;
; N/A   ; 206.78 MHz ( period = 4.836 ns )               ; led_shower:inst|CNT6[1] ; led_shower:inst|SHUJU[2] ; clk        ; clk      ; None                        ; None                      ; 4.127 ns                ;
; N/A   ; 215.61 MHz ( period = 4.638 ns )               ; led_shower:inst|CNT6[1] ; led_shower:inst|WLED[1]  ; clk        ; clk      ; None                        ; None                      ; 3.929 ns                ;
; N/A   ; 215.89 MHz ( period = 4.632 ns )               ; led_shower:inst|CNT6[1] ; led_shower:inst|CNT6[2]  ; clk        ; clk      ; None                        ; None                      ; 3.923 ns                ;
; N/A   ; 215.98 MHz ( period = 4.630 ns )               ; led_shower:inst|CNT6[1] ; led_shower:inst|WLED[0]  ; clk        ; clk      ; None                        ; None                      ; 3.921 ns                ;
; N/A   ; 218.96 MHz ( period = 4.567 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|WLED[2]  ; clk        ; clk      ; None                        ; None                      ; 3.858 ns                ;
; N/A   ; 224.77 MHz ( period = 4.449 ns )               ; led_shower:inst|CNT6[2] ; led_shower:inst|SHUJU[0] ; clk        ; clk      ; None                        ; None                      ; 3.740 ns                ;
; N/A   ; 224.82 MHz ( period = 4.448 ns )               ; led_shower:inst|CNT6[2] ; led_shower:inst|SHUJU[2] ; clk        ; clk      ; None                        ; None                      ; 3.739 ns                ;
; N/A   ; 232.13 MHz ( period = 4.308 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|WLED[5]  ; clk        ; clk      ; None                        ; None                      ; 3.599 ns                ;
; N/A   ; 232.18 MHz ( period = 4.307 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|WLED[1]  ; clk        ; clk      ; None                        ; None                      ; 3.598 ns                ;
; N/A   ; 232.34 MHz ( period = 4.304 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|WLED[4]  ; clk        ; clk      ; None                        ; None                      ; 3.595 ns                ;
; N/A   ; 232.45 MHz ( period = 4.302 ns )               ; led_shower:inst|CNT6[2] ; led_shower:inst|SHUJU[3] ; clk        ; clk      ; None                        ; None                      ; 3.593 ns                ;
; N/A   ; 232.72 MHz ( period = 4.297 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|CNT6[2]  ; clk        ; clk      ; None                        ; None                      ; 3.588 ns                ;
; N/A   ; 232.88 MHz ( period = 4.294 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|WLED[0]  ; clk        ; clk      ; None                        ; None                      ; 3.585 ns                ;
; N/A   ; 233.32 MHz ( period = 4.286 ns )               ; led_shower:inst|CNT6[0] ; led_shower:inst|WLED[3]  ; clk        ; clk      ; None                        ; None                      ; 3.577 ns                ;
; N/A   ; 240.15 MHz ( period = 4.164 ns )               ; led_shower:inst|CNT6[1] ; led_shower:inst|SHUJU[0] ; clk        ; clk      ; None                        ; None                      ; 3.455 ns                ;
; N/A   ; 244.86 MHz ( period = 4.084 ns )               ; led_shower:inst|CNT6[2] ; led_shower:inst|SHUJU[1] ; clk        ; clk      ; None                        ; None                      ; 3.375 ns                ;
; N/A   ; 246.18 MHz ( period = 4.062 ns )               ; led_shower:inst|CNT6[1] ; led_shower:inst|WLED[2]  ; clk        ; clk      ; None                        ; None                      ; 3.353 ns                ;
; N/A   ; 246.43 MHz ( period = 4.058 ns )               ; led_shower:inst|CNT6[1] ; led_shower:inst|WLED[3]  ; clk        ; clk      ; None                        ; None                      ; 3.349 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_shower:inst|CNT6[1] ; led_shower:inst|CNT6[1]  ; clk        ; clk      ; None                        ; None                      ; 2.156 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_shower:inst|CNT6[0] ; led_shower:inst|CNT6[1]  ; clk        ; clk      ; None                        ; None                      ; 1.831 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_shower:inst|CNT6[0] ; led_shower:inst|CNT6[0]  ; clk        ; clk      ; None                        ; None                      ; 1.820 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_shower:inst|CNT6[2] ; led_shower:inst|WLED[5]  ; clk        ; clk      ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_shower:inst|CNT6[2] ; led_shower:inst|WLED[1]  ; clk        ; clk      ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_shower:inst|CNT6[2] ; led_shower:inst|WLED[4]  ; clk        ; clk      ; None                        ; None                      ; 1.565 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_shower:inst|CNT6[2] ; led_shower:inst|CNT6[2]  ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_shower:inst|CNT6[2] ; led_shower:inst|WLED[0]  ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
+-------+------------------------------------------------+-------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------+
; tsu                                                                             ;
+-------+--------------+------------+-------+--------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                       ; To Clock ;
+-------+--------------+------------+-------+--------------------------+----------+
; N/A   ; None         ; 4.166 ns   ; q6[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A   ; None         ; 4.068 ns   ; q2[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A   ; None         ; 3.964 ns   ; q5[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A   ; None         ; 3.935 ns   ; q2[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A   ; None         ; 3.827 ns   ; q1[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A   ; None         ; 3.817 ns   ; q6[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A   ; None         ; 3.787 ns   ; q4[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A   ; None         ; 3.774 ns   ; q2[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A   ; None         ; 3.724 ns   ; q1[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A   ; None         ; 3.639 ns   ; q6[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A   ; None         ; 3.586 ns   ; q1[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A   ; None         ; 3.480 ns   ; q5[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A   ; None         ; 3.392 ns   ; q5[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A   ; None         ; 3.321 ns   ; q6[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A   ; None         ; 3.307 ns   ; q1[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A   ; None         ; 3.213 ns   ; q3[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A   ; None         ; 3.185 ns   ; q4[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A   ; None         ; 3.163 ns   ; q3[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A   ; None         ; 3.103 ns   ; q4[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A   ; None         ; 3.072 ns   ; q3[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A   ; None         ; 3.069 ns   ; q2[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A   ; None         ; 2.971 ns   ; q5[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A   ; None         ; 2.909 ns   ; q3[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A   ; None         ; 2.855 ns   ; q4[0] ; led_shower:inst|SHUJU[0] ; clk      ;
+-------+--------------+------------+-------+--------------------------+----------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+--------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                     ; To   ; From Clock ;
+-------+--------------+------------+--------------------------+------+------------+
; N/A   ; None         ; 12.581 ns  ; led_shower:inst|SHUJU[3] ; d[0] ; clk        ;
; N/A   ; None         ; 12.412 ns  ; led_shower:inst|SHUJU[0] ; d[0] ; clk        ;
; N/A   ; None         ; 12.237 ns  ; led_shower:inst|SHUJU[1] ; d[0] ; clk        ;
; N/A   ; None         ; 12.133 ns  ; led_shower:inst|SHUJU[2] ; d[0] ; clk        ;
; N/A   ; None         ; 11.755 ns  ; led_shower:inst|SHUJU[2] ; d[3] ; clk        ;
; N/A   ; None         ; 11.649 ns  ; led_shower:inst|SHUJU[0] ; d[3] ; clk        ;
; N/A   ; None         ; 11.581 ns  ; led_shower:inst|SHUJU[2] ; d[1] ; clk        ;
; N/A   ; None         ; 11.480 ns  ; led_shower:inst|SHUJU[0] ; d[1] ; clk        ;
; N/A   ; None         ; 11.199 ns  ; led_shower:inst|SHUJU[2] ; d[4] ; clk        ;
; N/A   ; None         ; 11.188 ns  ; led_shower:inst|SHUJU[2] ; d[2] ; clk        ;
; N/A   ; None         ; 11.155 ns  ; led_shower:inst|SHUJU[0] ; d[4] ; clk        ;
; N/A   ; None         ; 11.139 ns  ; led_shower:inst|SHUJU[0] ; d[2] ; clk        ;
; N/A   ; None         ; 11.128 ns  ; led_shower:inst|SHUJU[2] ; d[6] ; clk        ;
; N/A   ; None         ; 11.081 ns  ; led_shower:inst|SHUJU[0] ; d[6] ; clk        ;
; N/A   ; None         ; 11.072 ns  ; led_shower:inst|SHUJU[1] ; d[3] ; clk        ;
; N/A   ; None         ; 10.924 ns  ; led_shower:inst|SHUJU[1] ; d[1] ; clk        ;
; N/A   ; None         ; 10.896 ns  ; led_shower:inst|SHUJU[3] ; d[3] ; clk        ;
; N/A   ; None         ; 10.723 ns  ; led_shower:inst|SHUJU[3] ; d[1] ; clk        ;
; N/A   ; None         ; 10.632 ns  ; led_shower:inst|SHUJU[2] ; d[5] ; clk        ;
; N/A   ; None         ; 10.585 ns  ; led_shower:inst|SHUJU[0] ; d[5] ; clk        ;
; N/A   ; None         ; 10.546 ns  ; led_shower:inst|SHUJU[1] ; d[4] ; clk        ;
; N/A   ; None         ; 10.509 ns  ; led_shower:inst|SHUJU[1] ; d[2] ; clk        ;
; N/A   ; None         ; 10.474 ns  ; led_shower:inst|SHUJU[1] ; d[6] ; clk        ;
; N/A   ; None         ; 10.342 ns  ; led_shower:inst|SHUJU[3] ; d[4] ; clk        ;
; N/A   ; None         ; 10.329 ns  ; led_shower:inst|SHUJU[3] ; d[2] ; clk        ;
; N/A   ; None         ; 10.267 ns  ; led_shower:inst|SHUJU[3] ; d[6] ; clk        ;
; N/A   ; None         ; 10.116 ns  ; led_shower:inst|SHUJU[3] ; d[5] ; clk        ;
; N/A   ; None         ; 9.969 ns   ; led_shower:inst|SHUJU[1] ; d[5] ; clk        ;
; N/A   ; None         ; 9.144 ns   ; led_shower:inst|WLED[1]  ; w[1] ; clk        ;
; N/A   ; None         ; 8.977 ns   ; led_shower:inst|WLED[5]  ; w[5] ; clk        ;
; N/A   ; None         ; 8.910 ns   ; led_shower:inst|WLED[4]  ; w[4] ; clk        ;
; N/A   ; None         ; 8.781 ns   ; led_shower:inst|WLED[2]  ; w[2] ; clk        ;
; N/A   ; None         ; 8.411 ns   ; led_shower:inst|WLED[3]  ; w[3] ; clk        ;
; N/A   ; None         ; 8.344 ns   ; led_shower:inst|WLED[0]  ; w[0] ; clk        ;
+-------+--------------+------------+--------------------------+------+------------+


+---------------------------------------------------------------------------------------+
; th                                                                                    ;
+---------------+-------------+-----------+-------+--------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                       ; To Clock ;
+---------------+-------------+-----------+-------+--------------------------+----------+
; N/A           ; None        ; -2.301 ns ; q4[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A           ; None        ; -2.355 ns ; q3[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A           ; None        ; -2.417 ns ; q5[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A           ; None        ; -2.515 ns ; q2[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A           ; None        ; -2.518 ns ; q3[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A           ; None        ; -2.549 ns ; q4[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A           ; None        ; -2.609 ns ; q3[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A           ; None        ; -2.631 ns ; q4[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A           ; None        ; -2.659 ns ; q3[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A           ; None        ; -2.753 ns ; q1[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A           ; None        ; -2.767 ns ; q6[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A           ; None        ; -2.838 ns ; q5[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A           ; None        ; -2.926 ns ; q5[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A           ; None        ; -3.032 ns ; q1[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A           ; None        ; -3.085 ns ; q6[0] ; led_shower:inst|SHUJU[0] ; clk      ;
; N/A           ; None        ; -3.170 ns ; q1[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A           ; None        ; -3.220 ns ; q2[2] ; led_shower:inst|SHUJU[2] ; clk      ;
; N/A           ; None        ; -3.233 ns ; q4[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A           ; None        ; -3.263 ns ; q6[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A           ; None        ; -3.273 ns ; q1[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A           ; None        ; -3.381 ns ; q2[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A           ; None        ; -3.410 ns ; q5[1] ; led_shower:inst|SHUJU[1] ; clk      ;
; N/A           ; None        ; -3.514 ns ; q2[3] ; led_shower:inst|SHUJU[3] ; clk      ;
; N/A           ; None        ; -3.612 ns ; q6[3] ; led_shower:inst|SHUJU[3] ; clk      ;
+---------------+-------------+-----------+-------+--------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Thu Jun 01 21:43:59 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off time_shower -c time_shower
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 159.67 MHz between source register "led_shower:inst|CNT6[0]" and destination register "led_shower:inst|SHUJU[3]" (period= 6.263 ns)
    Info: + Longest register to register delay is 5.554 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y6_N0; Fanout = 17; REG Node = 'led_shower:inst|CNT6[0]'
        Info: 2: + IC(2.779 ns) + CELL(0.200 ns) = 2.979 ns; Loc. = LC_X6_Y6_N1; Fanout = 1; COMB Node = 'led_shower:inst|Mux6~0'
        Info: 3: + IC(0.765 ns) + CELL(0.200 ns) = 3.944 ns; Loc. = LC_X6_Y6_N4; Fanout = 1; COMB Node = 'led_shower:inst|Mux6~1'
        Info: 4: + IC(0.806 ns) + CELL(0.804 ns) = 5.554 ns; Loc. = LC_X6_Y6_N5; Fanout = 7; REG Node = 'led_shower:inst|SHUJU[3]'
        Info: Total cell delay = 1.204 ns ( 21.68 % )
        Info: Total interconnect delay = 4.350 ns ( 78.32 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 13; CLK Node = 'clk'
            Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X6_Y6_N5; Fanout = 7; REG Node = 'led_shower:inst|SHUJU[3]'
            Info: Total cell delay = 2.081 ns ( 56.53 % )
            Info: Total interconnect delay = 1.600 ns ( 43.47 % )
        Info: - Longest clock path from clock "clk" to source register is 3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 13; CLK Node = 'clk'
            Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X7_Y6_N0; Fanout = 17; REG Node = 'led_shower:inst|CNT6[0]'
            Info: Total cell delay = 2.081 ns ( 56.53 % )
            Info: Total interconnect delay = 1.600 ns ( 43.47 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tsu for register "led_shower:inst|SHUJU[3]" (data pin = "q6[3]", clock pin = "clk") is 4.166 ns
    Info: + Longest pin to register delay is 7.514 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_33; Fanout = 1; PIN Node = 'q6[3]'
        Info: 2: + IC(2.719 ns) + CELL(0.740 ns) = 4.591 ns; Loc. = LC_X8_Y5_N7; Fanout = 1; COMB Node = 'led_shower:inst|Mux6~2'
        Info: 3: + IC(2.332 ns) + CELL(0.591 ns) = 7.514 ns; Loc. = LC_X6_Y6_N5; Fanout = 7; REG Node = 'led_shower:inst|SHUJU[3]'
        Info: Total cell delay = 2.463 ns ( 32.78 % )
        Info: Total interconnect delay = 5.051 ns ( 67.22 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.681 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 13; CLK Node = 'clk'
        Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X6_Y6_N5; Fanout = 7; REG Node = 'led_shower:inst|SHUJU[3]'
        Info: Total cell delay = 2.081 ns ( 56.53 % )
        Info: Total interconnect delay = 1.600 ns ( 43.47 % )
Info: tco from clock "clk" to destination pin "d[0]" through register "led_shower:inst|SHUJU[3]" is 12.581 ns
    Info: + Longest clock path from clock "clk" to source register is 3.681 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 13; CLK Node = 'clk'
        Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X6_Y6_N5; Fanout = 7; REG Node = 'led_shower:inst|SHUJU[3]'
        Info: Total cell delay = 2.081 ns ( 56.53 % )
        Info: Total interconnect delay = 1.600 ns ( 43.47 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 8.524 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y6_N5; Fanout = 7; REG Node = 'led_shower:inst|SHUJU[3]'
        Info: 2: + IC(2.594 ns) + CELL(0.511 ns) = 3.105 ns; Loc. = LC_X8_Y4_N2; Fanout = 1; COMB Node = 'led_shower:inst|Mux16~0'
        Info: 3: + IC(3.097 ns) + CELL(2.322 ns) = 8.524 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'd[0]'
        Info: Total cell delay = 2.833 ns ( 33.24 % )
        Info: Total interconnect delay = 5.691 ns ( 66.76 % )
Info: th for register "led_shower:inst|SHUJU[0]" (data pin = "q4[0]", clock pin = "clk") is -2.301 ns
    Info: + Longest clock path from clock "clk" to destination register is 3.681 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 13; CLK Node = 'clk'
        Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X7_Y6_N5; Fanout = 7; REG Node = 'led_shower:inst|SHUJU[0]'
        Info: Total cell delay = 2.081 ns ( 56.53 % )
        Info: Total interconnect delay = 1.600 ns ( 43.47 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 6.203 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_42; Fanout = 1; PIN Node = 'q4[0]'
        Info: 2: + IC(3.245 ns) + CELL(0.511 ns) = 4.888 ns; Loc. = LC_X7_Y6_N3; Fanout = 1; COMB Node = 'led_shower:inst|Mux9~1'
        Info: 3: + IC(0.724 ns) + CELL(0.591 ns) = 6.203 ns; Loc. = LC_X7_Y6_N5; Fanout = 7; REG Node = 'led_shower:inst|SHUJU[0]'
        Info: Total cell delay = 2.234 ns ( 36.01 % )
        Info: Total interconnect delay = 3.969 ns ( 63.99 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Thu Jun 01 21:44:00 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


