
EmbLab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005654  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000928  08005804  08005804  00006804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800612c  0800612c  000080ac  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800612c  0800612c  0000712c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006134  08006134  000080ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006134  08006134  00007134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006138  08006138  00007138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000ac  20000000  0800613c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000080ac  2**0
                  CONTENTS
 10 .bss          00000670  200000ac  200000ac  000080ac  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000071c  2000071c  000080ac  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000080ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001190e  00000000  00000000  000080dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c9a  00000000  00000000  000199ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010b0  00000000  00000000  0001c688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cf1  00000000  00000000  0001d738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025147  00000000  00000000  0001e429  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016b07  00000000  00000000  00043570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dbab3  00000000  00000000  0005a077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00135b2a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004984  00000000  00000000  00135b70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  0013a4f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000ac 	.word	0x200000ac
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080057ec 	.word	0x080057ec

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000b0 	.word	0x200000b0
 80001ec:	080057ec 	.word	0x080057ec

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <Buzzer_Init>:
#include "buzzer.h"
#include "tim.h"

#define BUZZER_TIMER_CLOCK  16000000UL  // HSI = 16 MHz

void Buzzer_Init (void) {
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
	// Просто подготавливаем таймер, PWM будет запускаться при воспроизведении
}
 80005d0:	bf00      	nop
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr
	...

080005dc <Buzzer_Set_Freq>:

void Buzzer_Set_Freq (uint16_t freq) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b086      	sub	sp, #24
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	80fb      	strh	r3, [r7, #6]
	if (freq == 0) return;
 80005e6:	88fb      	ldrh	r3, [r7, #6]
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d026      	beq.n	800063a <Buzzer_Set_Freq+0x5e>
	
	// Вычисляем ARR и PSC для нужной частоты
	// f = TIMER_CLOCK / ((PSC + 1) * (ARR + 1))
	// Используем фиксированный PSC = 15, тогда ARR = TIMER_CLOCK / (16 * freq) - 1
	uint32_t psc = 15;
 80005ec:	230f      	movs	r3, #15
 80005ee:	617b      	str	r3, [r7, #20]
	uint32_t arr = (BUZZER_TIMER_CLOCK / ((psc + 1) * freq)) - 1;
 80005f0:	697b      	ldr	r3, [r7, #20]
 80005f2:	3301      	adds	r3, #1
 80005f4:	88fa      	ldrh	r2, [r7, #6]
 80005f6:	fb02 f303 	mul.w	r3, r2, r3
 80005fa:	4a12      	ldr	r2, [pc, #72]	@ (8000644 <Buzzer_Set_Freq+0x68>)
 80005fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000600:	3b01      	subs	r3, #1
 8000602:	613b      	str	r3, [r7, #16]
	uint32_t ccr = arr / 2;  // 50% duty cycle для максимальной громкости
 8000604:	693b      	ldr	r3, [r7, #16]
 8000606:	085b      	lsrs	r3, r3, #1
 8000608:	60fb      	str	r3, [r7, #12]
	
	__HAL_TIM_SET_PRESCALER(&htim2, psc);
 800060a:	4b0f      	ldr	r3, [pc, #60]	@ (8000648 <Buzzer_Set_Freq+0x6c>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	697a      	ldr	r2, [r7, #20]
 8000610:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(&htim2, arr);
 8000612:	4b0d      	ldr	r3, [pc, #52]	@ (8000648 <Buzzer_Set_Freq+0x6c>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	693a      	ldr	r2, [r7, #16]
 8000618:	62da      	str	r2, [r3, #44]	@ 0x2c
 800061a:	4a0b      	ldr	r2, [pc, #44]	@ (8000648 <Buzzer_Set_Freq+0x6c>)
 800061c:	693b      	ldr	r3, [r7, #16]
 800061e:	60d3      	str	r3, [r2, #12]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, ccr);
 8000620:	4b09      	ldr	r3, [pc, #36]	@ (8000648 <Buzzer_Set_Freq+0x6c>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	68fa      	ldr	r2, [r7, #12]
 8000626:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8000628:	4b07      	ldr	r3, [pc, #28]	@ (8000648 <Buzzer_Set_Freq+0x6c>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2200      	movs	r2, #0
 800062e:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_GenerateEvent(&htim2, TIM_EVENTSOURCE_UPDATE);
 8000630:	2101      	movs	r1, #1
 8000632:	4805      	ldr	r0, [pc, #20]	@ (8000648 <Buzzer_Set_Freq+0x6c>)
 8000634:	f003 fcfa 	bl	800402c <HAL_TIM_GenerateEvent>
 8000638:	e000      	b.n	800063c <Buzzer_Set_Freq+0x60>
	if (freq == 0) return;
 800063a:	bf00      	nop
}
 800063c:	3718      	adds	r7, #24
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	00f42400 	.word	0x00f42400
 8000648:	20000540 	.word	0x20000540

0800064c <Buzzer_Set_Volume>:

void Buzzer_Set_Volume (uint16_t volume) {
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	4603      	mov	r3, r0
 8000654:	80fb      	strh	r3, [r7, #6]
	// Для простоты: volume > 0 = звук, volume = 0 = тишина
	if (volume > 0) {
 8000656:	88fb      	ldrh	r3, [r7, #6]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d004      	beq.n	8000666 <Buzzer_Set_Volume+0x1a>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800065c:	2100      	movs	r1, #0
 800065e:	4806      	ldr	r0, [pc, #24]	@ (8000678 <Buzzer_Set_Volume+0x2c>)
 8000660:	f003 faea 	bl	8003c38 <HAL_TIM_PWM_Start>
	} else {
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
	}
}
 8000664:	e003      	b.n	800066e <Buzzer_Set_Volume+0x22>
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8000666:	2100      	movs	r1, #0
 8000668:	4803      	ldr	r0, [pc, #12]	@ (8000678 <Buzzer_Set_Volume+0x2c>)
 800066a:	f003 fbad 	bl	8003dc8 <HAL_TIM_PWM_Stop>
}
 800066e:	bf00      	nop
 8000670:	3708      	adds	r7, #8
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	20000540 	.word	0x20000540

0800067c <Buzzer_Play>:

void Buzzer_Play (uint32_t* melody, uint32_t* delays, uint16_t len) {
 800067c:	b580      	push	{r7, lr}
 800067e:	b086      	sub	sp, #24
 8000680:	af00      	add	r7, sp, #0
 8000682:	60f8      	str	r0, [r7, #12]
 8000684:	60b9      	str	r1, [r7, #8]
 8000686:	4613      	mov	r3, r2
 8000688:	80fb      	strh	r3, [r7, #6]
	for(int i = 0; i < len; i++) {
 800068a:	2300      	movs	r3, #0
 800068c:	617b      	str	r3, [r7, #20]
 800068e:	e034      	b.n	80006fa <Buzzer_Play+0x7e>
		if (melody[i] != 0) {
 8000690:	697b      	ldr	r3, [r7, #20]
 8000692:	009b      	lsls	r3, r3, #2
 8000694:	68fa      	ldr	r2, [r7, #12]
 8000696:	4413      	add	r3, r2
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	2b00      	cmp	r3, #0
 800069c:	d01b      	beq.n	80006d6 <Buzzer_Play+0x5a>
			Buzzer_Set_Freq(melody[i]);
 800069e:	697b      	ldr	r3, [r7, #20]
 80006a0:	009b      	lsls	r3, r3, #2
 80006a2:	68fa      	ldr	r2, [r7, #12]
 80006a4:	4413      	add	r3, r2
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	b29b      	uxth	r3, r3
 80006aa:	4618      	mov	r0, r3
 80006ac:	f7ff ff96 	bl	80005dc <Buzzer_Set_Freq>
			Buzzer_Set_Volume(BUZZER_VOLUME_MAX);
 80006b0:	200a      	movs	r0, #10
 80006b2:	f7ff ffcb 	bl	800064c <Buzzer_Set_Volume>
			HAL_Delay(1920 / delays[i]);
 80006b6:	697b      	ldr	r3, [r7, #20]
 80006b8:	009b      	lsls	r3, r3, #2
 80006ba:	68ba      	ldr	r2, [r7, #8]
 80006bc:	4413      	add	r3, r2
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	f44f 62f0 	mov.w	r2, #1920	@ 0x780
 80006c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80006c8:	4618      	mov	r0, r3
 80006ca:	f001 fab7 	bl	8001c3c <HAL_Delay>
			Buzzer_Set_Volume(BUZZER_VOLUME_MUTE);
 80006ce:	2000      	movs	r0, #0
 80006d0:	f7ff ffbc 	bl	800064c <Buzzer_Set_Volume>
 80006d4:	e00b      	b.n	80006ee <Buzzer_Play+0x72>
		} else {
			// REST - просто пауза
			HAL_Delay(1920 / delays[i]);
 80006d6:	697b      	ldr	r3, [r7, #20]
 80006d8:	009b      	lsls	r3, r3, #2
 80006da:	68ba      	ldr	r2, [r7, #8]
 80006dc:	4413      	add	r3, r2
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f44f 62f0 	mov.w	r2, #1920	@ 0x780
 80006e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80006e8:	4618      	mov	r0, r3
 80006ea:	f001 faa7 	bl	8001c3c <HAL_Delay>
		}
		HAL_Delay(10);  // небольшая пауза между нотами
 80006ee:	200a      	movs	r0, #10
 80006f0:	f001 faa4 	bl	8001c3c <HAL_Delay>
	for(int i = 0; i < len; i++) {
 80006f4:	697b      	ldr	r3, [r7, #20]
 80006f6:	3301      	adds	r3, #1
 80006f8:	617b      	str	r3, [r7, #20]
 80006fa:	88fb      	ldrh	r3, [r7, #6]
 80006fc:	697a      	ldr	r2, [r7, #20]
 80006fe:	429a      	cmp	r2, r3
 8000700:	dbc6      	blt.n	8000690 <Buzzer_Play+0x14>
	}
}
 8000702:	bf00      	nop
 8000704:	bf00      	nop
 8000706:	3718      	adds	r7, #24
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}

0800070c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800070c:	b480      	push	{r7}
 800070e:	b085      	sub	sp, #20
 8000710:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000712:	2300      	movs	r3, #0
 8000714:	60fb      	str	r3, [r7, #12]
 8000716:	4b1e      	ldr	r3, [pc, #120]	@ (8000790 <MX_GPIO_Init+0x84>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071a:	4a1d      	ldr	r2, [pc, #116]	@ (8000790 <MX_GPIO_Init+0x84>)
 800071c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000720:	6313      	str	r3, [r2, #48]	@ 0x30
 8000722:	4b1b      	ldr	r3, [pc, #108]	@ (8000790 <MX_GPIO_Init+0x84>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000726:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800072a:	60fb      	str	r3, [r7, #12]
 800072c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800072e:	2300      	movs	r3, #0
 8000730:	60bb      	str	r3, [r7, #8]
 8000732:	4b17      	ldr	r3, [pc, #92]	@ (8000790 <MX_GPIO_Init+0x84>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000736:	4a16      	ldr	r2, [pc, #88]	@ (8000790 <MX_GPIO_Init+0x84>)
 8000738:	f043 0301 	orr.w	r3, r3, #1
 800073c:	6313      	str	r3, [r2, #48]	@ 0x30
 800073e:	4b14      	ldr	r3, [pc, #80]	@ (8000790 <MX_GPIO_Init+0x84>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000742:	f003 0301 	and.w	r3, r3, #1
 8000746:	60bb      	str	r3, [r7, #8]
 8000748:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	607b      	str	r3, [r7, #4]
 800074e:	4b10      	ldr	r3, [pc, #64]	@ (8000790 <MX_GPIO_Init+0x84>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000752:	4a0f      	ldr	r2, [pc, #60]	@ (8000790 <MX_GPIO_Init+0x84>)
 8000754:	f043 0304 	orr.w	r3, r3, #4
 8000758:	6313      	str	r3, [r2, #48]	@ 0x30
 800075a:	4b0d      	ldr	r3, [pc, #52]	@ (8000790 <MX_GPIO_Init+0x84>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075e:	f003 0304 	and.w	r3, r3, #4
 8000762:	607b      	str	r3, [r7, #4]
 8000764:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	603b      	str	r3, [r7, #0]
 800076a:	4b09      	ldr	r3, [pc, #36]	@ (8000790 <MX_GPIO_Init+0x84>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	4a08      	ldr	r2, [pc, #32]	@ (8000790 <MX_GPIO_Init+0x84>)
 8000770:	f043 0302 	orr.w	r3, r3, #2
 8000774:	6313      	str	r3, [r2, #48]	@ 0x30
 8000776:	4b06      	ldr	r3, [pc, #24]	@ (8000790 <MX_GPIO_Init+0x84>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	f003 0302 	and.w	r3, r3, #2
 800077e:	603b      	str	r3, [r7, #0]
 8000780:	683b      	ldr	r3, [r7, #0]

}
 8000782:	bf00      	nop
 8000784:	3714      	adds	r7, #20
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	40023800 	.word	0x40023800

08000794 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000798:	4b1b      	ldr	r3, [pc, #108]	@ (8000808 <MX_I2C1_Init+0x74>)
 800079a:	4a1c      	ldr	r2, [pc, #112]	@ (800080c <MX_I2C1_Init+0x78>)
 800079c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800079e:	4b1a      	ldr	r3, [pc, #104]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007a0:	4a1b      	ldr	r2, [pc, #108]	@ (8000810 <MX_I2C1_Init+0x7c>)
 80007a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007a4:	4b18      	ldr	r3, [pc, #96]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007aa:	4b17      	ldr	r3, [pc, #92]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007b0:	4b15      	ldr	r3, [pc, #84]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007b2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007b6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007b8:	4b13      	ldr	r3, [pc, #76]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007be:	4b12      	ldr	r3, [pc, #72]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007c4:	4b10      	ldr	r3, [pc, #64]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007d0:	480d      	ldr	r0, [pc, #52]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007d2:	f001 fce9 	bl	80021a8 <HAL_I2C_Init>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007dc:	f000 fd6c 	bl	80012b8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 80007e0:	2110      	movs	r1, #16
 80007e2:	4809      	ldr	r0, [pc, #36]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007e4:	f002 fd04 	bl	80031f0 <HAL_I2CEx_ConfigAnalogFilter>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80007ee:	f000 fd63 	bl	80012b8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80007f2:	2100      	movs	r1, #0
 80007f4:	4804      	ldr	r0, [pc, #16]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007f6:	f002 fd37 	bl	8003268 <HAL_I2CEx_ConfigDigitalFilter>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000800:	f000 fd5a 	bl	80012b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000804:	bf00      	nop
 8000806:	bd80      	pop	{r7, pc}
 8000808:	200000c8 	.word	0x200000c8
 800080c:	40005400 	.word	0x40005400
 8000810:	000186a0 	.word	0x000186a0

08000814 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b08a      	sub	sp, #40	@ 0x28
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081c:	f107 0314 	add.w	r3, r7, #20
 8000820:	2200      	movs	r2, #0
 8000822:	601a      	str	r2, [r3, #0]
 8000824:	605a      	str	r2, [r3, #4]
 8000826:	609a      	str	r2, [r3, #8]
 8000828:	60da      	str	r2, [r3, #12]
 800082a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a19      	ldr	r2, [pc, #100]	@ (8000898 <HAL_I2C_MspInit+0x84>)
 8000832:	4293      	cmp	r3, r2
 8000834:	d12c      	bne.n	8000890 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	613b      	str	r3, [r7, #16]
 800083a:	4b18      	ldr	r3, [pc, #96]	@ (800089c <HAL_I2C_MspInit+0x88>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	4a17      	ldr	r2, [pc, #92]	@ (800089c <HAL_I2C_MspInit+0x88>)
 8000840:	f043 0302 	orr.w	r3, r3, #2
 8000844:	6313      	str	r3, [r2, #48]	@ 0x30
 8000846:	4b15      	ldr	r3, [pc, #84]	@ (800089c <HAL_I2C_MspInit+0x88>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	f003 0302 	and.w	r3, r3, #2
 800084e:	613b      	str	r3, [r7, #16]
 8000850:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000852:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000856:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000858:	2312      	movs	r3, #18
 800085a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085c:	2300      	movs	r3, #0
 800085e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000860:	2303      	movs	r3, #3
 8000862:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000864:	2304      	movs	r3, #4
 8000866:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000868:	f107 0314 	add.w	r3, r7, #20
 800086c:	4619      	mov	r1, r3
 800086e:	480c      	ldr	r0, [pc, #48]	@ (80008a0 <HAL_I2C_MspInit+0x8c>)
 8000870:	f001 faee 	bl	8001e50 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000874:	2300      	movs	r3, #0
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	4b08      	ldr	r3, [pc, #32]	@ (800089c <HAL_I2C_MspInit+0x88>)
 800087a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800087c:	4a07      	ldr	r2, [pc, #28]	@ (800089c <HAL_I2C_MspInit+0x88>)
 800087e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000882:	6413      	str	r3, [r2, #64]	@ 0x40
 8000884:	4b05      	ldr	r3, [pc, #20]	@ (800089c <HAL_I2C_MspInit+0x88>)
 8000886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000888:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800088c:	60fb      	str	r3, [r7, #12]
 800088e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000890:	bf00      	nop
 8000892:	3728      	adds	r7, #40	@ 0x28
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	40005400 	.word	0x40005400
 800089c:	40023800 	.word	0x40023800
 80008a0:	40020400 	.word	0x40020400

080008a4 <Set_Keyboard>:
#include "sdk_uart.h"
#include "usart.h"

#define KBRD_ADDR 0xE2

HAL_StatusTypeDef Set_Keyboard( void ) {
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef ret = HAL_OK;
 80008aa:	2300      	movs	r3, #0
 80008ac:	71fb      	strb	r3, [r7, #7]
	uint8_t buf;

	buf = 0;
 80008ae:	2300      	movs	r3, #0
 80008b0:	71bb      	strb	r3, [r7, #6]
	ret = PCA9538_Write_Register(KBRD_ADDR, POLARITY_INVERSION, &buf);
 80008b2:	1dbb      	adds	r3, r7, #6
 80008b4:	461a      	mov	r2, r3
 80008b6:	2102      	movs	r1, #2
 80008b8:	20e2      	movs	r0, #226	@ 0xe2
 80008ba:	f000 ff19 	bl	80016f0 <PCA9538_Write_Register>
 80008be:	4603      	mov	r3, r0
 80008c0:	71fb      	strb	r3, [r7, #7]
	if( ret != HAL_OK ) {
 80008c2:	79fb      	ldrb	r3, [r7, #7]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d003      	beq.n	80008d0 <Set_Keyboard+0x2c>
		UART_Transmit((uint8_t*)"Error write polarity\n");
 80008c8:	480d      	ldr	r0, [pc, #52]	@ (8000900 <Set_Keyboard+0x5c>)
 80008ca:	f000 ff43 	bl	8001754 <UART_Transmit>
		goto exit;
 80008ce:	e011      	b.n	80008f4 <Set_Keyboard+0x50>
	}

	buf = 0;
 80008d0:	2300      	movs	r3, #0
 80008d2:	71bb      	strb	r3, [r7, #6]
	ret = PCA9538_Write_Register(KBRD_ADDR, OUTPUT_PORT, &buf);
 80008d4:	1dbb      	adds	r3, r7, #6
 80008d6:	461a      	mov	r2, r3
 80008d8:	2101      	movs	r1, #1
 80008da:	20e2      	movs	r0, #226	@ 0xe2
 80008dc:	f000 ff08 	bl	80016f0 <PCA9538_Write_Register>
 80008e0:	4603      	mov	r3, r0
 80008e2:	71fb      	strb	r3, [r7, #7]
	if( ret != HAL_OK ) {
 80008e4:	79fb      	ldrb	r3, [r7, #7]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d003      	beq.n	80008f2 <Set_Keyboard+0x4e>
		UART_Transmit((uint8_t*)"Error write output\n");
 80008ea:	4806      	ldr	r0, [pc, #24]	@ (8000904 <Set_Keyboard+0x60>)
 80008ec:	f000 ff32 	bl	8001754 <UART_Transmit>
 80008f0:	e000      	b.n	80008f4 <Set_Keyboard+0x50>
	}

exit:
 80008f2:	bf00      	nop
	return ret;
 80008f4:	79fb      	ldrb	r3, [r7, #7]
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	08005804 	.word	0x08005804
 8000904:	0800581c 	.word	0x0800581c

08000908 <Check_Row>:

uint8_t Check_Row( uint8_t  Nrow ) {
 8000908:	b580      	push	{r7, lr}
 800090a:	b084      	sub	sp, #16
 800090c:	af00      	add	r7, sp, #0
 800090e:	4603      	mov	r3, r0
 8000910:	71fb      	strb	r3, [r7, #7]
	uint8_t Nkey = 0x00;
 8000912:	2300      	movs	r3, #0
 8000914:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef ret = HAL_OK;
 8000916:	2300      	movs	r3, #0
 8000918:	73bb      	strb	r3, [r7, #14]
	uint8_t buf;
	uint8_t kbd_in;

	ret = Set_Keyboard();
 800091a:	f7ff ffc3 	bl	80008a4 <Set_Keyboard>
 800091e:	4603      	mov	r3, r0
 8000920:	73bb      	strb	r3, [r7, #14]
	if( ret != HAL_OK ) {
 8000922:	7bbb      	ldrb	r3, [r7, #14]
 8000924:	2b00      	cmp	r3, #0
 8000926:	d002      	beq.n	800092e <Check_Row+0x26>
		UART_Transmit((uint8_t*)"Error write init\n");
 8000928:	4855      	ldr	r0, [pc, #340]	@ (8000a80 <Check_Row+0x178>)
 800092a:	f000 ff13 	bl	8001754 <UART_Transmit>
	}

	buf = Nrow;
 800092e:	79fb      	ldrb	r3, [r7, #7]
 8000930:	733b      	strb	r3, [r7, #12]
	ret = PCA9538_Write_Register(KBRD_ADDR, CONFIG, &buf);
 8000932:	f107 030c 	add.w	r3, r7, #12
 8000936:	461a      	mov	r2, r3
 8000938:	2103      	movs	r1, #3
 800093a:	20e2      	movs	r0, #226	@ 0xe2
 800093c:	f000 fed8 	bl	80016f0 <PCA9538_Write_Register>
 8000940:	4603      	mov	r3, r0
 8000942:	73bb      	strb	r3, [r7, #14]
	if( ret != HAL_OK ) {
 8000944:	7bbb      	ldrb	r3, [r7, #14]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d002      	beq.n	8000950 <Check_Row+0x48>
		UART_Transmit((uint8_t*)"Error write config\n");
 800094a:	484e      	ldr	r0, [pc, #312]	@ (8000a84 <Check_Row+0x17c>)
 800094c:	f000 ff02 	bl	8001754 <UART_Transmit>
	}

	ret = PCA9538_Read_Inputs(KBRD_ADDR, &buf);
 8000950:	f107 030c 	add.w	r3, r7, #12
 8000954:	4619      	mov	r1, r3
 8000956:	20e2      	movs	r0, #226	@ 0xe2
 8000958:	f000 feea 	bl	8001730 <PCA9538_Read_Inputs>
 800095c:	4603      	mov	r3, r0
 800095e:	73bb      	strb	r3, [r7, #14]
	if( ret != HAL_OK ) {
 8000960:	7bbb      	ldrb	r3, [r7, #14]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d002      	beq.n	800096c <Check_Row+0x64>
		UART_Transmit((uint8_t*)"Read error\n");
 8000966:	4848      	ldr	r0, [pc, #288]	@ (8000a88 <Check_Row+0x180>)
 8000968:	f000 fef4 	bl	8001754 <UART_Transmit>
	}

	kbd_in = buf & 0x70;
 800096c:	7b3b      	ldrb	r3, [r7, #12]
 800096e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8000972:	737b      	strb	r3, [r7, #13]
	Nkey = kbd_in;
 8000974:	7b7b      	ldrb	r3, [r7, #13]
 8000976:	73fb      	strb	r3, [r7, #15]
	if( kbd_in != 0x70) {
 8000978:	7b7b      	ldrb	r3, [r7, #13]
 800097a:	2b70      	cmp	r3, #112	@ 0x70
 800097c:	d078      	beq.n	8000a70 <Check_Row+0x168>
		if( !(kbd_in & 0x10) ) {
 800097e:	7b7b      	ldrb	r3, [r7, #13]
 8000980:	f003 0310 	and.w	r3, r3, #16
 8000984:	2b00      	cmp	r3, #0
 8000986:	d123      	bne.n	80009d0 <Check_Row+0xc8>
			switch (Nrow) {
 8000988:	79fb      	ldrb	r3, [r7, #7]
 800098a:	3bf7      	subs	r3, #247	@ 0xf7
 800098c:	2b07      	cmp	r3, #7
 800098e:	d81f      	bhi.n	80009d0 <Check_Row+0xc8>
 8000990:	a201      	add	r2, pc, #4	@ (adr r2, 8000998 <Check_Row+0x90>)
 8000992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000996:	bf00      	nop
 8000998:	080009cb 	.word	0x080009cb
 800099c:	080009d1 	.word	0x080009d1
 80009a0:	080009d1 	.word	0x080009d1
 80009a4:	080009d1 	.word	0x080009d1
 80009a8:	080009c5 	.word	0x080009c5
 80009ac:	080009d1 	.word	0x080009d1
 80009b0:	080009bf 	.word	0x080009bf
 80009b4:	080009b9 	.word	0x080009b9
				case ROW1:
					Nkey = 0x04;
 80009b8:	2304      	movs	r3, #4
 80009ba:	73fb      	strb	r3, [r7, #15]
					break;
 80009bc:	e008      	b.n	80009d0 <Check_Row+0xc8>
				case ROW2:
					Nkey = 0x04;
 80009be:	2304      	movs	r3, #4
 80009c0:	73fb      	strb	r3, [r7, #15]
					break;
 80009c2:	e005      	b.n	80009d0 <Check_Row+0xc8>
				case ROW3:
					Nkey = 0x04;
 80009c4:	2304      	movs	r3, #4
 80009c6:	73fb      	strb	r3, [r7, #15]
					break;
 80009c8:	e002      	b.n	80009d0 <Check_Row+0xc8>
				case ROW4:
					Nkey = 0x04;
 80009ca:	2304      	movs	r3, #4
 80009cc:	73fb      	strb	r3, [r7, #15]
					break;
 80009ce:	bf00      	nop
			}
		}
		if( !(kbd_in & 0x20) ) {
 80009d0:	7b7b      	ldrb	r3, [r7, #13]
 80009d2:	f003 0320 	and.w	r3, r3, #32
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d122      	bne.n	8000a20 <Check_Row+0x118>
			switch (Nrow) {
 80009da:	79fb      	ldrb	r3, [r7, #7]
 80009dc:	3bf7      	subs	r3, #247	@ 0xf7
 80009de:	2b07      	cmp	r3, #7
 80009e0:	d81e      	bhi.n	8000a20 <Check_Row+0x118>
 80009e2:	a201      	add	r2, pc, #4	@ (adr r2, 80009e8 <Check_Row+0xe0>)
 80009e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009e8:	08000a1b 	.word	0x08000a1b
 80009ec:	08000a21 	.word	0x08000a21
 80009f0:	08000a21 	.word	0x08000a21
 80009f4:	08000a21 	.word	0x08000a21
 80009f8:	08000a15 	.word	0x08000a15
 80009fc:	08000a21 	.word	0x08000a21
 8000a00:	08000a0f 	.word	0x08000a0f
 8000a04:	08000a09 	.word	0x08000a09
				case ROW1:
					Nkey = 0x02;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	73fb      	strb	r3, [r7, #15]
					break;
 8000a0c:	e008      	b.n	8000a20 <Check_Row+0x118>
				case ROW2:
					Nkey = 0x02;
 8000a0e:	2302      	movs	r3, #2
 8000a10:	73fb      	strb	r3, [r7, #15]
					break;
 8000a12:	e005      	b.n	8000a20 <Check_Row+0x118>
				case ROW3:
					Nkey = 0x02;
 8000a14:	2302      	movs	r3, #2
 8000a16:	73fb      	strb	r3, [r7, #15]
					break;
 8000a18:	e002      	b.n	8000a20 <Check_Row+0x118>
				case ROW4:
					Nkey = 0x02;
 8000a1a:	2302      	movs	r3, #2
 8000a1c:	73fb      	strb	r3, [r7, #15]
					break;
 8000a1e:	bf00      	nop
			}
		}
		if( !(kbd_in & 0x40) ) {
 8000a20:	7b7b      	ldrb	r3, [r7, #13]
 8000a22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d124      	bne.n	8000a74 <Check_Row+0x16c>
			switch (Nrow) {
 8000a2a:	79fb      	ldrb	r3, [r7, #7]
 8000a2c:	3bf7      	subs	r3, #247	@ 0xf7
 8000a2e:	2b07      	cmp	r3, #7
 8000a30:	d820      	bhi.n	8000a74 <Check_Row+0x16c>
 8000a32:	a201      	add	r2, pc, #4	@ (adr r2, 8000a38 <Check_Row+0x130>)
 8000a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a38:	08000a6b 	.word	0x08000a6b
 8000a3c:	08000a75 	.word	0x08000a75
 8000a40:	08000a75 	.word	0x08000a75
 8000a44:	08000a75 	.word	0x08000a75
 8000a48:	08000a65 	.word	0x08000a65
 8000a4c:	08000a75 	.word	0x08000a75
 8000a50:	08000a5f 	.word	0x08000a5f
 8000a54:	08000a59 	.word	0x08000a59
				case ROW1:
					Nkey = 0x01;
 8000a58:	2301      	movs	r3, #1
 8000a5a:	73fb      	strb	r3, [r7, #15]
					break;
 8000a5c:	e00a      	b.n	8000a74 <Check_Row+0x16c>
				case ROW2:
					Nkey = 0x01;
 8000a5e:	2301      	movs	r3, #1
 8000a60:	73fb      	strb	r3, [r7, #15]
					break;
 8000a62:	e007      	b.n	8000a74 <Check_Row+0x16c>
				case ROW3:
					Nkey = 0x01;
 8000a64:	2301      	movs	r3, #1
 8000a66:	73fb      	strb	r3, [r7, #15]
					break;
 8000a68:	e004      	b.n	8000a74 <Check_Row+0x16c>
				case ROW4:
					Nkey = 0x01;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	73fb      	strb	r3, [r7, #15]
					break;
 8000a6e:	e001      	b.n	8000a74 <Check_Row+0x16c>
			}
		}
	}
	else Nkey = 0x00;
 8000a70:	2300      	movs	r3, #0
 8000a72:	73fb      	strb	r3, [r7, #15]

	return Nkey;
 8000a74:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a76:	4618      	mov	r0, r3
 8000a78:	3710      	adds	r7, #16
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	08005830 	.word	0x08005830
 8000a84:	08005844 	.word	0x08005844
 8000a88:	08005858 	.word	0x08005858

08000a8c <format_hhmmss>:
static void Show_Help(void);         /* Функция для активации показа справки */
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
static void format_hhmmss(char *buf, size_t n, uint32_t H, uint32_t M, uint32_t S)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b086      	sub	sp, #24
 8000a90:	af02      	add	r7, sp, #8
 8000a92:	60f8      	str	r0, [r7, #12]
 8000a94:	60b9      	str	r1, [r7, #8]
 8000a96:	607a      	str	r2, [r7, #4]
 8000a98:	603b      	str	r3, [r7, #0]
  snprintf(buf, n, "%02lu:%02lu:%02lu", (unsigned long)H, (unsigned long)M, (unsigned long)S);
 8000a9a:	69bb      	ldr	r3, [r7, #24]
 8000a9c:	9301      	str	r3, [sp, #4]
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	9300      	str	r3, [sp, #0]
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	4a04      	ldr	r2, [pc, #16]	@ (8000ab8 <format_hhmmss+0x2c>)
 8000aa6:	68b9      	ldr	r1, [r7, #8]
 8000aa8:	68f8      	ldr	r0, [r7, #12]
 8000aaa:	f004 f9eb 	bl	8004e84 <sniprintf>
}
 8000aae:	bf00      	nop
 8000ab0:	3710      	adds	r7, #16
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	08005864 	.word	0x08005864

08000abc <inc_field>:

static void inc_field(uint8_t field, uint8_t digit)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	460a      	mov	r2, r1
 8000ac6:	71fb      	strb	r3, [r7, #7]
 8000ac8:	4613      	mov	r3, r2
 8000aca:	71bb      	strb	r3, [r7, #6]
  switch (field)
 8000acc:	79fb      	ldrb	r3, [r7, #7]
 8000ace:	2b02      	cmp	r3, #2
 8000ad0:	d038      	beq.n	8000b44 <inc_field+0x88>
 8000ad2:	2b02      	cmp	r3, #2
 8000ad4:	dc54      	bgt.n	8000b80 <inc_field+0xc4>
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d002      	beq.n	8000ae0 <inc_field+0x24>
 8000ada:	2b01      	cmp	r3, #1
 8000adc:	d019      	beq.n	8000b12 <inc_field+0x56>
  {
    case 0: t_hours = (t_hours > 99) ? 0 : (t_hours*10U + digit); if (t_hours > 99) t_hours = 99; break;
    case 1: t_mins  = (t_mins  > 59) ? 0 : (t_mins *10U + digit); if (t_mins  > 59) t_mins  = 59; break;
    case 2: t_secs  = (t_secs  > 59) ? 0 : (t_secs *10U + digit); if (t_secs  > 59) t_secs  = 59; break; /* ОШИБКА: было _tsecs вместо t_secs */
  }
}
 8000ade:	e04f      	b.n	8000b80 <inc_field+0xc4>
    case 0: t_hours = (t_hours > 99) ? 0 : (t_hours*10U + digit); if (t_hours > 99) t_hours = 99; break;
 8000ae0:	4b2a      	ldr	r3, [pc, #168]	@ (8000b8c <inc_field+0xd0>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	2b63      	cmp	r3, #99	@ 0x63
 8000ae6:	d809      	bhi.n	8000afc <inc_field+0x40>
 8000ae8:	4b28      	ldr	r3, [pc, #160]	@ (8000b8c <inc_field+0xd0>)
 8000aea:	681a      	ldr	r2, [r3, #0]
 8000aec:	4613      	mov	r3, r2
 8000aee:	009b      	lsls	r3, r3, #2
 8000af0:	4413      	add	r3, r2
 8000af2:	005b      	lsls	r3, r3, #1
 8000af4:	461a      	mov	r2, r3
 8000af6:	79bb      	ldrb	r3, [r7, #6]
 8000af8:	4413      	add	r3, r2
 8000afa:	e000      	b.n	8000afe <inc_field+0x42>
 8000afc:	2300      	movs	r3, #0
 8000afe:	4a23      	ldr	r2, [pc, #140]	@ (8000b8c <inc_field+0xd0>)
 8000b00:	6013      	str	r3, [r2, #0]
 8000b02:	4b22      	ldr	r3, [pc, #136]	@ (8000b8c <inc_field+0xd0>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	2b63      	cmp	r3, #99	@ 0x63
 8000b08:	d935      	bls.n	8000b76 <inc_field+0xba>
 8000b0a:	4b20      	ldr	r3, [pc, #128]	@ (8000b8c <inc_field+0xd0>)
 8000b0c:	2263      	movs	r2, #99	@ 0x63
 8000b0e:	601a      	str	r2, [r3, #0]
 8000b10:	e031      	b.n	8000b76 <inc_field+0xba>
    case 1: t_mins  = (t_mins  > 59) ? 0 : (t_mins *10U + digit); if (t_mins  > 59) t_mins  = 59; break;
 8000b12:	4b1f      	ldr	r3, [pc, #124]	@ (8000b90 <inc_field+0xd4>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	2b3b      	cmp	r3, #59	@ 0x3b
 8000b18:	d809      	bhi.n	8000b2e <inc_field+0x72>
 8000b1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000b90 <inc_field+0xd4>)
 8000b1c:	681a      	ldr	r2, [r3, #0]
 8000b1e:	4613      	mov	r3, r2
 8000b20:	009b      	lsls	r3, r3, #2
 8000b22:	4413      	add	r3, r2
 8000b24:	005b      	lsls	r3, r3, #1
 8000b26:	461a      	mov	r2, r3
 8000b28:	79bb      	ldrb	r3, [r7, #6]
 8000b2a:	4413      	add	r3, r2
 8000b2c:	e000      	b.n	8000b30 <inc_field+0x74>
 8000b2e:	2300      	movs	r3, #0
 8000b30:	4a17      	ldr	r2, [pc, #92]	@ (8000b90 <inc_field+0xd4>)
 8000b32:	6013      	str	r3, [r2, #0]
 8000b34:	4b16      	ldr	r3, [pc, #88]	@ (8000b90 <inc_field+0xd4>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	2b3b      	cmp	r3, #59	@ 0x3b
 8000b3a:	d91e      	bls.n	8000b7a <inc_field+0xbe>
 8000b3c:	4b14      	ldr	r3, [pc, #80]	@ (8000b90 <inc_field+0xd4>)
 8000b3e:	223b      	movs	r2, #59	@ 0x3b
 8000b40:	601a      	str	r2, [r3, #0]
 8000b42:	e01a      	b.n	8000b7a <inc_field+0xbe>
    case 2: t_secs  = (t_secs  > 59) ? 0 : (t_secs *10U + digit); if (t_secs  > 59) t_secs  = 59; break; /* ОШИБКА: было _tsecs вместо t_secs */
 8000b44:	4b13      	ldr	r3, [pc, #76]	@ (8000b94 <inc_field+0xd8>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	2b3b      	cmp	r3, #59	@ 0x3b
 8000b4a:	d809      	bhi.n	8000b60 <inc_field+0xa4>
 8000b4c:	4b11      	ldr	r3, [pc, #68]	@ (8000b94 <inc_field+0xd8>)
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	4613      	mov	r3, r2
 8000b52:	009b      	lsls	r3, r3, #2
 8000b54:	4413      	add	r3, r2
 8000b56:	005b      	lsls	r3, r3, #1
 8000b58:	461a      	mov	r2, r3
 8000b5a:	79bb      	ldrb	r3, [r7, #6]
 8000b5c:	4413      	add	r3, r2
 8000b5e:	e000      	b.n	8000b62 <inc_field+0xa6>
 8000b60:	2300      	movs	r3, #0
 8000b62:	4a0c      	ldr	r2, [pc, #48]	@ (8000b94 <inc_field+0xd8>)
 8000b64:	6013      	str	r3, [r2, #0]
 8000b66:	4b0b      	ldr	r3, [pc, #44]	@ (8000b94 <inc_field+0xd8>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	2b3b      	cmp	r3, #59	@ 0x3b
 8000b6c:	d907      	bls.n	8000b7e <inc_field+0xc2>
 8000b6e:	4b09      	ldr	r3, [pc, #36]	@ (8000b94 <inc_field+0xd8>)
 8000b70:	223b      	movs	r2, #59	@ 0x3b
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	e003      	b.n	8000b7e <inc_field+0xc2>
    case 0: t_hours = (t_hours > 99) ? 0 : (t_hours*10U + digit); if (t_hours > 99) t_hours = 99; break;
 8000b76:	bf00      	nop
 8000b78:	e002      	b.n	8000b80 <inc_field+0xc4>
    case 1: t_mins  = (t_mins  > 59) ? 0 : (t_mins *10U + digit); if (t_mins  > 59) t_mins  = 59; break;
 8000b7a:	bf00      	nop
 8000b7c:	e000      	b.n	8000b80 <inc_field+0xc4>
    case 2: t_secs  = (t_secs  > 59) ? 0 : (t_secs *10U + digit); if (t_secs  > 59) t_secs  = 59; break; /* ОШИБКА: было _tsecs вместо t_secs */
 8000b7e:	bf00      	nop
}
 8000b80:	bf00      	nop
 8000b82:	370c      	adds	r7, #12
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr
 8000b8c:	2000011c 	.word	0x2000011c
 8000b90:	20000120 	.word	0x20000120
 8000b94:	20000008 	.word	0x20000008

08000b98 <normalize_time>:

static void normalize_time(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  if (t_secs > 59) t_secs = 59;
 8000b9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd0 <normalize_time+0x38>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	2b3b      	cmp	r3, #59	@ 0x3b
 8000ba2:	d902      	bls.n	8000baa <normalize_time+0x12>
 8000ba4:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd0 <normalize_time+0x38>)
 8000ba6:	223b      	movs	r2, #59	@ 0x3b
 8000ba8:	601a      	str	r2, [r3, #0]
  if (t_mins > 59) t_mins = 59;
 8000baa:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd4 <normalize_time+0x3c>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	2b3b      	cmp	r3, #59	@ 0x3b
 8000bb0:	d902      	bls.n	8000bb8 <normalize_time+0x20>
 8000bb2:	4b08      	ldr	r3, [pc, #32]	@ (8000bd4 <normalize_time+0x3c>)
 8000bb4:	223b      	movs	r2, #59	@ 0x3b
 8000bb6:	601a      	str	r2, [r3, #0]
  if (t_hours > 99) t_hours = 99;
 8000bb8:	4b07      	ldr	r3, [pc, #28]	@ (8000bd8 <normalize_time+0x40>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	2b63      	cmp	r3, #99	@ 0x63
 8000bbe:	d902      	bls.n	8000bc6 <normalize_time+0x2e>
 8000bc0:	4b05      	ldr	r3, [pc, #20]	@ (8000bd8 <normalize_time+0x40>)
 8000bc2:	2263      	movs	r2, #99	@ 0x63
 8000bc4:	601a      	str	r2, [r3, #0]
}
 8000bc6:	bf00      	nop
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr
 8000bd0:	20000008 	.word	0x20000008
 8000bd4:	20000120 	.word	0x20000120
 8000bd8:	2000011c 	.word	0x2000011c

08000bdc <start_timer>:

static void start_timer(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  normalize_time();
 8000be0:	f7ff ffda 	bl	8000b98 <normalize_time>
  timer_running = 1;
 8000be4:	4b06      	ldr	r3, [pc, #24]	@ (8000c00 <start_timer+0x24>)
 8000be6:	2201      	movs	r2, #1
 8000be8:	701a      	strb	r2, [r3, #0]
  already_rang = 0;
 8000bea:	4b06      	ldr	r3, [pc, #24]	@ (8000c04 <start_timer+0x28>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	701a      	strb	r2, [r3, #0]
  last_tick_ms = HAL_GetTick();
 8000bf0:	f001 f818 	bl	8001c24 <HAL_GetTick>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	4a04      	ldr	r2, [pc, #16]	@ (8000c08 <start_timer+0x2c>)
 8000bf8:	6013      	str	r3, [r2, #0]
}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	20000124 	.word	0x20000124
 8000c04:	2000012c 	.word	0x2000012c
 8000c08:	20000128 	.word	0x20000128

08000c0c <stop_timer>:

static void stop_timer(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  timer_running = 0;
 8000c10:	4b03      	ldr	r3, [pc, #12]	@ (8000c20 <stop_timer+0x14>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	701a      	strb	r2, [r3, #0]
}
 8000c16:	bf00      	nop
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr
 8000c20:	20000124 	.word	0x20000124

08000c24 <Show_Help>:

/* Функция для активации показа справки */
static void Show_Help(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
  show_help = 1;
 8000c28:	4b06      	ldr	r3, [pc, #24]	@ (8000c44 <Show_Help+0x20>)
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	701a      	strb	r2, [r3, #0]
  help_start_time = HAL_GetTick();
 8000c2e:	f000 fff9 	bl	8001c24 <HAL_GetTick>
 8000c32:	4603      	mov	r3, r0
 8000c34:	4a04      	ldr	r2, [pc, #16]	@ (8000c48 <Show_Help+0x24>)
 8000c36:	6013      	str	r3, [r2, #0]
  UART_Transmit((uint8_t*)"HELP: Displaying help screen\r\n");
 8000c38:	4804      	ldr	r0, [pc, #16]	@ (8000c4c <Show_Help+0x28>)
 8000c3a:	f000 fd8b 	bl	8001754 <UART_Transmit>
}
 8000c3e:	bf00      	nop
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	2000012d 	.word	0x2000012d
 8000c48:	20000130 	.word	0x20000130
 8000c4c:	08005878 	.word	0x08005878

08000c50 <main>:
/* USER CODE END 0 */

int main(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
  HAL_Init();
 8000c56:	f000 ff7f 	bl	8001b58 <HAL_Init>
  SystemClock_Config();
 8000c5a:	f000 f8e3 	bl	8000e24 <SystemClock_Config>

  MX_GPIO_Init();
 8000c5e:	f7ff fd55 	bl	800070c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000c62:	f7ff fd97 	bl	8000794 <MX_I2C1_Init>
  MX_USART6_UART_Init();
 8000c66:	f000 fedb 	bl	8001a20 <MX_USART6_UART_Init>
  MX_TIM2_Init();
 8000c6a:	f000 fe29 	bl	80018c0 <MX_TIM2_Init>

  /* USER CODE BEGIN 2 */
  oled_Init();
 8000c6e:	f000 fb41 	bl	80012f4 <oled_Init>
  UART_Transmit((uint8_t*)"Timer UI + Buzzer on TIM2\r\n");
 8000c72:	485f      	ldr	r0, [pc, #380]	@ (8000df0 <main+0x1a0>)
 8000c74:	f000 fd6e 	bl	8001754 <UART_Transmit>
  Buzzer_Init();
 8000c78:	f7ff fca8 	bl	80005cc <Buzzer_Init>
  Buzzer_Set_Volume(BUZZER_VOLUME_MUTE);
 8000c7c:	2000      	movs	r0, #0
 8000c7e:	f7ff fce5 	bl	800064c <Buzzer_Set_Volume>
  /* USER CODE END 2 */

  enum {SEL_HH, SEL_MM, SEL_SS, SEL_RUN} selection = SEL_HH;
 8000c82:	2300      	movs	r3, #0
 8000c84:	71fb      	strb	r3, [r7, #7]
      '4','5','6',
      '1','2','3',
      '<','0','>'
    };
    static uint8_t old_code = 0xFF;
    uint8_t code = Get_KeyCode();
 8000c86:	f000 fad7 	bl	8001238 <Get_KeyCode>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	71bb      	strb	r3, [r7, #6]

    if (code == 0xFF) {
 8000c8e:	79bb      	ldrb	r3, [r7, #6]
 8000c90:	2bff      	cmp	r3, #255	@ 0xff
 8000c92:	d103      	bne.n	8000c9c <main+0x4c>
      old_code = 0xFF;
 8000c94:	4b57      	ldr	r3, [pc, #348]	@ (8000df4 <main+0x1a4>)
 8000c96:	22ff      	movs	r2, #255	@ 0xff
 8000c98:	701a      	strb	r2, [r3, #0]
 8000c9a:	e06b      	b.n	8000d74 <main+0x124>
    }
    else if (code != old_code)
 8000c9c:	4b55      	ldr	r3, [pc, #340]	@ (8000df4 <main+0x1a4>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	79ba      	ldrb	r2, [r7, #6]
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	d066      	beq.n	8000d74 <main+0x124>
    {
      old_code = code;
 8000ca6:	4a53      	ldr	r2, [pc, #332]	@ (8000df4 <main+0x1a4>)
 8000ca8:	79bb      	ldrb	r3, [r7, #6]
 8000caa:	7013      	strb	r3, [r2, #0]

      /* Проверяем, не нажата ли кнопка справки (кнопка 7 - код 0) */
      if (code == 0 && !timer_running) {
 8000cac:	79bb      	ldrb	r3, [r7, #6]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d106      	bne.n	8000cc0 <main+0x70>
 8000cb2:	4b51      	ldr	r3, [pc, #324]	@ (8000df8 <main+0x1a8>)
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d102      	bne.n	8000cc0 <main+0x70>
        Show_Help();
 8000cba:	f7ff ffb3 	bl	8000c24 <Show_Help>
        continue;  /* Пропускаем остальную обработку, сразу показываем справку */
 8000cbe:	e096      	b.n	8000dee <main+0x19e>
      }

      /* Если показывается справка - любая кнопка закрывает её */
      if (show_help) {
 8000cc0:	4b4e      	ldr	r3, [pc, #312]	@ (8000dfc <main+0x1ac>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d003      	beq.n	8000cd0 <main+0x80>
        show_help = 0;
 8000cc8:	4b4c      	ldr	r3, [pc, #304]	@ (8000dfc <main+0x1ac>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	701a      	strb	r2, [r3, #0]
        continue;
 8000cce:	e08e      	b.n	8000dee <main+0x19e>
      }

      /* Обработка остальных кнопок (только если не показывается справка) */
      if (code == 9) {
 8000cd0:	79bb      	ldrb	r3, [r7, #6]
 8000cd2:	2b09      	cmp	r3, #9
 8000cd4:	d109      	bne.n	8000cea <main+0x9a>
        if (selection == SEL_HH) selection = SEL_RUN; else selection--;
 8000cd6:	79fb      	ldrb	r3, [r7, #7]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d102      	bne.n	8000ce2 <main+0x92>
 8000cdc:	2303      	movs	r3, #3
 8000cde:	71fb      	strb	r3, [r7, #7]
 8000ce0:	e048      	b.n	8000d74 <main+0x124>
 8000ce2:	79fb      	ldrb	r3, [r7, #7]
 8000ce4:	3b01      	subs	r3, #1
 8000ce6:	71fb      	strb	r3, [r7, #7]
 8000ce8:	e044      	b.n	8000d74 <main+0x124>
      }
      else if (code == 11) {
 8000cea:	79bb      	ldrb	r3, [r7, #6]
 8000cec:	2b0b      	cmp	r3, #11
 8000cee:	d10a      	bne.n	8000d06 <main+0xb6>
        selection = (selection + 1) % 4;
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	425a      	negs	r2, r3
 8000cf6:	f003 0303 	and.w	r3, r3, #3
 8000cfa:	f002 0203 	and.w	r2, r2, #3
 8000cfe:	bf58      	it	pl
 8000d00:	4253      	negpl	r3, r2
 8000d02:	71fb      	strb	r3, [r7, #7]
 8000d04:	e036      	b.n	8000d74 <main+0x124>
      }
      else
      {
        if (selection == SEL_RUN) {
 8000d06:	79fb      	ldrb	r3, [r7, #7]
 8000d08:	2b03      	cmp	r3, #3
 8000d0a:	d123      	bne.n	8000d54 <main+0x104>
          if (code == 10) { start_timer(); UART_Transmit((uint8_t*)"TIMER: START\r\n"); }
 8000d0c:	79bb      	ldrb	r3, [r7, #6]
 8000d0e:	2b0a      	cmp	r3, #10
 8000d10:	d105      	bne.n	8000d1e <main+0xce>
 8000d12:	f7ff ff63 	bl	8000bdc <start_timer>
 8000d16:	483a      	ldr	r0, [pc, #232]	@ (8000e00 <main+0x1b0>)
 8000d18:	f000 fd1c 	bl	8001754 <UART_Transmit>
 8000d1c:	e02a      	b.n	8000d74 <main+0x124>
          else if (code == 6) { stop_timer(); UART_Transmit((uint8_t*)"TIMER: STOP\r\n"); }
 8000d1e:	79bb      	ldrb	r3, [r7, #6]
 8000d20:	2b06      	cmp	r3, #6
 8000d22:	d105      	bne.n	8000d30 <main+0xe0>
 8000d24:	f7ff ff72 	bl	8000c0c <stop_timer>
 8000d28:	4836      	ldr	r0, [pc, #216]	@ (8000e04 <main+0x1b4>)
 8000d2a:	f000 fd13 	bl	8001754 <UART_Transmit>
 8000d2e:	e021      	b.n	8000d74 <main+0x124>
          else if (code == 8) { t_hours = t_mins = t_secs = 0; UART_Transmit((uint8_t*)"TIMER: CLEAR\r\n"); }
 8000d30:	79bb      	ldrb	r3, [r7, #6]
 8000d32:	2b08      	cmp	r3, #8
 8000d34:	d11e      	bne.n	8000d74 <main+0x124>
 8000d36:	4b34      	ldr	r3, [pc, #208]	@ (8000e08 <main+0x1b8>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	601a      	str	r2, [r3, #0]
 8000d3c:	4b32      	ldr	r3, [pc, #200]	@ (8000e08 <main+0x1b8>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a32      	ldr	r2, [pc, #200]	@ (8000e0c <main+0x1bc>)
 8000d42:	6013      	str	r3, [r2, #0]
 8000d44:	4b31      	ldr	r3, [pc, #196]	@ (8000e0c <main+0x1bc>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a31      	ldr	r2, [pc, #196]	@ (8000e10 <main+0x1c0>)
 8000d4a:	6013      	str	r3, [r2, #0]
 8000d4c:	4831      	ldr	r0, [pc, #196]	@ (8000e14 <main+0x1c4>)
 8000d4e:	f000 fd01 	bl	8001754 <UART_Transmit>
 8000d52:	e00f      	b.n	8000d74 <main+0x124>
        } else if (code <= 10) {
 8000d54:	79bb      	ldrb	r3, [r7, #6]
 8000d56:	2b0a      	cmp	r3, #10
 8000d58:	d80c      	bhi.n	8000d74 <main+0x124>
          uint8_t digit = (uint8_t)(keymap[code] - '0');
 8000d5a:	79bb      	ldrb	r3, [r7, #6]
 8000d5c:	4a2e      	ldr	r2, [pc, #184]	@ (8000e18 <main+0x1c8>)
 8000d5e:	5cd3      	ldrb	r3, [r2, r3]
 8000d60:	3b30      	subs	r3, #48	@ 0x30
 8000d62:	717b      	strb	r3, [r7, #5]
          inc_field(selection, digit);
 8000d64:	797a      	ldrb	r2, [r7, #5]
 8000d66:	79fb      	ldrb	r3, [r7, #7]
 8000d68:	4611      	mov	r1, r2
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff fea6 	bl	8000abc <inc_field>
          normalize_time();
 8000d70:	f7ff ff12 	bl	8000b98 <normalize_time>
        }
      }
    }

    /* Проверяем, не истекло ли время показа справки */
    if (show_help && (HAL_GetTick() - help_start_time >= HELP_DISPLAY_TIME_MS)) {
 8000d74:	4b21      	ldr	r3, [pc, #132]	@ (8000dfc <main+0x1ac>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d00c      	beq.n	8000d96 <main+0x146>
 8000d7c:	f000 ff52 	bl	8001c24 <HAL_GetTick>
 8000d80:	4602      	mov	r2, r0
 8000d82:	4b26      	ldr	r3, [pc, #152]	@ (8000e1c <main+0x1cc>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	1ad3      	subs	r3, r2, r3
 8000d88:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d902      	bls.n	8000d96 <main+0x146>
      show_help = 0;
 8000d90:	4b1a      	ldr	r3, [pc, #104]	@ (8000dfc <main+0x1ac>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	701a      	strb	r2, [r3, #0]
    }

    if (timer_running && !show_help) {
 8000d96:	4b18      	ldr	r3, [pc, #96]	@ (8000df8 <main+0x1a8>)
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d017      	beq.n	8000dce <main+0x17e>
 8000d9e:	4b17      	ldr	r3, [pc, #92]	@ (8000dfc <main+0x1ac>)
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d113      	bne.n	8000dce <main+0x17e>
      Tick_Timer_1Hz();
 8000da6:	f000 f9c1 	bl	800112c <Tick_Timer_1Hz>
      if (Is_Zero() && !already_rang) {
 8000daa:	f000 fa07 	bl	80011bc <Is_Zero>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d00c      	beq.n	8000dce <main+0x17e>
 8000db4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e20 <main+0x1d0>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d108      	bne.n	8000dce <main+0x17e>
        already_rang = 1;
 8000dbc:	4b18      	ldr	r3, [pc, #96]	@ (8000e20 <main+0x1d0>)
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	701a      	strb	r2, [r3, #0]
        stop_timer();
 8000dc2:	f7ff ff23 	bl	8000c0c <stop_timer>
        Play_End_Melody();
 8000dc6:	f000 fa17 	bl	80011f8 <Play_End_Melody>
        Play_484Hz_Tone();
 8000dca:	f000 fa23 	bl	8001214 <Play_484Hz_Tone>
      }
    }

    /* Отрисовка экрана */
    if (show_help) {
 8000dce:	4b0b      	ldr	r3, [pc, #44]	@ (8000dfc <main+0x1ac>)
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d002      	beq.n	8000ddc <main+0x18c>
      Draw_Help_Screen();
 8000dd6:	f000 f885 	bl	8000ee4 <Draw_Help_Screen>
 8000dda:	e003      	b.n	8000de4 <main+0x194>
    } else {
      Draw_Screen(selection);
 8000ddc:	79fb      	ldrb	r3, [r7, #7]
 8000dde:	4618      	mov	r0, r3
 8000de0:	f000 f8d2 	bl	8000f88 <Draw_Screen>
    }

    oled_UpdateScreen();
 8000de4:	f000 fb16 	bl	8001414 <oled_UpdateScreen>

    /* Небольшая задержка для уменьшения нагрузки на процессор */
    HAL_Delay(10);
 8000de8:	200a      	movs	r0, #10
 8000dea:	f000 ff27 	bl	8001c3c <HAL_Delay>
  {
 8000dee:	e74a      	b.n	8000c86 <main+0x36>
 8000df0:	08005898 	.word	0x08005898
 8000df4:	2000004c 	.word	0x2000004c
 8000df8:	20000124 	.word	0x20000124
 8000dfc:	2000012d 	.word	0x2000012d
 8000e00:	080058b4 	.word	0x080058b4
 8000e04:	080058c4 	.word	0x080058c4
 8000e08:	20000008 	.word	0x20000008
 8000e0c:	20000120 	.word	0x20000120
 8000e10:	2000011c 	.word	0x2000011c
 8000e14:	080058d4 	.word	0x080058d4
 8000e18:	080060d4 	.word	0x080060d4
 8000e1c:	20000130 	.word	0x20000130
 8000e20:	2000012c 	.word	0x2000012c

08000e24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b094      	sub	sp, #80	@ 0x50
 8000e28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e2a:	f107 0320 	add.w	r3, r7, #32
 8000e2e:	2230      	movs	r2, #48	@ 0x30
 8000e30:	2100      	movs	r1, #0
 8000e32:	4618      	mov	r0, r3
 8000e34:	f004 f85c 	bl	8004ef0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e38:	f107 030c 	add.w	r3, r7, #12
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]
 8000e40:	605a      	str	r2, [r3, #4]
 8000e42:	609a      	str	r2, [r3, #8]
 8000e44:	60da      	str	r2, [r3, #12]
 8000e46:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000e48:	2300      	movs	r3, #0
 8000e4a:	60bb      	str	r3, [r7, #8]
 8000e4c:	4b23      	ldr	r3, [pc, #140]	@ (8000edc <SystemClock_Config+0xb8>)
 8000e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e50:	4a22      	ldr	r2, [pc, #136]	@ (8000edc <SystemClock_Config+0xb8>)
 8000e52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e56:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e58:	4b20      	ldr	r3, [pc, #128]	@ (8000edc <SystemClock_Config+0xb8>)
 8000e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e60:	60bb      	str	r3, [r7, #8]
 8000e62:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000e64:	2300      	movs	r3, #0
 8000e66:	607b      	str	r3, [r7, #4]
 8000e68:	4b1d      	ldr	r3, [pc, #116]	@ (8000ee0 <SystemClock_Config+0xbc>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000e70:	4a1b      	ldr	r2, [pc, #108]	@ (8000ee0 <SystemClock_Config+0xbc>)
 8000e72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e76:	6013      	str	r3, [r2, #0]
 8000e78:	4b19      	ldr	r3, [pc, #100]	@ (8000ee0 <SystemClock_Config+0xbc>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e80:	607b      	str	r3, [r7, #4]
 8000e82:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e84:	2302      	movs	r3, #2
 8000e86:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e88:	2301      	movs	r3, #1
 8000e8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e8c:	2310      	movs	r3, #16
 8000e8e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e90:	2300      	movs	r3, #0
 8000e92:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { Error_Handler(); }
 8000e94:	f107 0320 	add.w	r3, r7, #32
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f002 fa25 	bl	80032e8 <HAL_RCC_OscConfig>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <SystemClock_Config+0x84>
 8000ea4:	f000 fa08 	bl	80012b8 <Error_Handler>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ea8:	230f      	movs	r3, #15
 8000eaa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSI;
 8000eac:	2300      	movs	r3, #0
 8000eae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	61fb      	str	r3, [r7, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) { Error_Handler(); }
 8000ebc:	f107 030c 	add.w	r3, r7, #12
 8000ec0:	2100      	movs	r1, #0
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f002 fc88 	bl	80037d8 <HAL_RCC_ClockConfig>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <SystemClock_Config+0xae>
 8000ece:	f000 f9f3 	bl	80012b8 <Error_Handler>
}
 8000ed2:	bf00      	nop
 8000ed4:	3750      	adds	r7, #80	@ 0x50
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	40023800 	.word	0x40023800
 8000ee0:	40007000 	.word	0x40007000

08000ee4 <Draw_Help_Screen>:

/* USER CODE BEGIN 4 */
/* Функция для отрисовки экрана справки */
static void Draw_Help_Screen(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  oled_Fill(Black);
 8000ee8:	2000      	movs	r0, #0
 8000eea:	f000 fa6f 	bl	80013cc <oled_Fill>

  /* Заголовок - используем существующий шрифт Font_7x10 */
  oled_SetCursor(0, 0);
 8000eee:	2100      	movs	r1, #0
 8000ef0:	2000      	movs	r0, #0
 8000ef2:	f000 fbc5 	bl	8001680 <oled_SetCursor>
  oled_WriteString("=== help ===", Font_7x10, White);
 8000ef6:	4a1d      	ldr	r2, [pc, #116]	@ (8000f6c <Draw_Help_Screen+0x88>)
 8000ef8:	2301      	movs	r3, #1
 8000efa:	ca06      	ldmia	r2, {r1, r2}
 8000efc:	481c      	ldr	r0, [pc, #112]	@ (8000f70 <Draw_Help_Screen+0x8c>)
 8000efe:	f000 fb99 	bl	8001634 <oled_WriteString>

  /* Основные команды */
  oled_SetCursor(0, 12);
 8000f02:	210c      	movs	r1, #12
 8000f04:	2000      	movs	r0, #0
 8000f06:	f000 fbbb 	bl	8001680 <oled_SetCursor>
  oled_WriteString("< >: navigation", Font_7x10, White);
 8000f0a:	4a18      	ldr	r2, [pc, #96]	@ (8000f6c <Draw_Help_Screen+0x88>)
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	ca06      	ldmia	r2, {r1, r2}
 8000f10:	4818      	ldr	r0, [pc, #96]	@ (8000f74 <Draw_Help_Screen+0x90>)
 8000f12:	f000 fb8f 	bl	8001634 <oled_WriteString>

  oled_SetCursor(0, 24);
 8000f16:	2118      	movs	r1, #24
 8000f18:	2000      	movs	r0, #0
 8000f1a:	f000 fbb1 	bl	8001680 <oled_SetCursor>
  oled_WriteString("0-9: nums", Font_7x10, White);
 8000f1e:	4a13      	ldr	r2, [pc, #76]	@ (8000f6c <Draw_Help_Screen+0x88>)
 8000f20:	2301      	movs	r3, #1
 8000f22:	ca06      	ldmia	r2, {r1, r2}
 8000f24:	4814      	ldr	r0, [pc, #80]	@ (8000f78 <Draw_Help_Screen+0x94>)
 8000f26:	f000 fb85 	bl	8001634 <oled_WriteString>

  oled_SetCursor(0, 36);
 8000f2a:	2124      	movs	r1, #36	@ 0x24
 8000f2c:	2000      	movs	r0, #0
 8000f2e:	f000 fba7 	bl	8001680 <oled_SetCursor>
  oled_WriteString("in RUN:", Font_7x10, White);
 8000f32:	4a0e      	ldr	r2, [pc, #56]	@ (8000f6c <Draw_Help_Screen+0x88>)
 8000f34:	2301      	movs	r3, #1
 8000f36:	ca06      	ldmia	r2, {r1, r2}
 8000f38:	4810      	ldr	r0, [pc, #64]	@ (8000f7c <Draw_Help_Screen+0x98>)
 8000f3a:	f000 fb7b 	bl	8001634 <oled_WriteString>

  oled_SetCursor(0, 48);
 8000f3e:	2130      	movs	r1, #48	@ 0x30
 8000f40:	2000      	movs	r0, #0
 8000f42:	f000 fb9d 	bl	8001680 <oled_SetCursor>
  oled_WriteString("0=start 6=stop", Font_7x10, White);
 8000f46:	4a09      	ldr	r2, [pc, #36]	@ (8000f6c <Draw_Help_Screen+0x88>)
 8000f48:	2301      	movs	r3, #1
 8000f4a:	ca06      	ldmia	r2, {r1, r2}
 8000f4c:	480c      	ldr	r0, [pc, #48]	@ (8000f80 <Draw_Help_Screen+0x9c>)
 8000f4e:	f000 fb71 	bl	8001634 <oled_WriteString>

  oled_SetCursor(0, 60);
 8000f52:	213c      	movs	r1, #60	@ 0x3c
 8000f54:	2000      	movs	r0, #0
 8000f56:	f000 fb93 	bl	8001680 <oled_SetCursor>
  oled_WriteString("8=reset", Font_7x10, White);
 8000f5a:	4a04      	ldr	r2, [pc, #16]	@ (8000f6c <Draw_Help_Screen+0x88>)
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	ca06      	ldmia	r2, {r1, r2}
 8000f60:	4808      	ldr	r0, [pc, #32]	@ (8000f84 <Draw_Help_Screen+0xa0>)
 8000f62:	f000 fb67 	bl	8001634 <oled_WriteString>
}
 8000f66:	bf00      	nop
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	20000000 	.word	0x20000000
 8000f70:	080058e4 	.word	0x080058e4
 8000f74:	080058f4 	.word	0x080058f4
 8000f78:	08005904 	.word	0x08005904
 8000f7c:	08005910 	.word	0x08005910
 8000f80:	08005918 	.word	0x08005918
 8000f84:	08005928 	.word	0x08005928

08000f88 <Draw_Screen>:

static void Draw_Screen(uint8_t selection)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b08c      	sub	sp, #48	@ 0x30
 8000f8c:	af02      	add	r7, sp, #8
 8000f8e:	4603      	mov	r3, r0
 8000f90:	71fb      	strb	r3, [r7, #7]
  char buf[16];
  oled_Fill(Black);
 8000f92:	2000      	movs	r0, #0
 8000f94:	f000 fa1a 	bl	80013cc <oled_Fill>

  oled_SetCursor(0, 0);
 8000f98:	2100      	movs	r1, #0
 8000f9a:	2000      	movs	r0, #0
 8000f9c:	f000 fb70 	bl	8001680 <oled_SetCursor>
  oled_WriteString("HH:", Font_7x10, White);
 8000fa0:	4a55      	ldr	r2, [pc, #340]	@ (80010f8 <Draw_Screen+0x170>)
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	ca06      	ldmia	r2, {r1, r2}
 8000fa6:	4855      	ldr	r0, [pc, #340]	@ (80010fc <Draw_Screen+0x174>)
 8000fa8:	f000 fb44 	bl	8001634 <oled_WriteString>
  snprintf(buf, sizeof(buf), "%02lu", (unsigned long)t_hours);
 8000fac:	4b54      	ldr	r3, [pc, #336]	@ (8001100 <Draw_Screen+0x178>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f107 0018 	add.w	r0, r7, #24
 8000fb4:	4a53      	ldr	r2, [pc, #332]	@ (8001104 <Draw_Screen+0x17c>)
 8000fb6:	2110      	movs	r1, #16
 8000fb8:	f003 ff64 	bl	8004e84 <sniprintf>
  oled_WriteString(buf, Font_7x10, White);
 8000fbc:	4a4e      	ldr	r2, [pc, #312]	@ (80010f8 <Draw_Screen+0x170>)
 8000fbe:	f107 0018 	add.w	r0, r7, #24
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	ca06      	ldmia	r2, {r1, r2}
 8000fc6:	f000 fb35 	bl	8001634 <oled_WriteString>

  oled_SetCursor(0, 12);
 8000fca:	210c      	movs	r1, #12
 8000fcc:	2000      	movs	r0, #0
 8000fce:	f000 fb57 	bl	8001680 <oled_SetCursor>
  oled_WriteString("MM:", Font_7x10, White);
 8000fd2:	4a49      	ldr	r2, [pc, #292]	@ (80010f8 <Draw_Screen+0x170>)
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	ca06      	ldmia	r2, {r1, r2}
 8000fd8:	484b      	ldr	r0, [pc, #300]	@ (8001108 <Draw_Screen+0x180>)
 8000fda:	f000 fb2b 	bl	8001634 <oled_WriteString>
  snprintf(buf, sizeof(buf), "%02lu", (unsigned long)t_mins);
 8000fde:	4b4b      	ldr	r3, [pc, #300]	@ (800110c <Draw_Screen+0x184>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f107 0018 	add.w	r0, r7, #24
 8000fe6:	4a47      	ldr	r2, [pc, #284]	@ (8001104 <Draw_Screen+0x17c>)
 8000fe8:	2110      	movs	r1, #16
 8000fea:	f003 ff4b 	bl	8004e84 <sniprintf>
  oled_WriteString(buf, Font_7x10, White);
 8000fee:	4a42      	ldr	r2, [pc, #264]	@ (80010f8 <Draw_Screen+0x170>)
 8000ff0:	f107 0018 	add.w	r0, r7, #24
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	ca06      	ldmia	r2, {r1, r2}
 8000ff8:	f000 fb1c 	bl	8001634 <oled_WriteString>

  oled_SetCursor(0, 24);
 8000ffc:	2118      	movs	r1, #24
 8000ffe:	2000      	movs	r0, #0
 8001000:	f000 fb3e 	bl	8001680 <oled_SetCursor>
  oled_WriteString("SS:", Font_7x10, White);
 8001004:	4a3c      	ldr	r2, [pc, #240]	@ (80010f8 <Draw_Screen+0x170>)
 8001006:	2301      	movs	r3, #1
 8001008:	ca06      	ldmia	r2, {r1, r2}
 800100a:	4841      	ldr	r0, [pc, #260]	@ (8001110 <Draw_Screen+0x188>)
 800100c:	f000 fb12 	bl	8001634 <oled_WriteString>
  snprintf(buf, sizeof(buf), "%02lu", (unsigned long)t_secs);
 8001010:	4b40      	ldr	r3, [pc, #256]	@ (8001114 <Draw_Screen+0x18c>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f107 0018 	add.w	r0, r7, #24
 8001018:	4a3a      	ldr	r2, [pc, #232]	@ (8001104 <Draw_Screen+0x17c>)
 800101a:	2110      	movs	r1, #16
 800101c:	f003 ff32 	bl	8004e84 <sniprintf>
  oled_WriteString(buf, Font_7x10, White);
 8001020:	4a35      	ldr	r2, [pc, #212]	@ (80010f8 <Draw_Screen+0x170>)
 8001022:	f107 0018 	add.w	r0, r7, #24
 8001026:	2301      	movs	r3, #1
 8001028:	ca06      	ldmia	r2, {r1, r2}
 800102a:	f000 fb03 	bl	8001634 <oled_WriteString>

  switch (selection) {
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	2b03      	cmp	r3, #3
 8001032:	d81f      	bhi.n	8001074 <Draw_Screen+0xec>
 8001034:	a201      	add	r2, pc, #4	@ (adr r2, 800103c <Draw_Screen+0xb4>)
 8001036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800103a:	bf00      	nop
 800103c:	0800104d 	.word	0x0800104d
 8001040:	08001057 	.word	0x08001057
 8001044:	08001061 	.word	0x08001061
 8001048:	0800106b 	.word	0x0800106b
    case 0: oled_SetCursor(58, 0);  break;
 800104c:	2100      	movs	r1, #0
 800104e:	203a      	movs	r0, #58	@ 0x3a
 8001050:	f000 fb16 	bl	8001680 <oled_SetCursor>
 8001054:	e00e      	b.n	8001074 <Draw_Screen+0xec>
    case 1: oled_SetCursor(58, 12); break;
 8001056:	210c      	movs	r1, #12
 8001058:	203a      	movs	r0, #58	@ 0x3a
 800105a:	f000 fb11 	bl	8001680 <oled_SetCursor>
 800105e:	e009      	b.n	8001074 <Draw_Screen+0xec>
    case 2: oled_SetCursor(58, 24); break;
 8001060:	2118      	movs	r1, #24
 8001062:	203a      	movs	r0, #58	@ 0x3a
 8001064:	f000 fb0c 	bl	8001680 <oled_SetCursor>
 8001068:	e004      	b.n	8001074 <Draw_Screen+0xec>
    case 3: oled_SetCursor(58, 36); break;
 800106a:	2124      	movs	r1, #36	@ 0x24
 800106c:	203a      	movs	r0, #58	@ 0x3a
 800106e:	f000 fb07 	bl	8001680 <oled_SetCursor>
 8001072:	bf00      	nop
  }
  oled_WriteChar('<', Font_7x10, White);
 8001074:	4a20      	ldr	r2, [pc, #128]	@ (80010f8 <Draw_Screen+0x170>)
 8001076:	2301      	movs	r3, #1
 8001078:	ca06      	ldmia	r2, {r1, r2}
 800107a:	203c      	movs	r0, #60	@ 0x3c
 800107c:	f000 fa5a 	bl	8001534 <oled_WriteChar>

  oled_SetCursor(0, 36);
 8001080:	2124      	movs	r1, #36	@ 0x24
 8001082:	2000      	movs	r0, #0
 8001084:	f000 fafc 	bl	8001680 <oled_SetCursor>
  oled_WriteString("RUN: ", Font_7x10, White);
 8001088:	4a1b      	ldr	r2, [pc, #108]	@ (80010f8 <Draw_Screen+0x170>)
 800108a:	2301      	movs	r3, #1
 800108c:	ca06      	ldmia	r2, {r1, r2}
 800108e:	4822      	ldr	r0, [pc, #136]	@ (8001118 <Draw_Screen+0x190>)
 8001090:	f000 fad0 	bl	8001634 <oled_WriteString>
  oled_WriteString(timer_running ? "ON" : "OFF", Font_7x10, White);
 8001094:	4b21      	ldr	r3, [pc, #132]	@ (800111c <Draw_Screen+0x194>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <Draw_Screen+0x118>
 800109c:	4820      	ldr	r0, [pc, #128]	@ (8001120 <Draw_Screen+0x198>)
 800109e:	e000      	b.n	80010a2 <Draw_Screen+0x11a>
 80010a0:	4820      	ldr	r0, [pc, #128]	@ (8001124 <Draw_Screen+0x19c>)
 80010a2:	4a15      	ldr	r2, [pc, #84]	@ (80010f8 <Draw_Screen+0x170>)
 80010a4:	2301      	movs	r3, #1
 80010a6:	ca06      	ldmia	r2, {r1, r2}
 80010a8:	f000 fac4 	bl	8001634 <oled_WriteString>

  char tline[16];
  format_hhmmss(tline, sizeof(tline), t_hours, t_mins, t_secs);
 80010ac:	4b14      	ldr	r3, [pc, #80]	@ (8001100 <Draw_Screen+0x178>)
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	4b16      	ldr	r3, [pc, #88]	@ (800110c <Draw_Screen+0x184>)
 80010b2:	6819      	ldr	r1, [r3, #0]
 80010b4:	4b17      	ldr	r3, [pc, #92]	@ (8001114 <Draw_Screen+0x18c>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f107 0008 	add.w	r0, r7, #8
 80010bc:	9300      	str	r3, [sp, #0]
 80010be:	460b      	mov	r3, r1
 80010c0:	2110      	movs	r1, #16
 80010c2:	f7ff fce3 	bl	8000a8c <format_hhmmss>
  oled_SetCursor(0, 48);
 80010c6:	2130      	movs	r1, #48	@ 0x30
 80010c8:	2000      	movs	r0, #0
 80010ca:	f000 fad9 	bl	8001680 <oled_SetCursor>
  oled_WriteString(tline, Font_7x10, White);
 80010ce:	4a0a      	ldr	r2, [pc, #40]	@ (80010f8 <Draw_Screen+0x170>)
 80010d0:	f107 0008 	add.w	r0, r7, #8
 80010d4:	2301      	movs	r3, #1
 80010d6:	ca06      	ldmia	r2, {r1, r2}
 80010d8:	f000 faac 	bl	8001634 <oled_WriteString>

  /* Индикация справки внизу экрана */
  oled_SetCursor(0, 60);
 80010dc:	213c      	movs	r1, #60	@ 0x3c
 80010de:	2000      	movs	r0, #0
 80010e0:	f000 face 	bl	8001680 <oled_SetCursor>
  oled_WriteString("7=Справка", Font_7x10, White); /* Изменено на Font_7x10 */
 80010e4:	4a04      	ldr	r2, [pc, #16]	@ (80010f8 <Draw_Screen+0x170>)
 80010e6:	2301      	movs	r3, #1
 80010e8:	ca06      	ldmia	r2, {r1, r2}
 80010ea:	480f      	ldr	r0, [pc, #60]	@ (8001128 <Draw_Screen+0x1a0>)
 80010ec:	f000 faa2 	bl	8001634 <oled_WriteString>
}
 80010f0:	bf00      	nop
 80010f2:	3728      	adds	r7, #40	@ 0x28
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	20000000 	.word	0x20000000
 80010fc:	08005930 	.word	0x08005930
 8001100:	2000011c 	.word	0x2000011c
 8001104:	08005934 	.word	0x08005934
 8001108:	0800593c 	.word	0x0800593c
 800110c:	20000120 	.word	0x20000120
 8001110:	08005940 	.word	0x08005940
 8001114:	20000008 	.word	0x20000008
 8001118:	08005944 	.word	0x08005944
 800111c:	20000124 	.word	0x20000124
 8001120:	0800594c 	.word	0x0800594c
 8001124:	08005950 	.word	0x08005950
 8001128:	08005954 	.word	0x08005954

0800112c <Tick_Timer_1Hz>:

static void Tick_Timer_1Hz(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
  uint32_t now = HAL_GetTick();
 8001132:	f000 fd77 	bl	8001c24 <HAL_GetTick>
 8001136:	6078      	str	r0, [r7, #4]
  if ((now - last_tick_ms) >= 1000U) {
 8001138:	4b1c      	ldr	r3, [pc, #112]	@ (80011ac <Tick_Timer_1Hz+0x80>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	687a      	ldr	r2, [r7, #4]
 800113e:	1ad3      	subs	r3, r2, r3
 8001140:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001144:	d32d      	bcc.n	80011a2 <Tick_Timer_1Hz+0x76>
    last_tick_ms += 1000U;
 8001146:	4b19      	ldr	r3, [pc, #100]	@ (80011ac <Tick_Timer_1Hz+0x80>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800114e:	4a17      	ldr	r2, [pc, #92]	@ (80011ac <Tick_Timer_1Hz+0x80>)
 8001150:	6013      	str	r3, [r2, #0]
    if (!Is_Zero()) {
 8001152:	f000 f833 	bl	80011bc <Is_Zero>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d122      	bne.n	80011a2 <Tick_Timer_1Hz+0x76>
      if (t_secs > 0) t_secs--;
 800115c:	4b14      	ldr	r3, [pc, #80]	@ (80011b0 <Tick_Timer_1Hz+0x84>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d005      	beq.n	8001170 <Tick_Timer_1Hz+0x44>
 8001164:	4b12      	ldr	r3, [pc, #72]	@ (80011b0 <Tick_Timer_1Hz+0x84>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	3b01      	subs	r3, #1
 800116a:	4a11      	ldr	r2, [pc, #68]	@ (80011b0 <Tick_Timer_1Hz+0x84>)
 800116c:	6013      	str	r3, [r2, #0]
          if (t_hours > 0) t_hours--;
        }
      }
    }
  }
}
 800116e:	e018      	b.n	80011a2 <Tick_Timer_1Hz+0x76>
        t_secs = 59;
 8001170:	4b0f      	ldr	r3, [pc, #60]	@ (80011b0 <Tick_Timer_1Hz+0x84>)
 8001172:	223b      	movs	r2, #59	@ 0x3b
 8001174:	601a      	str	r2, [r3, #0]
        if (t_mins > 0) t_mins--;
 8001176:	4b0f      	ldr	r3, [pc, #60]	@ (80011b4 <Tick_Timer_1Hz+0x88>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d005      	beq.n	800118a <Tick_Timer_1Hz+0x5e>
 800117e:	4b0d      	ldr	r3, [pc, #52]	@ (80011b4 <Tick_Timer_1Hz+0x88>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	3b01      	subs	r3, #1
 8001184:	4a0b      	ldr	r2, [pc, #44]	@ (80011b4 <Tick_Timer_1Hz+0x88>)
 8001186:	6013      	str	r3, [r2, #0]
}
 8001188:	e00b      	b.n	80011a2 <Tick_Timer_1Hz+0x76>
          t_mins = 59;
 800118a:	4b0a      	ldr	r3, [pc, #40]	@ (80011b4 <Tick_Timer_1Hz+0x88>)
 800118c:	223b      	movs	r2, #59	@ 0x3b
 800118e:	601a      	str	r2, [r3, #0]
          if (t_hours > 0) t_hours--;
 8001190:	4b09      	ldr	r3, [pc, #36]	@ (80011b8 <Tick_Timer_1Hz+0x8c>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d004      	beq.n	80011a2 <Tick_Timer_1Hz+0x76>
 8001198:	4b07      	ldr	r3, [pc, #28]	@ (80011b8 <Tick_Timer_1Hz+0x8c>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	3b01      	subs	r3, #1
 800119e:	4a06      	ldr	r2, [pc, #24]	@ (80011b8 <Tick_Timer_1Hz+0x8c>)
 80011a0:	6013      	str	r3, [r2, #0]
}
 80011a2:	bf00      	nop
 80011a4:	3708      	adds	r7, #8
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	20000128 	.word	0x20000128
 80011b0:	20000008 	.word	0x20000008
 80011b4:	20000120 	.word	0x20000120
 80011b8:	2000011c 	.word	0x2000011c

080011bc <Is_Zero>:

static uint8_t Is_Zero(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  return (t_hours == 0 && t_mins == 0 && t_secs == 0);
 80011c0:	4b0a      	ldr	r3, [pc, #40]	@ (80011ec <Is_Zero+0x30>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d109      	bne.n	80011dc <Is_Zero+0x20>
 80011c8:	4b09      	ldr	r3, [pc, #36]	@ (80011f0 <Is_Zero+0x34>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d105      	bne.n	80011dc <Is_Zero+0x20>
 80011d0:	4b08      	ldr	r3, [pc, #32]	@ (80011f4 <Is_Zero+0x38>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d101      	bne.n	80011dc <Is_Zero+0x20>
 80011d8:	2301      	movs	r3, #1
 80011da:	e000      	b.n	80011de <Is_Zero+0x22>
 80011dc:	2300      	movs	r3, #0
 80011de:	b2db      	uxtb	r3, r3
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	2000011c 	.word	0x2000011c
 80011f0:	20000120 	.word	0x20000120
 80011f4:	20000008 	.word	0x20000008

080011f8 <Play_End_Melody>:

static void Play_End_Melody(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  Buzzer_Play(end_melody, end_delays, sizeof(end_melody)/sizeof(end_melody[0]));
 80011fc:	2208      	movs	r2, #8
 80011fe:	4903      	ldr	r1, [pc, #12]	@ (800120c <Play_End_Melody+0x14>)
 8001200:	4803      	ldr	r0, [pc, #12]	@ (8001210 <Play_End_Melody+0x18>)
 8001202:	f7ff fa3b 	bl	800067c <Buzzer_Play>
}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	2000002c 	.word	0x2000002c
 8001210:	2000000c 	.word	0x2000000c

08001214 <Play_484Hz_Tone>:

static void Play_484Hz_Tone(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  Buzzer_Set_Freq(484);
 8001218:	f44f 70f2 	mov.w	r0, #484	@ 0x1e4
 800121c:	f7ff f9de 	bl	80005dc <Buzzer_Set_Freq>
  Buzzer_Set_Volume(BUZZER_VOLUME_MAX);
 8001220:	200a      	movs	r0, #10
 8001222:	f7ff fa13 	bl	800064c <Buzzer_Set_Volume>
  HAL_Delay(800);
 8001226:	f44f 7048 	mov.w	r0, #800	@ 0x320
 800122a:	f000 fd07 	bl	8001c3c <HAL_Delay>
  Buzzer_Set_Volume(BUZZER_VOLUME_MUTE);
 800122e:	2000      	movs	r0, #0
 8001230:	f7ff fa0c 	bl	800064c <Buzzer_Set_Volume>
}
 8001234:	bf00      	nop
 8001236:	bd80      	pop	{r7, pc}

08001238 <Get_KeyCode>:
/* -------	----------------------------- */

uint8_t Get_KeyCode(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
  const uint8_t row_constants[4] = {ROW1, ROW2, ROW3, ROW4};
 800123e:	4b1d      	ldr	r3, [pc, #116]	@ (80012b4 <Get_KeyCode+0x7c>)
 8001240:	603b      	str	r3, [r7, #0]
  for (uint8_t row = 0; row < 4; row++) {
 8001242:	2300      	movs	r3, #0
 8001244:	71fb      	strb	r3, [r7, #7]
 8001246:	e02d      	b.n	80012a4 <Get_KeyCode+0x6c>
    uint8_t col_code = Check_Row(row_constants[row]);
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	3308      	adds	r3, #8
 800124c:	443b      	add	r3, r7
 800124e:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff fb58 	bl	8000908 <Check_Row>
 8001258:	4603      	mov	r3, r0
 800125a:	717b      	strb	r3, [r7, #5]
    if (col_code != 0x00) {
 800125c:	797b      	ldrb	r3, [r7, #5]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d01d      	beq.n	800129e <Get_KeyCode+0x66>
      uint8_t col;
      switch (col_code) { case 0x01: col = 2; break; case 0x02: col = 1; break; case 0x04: col = 0; break; default: return 0xFF; }
 8001262:	797b      	ldrb	r3, [r7, #5]
 8001264:	2b04      	cmp	r3, #4
 8001266:	d00c      	beq.n	8001282 <Get_KeyCode+0x4a>
 8001268:	2b04      	cmp	r3, #4
 800126a:	dc0d      	bgt.n	8001288 <Get_KeyCode+0x50>
 800126c:	2b01      	cmp	r3, #1
 800126e:	d002      	beq.n	8001276 <Get_KeyCode+0x3e>
 8001270:	2b02      	cmp	r3, #2
 8001272:	d003      	beq.n	800127c <Get_KeyCode+0x44>
 8001274:	e008      	b.n	8001288 <Get_KeyCode+0x50>
 8001276:	2302      	movs	r3, #2
 8001278:	71bb      	strb	r3, [r7, #6]
 800127a:	e007      	b.n	800128c <Get_KeyCode+0x54>
 800127c:	2301      	movs	r3, #1
 800127e:	71bb      	strb	r3, [r7, #6]
 8001280:	e004      	b.n	800128c <Get_KeyCode+0x54>
 8001282:	2300      	movs	r3, #0
 8001284:	71bb      	strb	r3, [r7, #6]
 8001286:	e001      	b.n	800128c <Get_KeyCode+0x54>
 8001288:	23ff      	movs	r3, #255	@ 0xff
 800128a:	e00f      	b.n	80012ac <Get_KeyCode+0x74>
      return (uint8_t)(row * 3 + col);
 800128c:	79fb      	ldrb	r3, [r7, #7]
 800128e:	461a      	mov	r2, r3
 8001290:	0052      	lsls	r2, r2, #1
 8001292:	4413      	add	r3, r2
 8001294:	b2da      	uxtb	r2, r3
 8001296:	79bb      	ldrb	r3, [r7, #6]
 8001298:	4413      	add	r3, r2
 800129a:	b2db      	uxtb	r3, r3
 800129c:	e006      	b.n	80012ac <Get_KeyCode+0x74>
  for (uint8_t row = 0; row < 4; row++) {
 800129e:	79fb      	ldrb	r3, [r7, #7]
 80012a0:	3301      	adds	r3, #1
 80012a2:	71fb      	strb	r3, [r7, #7]
 80012a4:	79fb      	ldrb	r3, [r7, #7]
 80012a6:	2b03      	cmp	r3, #3
 80012a8:	d9ce      	bls.n	8001248 <Get_KeyCode+0x10>
    }
  }
  return 0xFF;
 80012aa:	23ff      	movs	r3, #255	@ 0xff
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3708      	adds	r7, #8
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	f7fbfdfe 	.word	0xf7fbfdfe

080012b8 <Error_Handler>:
/* USER CODE END 4 */

void Error_Handler(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012bc:	b672      	cpsid	i
}
 80012be:	bf00      	nop
  __disable_irq();
  while (1) { }
 80012c0:	bf00      	nop
 80012c2:	e7fd      	b.n	80012c0 <Error_Handler+0x8>

080012c4 <oled_WriteCommand>:
static uint8_t OLED_Buffer[1024];

static OLED_t OLED;


static void oled_WriteCommand(uint8_t command) {
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af04      	add	r7, sp, #16
 80012ca:	4603      	mov	r3, r0
 80012cc:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1,OLED_I2C_ADDR,0x00,1,&command,1,10);
 80012ce:	230a      	movs	r3, #10
 80012d0:	9302      	str	r3, [sp, #8]
 80012d2:	2301      	movs	r3, #1
 80012d4:	9301      	str	r3, [sp, #4]
 80012d6:	1dfb      	adds	r3, r7, #7
 80012d8:	9300      	str	r3, [sp, #0]
 80012da:	2301      	movs	r3, #1
 80012dc:	2200      	movs	r2, #0
 80012de:	2178      	movs	r1, #120	@ 0x78
 80012e0:	4803      	ldr	r0, [pc, #12]	@ (80012f0 <oled_WriteCommand+0x2c>)
 80012e2:	f001 f8a5 	bl	8002430 <HAL_I2C_Mem_Write>
}
 80012e6:	bf00      	nop
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	200000c8 	.word	0x200000c8

080012f4 <oled_Init>:


uint8_t oled_Init(void) {
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 80012f8:	2064      	movs	r0, #100	@ 0x64
 80012fa:	f000 fc9f 	bl	8001c3c <HAL_Delay>

	oled_WriteCommand(0xAE);
 80012fe:	20ae      	movs	r0, #174	@ 0xae
 8001300:	f7ff ffe0 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0x20);
 8001304:	2020      	movs	r0, #32
 8001306:	f7ff ffdd 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0x10);
 800130a:	2010      	movs	r0, #16
 800130c:	f7ff ffda 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0xB0);
 8001310:	20b0      	movs	r0, #176	@ 0xb0
 8001312:	f7ff ffd7 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0xC8);
 8001316:	20c8      	movs	r0, #200	@ 0xc8
 8001318:	f7ff ffd4 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0x00);
 800131c:	2000      	movs	r0, #0
 800131e:	f7ff ffd1 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0x10);
 8001322:	2010      	movs	r0, #16
 8001324:	f7ff ffce 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0x40);
 8001328:	2040      	movs	r0, #64	@ 0x40
 800132a:	f7ff ffcb 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0x81);
 800132e:	2081      	movs	r0, #129	@ 0x81
 8001330:	f7ff ffc8 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0xFF);
 8001334:	20ff      	movs	r0, #255	@ 0xff
 8001336:	f7ff ffc5 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0xA1);
 800133a:	20a1      	movs	r0, #161	@ 0xa1
 800133c:	f7ff ffc2 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0xA6);
 8001340:	20a6      	movs	r0, #166	@ 0xa6
 8001342:	f7ff ffbf 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0xA8);
 8001346:	20a8      	movs	r0, #168	@ 0xa8
 8001348:	f7ff ffbc 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0x3F);
 800134c:	203f      	movs	r0, #63	@ 0x3f
 800134e:	f7ff ffb9 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0xA4);
 8001352:	20a4      	movs	r0, #164	@ 0xa4
 8001354:	f7ff ffb6 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0xD3);
 8001358:	20d3      	movs	r0, #211	@ 0xd3
 800135a:	f7ff ffb3 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0x00);
 800135e:	2000      	movs	r0, #0
 8001360:	f7ff ffb0 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0xD5);
 8001364:	20d5      	movs	r0, #213	@ 0xd5
 8001366:	f7ff ffad 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0xF0);
 800136a:	20f0      	movs	r0, #240	@ 0xf0
 800136c:	f7ff ffaa 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0xD9);
 8001370:	20d9      	movs	r0, #217	@ 0xd9
 8001372:	f7ff ffa7 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0x22);
 8001376:	2022      	movs	r0, #34	@ 0x22
 8001378:	f7ff ffa4 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0xDA);
 800137c:	20da      	movs	r0, #218	@ 0xda
 800137e:	f7ff ffa1 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0x12);
 8001382:	2012      	movs	r0, #18
 8001384:	f7ff ff9e 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0xDB);
 8001388:	20db      	movs	r0, #219	@ 0xdb
 800138a:	f7ff ff9b 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0x20);
 800138e:	2020      	movs	r0, #32
 8001390:	f7ff ff98 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0x8D);
 8001394:	208d      	movs	r0, #141	@ 0x8d
 8001396:	f7ff ff95 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0x14);
 800139a:	2014      	movs	r0, #20
 800139c:	f7ff ff92 	bl	80012c4 <oled_WriteCommand>
	oled_WriteCommand(0xAF);
 80013a0:	20af      	movs	r0, #175	@ 0xaf
 80013a2:	f7ff ff8f 	bl	80012c4 <oled_WriteCommand>

	oled_Fill(Black);
 80013a6:	2000      	movs	r0, #0
 80013a8:	f000 f810 	bl	80013cc <oled_Fill>

	oled_UpdateScreen();
 80013ac:	f000 f832 	bl	8001414 <oled_UpdateScreen>

	OLED.CurrentX = 0;
 80013b0:	4b05      	ldr	r3, [pc, #20]	@ (80013c8 <oled_Init+0xd4>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	801a      	strh	r2, [r3, #0]
	OLED.CurrentY = 0;
 80013b6:	4b04      	ldr	r3, [pc, #16]	@ (80013c8 <oled_Init+0xd4>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	805a      	strh	r2, [r3, #2]

	OLED.Initialized = 1;
 80013bc:	4b02      	ldr	r3, [pc, #8]	@ (80013c8 <oled_Init+0xd4>)
 80013be:	2201      	movs	r2, #1
 80013c0:	715a      	strb	r2, [r3, #5]

	return 1;
 80013c2:	2301      	movs	r3, #1
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	20000534 	.word	0x20000534

080013cc <oled_Fill>:

void oled_Fill(OLED_COLOR color) {
 80013cc:	b480      	push	{r7}
 80013ce:	b085      	sub	sp, #20
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	71fb      	strb	r3, [r7, #7]
	uint32_t i;

	for(i = 0; i < sizeof(OLED_Buffer); i++) {
 80013d6:	2300      	movs	r3, #0
 80013d8:	60fb      	str	r3, [r7, #12]
 80013da:	e00d      	b.n	80013f8 <oled_Fill+0x2c>
		OLED_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80013dc:	79fb      	ldrb	r3, [r7, #7]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d101      	bne.n	80013e6 <oled_Fill+0x1a>
 80013e2:	2100      	movs	r1, #0
 80013e4:	e000      	b.n	80013e8 <oled_Fill+0x1c>
 80013e6:	21ff      	movs	r1, #255	@ 0xff
 80013e8:	4a09      	ldr	r2, [pc, #36]	@ (8001410 <oled_Fill+0x44>)
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	4413      	add	r3, r2
 80013ee:	460a      	mov	r2, r1
 80013f0:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < sizeof(OLED_Buffer); i++) {
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	3301      	adds	r3, #1
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013fe:	d3ed      	bcc.n	80013dc <oled_Fill+0x10>
	}
}
 8001400:	bf00      	nop
 8001402:	bf00      	nop
 8001404:	3714      	adds	r7, #20
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	20000134 	.word	0x20000134

08001414 <oled_UpdateScreen>:


void oled_UpdateScreen(void) {
 8001414:	b580      	push	{r7, lr}
 8001416:	b086      	sub	sp, #24
 8001418:	af04      	add	r7, sp, #16
	uint8_t i;

	for (i = 0; i < 8; i++) {
 800141a:	2300      	movs	r3, #0
 800141c:	71fb      	strb	r3, [r7, #7]
 800141e:	e01d      	b.n	800145c <oled_UpdateScreen+0x48>
		oled_WriteCommand(0xB0 + i);
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	3b50      	subs	r3, #80	@ 0x50
 8001424:	b2db      	uxtb	r3, r3
 8001426:	4618      	mov	r0, r3
 8001428:	f7ff ff4c 	bl	80012c4 <oled_WriteCommand>
		oled_WriteCommand(0x00);
 800142c:	2000      	movs	r0, #0
 800142e:	f7ff ff49 	bl	80012c4 <oled_WriteCommand>
		oled_WriteCommand(0x10);
 8001432:	2010      	movs	r0, #16
 8001434:	f7ff ff46 	bl	80012c4 <oled_WriteCommand>

		HAL_I2C_Mem_Write(&hi2c1,OLED_I2C_ADDR,0x40,1,&OLED_Buffer[OLED_WIDTH * i],OLED_WIDTH,100);
 8001438:	79fb      	ldrb	r3, [r7, #7]
 800143a:	01db      	lsls	r3, r3, #7
 800143c:	4a0b      	ldr	r2, [pc, #44]	@ (800146c <oled_UpdateScreen+0x58>)
 800143e:	4413      	add	r3, r2
 8001440:	2264      	movs	r2, #100	@ 0x64
 8001442:	9202      	str	r2, [sp, #8]
 8001444:	2280      	movs	r2, #128	@ 0x80
 8001446:	9201      	str	r2, [sp, #4]
 8001448:	9300      	str	r3, [sp, #0]
 800144a:	2301      	movs	r3, #1
 800144c:	2240      	movs	r2, #64	@ 0x40
 800144e:	2178      	movs	r1, #120	@ 0x78
 8001450:	4807      	ldr	r0, [pc, #28]	@ (8001470 <oled_UpdateScreen+0x5c>)
 8001452:	f000 ffed 	bl	8002430 <HAL_I2C_Mem_Write>
	for (i = 0; i < 8; i++) {
 8001456:	79fb      	ldrb	r3, [r7, #7]
 8001458:	3301      	adds	r3, #1
 800145a:	71fb      	strb	r3, [r7, #7]
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	2b07      	cmp	r3, #7
 8001460:	d9de      	bls.n	8001420 <oled_UpdateScreen+0xc>
	}
}
 8001462:	bf00      	nop
 8001464:	bf00      	nop
 8001466:	3708      	adds	r7, #8
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	20000134 	.word	0x20000134
 8001470:	200000c8 	.word	0x200000c8

08001474 <oled_DrawPixel>:

void oled_DrawPixel(uint8_t x, uint8_t y, OLED_COLOR color) {
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	4603      	mov	r3, r0
 800147c:	71fb      	strb	r3, [r7, #7]
 800147e:	460b      	mov	r3, r1
 8001480:	71bb      	strb	r3, [r7, #6]
 8001482:	4613      	mov	r3, r2
 8001484:	717b      	strb	r3, [r7, #5]
	if (x >= OLED_WIDTH || y >= OLED_HEIGHT) {
 8001486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148a:	2b00      	cmp	r3, #0
 800148c:	db48      	blt.n	8001520 <oled_DrawPixel+0xac>
 800148e:	79bb      	ldrb	r3, [r7, #6]
 8001490:	2b3f      	cmp	r3, #63	@ 0x3f
 8001492:	d845      	bhi.n	8001520 <oled_DrawPixel+0xac>
		return;
	}

	if (OLED.Inverted) {
 8001494:	4b25      	ldr	r3, [pc, #148]	@ (800152c <oled_DrawPixel+0xb8>)
 8001496:	791b      	ldrb	r3, [r3, #4]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d006      	beq.n	80014aa <oled_DrawPixel+0x36>
		color = (OLED_COLOR)!color;
 800149c:	797b      	ldrb	r3, [r7, #5]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	bf0c      	ite	eq
 80014a2:	2301      	moveq	r3, #1
 80014a4:	2300      	movne	r3, #0
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	717b      	strb	r3, [r7, #5]
	}

	if (color == White) {
 80014aa:	797b      	ldrb	r3, [r7, #5]
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d11a      	bne.n	80014e6 <oled_DrawPixel+0x72>
		OLED_Buffer[x + (y / 8) * OLED_WIDTH] |= 1 << (y % 8);
 80014b0:	79fa      	ldrb	r2, [r7, #7]
 80014b2:	79bb      	ldrb	r3, [r7, #6]
 80014b4:	08db      	lsrs	r3, r3, #3
 80014b6:	b2d8      	uxtb	r0, r3
 80014b8:	4603      	mov	r3, r0
 80014ba:	01db      	lsls	r3, r3, #7
 80014bc:	4413      	add	r3, r2
 80014be:	4a1c      	ldr	r2, [pc, #112]	@ (8001530 <oled_DrawPixel+0xbc>)
 80014c0:	5cd3      	ldrb	r3, [r2, r3]
 80014c2:	b25a      	sxtb	r2, r3
 80014c4:	79bb      	ldrb	r3, [r7, #6]
 80014c6:	f003 0307 	and.w	r3, r3, #7
 80014ca:	2101      	movs	r1, #1
 80014cc:	fa01 f303 	lsl.w	r3, r1, r3
 80014d0:	b25b      	sxtb	r3, r3
 80014d2:	4313      	orrs	r3, r2
 80014d4:	b259      	sxtb	r1, r3
 80014d6:	79fa      	ldrb	r2, [r7, #7]
 80014d8:	4603      	mov	r3, r0
 80014da:	01db      	lsls	r3, r3, #7
 80014dc:	4413      	add	r3, r2
 80014de:	b2c9      	uxtb	r1, r1
 80014e0:	4a13      	ldr	r2, [pc, #76]	@ (8001530 <oled_DrawPixel+0xbc>)
 80014e2:	54d1      	strb	r1, [r2, r3]
 80014e4:	e01d      	b.n	8001522 <oled_DrawPixel+0xae>
	} else {
		OLED_Buffer[x + (y / 8) * OLED_WIDTH] &= ~(1 << (y % 8));
 80014e6:	79fa      	ldrb	r2, [r7, #7]
 80014e8:	79bb      	ldrb	r3, [r7, #6]
 80014ea:	08db      	lsrs	r3, r3, #3
 80014ec:	b2d8      	uxtb	r0, r3
 80014ee:	4603      	mov	r3, r0
 80014f0:	01db      	lsls	r3, r3, #7
 80014f2:	4413      	add	r3, r2
 80014f4:	4a0e      	ldr	r2, [pc, #56]	@ (8001530 <oled_DrawPixel+0xbc>)
 80014f6:	5cd3      	ldrb	r3, [r2, r3]
 80014f8:	b25a      	sxtb	r2, r3
 80014fa:	79bb      	ldrb	r3, [r7, #6]
 80014fc:	f003 0307 	and.w	r3, r3, #7
 8001500:	2101      	movs	r1, #1
 8001502:	fa01 f303 	lsl.w	r3, r1, r3
 8001506:	b25b      	sxtb	r3, r3
 8001508:	43db      	mvns	r3, r3
 800150a:	b25b      	sxtb	r3, r3
 800150c:	4013      	ands	r3, r2
 800150e:	b259      	sxtb	r1, r3
 8001510:	79fa      	ldrb	r2, [r7, #7]
 8001512:	4603      	mov	r3, r0
 8001514:	01db      	lsls	r3, r3, #7
 8001516:	4413      	add	r3, r2
 8001518:	b2c9      	uxtb	r1, r1
 800151a:	4a05      	ldr	r2, [pc, #20]	@ (8001530 <oled_DrawPixel+0xbc>)
 800151c:	54d1      	strb	r1, [r2, r3]
 800151e:	e000      	b.n	8001522 <oled_DrawPixel+0xae>
		return;
 8001520:	bf00      	nop
	}
}
 8001522:	370c      	adds	r7, #12
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr
 800152c:	20000534 	.word	0x20000534
 8001530:	20000134 	.word	0x20000134

08001534 <oled_WriteChar>:
	oled_DrawHLine(x1, x2, y1, color);
	oled_DrawHLine(x1, x2, y2, color);
	oled_DrawVLine(y1, y2, x1, color);
	oled_DrawVLine(y1, y2, x2, color);
}
char oled_WriteChar(char ch, FontDef Font, OLED_COLOR color) {
 8001534:	b590      	push	{r4, r7, lr}
 8001536:	b089      	sub	sp, #36	@ 0x24
 8001538:	af00      	add	r7, sp, #0
 800153a:	4604      	mov	r4, r0
 800153c:	1d38      	adds	r0, r7, #4
 800153e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001542:	461a      	mov	r2, r3
 8001544:	4623      	mov	r3, r4
 8001546:	73fb      	strb	r3, [r7, #15]
 8001548:	4613      	mov	r3, r2
 800154a:	73bb      	strb	r3, [r7, #14]
	uint32_t i, b, j;

	if (OLED_WIDTH <= (OLED.CurrentX + Font.FontWidth) ||
 800154c:	4b38      	ldr	r3, [pc, #224]	@ (8001630 <oled_WriteChar+0xfc>)
 800154e:	881b      	ldrh	r3, [r3, #0]
 8001550:	461a      	mov	r2, r3
 8001552:	793b      	ldrb	r3, [r7, #4]
 8001554:	4413      	add	r3, r2
 8001556:	2b7f      	cmp	r3, #127	@ 0x7f
 8001558:	dc06      	bgt.n	8001568 <oled_WriteChar+0x34>
			OLED_HEIGHT <= (OLED.CurrentY + Font.FontHeight)) {
 800155a:	4b35      	ldr	r3, [pc, #212]	@ (8001630 <oled_WriteChar+0xfc>)
 800155c:	885b      	ldrh	r3, [r3, #2]
 800155e:	461a      	mov	r2, r3
 8001560:	797b      	ldrb	r3, [r7, #5]
 8001562:	4413      	add	r3, r2
	if (OLED_WIDTH <= (OLED.CurrentX + Font.FontWidth) ||
 8001564:	2b3f      	cmp	r3, #63	@ 0x3f
 8001566:	dd01      	ble.n	800156c <oled_WriteChar+0x38>
		return 0;
 8001568:	2300      	movs	r3, #0
 800156a:	e05c      	b.n	8001626 <oled_WriteChar+0xf2>
	}

	for (i = 0; i < Font.FontHeight; i++) {
 800156c:	2300      	movs	r3, #0
 800156e:	61fb      	str	r3, [r7, #28]
 8001570:	e04c      	b.n	800160c <oled_WriteChar+0xd8>
		b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001572:	68ba      	ldr	r2, [r7, #8]
 8001574:	7bfb      	ldrb	r3, [r7, #15]
 8001576:	3b20      	subs	r3, #32
 8001578:	7979      	ldrb	r1, [r7, #5]
 800157a:	fb01 f303 	mul.w	r3, r1, r3
 800157e:	4619      	mov	r1, r3
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	440b      	add	r3, r1
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	4413      	add	r3, r2
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	617b      	str	r3, [r7, #20]
		for (j = 0; j < Font.FontWidth; j++) {
 800158c:	2300      	movs	r3, #0
 800158e:	61bb      	str	r3, [r7, #24]
 8001590:	e034      	b.n	80015fc <oled_WriteChar+0xc8>
			if ((b << j) & 0x8000) {
 8001592:	697a      	ldr	r2, [r7, #20]
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	fa02 f303 	lsl.w	r3, r2, r3
 800159a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d012      	beq.n	80015c8 <oled_WriteChar+0x94>
				oled_DrawPixel(OLED.CurrentX + j, (OLED.CurrentY + i), (OLED_COLOR) color);
 80015a2:	4b23      	ldr	r3, [pc, #140]	@ (8001630 <oled_WriteChar+0xfc>)
 80015a4:	881b      	ldrh	r3, [r3, #0]
 80015a6:	b2da      	uxtb	r2, r3
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	4413      	add	r3, r2
 80015ae:	b2d8      	uxtb	r0, r3
 80015b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001630 <oled_WriteChar+0xfc>)
 80015b2:	885b      	ldrh	r3, [r3, #2]
 80015b4:	b2da      	uxtb	r2, r3
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	4413      	add	r3, r2
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	7bba      	ldrb	r2, [r7, #14]
 80015c0:	4619      	mov	r1, r3
 80015c2:	f7ff ff57 	bl	8001474 <oled_DrawPixel>
 80015c6:	e016      	b.n	80015f6 <oled_WriteChar+0xc2>
			} else {
				oled_DrawPixel(OLED.CurrentX + j, (OLED.CurrentY + i), (OLED_COLOR)!color);
 80015c8:	4b19      	ldr	r3, [pc, #100]	@ (8001630 <oled_WriteChar+0xfc>)
 80015ca:	881b      	ldrh	r3, [r3, #0]
 80015cc:	b2da      	uxtb	r2, r3
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	4413      	add	r3, r2
 80015d4:	b2d8      	uxtb	r0, r3
 80015d6:	4b16      	ldr	r3, [pc, #88]	@ (8001630 <oled_WriteChar+0xfc>)
 80015d8:	885b      	ldrh	r3, [r3, #2]
 80015da:	b2da      	uxtb	r2, r3
 80015dc:	69fb      	ldr	r3, [r7, #28]
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	4413      	add	r3, r2
 80015e2:	b2d9      	uxtb	r1, r3
 80015e4:	7bbb      	ldrb	r3, [r7, #14]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	bf0c      	ite	eq
 80015ea:	2301      	moveq	r3, #1
 80015ec:	2300      	movne	r3, #0
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	461a      	mov	r2, r3
 80015f2:	f7ff ff3f 	bl	8001474 <oled_DrawPixel>
		for (j = 0; j < Font.FontWidth; j++) {
 80015f6:	69bb      	ldr	r3, [r7, #24]
 80015f8:	3301      	adds	r3, #1
 80015fa:	61bb      	str	r3, [r7, #24]
 80015fc:	793b      	ldrb	r3, [r7, #4]
 80015fe:	461a      	mov	r2, r3
 8001600:	69bb      	ldr	r3, [r7, #24]
 8001602:	4293      	cmp	r3, r2
 8001604:	d3c5      	bcc.n	8001592 <oled_WriteChar+0x5e>
	for (i = 0; i < Font.FontHeight; i++) {
 8001606:	69fb      	ldr	r3, [r7, #28]
 8001608:	3301      	adds	r3, #1
 800160a:	61fb      	str	r3, [r7, #28]
 800160c:	797b      	ldrb	r3, [r7, #5]
 800160e:	461a      	mov	r2, r3
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	4293      	cmp	r3, r2
 8001614:	d3ad      	bcc.n	8001572 <oled_WriteChar+0x3e>
			}
		}
	}

	OLED.CurrentX += Font.FontWidth;
 8001616:	4b06      	ldr	r3, [pc, #24]	@ (8001630 <oled_WriteChar+0xfc>)
 8001618:	881b      	ldrh	r3, [r3, #0]
 800161a:	793a      	ldrb	r2, [r7, #4]
 800161c:	4413      	add	r3, r2
 800161e:	b29a      	uxth	r2, r3
 8001620:	4b03      	ldr	r3, [pc, #12]	@ (8001630 <oled_WriteChar+0xfc>)
 8001622:	801a      	strh	r2, [r3, #0]

	return ch;
 8001624:	7bfb      	ldrb	r3, [r7, #15]
}
 8001626:	4618      	mov	r0, r3
 8001628:	3724      	adds	r7, #36	@ 0x24
 800162a:	46bd      	mov	sp, r7
 800162c:	bd90      	pop	{r4, r7, pc}
 800162e:	bf00      	nop
 8001630:	20000534 	.word	0x20000534

08001634 <oled_WriteString>:


char oled_WriteString(char* str, FontDef Font, OLED_COLOR color) {
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	60f8      	str	r0, [r7, #12]
 800163c:	1d38      	adds	r0, r7, #4
 800163e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001642:	70fb      	strb	r3, [r7, #3]
	while (*str) {
 8001644:	e012      	b.n	800166c <oled_WriteString+0x38>
		if (oled_WriteChar(*str, Font, color) != *str) {
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	7818      	ldrb	r0, [r3, #0]
 800164a:	78fb      	ldrb	r3, [r7, #3]
 800164c:	1d3a      	adds	r2, r7, #4
 800164e:	ca06      	ldmia	r2, {r1, r2}
 8001650:	f7ff ff70 	bl	8001534 <oled_WriteChar>
 8001654:	4603      	mov	r3, r0
 8001656:	461a      	mov	r2, r3
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	429a      	cmp	r2, r3
 800165e:	d002      	beq.n	8001666 <oled_WriteString+0x32>
			return *str;
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	e008      	b.n	8001678 <oled_WriteString+0x44>
		}
		str++;
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	3301      	adds	r3, #1
 800166a:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d1e8      	bne.n	8001646 <oled_WriteString+0x12>
	}
	return *str;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	781b      	ldrb	r3, [r3, #0]
}
 8001678:	4618      	mov	r0, r3
 800167a:	3710      	adds	r7, #16
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <oled_SetCursor>:

void oled_SetCursor(uint8_t x, uint8_t y) {
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	4603      	mov	r3, r0
 8001688:	460a      	mov	r2, r1
 800168a:	71fb      	strb	r3, [r7, #7]
 800168c:	4613      	mov	r3, r2
 800168e:	71bb      	strb	r3, [r7, #6]
	OLED.CurrentX = x;
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	b29a      	uxth	r2, r3
 8001694:	4b05      	ldr	r3, [pc, #20]	@ (80016ac <oled_SetCursor+0x2c>)
 8001696:	801a      	strh	r2, [r3, #0]
	OLED.CurrentY = y;
 8001698:	79bb      	ldrb	r3, [r7, #6]
 800169a:	b29a      	uxth	r2, r3
 800169c:	4b03      	ldr	r3, [pc, #12]	@ (80016ac <oled_SetCursor+0x2c>)
 800169e:	805a      	strh	r2, [r3, #2]
}
 80016a0:	bf00      	nop
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr
 80016ac:	20000534 	.word	0x20000534

080016b0 <PCA9538_Read_Register>:
#include "main.h"
#include "i2c.h"
#include "sdk_uart.h"
#include "pca9538.h"

HAL_StatusTypeDef PCA9538_Read_Register(uint16_t addr, pca9538_regs_t reg, uint8_t* buf) {
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af04      	add	r7, sp, #16
 80016b6:	4603      	mov	r3, r0
 80016b8:	603a      	str	r2, [r7, #0]
 80016ba:	80fb      	strh	r3, [r7, #6]
 80016bc:	460b      	mov	r3, r1
 80016be:	717b      	strb	r3, [r7, #5]
	return HAL_I2C_Mem_Read(&hi2c1, addr | 1, reg, 1, buf, 1, 100);
 80016c0:	88fb      	ldrh	r3, [r7, #6]
 80016c2:	f043 0301 	orr.w	r3, r3, #1
 80016c6:	b299      	uxth	r1, r3
 80016c8:	797b      	ldrb	r3, [r7, #5]
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	2364      	movs	r3, #100	@ 0x64
 80016ce:	9302      	str	r3, [sp, #8]
 80016d0:	2301      	movs	r3, #1
 80016d2:	9301      	str	r3, [sp, #4]
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	9300      	str	r3, [sp, #0]
 80016d8:	2301      	movs	r3, #1
 80016da:	4804      	ldr	r0, [pc, #16]	@ (80016ec <PCA9538_Read_Register+0x3c>)
 80016dc:	f000 ffa2 	bl	8002624 <HAL_I2C_Mem_Read>
 80016e0:	4603      	mov	r3, r0
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	200000c8 	.word	0x200000c8

080016f0 <PCA9538_Write_Register>:


HAL_StatusTypeDef PCA9538_Write_Register(uint16_t addr, pca9538_regs_t reg, uint8_t* buf) {
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b086      	sub	sp, #24
 80016f4:	af04      	add	r7, sp, #16
 80016f6:	4603      	mov	r3, r0
 80016f8:	603a      	str	r2, [r7, #0]
 80016fa:	80fb      	strh	r3, [r7, #6]
 80016fc:	460b      	mov	r3, r1
 80016fe:	717b      	strb	r3, [r7, #5]
	return HAL_I2C_Mem_Write(&hi2c1, addr & 0xFFFE, reg, 1, buf, 1, 100);
 8001700:	88fb      	ldrh	r3, [r7, #6]
 8001702:	f023 0301 	bic.w	r3, r3, #1
 8001706:	b299      	uxth	r1, r3
 8001708:	797b      	ldrb	r3, [r7, #5]
 800170a:	b29a      	uxth	r2, r3
 800170c:	2364      	movs	r3, #100	@ 0x64
 800170e:	9302      	str	r3, [sp, #8]
 8001710:	2301      	movs	r3, #1
 8001712:	9301      	str	r3, [sp, #4]
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	9300      	str	r3, [sp, #0]
 8001718:	2301      	movs	r3, #1
 800171a:	4804      	ldr	r0, [pc, #16]	@ (800172c <PCA9538_Write_Register+0x3c>)
 800171c:	f000 fe88 	bl	8002430 <HAL_I2C_Mem_Write>
 8001720:	4603      	mov	r3, r0
}
 8001722:	4618      	mov	r0, r3
 8001724:	3708      	adds	r7, #8
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	200000c8 	.word	0x200000c8

08001730 <PCA9538_Read_Inputs>:
	}

	return ret;
}

HAL_StatusTypeDef PCA9538_Read_Inputs(uint16_t addr, uint8_t* buf) {
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	4603      	mov	r3, r0
 8001738:	6039      	str	r1, [r7, #0]
 800173a:	80fb      	strh	r3, [r7, #6]
	return PCA9538_Read_Register(addr, INPUT_PORT, buf);
 800173c:	88fb      	ldrh	r3, [r7, #6]
 800173e:	683a      	ldr	r2, [r7, #0]
 8001740:	2100      	movs	r1, #0
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff ffb4 	bl	80016b0 <PCA9538_Read_Register>
 8001748:	4603      	mov	r3, r0
}
 800174a:	4618      	mov	r0, r3
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
	...

08001754 <UART_Transmit>:
#include "sdk_uart.h"
#include "usart.h"
#include <string.h>


void UART_Transmit(uint8_t data[]){
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart6, data, strlen((const char*)data), 1000);
 800175c:	6878      	ldr	r0, [r7, #4]
 800175e:	f7fe fd47 	bl	80001f0 <strlen>
 8001762:	4603      	mov	r3, r0
 8001764:	b29a      	uxth	r2, r3
 8001766:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800176a:	6879      	ldr	r1, [r7, #4]
 800176c:	4803      	ldr	r0, [pc, #12]	@ (800177c <UART_Transmit+0x28>)
 800176e:	f002 ffcd 	bl	800470c <HAL_UART_Transmit>
}
 8001772:	bf00      	nop
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	20000588 	.word	0x20000588

08001780 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	607b      	str	r3, [r7, #4]
 800178a:	4b10      	ldr	r3, [pc, #64]	@ (80017cc <HAL_MspInit+0x4c>)
 800178c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800178e:	4a0f      	ldr	r2, [pc, #60]	@ (80017cc <HAL_MspInit+0x4c>)
 8001790:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001794:	6453      	str	r3, [r2, #68]	@ 0x44
 8001796:	4b0d      	ldr	r3, [pc, #52]	@ (80017cc <HAL_MspInit+0x4c>)
 8001798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800179a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800179e:	607b      	str	r3, [r7, #4]
 80017a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	603b      	str	r3, [r7, #0]
 80017a6:	4b09      	ldr	r3, [pc, #36]	@ (80017cc <HAL_MspInit+0x4c>)
 80017a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017aa:	4a08      	ldr	r2, [pc, #32]	@ (80017cc <HAL_MspInit+0x4c>)
 80017ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80017b2:	4b06      	ldr	r3, [pc, #24]	@ (80017cc <HAL_MspInit+0x4c>)
 80017b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017ba:	603b      	str	r3, [r7, #0]
 80017bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017be:	bf00      	nop
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	40023800 	.word	0x40023800

080017d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017d4:	bf00      	nop
 80017d6:	e7fd      	b.n	80017d4 <NMI_Handler+0x4>

080017d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017dc:	bf00      	nop
 80017de:	e7fd      	b.n	80017dc <HardFault_Handler+0x4>

080017e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017e4:	bf00      	nop
 80017e6:	e7fd      	b.n	80017e4 <MemManage_Handler+0x4>

080017e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ec:	bf00      	nop
 80017ee:	e7fd      	b.n	80017ec <BusFault_Handler+0x4>

080017f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017f4:	bf00      	nop
 80017f6:	e7fd      	b.n	80017f4 <UsageFault_Handler+0x4>

080017f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr

08001806 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001806:	b480      	push	{r7}
 8001808:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800180a:	bf00      	nop
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001818:	bf00      	nop
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr

08001822 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001822:	b580      	push	{r7, lr}
 8001824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001826:	f000 f9e9 	bl	8001bfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800182a:	bf00      	nop
 800182c:	bd80      	pop	{r7, pc}
	...

08001830 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001838:	4a14      	ldr	r2, [pc, #80]	@ (800188c <_sbrk+0x5c>)
 800183a:	4b15      	ldr	r3, [pc, #84]	@ (8001890 <_sbrk+0x60>)
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001844:	4b13      	ldr	r3, [pc, #76]	@ (8001894 <_sbrk+0x64>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d102      	bne.n	8001852 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800184c:	4b11      	ldr	r3, [pc, #68]	@ (8001894 <_sbrk+0x64>)
 800184e:	4a12      	ldr	r2, [pc, #72]	@ (8001898 <_sbrk+0x68>)
 8001850:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001852:	4b10      	ldr	r3, [pc, #64]	@ (8001894 <_sbrk+0x64>)
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4413      	add	r3, r2
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	429a      	cmp	r2, r3
 800185e:	d207      	bcs.n	8001870 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001860:	f003 fb4e 	bl	8004f00 <__errno>
 8001864:	4603      	mov	r3, r0
 8001866:	220c      	movs	r2, #12
 8001868:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800186a:	f04f 33ff 	mov.w	r3, #4294967295
 800186e:	e009      	b.n	8001884 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001870:	4b08      	ldr	r3, [pc, #32]	@ (8001894 <_sbrk+0x64>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001876:	4b07      	ldr	r3, [pc, #28]	@ (8001894 <_sbrk+0x64>)
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4413      	add	r3, r2
 800187e:	4a05      	ldr	r2, [pc, #20]	@ (8001894 <_sbrk+0x64>)
 8001880:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001882:	68fb      	ldr	r3, [r7, #12]
}
 8001884:	4618      	mov	r0, r3
 8001886:	3718      	adds	r7, #24
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	20030000 	.word	0x20030000
 8001890:	00000400 	.word	0x00000400
 8001894:	2000053c 	.word	0x2000053c
 8001898:	20000720 	.word	0x20000720

0800189c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018a0:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <SystemInit+0x20>)
 80018a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018a6:	4a05      	ldr	r2, [pc, #20]	@ (80018bc <SystemInit+0x20>)
 80018a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018b0:	bf00      	nop
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	e000ed00 	.word	0xe000ed00

080018c0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b08a      	sub	sp, #40	@ 0x28
 80018c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 *

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018c6:	f107 0320 	add.w	r3, r7, #32
 80018ca:	2200      	movs	r2, #0
 80018cc:	601a      	str	r2, [r3, #0]
 80018ce:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018d0:	1d3b      	adds	r3, r7, #4
 80018d2:	2200      	movs	r2, #0
 80018d4:	601a      	str	r2, [r3, #0]
 80018d6:	605a      	str	r2, [r3, #4]
 80018d8:	609a      	str	r2, [r3, #8]
 80018da:	60da      	str	r2, [r3, #12]
 80018dc:	611a      	str	r2, [r3, #16]
 80018de:	615a      	str	r2, [r3, #20]
 80018e0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018e2:	4b22      	ldr	r3, [pc, #136]	@ (800196c <MX_TIM2_Init+0xac>)
 80018e4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018e8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80018ea:	4b20      	ldr	r3, [pc, #128]	@ (800196c <MX_TIM2_Init+0xac>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018f0:	4b1e      	ldr	r3, [pc, #120]	@ (800196c <MX_TIM2_Init+0xac>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80018f6:	4b1d      	ldr	r3, [pc, #116]	@ (800196c <MX_TIM2_Init+0xac>)
 80018f8:	f04f 32ff 	mov.w	r2, #4294967295
 80018fc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018fe:	4b1b      	ldr	r3, [pc, #108]	@ (800196c <MX_TIM2_Init+0xac>)
 8001900:	2200      	movs	r2, #0
 8001902:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001904:	4b19      	ldr	r3, [pc, #100]	@ (800196c <MX_TIM2_Init+0xac>)
 8001906:	2200      	movs	r2, #0
 8001908:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800190a:	4818      	ldr	r0, [pc, #96]	@ (800196c <MX_TIM2_Init+0xac>)
 800190c:	f002 f944 	bl	8003b98 <HAL_TIM_PWM_Init>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001916:	f7ff fccf 	bl	80012b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800191a:	2300      	movs	r3, #0
 800191c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800191e:	2300      	movs	r3, #0
 8001920:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001922:	f107 0320 	add.w	r3, r7, #32
 8001926:	4619      	mov	r1, r3
 8001928:	4810      	ldr	r0, [pc, #64]	@ (800196c <MX_TIM2_Init+0xac>)
 800192a:	f002 fe23 	bl	8004574 <HAL_TIMEx_MasterConfigSynchronization>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001934:	f7ff fcc0 	bl	80012b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001938:	2360      	movs	r3, #96	@ 0x60
 800193a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800193c:	2300      	movs	r3, #0
 800193e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001940:	2300      	movs	r3, #0
 8001942:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001944:	2300      	movs	r3, #0
 8001946:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001948:	1d3b      	adds	r3, r7, #4
 800194a:	2200      	movs	r2, #0
 800194c:	4619      	mov	r1, r3
 800194e:	4807      	ldr	r0, [pc, #28]	@ (800196c <MX_TIM2_Init+0xac>)
 8001950:	f002 faaa 	bl	8003ea8 <HAL_TIM_PWM_ConfigChannel>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800195a:	f7ff fcad 	bl	80012b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800195e:	4803      	ldr	r0, [pc, #12]	@ (800196c <MX_TIM2_Init+0xac>)
 8001960:	f000 f826 	bl	80019b0 <HAL_TIM_MspPostInit>

}
 8001964:	bf00      	nop
 8001966:	3728      	adds	r7, #40	@ 0x28
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	20000540 	.word	0x20000540

08001970 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001970:	b480      	push	{r7}
 8001972:	b085      	sub	sp, #20
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001980:	d10d      	bne.n	800199e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	60fb      	str	r3, [r7, #12]
 8001986:	4b09      	ldr	r3, [pc, #36]	@ (80019ac <HAL_TIM_PWM_MspInit+0x3c>)
 8001988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198a:	4a08      	ldr	r2, [pc, #32]	@ (80019ac <HAL_TIM_PWM_MspInit+0x3c>)
 800198c:	f043 0301 	orr.w	r3, r3, #1
 8001990:	6413      	str	r3, [r2, #64]	@ 0x40
 8001992:	4b06      	ldr	r3, [pc, #24]	@ (80019ac <HAL_TIM_PWM_MspInit+0x3c>)
 8001994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001996:	f003 0301 	and.w	r3, r3, #1
 800199a:	60fb      	str	r3, [r7, #12]
 800199c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800199e:	bf00      	nop
 80019a0:	3714      	adds	r7, #20
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	40023800 	.word	0x40023800

080019b0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b088      	sub	sp, #32
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b8:	f107 030c 	add.w	r3, r7, #12
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
 80019c6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019d0:	d11d      	bne.n	8001a0e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	60bb      	str	r3, [r7, #8]
 80019d6:	4b10      	ldr	r3, [pc, #64]	@ (8001a18 <HAL_TIM_MspPostInit+0x68>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019da:	4a0f      	ldr	r2, [pc, #60]	@ (8001a18 <HAL_TIM_MspPostInit+0x68>)
 80019dc:	f043 0301 	orr.w	r3, r3, #1
 80019e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001a18 <HAL_TIM_MspPostInit+0x68>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	f003 0301 	and.w	r3, r3, #1
 80019ea:	60bb      	str	r3, [r7, #8]
 80019ec:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80019ee:	2320      	movs	r3, #32
 80019f0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f2:	2302      	movs	r3, #2
 80019f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f6:	2300      	movs	r3, #0
 80019f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fa:	2300      	movs	r3, #0
 80019fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80019fe:	2301      	movs	r3, #1
 8001a00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a02:	f107 030c 	add.w	r3, r7, #12
 8001a06:	4619      	mov	r1, r3
 8001a08:	4804      	ldr	r0, [pc, #16]	@ (8001a1c <HAL_TIM_MspPostInit+0x6c>)
 8001a0a:	f000 fa21 	bl	8001e50 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001a0e:	bf00      	nop
 8001a10:	3720      	adds	r7, #32
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	40023800 	.word	0x40023800
 8001a1c:	40020000 	.word	0x40020000

08001a20 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001a24:	4b11      	ldr	r3, [pc, #68]	@ (8001a6c <MX_USART6_UART_Init+0x4c>)
 8001a26:	4a12      	ldr	r2, [pc, #72]	@ (8001a70 <MX_USART6_UART_Init+0x50>)
 8001a28:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001a2a:	4b10      	ldr	r3, [pc, #64]	@ (8001a6c <MX_USART6_UART_Init+0x4c>)
 8001a2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a30:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001a32:	4b0e      	ldr	r3, [pc, #56]	@ (8001a6c <MX_USART6_UART_Init+0x4c>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001a38:	4b0c      	ldr	r3, [pc, #48]	@ (8001a6c <MX_USART6_UART_Init+0x4c>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a6c <MX_USART6_UART_Init+0x4c>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001a44:	4b09      	ldr	r3, [pc, #36]	@ (8001a6c <MX_USART6_UART_Init+0x4c>)
 8001a46:	220c      	movs	r2, #12
 8001a48:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a4a:	4b08      	ldr	r3, [pc, #32]	@ (8001a6c <MX_USART6_UART_Init+0x4c>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a50:	4b06      	ldr	r3, [pc, #24]	@ (8001a6c <MX_USART6_UART_Init+0x4c>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001a56:	4805      	ldr	r0, [pc, #20]	@ (8001a6c <MX_USART6_UART_Init+0x4c>)
 8001a58:	f002 fe08 	bl	800466c <HAL_UART_Init>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001a62:	f7ff fc29 	bl	80012b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001a66:	bf00      	nop
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	20000588 	.word	0x20000588
 8001a70:	40011400 	.word	0x40011400

08001a74 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b08a      	sub	sp, #40	@ 0x28
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a7c:	f107 0314 	add.w	r3, r7, #20
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	605a      	str	r2, [r3, #4]
 8001a86:	609a      	str	r2, [r3, #8]
 8001a88:	60da      	str	r2, [r3, #12]
 8001a8a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a19      	ldr	r2, [pc, #100]	@ (8001af8 <HAL_UART_MspInit+0x84>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d12b      	bne.n	8001aee <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001a96:	2300      	movs	r3, #0
 8001a98:	613b      	str	r3, [r7, #16]
 8001a9a:	4b18      	ldr	r3, [pc, #96]	@ (8001afc <HAL_UART_MspInit+0x88>)
 8001a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a9e:	4a17      	ldr	r2, [pc, #92]	@ (8001afc <HAL_UART_MspInit+0x88>)
 8001aa0:	f043 0320 	orr.w	r3, r3, #32
 8001aa4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001aa6:	4b15      	ldr	r3, [pc, #84]	@ (8001afc <HAL_UART_MspInit+0x88>)
 8001aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aaa:	f003 0320 	and.w	r3, r3, #32
 8001aae:	613b      	str	r3, [r7, #16]
 8001ab0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	60fb      	str	r3, [r7, #12]
 8001ab6:	4b11      	ldr	r3, [pc, #68]	@ (8001afc <HAL_UART_MspInit+0x88>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aba:	4a10      	ldr	r2, [pc, #64]	@ (8001afc <HAL_UART_MspInit+0x88>)
 8001abc:	f043 0304 	orr.w	r3, r3, #4
 8001ac0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8001afc <HAL_UART_MspInit+0x88>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac6:	f003 0304 	and.w	r3, r3, #4
 8001aca:	60fb      	str	r3, [r7, #12]
 8001acc:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ace:	23c0      	movs	r3, #192	@ 0xc0
 8001ad0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ada:	2303      	movs	r3, #3
 8001adc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001ade:	2308      	movs	r3, #8
 8001ae0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ae2:	f107 0314 	add.w	r3, r7, #20
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4805      	ldr	r0, [pc, #20]	@ (8001b00 <HAL_UART_MspInit+0x8c>)
 8001aea:	f000 f9b1 	bl	8001e50 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001aee:	bf00      	nop
 8001af0:	3728      	adds	r7, #40	@ 0x28
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40011400 	.word	0x40011400
 8001afc:	40023800 	.word	0x40023800
 8001b00:	40020800 	.word	0x40020800

08001b04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001b04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b3c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b08:	f7ff fec8 	bl	800189c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b0c:	480c      	ldr	r0, [pc, #48]	@ (8001b40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b0e:	490d      	ldr	r1, [pc, #52]	@ (8001b44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b10:	4a0d      	ldr	r2, [pc, #52]	@ (8001b48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b14:	e002      	b.n	8001b1c <LoopCopyDataInit>

08001b16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b1a:	3304      	adds	r3, #4

08001b1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b20:	d3f9      	bcc.n	8001b16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b22:	4a0a      	ldr	r2, [pc, #40]	@ (8001b4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b24:	4c0a      	ldr	r4, [pc, #40]	@ (8001b50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b28:	e001      	b.n	8001b2e <LoopFillZerobss>

08001b2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b2c:	3204      	adds	r2, #4

08001b2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b30:	d3fb      	bcc.n	8001b2a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001b32:	f003 f9eb 	bl	8004f0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b36:	f7ff f88b 	bl	8000c50 <main>
  bx  lr    
 8001b3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b3c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001b40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b44:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8001b48:	0800613c 	.word	0x0800613c
  ldr r2, =_sbss
 8001b4c:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8001b50:	2000071c 	.word	0x2000071c

08001b54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b54:	e7fe      	b.n	8001b54 <ADC_IRQHandler>
	...

08001b58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001b98 <HAL_Init+0x40>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a0d      	ldr	r2, [pc, #52]	@ (8001b98 <HAL_Init+0x40>)
 8001b62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b68:	4b0b      	ldr	r3, [pc, #44]	@ (8001b98 <HAL_Init+0x40>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001b98 <HAL_Init+0x40>)
 8001b6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b74:	4b08      	ldr	r3, [pc, #32]	@ (8001b98 <HAL_Init+0x40>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a07      	ldr	r2, [pc, #28]	@ (8001b98 <HAL_Init+0x40>)
 8001b7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b80:	2003      	movs	r0, #3
 8001b82:	f000 f931 	bl	8001de8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b86:	200f      	movs	r0, #15
 8001b88:	f000 f808 	bl	8001b9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b8c:	f7ff fdf8 	bl	8001780 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b90:	2300      	movs	r3, #0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	40023c00 	.word	0x40023c00

08001b9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ba4:	4b12      	ldr	r3, [pc, #72]	@ (8001bf0 <HAL_InitTick+0x54>)
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	4b12      	ldr	r3, [pc, #72]	@ (8001bf4 <HAL_InitTick+0x58>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	4619      	mov	r1, r3
 8001bae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f000 f93b 	bl	8001e36 <HAL_SYSTICK_Config>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e00e      	b.n	8001be8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2b0f      	cmp	r3, #15
 8001bce:	d80a      	bhi.n	8001be6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	6879      	ldr	r1, [r7, #4]
 8001bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001bd8:	f000 f911 	bl	8001dfe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bdc:	4a06      	ldr	r2, [pc, #24]	@ (8001bf8 <HAL_InitTick+0x5c>)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001be2:	2300      	movs	r3, #0
 8001be4:	e000      	b.n	8001be8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	20000050 	.word	0x20000050
 8001bf4:	20000058 	.word	0x20000058
 8001bf8:	20000054 	.word	0x20000054

08001bfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c00:	4b06      	ldr	r3, [pc, #24]	@ (8001c1c <HAL_IncTick+0x20>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	461a      	mov	r2, r3
 8001c06:	4b06      	ldr	r3, [pc, #24]	@ (8001c20 <HAL_IncTick+0x24>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	4a04      	ldr	r2, [pc, #16]	@ (8001c20 <HAL_IncTick+0x24>)
 8001c0e:	6013      	str	r3, [r2, #0]
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	20000058 	.word	0x20000058
 8001c20:	200005d0 	.word	0x200005d0

08001c24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  return uwTick;
 8001c28:	4b03      	ldr	r3, [pc, #12]	@ (8001c38 <HAL_GetTick+0x14>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	200005d0 	.word	0x200005d0

08001c3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c44:	f7ff ffee 	bl	8001c24 <HAL_GetTick>
 8001c48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c54:	d005      	beq.n	8001c62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c56:	4b0a      	ldr	r3, [pc, #40]	@ (8001c80 <HAL_Delay+0x44>)
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	4413      	add	r3, r2
 8001c60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c62:	bf00      	nop
 8001c64:	f7ff ffde 	bl	8001c24 <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	68fa      	ldr	r2, [r7, #12]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d8f7      	bhi.n	8001c64 <HAL_Delay+0x28>
  {
  }
}
 8001c74:	bf00      	nop
 8001c76:	bf00      	nop
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	20000058 	.word	0x20000058

08001c84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f003 0307 	and.w	r3, r3, #7
 8001c92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c94:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c9a:	68ba      	ldr	r2, [r7, #8]
 8001c9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cb6:	4a04      	ldr	r2, [pc, #16]	@ (8001cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	60d3      	str	r3, [r2, #12]
}
 8001cbc:	bf00      	nop
 8001cbe:	3714      	adds	r7, #20
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr
 8001cc8:	e000ed00 	.word	0xe000ed00

08001ccc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cd0:	4b04      	ldr	r3, [pc, #16]	@ (8001ce4 <__NVIC_GetPriorityGrouping+0x18>)
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	0a1b      	lsrs	r3, r3, #8
 8001cd6:	f003 0307 	and.w	r3, r3, #7
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr
 8001ce4:	e000ed00 	.word	0xe000ed00

08001ce8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	6039      	str	r1, [r7, #0]
 8001cf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	db0a      	blt.n	8001d12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	b2da      	uxtb	r2, r3
 8001d00:	490c      	ldr	r1, [pc, #48]	@ (8001d34 <__NVIC_SetPriority+0x4c>)
 8001d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d06:	0112      	lsls	r2, r2, #4
 8001d08:	b2d2      	uxtb	r2, r2
 8001d0a:	440b      	add	r3, r1
 8001d0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d10:	e00a      	b.n	8001d28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	b2da      	uxtb	r2, r3
 8001d16:	4908      	ldr	r1, [pc, #32]	@ (8001d38 <__NVIC_SetPriority+0x50>)
 8001d18:	79fb      	ldrb	r3, [r7, #7]
 8001d1a:	f003 030f 	and.w	r3, r3, #15
 8001d1e:	3b04      	subs	r3, #4
 8001d20:	0112      	lsls	r2, r2, #4
 8001d22:	b2d2      	uxtb	r2, r2
 8001d24:	440b      	add	r3, r1
 8001d26:	761a      	strb	r2, [r3, #24]
}
 8001d28:	bf00      	nop
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr
 8001d34:	e000e100 	.word	0xe000e100
 8001d38:	e000ed00 	.word	0xe000ed00

08001d3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b089      	sub	sp, #36	@ 0x24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	60f8      	str	r0, [r7, #12]
 8001d44:	60b9      	str	r1, [r7, #8]
 8001d46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f003 0307 	and.w	r3, r3, #7
 8001d4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	f1c3 0307 	rsb	r3, r3, #7
 8001d56:	2b04      	cmp	r3, #4
 8001d58:	bf28      	it	cs
 8001d5a:	2304      	movcs	r3, #4
 8001d5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	3304      	adds	r3, #4
 8001d62:	2b06      	cmp	r3, #6
 8001d64:	d902      	bls.n	8001d6c <NVIC_EncodePriority+0x30>
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	3b03      	subs	r3, #3
 8001d6a:	e000      	b.n	8001d6e <NVIC_EncodePriority+0x32>
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d70:	f04f 32ff 	mov.w	r2, #4294967295
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7a:	43da      	mvns	r2, r3
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	401a      	ands	r2, r3
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d84:	f04f 31ff 	mov.w	r1, #4294967295
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d8e:	43d9      	mvns	r1, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d94:	4313      	orrs	r3, r2
         );
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3724      	adds	r7, #36	@ 0x24
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
	...

08001da4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	3b01      	subs	r3, #1
 8001db0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001db4:	d301      	bcc.n	8001dba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001db6:	2301      	movs	r3, #1
 8001db8:	e00f      	b.n	8001dda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dba:	4a0a      	ldr	r2, [pc, #40]	@ (8001de4 <SysTick_Config+0x40>)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dc2:	210f      	movs	r1, #15
 8001dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc8:	f7ff ff8e 	bl	8001ce8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dcc:	4b05      	ldr	r3, [pc, #20]	@ (8001de4 <SysTick_Config+0x40>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dd2:	4b04      	ldr	r3, [pc, #16]	@ (8001de4 <SysTick_Config+0x40>)
 8001dd4:	2207      	movs	r2, #7
 8001dd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dd8:	2300      	movs	r3, #0
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3708      	adds	r7, #8
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	e000e010 	.word	0xe000e010

08001de8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f7ff ff47 	bl	8001c84 <__NVIC_SetPriorityGrouping>
}
 8001df6:	bf00      	nop
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b086      	sub	sp, #24
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	4603      	mov	r3, r0
 8001e06:	60b9      	str	r1, [r7, #8]
 8001e08:	607a      	str	r2, [r7, #4]
 8001e0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e10:	f7ff ff5c 	bl	8001ccc <__NVIC_GetPriorityGrouping>
 8001e14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	68b9      	ldr	r1, [r7, #8]
 8001e1a:	6978      	ldr	r0, [r7, #20]
 8001e1c:	f7ff ff8e 	bl	8001d3c <NVIC_EncodePriority>
 8001e20:	4602      	mov	r2, r0
 8001e22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e26:	4611      	mov	r1, r2
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7ff ff5d 	bl	8001ce8 <__NVIC_SetPriority>
}
 8001e2e:	bf00      	nop
 8001e30:	3718      	adds	r7, #24
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b082      	sub	sp, #8
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f7ff ffb0 	bl	8001da4 <SysTick_Config>
 8001e44:	4603      	mov	r3, r0
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3708      	adds	r7, #8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
	...

08001e50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b089      	sub	sp, #36	@ 0x24
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e62:	2300      	movs	r3, #0
 8001e64:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e66:	2300      	movs	r3, #0
 8001e68:	61fb      	str	r3, [r7, #28]
 8001e6a:	e177      	b.n	800215c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	697a      	ldr	r2, [r7, #20]
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e80:	693a      	ldr	r2, [r7, #16]
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	f040 8166 	bne.w	8002156 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f003 0303 	and.w	r3, r3, #3
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d005      	beq.n	8001ea2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d130      	bne.n	8001f04 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	005b      	lsls	r3, r3, #1
 8001eac:	2203      	movs	r2, #3
 8001eae:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb2:	43db      	mvns	r3, r3
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	68da      	ldr	r2, [r3, #12]
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	005b      	lsls	r3, r3, #1
 8001ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec6:	69ba      	ldr	r2, [r7, #24]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	69ba      	ldr	r2, [r7, #24]
 8001ed0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ed8:	2201      	movs	r2, #1
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee0:	43db      	mvns	r3, r3
 8001ee2:	69ba      	ldr	r2, [r7, #24]
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	091b      	lsrs	r3, r3, #4
 8001eee:	f003 0201 	and.w	r2, r3, #1
 8001ef2:	69fb      	ldr	r3, [r7, #28]
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	69ba      	ldr	r2, [r7, #24]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	69ba      	ldr	r2, [r7, #24]
 8001f02:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f003 0303 	and.w	r3, r3, #3
 8001f0c:	2b03      	cmp	r3, #3
 8001f0e:	d017      	beq.n	8001f40 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	2203      	movs	r2, #3
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	43db      	mvns	r3, r3
 8001f22:	69ba      	ldr	r2, [r7, #24]
 8001f24:	4013      	ands	r3, r2
 8001f26:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	689a      	ldr	r2, [r3, #8]
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	005b      	lsls	r3, r3, #1
 8001f30:	fa02 f303 	lsl.w	r3, r2, r3
 8001f34:	69ba      	ldr	r2, [r7, #24]
 8001f36:	4313      	orrs	r3, r2
 8001f38:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	69ba      	ldr	r2, [r7, #24]
 8001f3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f003 0303 	and.w	r3, r3, #3
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d123      	bne.n	8001f94 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	08da      	lsrs	r2, r3, #3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	3208      	adds	r2, #8
 8001f54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f58:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	f003 0307 	and.w	r3, r3, #7
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	220f      	movs	r2, #15
 8001f64:	fa02 f303 	lsl.w	r3, r2, r3
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	69ba      	ldr	r2, [r7, #24]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	691a      	ldr	r2, [r3, #16]
 8001f74:	69fb      	ldr	r3, [r7, #28]
 8001f76:	f003 0307 	and.w	r3, r3, #7
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f80:	69ba      	ldr	r2, [r7, #24]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	08da      	lsrs	r2, r3, #3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	3208      	adds	r2, #8
 8001f8e:	69b9      	ldr	r1, [r7, #24]
 8001f90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	2203      	movs	r2, #3
 8001fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa4:	43db      	mvns	r3, r3
 8001fa6:	69ba      	ldr	r2, [r7, #24]
 8001fa8:	4013      	ands	r3, r2
 8001faa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f003 0203 	and.w	r2, r3, #3
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	005b      	lsls	r3, r3, #1
 8001fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbc:	69ba      	ldr	r2, [r7, #24]
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	69ba      	ldr	r2, [r7, #24]
 8001fc6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	f000 80c0 	beq.w	8002156 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	60fb      	str	r3, [r7, #12]
 8001fda:	4b66      	ldr	r3, [pc, #408]	@ (8002174 <HAL_GPIO_Init+0x324>)
 8001fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fde:	4a65      	ldr	r2, [pc, #404]	@ (8002174 <HAL_GPIO_Init+0x324>)
 8001fe0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fe4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fe6:	4b63      	ldr	r3, [pc, #396]	@ (8002174 <HAL_GPIO_Init+0x324>)
 8001fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fee:	60fb      	str	r3, [r7, #12]
 8001ff0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ff2:	4a61      	ldr	r2, [pc, #388]	@ (8002178 <HAL_GPIO_Init+0x328>)
 8001ff4:	69fb      	ldr	r3, [r7, #28]
 8001ff6:	089b      	lsrs	r3, r3, #2
 8001ff8:	3302      	adds	r3, #2
 8001ffa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ffe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	f003 0303 	and.w	r3, r3, #3
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	220f      	movs	r2, #15
 800200a:	fa02 f303 	lsl.w	r3, r2, r3
 800200e:	43db      	mvns	r3, r3
 8002010:	69ba      	ldr	r2, [r7, #24]
 8002012:	4013      	ands	r3, r2
 8002014:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4a58      	ldr	r2, [pc, #352]	@ (800217c <HAL_GPIO_Init+0x32c>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d037      	beq.n	800208e <HAL_GPIO_Init+0x23e>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4a57      	ldr	r2, [pc, #348]	@ (8002180 <HAL_GPIO_Init+0x330>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d031      	beq.n	800208a <HAL_GPIO_Init+0x23a>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a56      	ldr	r2, [pc, #344]	@ (8002184 <HAL_GPIO_Init+0x334>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d02b      	beq.n	8002086 <HAL_GPIO_Init+0x236>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a55      	ldr	r2, [pc, #340]	@ (8002188 <HAL_GPIO_Init+0x338>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d025      	beq.n	8002082 <HAL_GPIO_Init+0x232>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a54      	ldr	r2, [pc, #336]	@ (800218c <HAL_GPIO_Init+0x33c>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d01f      	beq.n	800207e <HAL_GPIO_Init+0x22e>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4a53      	ldr	r2, [pc, #332]	@ (8002190 <HAL_GPIO_Init+0x340>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d019      	beq.n	800207a <HAL_GPIO_Init+0x22a>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a52      	ldr	r2, [pc, #328]	@ (8002194 <HAL_GPIO_Init+0x344>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d013      	beq.n	8002076 <HAL_GPIO_Init+0x226>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4a51      	ldr	r2, [pc, #324]	@ (8002198 <HAL_GPIO_Init+0x348>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d00d      	beq.n	8002072 <HAL_GPIO_Init+0x222>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	4a50      	ldr	r2, [pc, #320]	@ (800219c <HAL_GPIO_Init+0x34c>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d007      	beq.n	800206e <HAL_GPIO_Init+0x21e>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4a4f      	ldr	r2, [pc, #316]	@ (80021a0 <HAL_GPIO_Init+0x350>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d101      	bne.n	800206a <HAL_GPIO_Init+0x21a>
 8002066:	2309      	movs	r3, #9
 8002068:	e012      	b.n	8002090 <HAL_GPIO_Init+0x240>
 800206a:	230a      	movs	r3, #10
 800206c:	e010      	b.n	8002090 <HAL_GPIO_Init+0x240>
 800206e:	2308      	movs	r3, #8
 8002070:	e00e      	b.n	8002090 <HAL_GPIO_Init+0x240>
 8002072:	2307      	movs	r3, #7
 8002074:	e00c      	b.n	8002090 <HAL_GPIO_Init+0x240>
 8002076:	2306      	movs	r3, #6
 8002078:	e00a      	b.n	8002090 <HAL_GPIO_Init+0x240>
 800207a:	2305      	movs	r3, #5
 800207c:	e008      	b.n	8002090 <HAL_GPIO_Init+0x240>
 800207e:	2304      	movs	r3, #4
 8002080:	e006      	b.n	8002090 <HAL_GPIO_Init+0x240>
 8002082:	2303      	movs	r3, #3
 8002084:	e004      	b.n	8002090 <HAL_GPIO_Init+0x240>
 8002086:	2302      	movs	r3, #2
 8002088:	e002      	b.n	8002090 <HAL_GPIO_Init+0x240>
 800208a:	2301      	movs	r3, #1
 800208c:	e000      	b.n	8002090 <HAL_GPIO_Init+0x240>
 800208e:	2300      	movs	r3, #0
 8002090:	69fa      	ldr	r2, [r7, #28]
 8002092:	f002 0203 	and.w	r2, r2, #3
 8002096:	0092      	lsls	r2, r2, #2
 8002098:	4093      	lsls	r3, r2
 800209a:	69ba      	ldr	r2, [r7, #24]
 800209c:	4313      	orrs	r3, r2
 800209e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020a0:	4935      	ldr	r1, [pc, #212]	@ (8002178 <HAL_GPIO_Init+0x328>)
 80020a2:	69fb      	ldr	r3, [r7, #28]
 80020a4:	089b      	lsrs	r3, r3, #2
 80020a6:	3302      	adds	r3, #2
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020ae:	4b3d      	ldr	r3, [pc, #244]	@ (80021a4 <HAL_GPIO_Init+0x354>)
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020b4:	693b      	ldr	r3, [r7, #16]
 80020b6:	43db      	mvns	r3, r3
 80020b8:	69ba      	ldr	r2, [r7, #24]
 80020ba:	4013      	ands	r3, r2
 80020bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d003      	beq.n	80020d2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80020ca:	69ba      	ldr	r2, [r7, #24]
 80020cc:	693b      	ldr	r3, [r7, #16]
 80020ce:	4313      	orrs	r3, r2
 80020d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020d2:	4a34      	ldr	r2, [pc, #208]	@ (80021a4 <HAL_GPIO_Init+0x354>)
 80020d4:	69bb      	ldr	r3, [r7, #24]
 80020d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020d8:	4b32      	ldr	r3, [pc, #200]	@ (80021a4 <HAL_GPIO_Init+0x354>)
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	43db      	mvns	r3, r3
 80020e2:	69ba      	ldr	r2, [r7, #24]
 80020e4:	4013      	ands	r3, r2
 80020e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d003      	beq.n	80020fc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80020f4:	69ba      	ldr	r2, [r7, #24]
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020fc:	4a29      	ldr	r2, [pc, #164]	@ (80021a4 <HAL_GPIO_Init+0x354>)
 80020fe:	69bb      	ldr	r3, [r7, #24]
 8002100:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002102:	4b28      	ldr	r3, [pc, #160]	@ (80021a4 <HAL_GPIO_Init+0x354>)
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002108:	693b      	ldr	r3, [r7, #16]
 800210a:	43db      	mvns	r3, r3
 800210c:	69ba      	ldr	r2, [r7, #24]
 800210e:	4013      	ands	r3, r2
 8002110:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d003      	beq.n	8002126 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800211e:	69ba      	ldr	r2, [r7, #24]
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	4313      	orrs	r3, r2
 8002124:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002126:	4a1f      	ldr	r2, [pc, #124]	@ (80021a4 <HAL_GPIO_Init+0x354>)
 8002128:	69bb      	ldr	r3, [r7, #24]
 800212a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800212c:	4b1d      	ldr	r3, [pc, #116]	@ (80021a4 <HAL_GPIO_Init+0x354>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	43db      	mvns	r3, r3
 8002136:	69ba      	ldr	r2, [r7, #24]
 8002138:	4013      	ands	r3, r2
 800213a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d003      	beq.n	8002150 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	4313      	orrs	r3, r2
 800214e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002150:	4a14      	ldr	r2, [pc, #80]	@ (80021a4 <HAL_GPIO_Init+0x354>)
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	3301      	adds	r3, #1
 800215a:	61fb      	str	r3, [r7, #28]
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	2b0f      	cmp	r3, #15
 8002160:	f67f ae84 	bls.w	8001e6c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002164:	bf00      	nop
 8002166:	bf00      	nop
 8002168:	3724      	adds	r7, #36	@ 0x24
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	40023800 	.word	0x40023800
 8002178:	40013800 	.word	0x40013800
 800217c:	40020000 	.word	0x40020000
 8002180:	40020400 	.word	0x40020400
 8002184:	40020800 	.word	0x40020800
 8002188:	40020c00 	.word	0x40020c00
 800218c:	40021000 	.word	0x40021000
 8002190:	40021400 	.word	0x40021400
 8002194:	40021800 	.word	0x40021800
 8002198:	40021c00 	.word	0x40021c00
 800219c:	40022000 	.word	0x40022000
 80021a0:	40022400 	.word	0x40022400
 80021a4:	40013c00 	.word	0x40013c00

080021a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d101      	bne.n	80021ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e12b      	b.n	8002412 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d106      	bne.n	80021d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2200      	movs	r2, #0
 80021ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f7fe fb20 	bl	8000814 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2224      	movs	r2, #36	@ 0x24
 80021d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f022 0201 	bic.w	r2, r2, #1
 80021ea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80021fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800220a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800220c:	f001 fc9c 	bl	8003b48 <HAL_RCC_GetPCLK1Freq>
 8002210:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	4a81      	ldr	r2, [pc, #516]	@ (800241c <HAL_I2C_Init+0x274>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d807      	bhi.n	800222c <HAL_I2C_Init+0x84>
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	4a80      	ldr	r2, [pc, #512]	@ (8002420 <HAL_I2C_Init+0x278>)
 8002220:	4293      	cmp	r3, r2
 8002222:	bf94      	ite	ls
 8002224:	2301      	movls	r3, #1
 8002226:	2300      	movhi	r3, #0
 8002228:	b2db      	uxtb	r3, r3
 800222a:	e006      	b.n	800223a <HAL_I2C_Init+0x92>
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	4a7d      	ldr	r2, [pc, #500]	@ (8002424 <HAL_I2C_Init+0x27c>)
 8002230:	4293      	cmp	r3, r2
 8002232:	bf94      	ite	ls
 8002234:	2301      	movls	r3, #1
 8002236:	2300      	movhi	r3, #0
 8002238:	b2db      	uxtb	r3, r3
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e0e7      	b.n	8002412 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	4a78      	ldr	r2, [pc, #480]	@ (8002428 <HAL_I2C_Init+0x280>)
 8002246:	fba2 2303 	umull	r2, r3, r2, r3
 800224a:	0c9b      	lsrs	r3, r3, #18
 800224c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	68ba      	ldr	r2, [r7, #8]
 800225e:	430a      	orrs	r2, r1
 8002260:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	6a1b      	ldr	r3, [r3, #32]
 8002268:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	4a6a      	ldr	r2, [pc, #424]	@ (800241c <HAL_I2C_Init+0x274>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d802      	bhi.n	800227c <HAL_I2C_Init+0xd4>
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	3301      	adds	r3, #1
 800227a:	e009      	b.n	8002290 <HAL_I2C_Init+0xe8>
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002282:	fb02 f303 	mul.w	r3, r2, r3
 8002286:	4a69      	ldr	r2, [pc, #420]	@ (800242c <HAL_I2C_Init+0x284>)
 8002288:	fba2 2303 	umull	r2, r3, r2, r3
 800228c:	099b      	lsrs	r3, r3, #6
 800228e:	3301      	adds	r3, #1
 8002290:	687a      	ldr	r2, [r7, #4]
 8002292:	6812      	ldr	r2, [r2, #0]
 8002294:	430b      	orrs	r3, r1
 8002296:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80022a2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	495c      	ldr	r1, [pc, #368]	@ (800241c <HAL_I2C_Init+0x274>)
 80022ac:	428b      	cmp	r3, r1
 80022ae:	d819      	bhi.n	80022e4 <HAL_I2C_Init+0x13c>
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	1e59      	subs	r1, r3, #1
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80022be:	1c59      	adds	r1, r3, #1
 80022c0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80022c4:	400b      	ands	r3, r1
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d00a      	beq.n	80022e0 <HAL_I2C_Init+0x138>
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	1e59      	subs	r1, r3, #1
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80022d8:	3301      	adds	r3, #1
 80022da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022de:	e051      	b.n	8002384 <HAL_I2C_Init+0x1dc>
 80022e0:	2304      	movs	r3, #4
 80022e2:	e04f      	b.n	8002384 <HAL_I2C_Init+0x1dc>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d111      	bne.n	8002310 <HAL_I2C_Init+0x168>
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	1e58      	subs	r0, r3, #1
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6859      	ldr	r1, [r3, #4]
 80022f4:	460b      	mov	r3, r1
 80022f6:	005b      	lsls	r3, r3, #1
 80022f8:	440b      	add	r3, r1
 80022fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80022fe:	3301      	adds	r3, #1
 8002300:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002304:	2b00      	cmp	r3, #0
 8002306:	bf0c      	ite	eq
 8002308:	2301      	moveq	r3, #1
 800230a:	2300      	movne	r3, #0
 800230c:	b2db      	uxtb	r3, r3
 800230e:	e012      	b.n	8002336 <HAL_I2C_Init+0x18e>
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	1e58      	subs	r0, r3, #1
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6859      	ldr	r1, [r3, #4]
 8002318:	460b      	mov	r3, r1
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	440b      	add	r3, r1
 800231e:	0099      	lsls	r1, r3, #2
 8002320:	440b      	add	r3, r1
 8002322:	fbb0 f3f3 	udiv	r3, r0, r3
 8002326:	3301      	adds	r3, #1
 8002328:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800232c:	2b00      	cmp	r3, #0
 800232e:	bf0c      	ite	eq
 8002330:	2301      	moveq	r3, #1
 8002332:	2300      	movne	r3, #0
 8002334:	b2db      	uxtb	r3, r3
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <HAL_I2C_Init+0x196>
 800233a:	2301      	movs	r3, #1
 800233c:	e022      	b.n	8002384 <HAL_I2C_Init+0x1dc>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d10e      	bne.n	8002364 <HAL_I2C_Init+0x1bc>
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	1e58      	subs	r0, r3, #1
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6859      	ldr	r1, [r3, #4]
 800234e:	460b      	mov	r3, r1
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	440b      	add	r3, r1
 8002354:	fbb0 f3f3 	udiv	r3, r0, r3
 8002358:	3301      	adds	r3, #1
 800235a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800235e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002362:	e00f      	b.n	8002384 <HAL_I2C_Init+0x1dc>
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	1e58      	subs	r0, r3, #1
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6859      	ldr	r1, [r3, #4]
 800236c:	460b      	mov	r3, r1
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	440b      	add	r3, r1
 8002372:	0099      	lsls	r1, r3, #2
 8002374:	440b      	add	r3, r1
 8002376:	fbb0 f3f3 	udiv	r3, r0, r3
 800237a:	3301      	adds	r3, #1
 800237c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002380:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002384:	6879      	ldr	r1, [r7, #4]
 8002386:	6809      	ldr	r1, [r1, #0]
 8002388:	4313      	orrs	r3, r2
 800238a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	69da      	ldr	r2, [r3, #28]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a1b      	ldr	r3, [r3, #32]
 800239e:	431a      	orrs	r2, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	430a      	orrs	r2, r1
 80023a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80023b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80023b6:	687a      	ldr	r2, [r7, #4]
 80023b8:	6911      	ldr	r1, [r2, #16]
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	68d2      	ldr	r2, [r2, #12]
 80023be:	4311      	orrs	r1, r2
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	6812      	ldr	r2, [r2, #0]
 80023c4:	430b      	orrs	r3, r1
 80023c6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	68db      	ldr	r3, [r3, #12]
 80023ce:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	695a      	ldr	r2, [r3, #20]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	699b      	ldr	r3, [r3, #24]
 80023da:	431a      	orrs	r2, r3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	430a      	orrs	r2, r1
 80023e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f042 0201 	orr.w	r2, r2, #1
 80023f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2220      	movs	r2, #32
 80023fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2200      	movs	r2, #0
 8002406:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002410:	2300      	movs	r3, #0
}
 8002412:	4618      	mov	r0, r3
 8002414:	3710      	adds	r7, #16
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	000186a0 	.word	0x000186a0
 8002420:	001e847f 	.word	0x001e847f
 8002424:	003d08ff 	.word	0x003d08ff
 8002428:	431bde83 	.word	0x431bde83
 800242c:	10624dd3 	.word	0x10624dd3

08002430 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b088      	sub	sp, #32
 8002434:	af02      	add	r7, sp, #8
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	4608      	mov	r0, r1
 800243a:	4611      	mov	r1, r2
 800243c:	461a      	mov	r2, r3
 800243e:	4603      	mov	r3, r0
 8002440:	817b      	strh	r3, [r7, #10]
 8002442:	460b      	mov	r3, r1
 8002444:	813b      	strh	r3, [r7, #8]
 8002446:	4613      	mov	r3, r2
 8002448:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800244a:	f7ff fbeb 	bl	8001c24 <HAL_GetTick>
 800244e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002456:	b2db      	uxtb	r3, r3
 8002458:	2b20      	cmp	r3, #32
 800245a:	f040 80d9 	bne.w	8002610 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	9300      	str	r3, [sp, #0]
 8002462:	2319      	movs	r3, #25
 8002464:	2201      	movs	r2, #1
 8002466:	496d      	ldr	r1, [pc, #436]	@ (800261c <HAL_I2C_Mem_Write+0x1ec>)
 8002468:	68f8      	ldr	r0, [r7, #12]
 800246a:	f000 fc8b 	bl	8002d84 <I2C_WaitOnFlagUntilTimeout>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002474:	2302      	movs	r3, #2
 8002476:	e0cc      	b.n	8002612 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800247e:	2b01      	cmp	r3, #1
 8002480:	d101      	bne.n	8002486 <HAL_I2C_Mem_Write+0x56>
 8002482:	2302      	movs	r3, #2
 8002484:	e0c5      	b.n	8002612 <HAL_I2C_Mem_Write+0x1e2>
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2201      	movs	r2, #1
 800248a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0301 	and.w	r3, r3, #1
 8002498:	2b01      	cmp	r3, #1
 800249a:	d007      	beq.n	80024ac <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f042 0201 	orr.w	r2, r2, #1
 80024aa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024ba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2221      	movs	r2, #33	@ 0x21
 80024c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2240      	movs	r2, #64	@ 0x40
 80024c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2200      	movs	r2, #0
 80024d0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	6a3a      	ldr	r2, [r7, #32]
 80024d6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80024dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	4a4d      	ldr	r2, [pc, #308]	@ (8002620 <HAL_I2C_Mem_Write+0x1f0>)
 80024ec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80024ee:	88f8      	ldrh	r0, [r7, #6]
 80024f0:	893a      	ldrh	r2, [r7, #8]
 80024f2:	8979      	ldrh	r1, [r7, #10]
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	9301      	str	r3, [sp, #4]
 80024f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024fa:	9300      	str	r3, [sp, #0]
 80024fc:	4603      	mov	r3, r0
 80024fe:	68f8      	ldr	r0, [r7, #12]
 8002500:	f000 fac2 	bl	8002a88 <I2C_RequestMemoryWrite>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d052      	beq.n	80025b0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e081      	b.n	8002612 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800250e:	697a      	ldr	r2, [r7, #20]
 8002510:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002512:	68f8      	ldr	r0, [r7, #12]
 8002514:	f000 fd50 	bl	8002fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d00d      	beq.n	800253a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002522:	2b04      	cmp	r3, #4
 8002524:	d107      	bne.n	8002536 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002534:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e06b      	b.n	8002612 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800253e:	781a      	ldrb	r2, [r3, #0]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800254a:	1c5a      	adds	r2, r3, #1
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002554:	3b01      	subs	r3, #1
 8002556:	b29a      	uxth	r2, r3
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002560:	b29b      	uxth	r3, r3
 8002562:	3b01      	subs	r3, #1
 8002564:	b29a      	uxth	r2, r3
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	695b      	ldr	r3, [r3, #20]
 8002570:	f003 0304 	and.w	r3, r3, #4
 8002574:	2b04      	cmp	r3, #4
 8002576:	d11b      	bne.n	80025b0 <HAL_I2C_Mem_Write+0x180>
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800257c:	2b00      	cmp	r3, #0
 800257e:	d017      	beq.n	80025b0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002584:	781a      	ldrb	r2, [r3, #0]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002590:	1c5a      	adds	r2, r3, #1
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800259a:	3b01      	subs	r3, #1
 800259c:	b29a      	uxth	r2, r3
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025a6:	b29b      	uxth	r3, r3
 80025a8:	3b01      	subs	r3, #1
 80025aa:	b29a      	uxth	r2, r3
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d1aa      	bne.n	800250e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025b8:	697a      	ldr	r2, [r7, #20]
 80025ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80025bc:	68f8      	ldr	r0, [r7, #12]
 80025be:	f000 fd43 	bl	8003048 <I2C_WaitOnBTFFlagUntilTimeout>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d00d      	beq.n	80025e4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025cc:	2b04      	cmp	r3, #4
 80025ce:	d107      	bne.n	80025e0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025de:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e016      	b.n	8002612 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2220      	movs	r2, #32
 80025f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2200      	movs	r2, #0
 8002600:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2200      	movs	r2, #0
 8002608:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800260c:	2300      	movs	r3, #0
 800260e:	e000      	b.n	8002612 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002610:	2302      	movs	r3, #2
  }
}
 8002612:	4618      	mov	r0, r3
 8002614:	3718      	adds	r7, #24
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	00100002 	.word	0x00100002
 8002620:	ffff0000 	.word	0xffff0000

08002624 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b08c      	sub	sp, #48	@ 0x30
 8002628:	af02      	add	r7, sp, #8
 800262a:	60f8      	str	r0, [r7, #12]
 800262c:	4608      	mov	r0, r1
 800262e:	4611      	mov	r1, r2
 8002630:	461a      	mov	r2, r3
 8002632:	4603      	mov	r3, r0
 8002634:	817b      	strh	r3, [r7, #10]
 8002636:	460b      	mov	r3, r1
 8002638:	813b      	strh	r3, [r7, #8]
 800263a:	4613      	mov	r3, r2
 800263c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800263e:	f7ff faf1 	bl	8001c24 <HAL_GetTick>
 8002642:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800264a:	b2db      	uxtb	r3, r3
 800264c:	2b20      	cmp	r3, #32
 800264e:	f040 8214 	bne.w	8002a7a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002654:	9300      	str	r3, [sp, #0]
 8002656:	2319      	movs	r3, #25
 8002658:	2201      	movs	r2, #1
 800265a:	497b      	ldr	r1, [pc, #492]	@ (8002848 <HAL_I2C_Mem_Read+0x224>)
 800265c:	68f8      	ldr	r0, [r7, #12]
 800265e:	f000 fb91 	bl	8002d84 <I2C_WaitOnFlagUntilTimeout>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d001      	beq.n	800266c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002668:	2302      	movs	r3, #2
 800266a:	e207      	b.n	8002a7c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002672:	2b01      	cmp	r3, #1
 8002674:	d101      	bne.n	800267a <HAL_I2C_Mem_Read+0x56>
 8002676:	2302      	movs	r3, #2
 8002678:	e200      	b.n	8002a7c <HAL_I2C_Mem_Read+0x458>
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2201      	movs	r2, #1
 800267e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0301 	and.w	r3, r3, #1
 800268c:	2b01      	cmp	r3, #1
 800268e:	d007      	beq.n	80026a0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f042 0201 	orr.w	r2, r2, #1
 800269e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026ae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2222      	movs	r2, #34	@ 0x22
 80026b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2240      	movs	r2, #64	@ 0x40
 80026bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2200      	movs	r2, #0
 80026c4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80026ca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80026d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026d6:	b29a      	uxth	r2, r3
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	4a5b      	ldr	r2, [pc, #364]	@ (800284c <HAL_I2C_Mem_Read+0x228>)
 80026e0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80026e2:	88f8      	ldrh	r0, [r7, #6]
 80026e4:	893a      	ldrh	r2, [r7, #8]
 80026e6:	8979      	ldrh	r1, [r7, #10]
 80026e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ea:	9301      	str	r3, [sp, #4]
 80026ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026ee:	9300      	str	r3, [sp, #0]
 80026f0:	4603      	mov	r3, r0
 80026f2:	68f8      	ldr	r0, [r7, #12]
 80026f4:	f000 fa5e 	bl	8002bb4 <I2C_RequestMemoryRead>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e1bc      	b.n	8002a7c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002706:	2b00      	cmp	r3, #0
 8002708:	d113      	bne.n	8002732 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800270a:	2300      	movs	r3, #0
 800270c:	623b      	str	r3, [r7, #32]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	695b      	ldr	r3, [r3, #20]
 8002714:	623b      	str	r3, [r7, #32]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	699b      	ldr	r3, [r3, #24]
 800271c:	623b      	str	r3, [r7, #32]
 800271e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	e190      	b.n	8002a54 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002736:	2b01      	cmp	r3, #1
 8002738:	d11b      	bne.n	8002772 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002748:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800274a:	2300      	movs	r3, #0
 800274c:	61fb      	str	r3, [r7, #28]
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	695b      	ldr	r3, [r3, #20]
 8002754:	61fb      	str	r3, [r7, #28]
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	699b      	ldr	r3, [r3, #24]
 800275c:	61fb      	str	r3, [r7, #28]
 800275e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	e170      	b.n	8002a54 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002776:	2b02      	cmp	r3, #2
 8002778:	d11b      	bne.n	80027b2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002788:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002798:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800279a:	2300      	movs	r3, #0
 800279c:	61bb      	str	r3, [r7, #24]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	695b      	ldr	r3, [r3, #20]
 80027a4:	61bb      	str	r3, [r7, #24]
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	699b      	ldr	r3, [r3, #24]
 80027ac:	61bb      	str	r3, [r7, #24]
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	e150      	b.n	8002a54 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027b2:	2300      	movs	r3, #0
 80027b4:	617b      	str	r3, [r7, #20]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	695b      	ldr	r3, [r3, #20]
 80027bc:	617b      	str	r3, [r7, #20]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	617b      	str	r3, [r7, #20]
 80027c6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80027c8:	e144      	b.n	8002a54 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027ce:	2b03      	cmp	r3, #3
 80027d0:	f200 80f1 	bhi.w	80029b6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d123      	bne.n	8002824 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027de:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80027e0:	68f8      	ldr	r0, [r7, #12]
 80027e2:	f000 fc79 	bl	80030d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e145      	b.n	8002a7c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	691a      	ldr	r2, [r3, #16]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027fa:	b2d2      	uxtb	r2, r2
 80027fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002802:	1c5a      	adds	r2, r3, #1
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800280c:	3b01      	subs	r3, #1
 800280e:	b29a      	uxth	r2, r3
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002818:	b29b      	uxth	r3, r3
 800281a:	3b01      	subs	r3, #1
 800281c:	b29a      	uxth	r2, r3
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002822:	e117      	b.n	8002a54 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002828:	2b02      	cmp	r3, #2
 800282a:	d14e      	bne.n	80028ca <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800282c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800282e:	9300      	str	r3, [sp, #0]
 8002830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002832:	2200      	movs	r2, #0
 8002834:	4906      	ldr	r1, [pc, #24]	@ (8002850 <HAL_I2C_Mem_Read+0x22c>)
 8002836:	68f8      	ldr	r0, [r7, #12]
 8002838:	f000 faa4 	bl	8002d84 <I2C_WaitOnFlagUntilTimeout>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d008      	beq.n	8002854 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e11a      	b.n	8002a7c <HAL_I2C_Mem_Read+0x458>
 8002846:	bf00      	nop
 8002848:	00100002 	.word	0x00100002
 800284c:	ffff0000 	.word	0xffff0000
 8002850:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002862:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	691a      	ldr	r2, [r3, #16]
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800286e:	b2d2      	uxtb	r2, r2
 8002870:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002876:	1c5a      	adds	r2, r3, #1
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002880:	3b01      	subs	r3, #1
 8002882:	b29a      	uxth	r2, r3
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800288c:	b29b      	uxth	r3, r3
 800288e:	3b01      	subs	r3, #1
 8002890:	b29a      	uxth	r2, r3
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	691a      	ldr	r2, [r3, #16]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a0:	b2d2      	uxtb	r2, r2
 80028a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a8:	1c5a      	adds	r2, r3, #1
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028b2:	3b01      	subs	r3, #1
 80028b4:	b29a      	uxth	r2, r3
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028be:	b29b      	uxth	r3, r3
 80028c0:	3b01      	subs	r3, #1
 80028c2:	b29a      	uxth	r2, r3
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80028c8:	e0c4      	b.n	8002a54 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80028ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028cc:	9300      	str	r3, [sp, #0]
 80028ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028d0:	2200      	movs	r2, #0
 80028d2:	496c      	ldr	r1, [pc, #432]	@ (8002a84 <HAL_I2C_Mem_Read+0x460>)
 80028d4:	68f8      	ldr	r0, [r7, #12]
 80028d6:	f000 fa55 	bl	8002d84 <I2C_WaitOnFlagUntilTimeout>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e0cb      	b.n	8002a7c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	691a      	ldr	r2, [r3, #16]
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028fe:	b2d2      	uxtb	r2, r2
 8002900:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002906:	1c5a      	adds	r2, r3, #1
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002910:	3b01      	subs	r3, #1
 8002912:	b29a      	uxth	r2, r3
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800291c:	b29b      	uxth	r3, r3
 800291e:	3b01      	subs	r3, #1
 8002920:	b29a      	uxth	r2, r3
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002928:	9300      	str	r3, [sp, #0]
 800292a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800292c:	2200      	movs	r2, #0
 800292e:	4955      	ldr	r1, [pc, #340]	@ (8002a84 <HAL_I2C_Mem_Read+0x460>)
 8002930:	68f8      	ldr	r0, [r7, #12]
 8002932:	f000 fa27 	bl	8002d84 <I2C_WaitOnFlagUntilTimeout>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e09d      	b.n	8002a7c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800294e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	691a      	ldr	r2, [r3, #16]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800295a:	b2d2      	uxtb	r2, r2
 800295c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002962:	1c5a      	adds	r2, r3, #1
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800296c:	3b01      	subs	r3, #1
 800296e:	b29a      	uxth	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002978:	b29b      	uxth	r3, r3
 800297a:	3b01      	subs	r3, #1
 800297c:	b29a      	uxth	r2, r3
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	691a      	ldr	r2, [r3, #16]
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800298c:	b2d2      	uxtb	r2, r2
 800298e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002994:	1c5a      	adds	r2, r3, #1
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800299e:	3b01      	subs	r3, #1
 80029a0:	b29a      	uxth	r2, r3
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029aa:	b29b      	uxth	r3, r3
 80029ac:	3b01      	subs	r3, #1
 80029ae:	b29a      	uxth	r2, r3
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80029b4:	e04e      	b.n	8002a54 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029b8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80029ba:	68f8      	ldr	r0, [r7, #12]
 80029bc:	f000 fb8c 	bl	80030d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e058      	b.n	8002a7c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	691a      	ldr	r2, [r3, #16]
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d4:	b2d2      	uxtb	r2, r2
 80029d6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029dc:	1c5a      	adds	r2, r3, #1
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029e6:	3b01      	subs	r3, #1
 80029e8:	b29a      	uxth	r2, r3
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	3b01      	subs	r3, #1
 80029f6:	b29a      	uxth	r2, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	695b      	ldr	r3, [r3, #20]
 8002a02:	f003 0304 	and.w	r3, r3, #4
 8002a06:	2b04      	cmp	r3, #4
 8002a08:	d124      	bne.n	8002a54 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a0e:	2b03      	cmp	r3, #3
 8002a10:	d107      	bne.n	8002a22 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a20:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	691a      	ldr	r2, [r3, #16]
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a2c:	b2d2      	uxtb	r2, r2
 8002a2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a34:	1c5a      	adds	r2, r3, #1
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a3e:	3b01      	subs	r3, #1
 8002a40:	b29a      	uxth	r2, r3
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	f47f aeb6 	bne.w	80027ca <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2220      	movs	r2, #32
 8002a62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2200      	movs	r2, #0
 8002a72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002a76:	2300      	movs	r3, #0
 8002a78:	e000      	b.n	8002a7c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002a7a:	2302      	movs	r3, #2
  }
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3728      	adds	r7, #40	@ 0x28
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	00010004 	.word	0x00010004

08002a88 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b088      	sub	sp, #32
 8002a8c:	af02      	add	r7, sp, #8
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	4608      	mov	r0, r1
 8002a92:	4611      	mov	r1, r2
 8002a94:	461a      	mov	r2, r3
 8002a96:	4603      	mov	r3, r0
 8002a98:	817b      	strh	r3, [r7, #10]
 8002a9a:	460b      	mov	r3, r1
 8002a9c:	813b      	strh	r3, [r7, #8]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ab0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab4:	9300      	str	r3, [sp, #0]
 8002ab6:	6a3b      	ldr	r3, [r7, #32]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002abe:	68f8      	ldr	r0, [r7, #12]
 8002ac0:	f000 f960 	bl	8002d84 <I2C_WaitOnFlagUntilTimeout>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d00d      	beq.n	8002ae6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ad4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ad8:	d103      	bne.n	8002ae2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ae0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e05f      	b.n	8002ba6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002ae6:	897b      	ldrh	r3, [r7, #10]
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	461a      	mov	r2, r3
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002af4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af8:	6a3a      	ldr	r2, [r7, #32]
 8002afa:	492d      	ldr	r1, [pc, #180]	@ (8002bb0 <I2C_RequestMemoryWrite+0x128>)
 8002afc:	68f8      	ldr	r0, [r7, #12]
 8002afe:	f000 f9bb 	bl	8002e78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e04c      	b.n	8002ba6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	617b      	str	r3, [r7, #20]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	695b      	ldr	r3, [r3, #20]
 8002b16:	617b      	str	r3, [r7, #20]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	699b      	ldr	r3, [r3, #24]
 8002b1e:	617b      	str	r3, [r7, #20]
 8002b20:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b24:	6a39      	ldr	r1, [r7, #32]
 8002b26:	68f8      	ldr	r0, [r7, #12]
 8002b28:	f000 fa46 	bl	8002fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d00d      	beq.n	8002b4e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b36:	2b04      	cmp	r3, #4
 8002b38:	d107      	bne.n	8002b4a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b48:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e02b      	b.n	8002ba6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b4e:	88fb      	ldrh	r3, [r7, #6]
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d105      	bne.n	8002b60 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002b54:	893b      	ldrh	r3, [r7, #8]
 8002b56:	b2da      	uxtb	r2, r3
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	611a      	str	r2, [r3, #16]
 8002b5e:	e021      	b.n	8002ba4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002b60:	893b      	ldrh	r3, [r7, #8]
 8002b62:	0a1b      	lsrs	r3, r3, #8
 8002b64:	b29b      	uxth	r3, r3
 8002b66:	b2da      	uxtb	r2, r3
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b70:	6a39      	ldr	r1, [r7, #32]
 8002b72:	68f8      	ldr	r0, [r7, #12]
 8002b74:	f000 fa20 	bl	8002fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d00d      	beq.n	8002b9a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b82:	2b04      	cmp	r3, #4
 8002b84:	d107      	bne.n	8002b96 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b94:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e005      	b.n	8002ba6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002b9a:	893b      	ldrh	r3, [r7, #8]
 8002b9c:	b2da      	uxtb	r2, r3
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3718      	adds	r7, #24
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	00010002 	.word	0x00010002

08002bb4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b088      	sub	sp, #32
 8002bb8:	af02      	add	r7, sp, #8
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	4608      	mov	r0, r1
 8002bbe:	4611      	mov	r1, r2
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	817b      	strh	r3, [r7, #10]
 8002bc6:	460b      	mov	r3, r1
 8002bc8:	813b      	strh	r3, [r7, #8]
 8002bca:	4613      	mov	r3, r2
 8002bcc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002bdc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002bec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf0:	9300      	str	r3, [sp, #0]
 8002bf2:	6a3b      	ldr	r3, [r7, #32]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002bfa:	68f8      	ldr	r0, [r7, #12]
 8002bfc:	f000 f8c2 	bl	8002d84 <I2C_WaitOnFlagUntilTimeout>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d00d      	beq.n	8002c22 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c14:	d103      	bne.n	8002c1e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c1c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	e0aa      	b.n	8002d78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c22:	897b      	ldrh	r3, [r7, #10]
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	461a      	mov	r2, r3
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002c30:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c34:	6a3a      	ldr	r2, [r7, #32]
 8002c36:	4952      	ldr	r1, [pc, #328]	@ (8002d80 <I2C_RequestMemoryRead+0x1cc>)
 8002c38:	68f8      	ldr	r0, [r7, #12]
 8002c3a:	f000 f91d 	bl	8002e78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d001      	beq.n	8002c48 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e097      	b.n	8002d78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c48:	2300      	movs	r3, #0
 8002c4a:	617b      	str	r3, [r7, #20]
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	695b      	ldr	r3, [r3, #20]
 8002c52:	617b      	str	r3, [r7, #20]
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	699b      	ldr	r3, [r3, #24]
 8002c5a:	617b      	str	r3, [r7, #20]
 8002c5c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c60:	6a39      	ldr	r1, [r7, #32]
 8002c62:	68f8      	ldr	r0, [r7, #12]
 8002c64:	f000 f9a8 	bl	8002fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d00d      	beq.n	8002c8a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c72:	2b04      	cmp	r3, #4
 8002c74:	d107      	bne.n	8002c86 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c84:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e076      	b.n	8002d78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c8a:	88fb      	ldrh	r3, [r7, #6]
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d105      	bne.n	8002c9c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002c90:	893b      	ldrh	r3, [r7, #8]
 8002c92:	b2da      	uxtb	r2, r3
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	611a      	str	r2, [r3, #16]
 8002c9a:	e021      	b.n	8002ce0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002c9c:	893b      	ldrh	r3, [r7, #8]
 8002c9e:	0a1b      	lsrs	r3, r3, #8
 8002ca0:	b29b      	uxth	r3, r3
 8002ca2:	b2da      	uxtb	r2, r3
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002caa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cac:	6a39      	ldr	r1, [r7, #32]
 8002cae:	68f8      	ldr	r0, [r7, #12]
 8002cb0:	f000 f982 	bl	8002fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d00d      	beq.n	8002cd6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cbe:	2b04      	cmp	r3, #4
 8002cc0:	d107      	bne.n	8002cd2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cd0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e050      	b.n	8002d78 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002cd6:	893b      	ldrh	r3, [r7, #8]
 8002cd8:	b2da      	uxtb	r2, r3
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ce0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ce2:	6a39      	ldr	r1, [r7, #32]
 8002ce4:	68f8      	ldr	r0, [r7, #12]
 8002ce6:	f000 f967 	bl	8002fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d00d      	beq.n	8002d0c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf4:	2b04      	cmp	r3, #4
 8002cf6:	d107      	bne.n	8002d08 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d06:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e035      	b.n	8002d78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d1a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d1e:	9300      	str	r3, [sp, #0]
 8002d20:	6a3b      	ldr	r3, [r7, #32]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002d28:	68f8      	ldr	r0, [r7, #12]
 8002d2a:	f000 f82b 	bl	8002d84 <I2C_WaitOnFlagUntilTimeout>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d00d      	beq.n	8002d50 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d42:	d103      	bne.n	8002d4c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d4a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e013      	b.n	8002d78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002d50:	897b      	ldrh	r3, [r7, #10]
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	f043 0301 	orr.w	r3, r3, #1
 8002d58:	b2da      	uxtb	r2, r3
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d62:	6a3a      	ldr	r2, [r7, #32]
 8002d64:	4906      	ldr	r1, [pc, #24]	@ (8002d80 <I2C_RequestMemoryRead+0x1cc>)
 8002d66:	68f8      	ldr	r0, [r7, #12]
 8002d68:	f000 f886 	bl	8002e78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e000      	b.n	8002d78 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002d76:	2300      	movs	r3, #0
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3718      	adds	r7, #24
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	00010002 	.word	0x00010002

08002d84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	603b      	str	r3, [r7, #0]
 8002d90:	4613      	mov	r3, r2
 8002d92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d94:	e048      	b.n	8002e28 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d9c:	d044      	beq.n	8002e28 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d9e:	f7fe ff41 	bl	8001c24 <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	683a      	ldr	r2, [r7, #0]
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d302      	bcc.n	8002db4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d139      	bne.n	8002e28 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	0c1b      	lsrs	r3, r3, #16
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d10d      	bne.n	8002dda <I2C_WaitOnFlagUntilTimeout+0x56>
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	695b      	ldr	r3, [r3, #20]
 8002dc4:	43da      	mvns	r2, r3
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	4013      	ands	r3, r2
 8002dca:	b29b      	uxth	r3, r3
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	bf0c      	ite	eq
 8002dd0:	2301      	moveq	r3, #1
 8002dd2:	2300      	movne	r3, #0
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	e00c      	b.n	8002df4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	699b      	ldr	r3, [r3, #24]
 8002de0:	43da      	mvns	r2, r3
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	4013      	ands	r3, r2
 8002de6:	b29b      	uxth	r3, r3
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	bf0c      	ite	eq
 8002dec:	2301      	moveq	r3, #1
 8002dee:	2300      	movne	r3, #0
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	461a      	mov	r2, r3
 8002df4:	79fb      	ldrb	r3, [r7, #7]
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d116      	bne.n	8002e28 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2220      	movs	r2, #32
 8002e04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e14:	f043 0220 	orr.w	r2, r3, #32
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e023      	b.n	8002e70 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	0c1b      	lsrs	r3, r3, #16
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d10d      	bne.n	8002e4e <I2C_WaitOnFlagUntilTimeout+0xca>
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	695b      	ldr	r3, [r3, #20]
 8002e38:	43da      	mvns	r2, r3
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	b29b      	uxth	r3, r3
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	bf0c      	ite	eq
 8002e44:	2301      	moveq	r3, #1
 8002e46:	2300      	movne	r3, #0
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	461a      	mov	r2, r3
 8002e4c:	e00c      	b.n	8002e68 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	43da      	mvns	r2, r3
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	4013      	ands	r3, r2
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	bf0c      	ite	eq
 8002e60:	2301      	moveq	r3, #1
 8002e62:	2300      	movne	r3, #0
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	461a      	mov	r2, r3
 8002e68:	79fb      	ldrb	r3, [r7, #7]
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d093      	beq.n	8002d96 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e6e:	2300      	movs	r3, #0
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3710      	adds	r7, #16
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}

08002e78 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b084      	sub	sp, #16
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	60f8      	str	r0, [r7, #12]
 8002e80:	60b9      	str	r1, [r7, #8]
 8002e82:	607a      	str	r2, [r7, #4]
 8002e84:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002e86:	e071      	b.n	8002f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	695b      	ldr	r3, [r3, #20]
 8002e8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e96:	d123      	bne.n	8002ee0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ea6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002eb0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2220      	movs	r2, #32
 8002ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ecc:	f043 0204 	orr.w	r2, r3, #4
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e067      	b.n	8002fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee6:	d041      	beq.n	8002f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ee8:	f7fe fe9c 	bl	8001c24 <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d302      	bcc.n	8002efe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d136      	bne.n	8002f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	0c1b      	lsrs	r3, r3, #16
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d10c      	bne.n	8002f22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	695b      	ldr	r3, [r3, #20]
 8002f0e:	43da      	mvns	r2, r3
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	4013      	ands	r3, r2
 8002f14:	b29b      	uxth	r3, r3
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	bf14      	ite	ne
 8002f1a:	2301      	movne	r3, #1
 8002f1c:	2300      	moveq	r3, #0
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	e00b      	b.n	8002f3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	699b      	ldr	r3, [r3, #24]
 8002f28:	43da      	mvns	r2, r3
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	b29b      	uxth	r3, r3
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	bf14      	ite	ne
 8002f34:	2301      	movne	r3, #1
 8002f36:	2300      	moveq	r3, #0
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d016      	beq.n	8002f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2200      	movs	r2, #0
 8002f42:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2220      	movs	r2, #32
 8002f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f58:	f043 0220 	orr.w	r2, r3, #32
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	2200      	movs	r2, #0
 8002f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e021      	b.n	8002fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	0c1b      	lsrs	r3, r3, #16
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d10c      	bne.n	8002f90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	695b      	ldr	r3, [r3, #20]
 8002f7c:	43da      	mvns	r2, r3
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	4013      	ands	r3, r2
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	bf14      	ite	ne
 8002f88:	2301      	movne	r3, #1
 8002f8a:	2300      	moveq	r3, #0
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	e00b      	b.n	8002fa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	699b      	ldr	r3, [r3, #24]
 8002f96:	43da      	mvns	r2, r3
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	b29b      	uxth	r3, r3
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	bf14      	ite	ne
 8002fa2:	2301      	movne	r3, #1
 8002fa4:	2300      	moveq	r3, #0
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	f47f af6d 	bne.w	8002e88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3710      	adds	r7, #16
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	60b9      	str	r1, [r7, #8]
 8002fc2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002fc4:	e034      	b.n	8003030 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f000 f8e3 	bl	8003192 <I2C_IsAcknowledgeFailed>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d001      	beq.n	8002fd6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e034      	b.n	8003040 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fdc:	d028      	beq.n	8003030 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fde:	f7fe fe21 	bl	8001c24 <HAL_GetTick>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	68ba      	ldr	r2, [r7, #8]
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d302      	bcc.n	8002ff4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d11d      	bne.n	8003030 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	695b      	ldr	r3, [r3, #20]
 8002ffa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ffe:	2b80      	cmp	r3, #128	@ 0x80
 8003000:	d016      	beq.n	8003030 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2200      	movs	r2, #0
 8003006:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2220      	movs	r2, #32
 800300c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2200      	movs	r2, #0
 8003014:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301c:	f043 0220 	orr.w	r2, r3, #32
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2200      	movs	r2, #0
 8003028:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e007      	b.n	8003040 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	695b      	ldr	r3, [r3, #20]
 8003036:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800303a:	2b80      	cmp	r3, #128	@ 0x80
 800303c:	d1c3      	bne.n	8002fc6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800303e:	2300      	movs	r3, #0
}
 8003040:	4618      	mov	r0, r3
 8003042:	3710      	adds	r7, #16
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}

08003048 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	60b9      	str	r1, [r7, #8]
 8003052:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003054:	e034      	b.n	80030c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003056:	68f8      	ldr	r0, [r7, #12]
 8003058:	f000 f89b 	bl	8003192 <I2C_IsAcknowledgeFailed>
 800305c:	4603      	mov	r3, r0
 800305e:	2b00      	cmp	r3, #0
 8003060:	d001      	beq.n	8003066 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e034      	b.n	80030d0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800306c:	d028      	beq.n	80030c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800306e:	f7fe fdd9 	bl	8001c24 <HAL_GetTick>
 8003072:	4602      	mov	r2, r0
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	68ba      	ldr	r2, [r7, #8]
 800307a:	429a      	cmp	r2, r3
 800307c:	d302      	bcc.n	8003084 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d11d      	bne.n	80030c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	695b      	ldr	r3, [r3, #20]
 800308a:	f003 0304 	and.w	r3, r3, #4
 800308e:	2b04      	cmp	r3, #4
 8003090:	d016      	beq.n	80030c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2200      	movs	r2, #0
 8003096:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2220      	movs	r2, #32
 800309c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2200      	movs	r2, #0
 80030a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ac:	f043 0220 	orr.w	r2, r3, #32
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e007      	b.n	80030d0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	695b      	ldr	r3, [r3, #20]
 80030c6:	f003 0304 	and.w	r3, r3, #4
 80030ca:	2b04      	cmp	r3, #4
 80030cc:	d1c3      	bne.n	8003056 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80030ce:	2300      	movs	r3, #0
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3710      	adds	r7, #16
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80030e4:	e049      	b.n	800317a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	695b      	ldr	r3, [r3, #20]
 80030ec:	f003 0310 	and.w	r3, r3, #16
 80030f0:	2b10      	cmp	r3, #16
 80030f2:	d119      	bne.n	8003128 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f06f 0210 	mvn.w	r2, #16
 80030fc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2200      	movs	r2, #0
 8003102:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2220      	movs	r2, #32
 8003108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e030      	b.n	800318a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003128:	f7fe fd7c 	bl	8001c24 <HAL_GetTick>
 800312c:	4602      	mov	r2, r0
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	68ba      	ldr	r2, [r7, #8]
 8003134:	429a      	cmp	r2, r3
 8003136:	d302      	bcc.n	800313e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d11d      	bne.n	800317a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	695b      	ldr	r3, [r3, #20]
 8003144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003148:	2b40      	cmp	r3, #64	@ 0x40
 800314a:	d016      	beq.n	800317a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2200      	movs	r2, #0
 8003150:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2220      	movs	r2, #32
 8003156:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003166:	f043 0220 	orr.w	r2, r3, #32
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2200      	movs	r2, #0
 8003172:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e007      	b.n	800318a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	695b      	ldr	r3, [r3, #20]
 8003180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003184:	2b40      	cmp	r3, #64	@ 0x40
 8003186:	d1ae      	bne.n	80030e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003188:	2300      	movs	r3, #0
}
 800318a:	4618      	mov	r0, r3
 800318c:	3710      	adds	r7, #16
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}

08003192 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003192:	b480      	push	{r7}
 8003194:	b083      	sub	sp, #12
 8003196:	af00      	add	r7, sp, #0
 8003198:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	695b      	ldr	r3, [r3, #20]
 80031a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031a8:	d11b      	bne.n	80031e2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80031b2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2200      	movs	r2, #0
 80031b8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2220      	movs	r2, #32
 80031be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ce:	f043 0204 	orr.w	r2, r3, #4
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e000      	b.n	80031e4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80031e2:	2300      	movs	r3, #0
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr

080031f0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b20      	cmp	r3, #32
 8003204:	d129      	bne.n	800325a <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2224      	movs	r2, #36	@ 0x24
 800320a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f022 0201 	bic.w	r2, r2, #1
 800321c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f022 0210 	bic.w	r2, r2, #16
 800322c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	683a      	ldr	r2, [r7, #0]
 800323a:	430a      	orrs	r2, r1
 800323c:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f042 0201 	orr.w	r2, r2, #1
 800324c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2220      	movs	r2, #32
 8003252:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8003256:	2300      	movs	r3, #0
 8003258:	e000      	b.n	800325c <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800325a:	2302      	movs	r3, #2
  }
}
 800325c:	4618      	mov	r0, r3
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003268:	b480      	push	{r7}
 800326a:	b085      	sub	sp, #20
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003272:	2300      	movs	r3, #0
 8003274:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800327c:	b2db      	uxtb	r3, r3
 800327e:	2b20      	cmp	r3, #32
 8003280:	d12a      	bne.n	80032d8 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2224      	movs	r2, #36	@ 0x24
 8003286:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f022 0201 	bic.w	r2, r2, #1
 8003298:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a0:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80032a2:	89fb      	ldrh	r3, [r7, #14]
 80032a4:	f023 030f 	bic.w	r3, r3, #15
 80032a8:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	b29a      	uxth	r2, r3
 80032ae:	89fb      	ldrh	r3, [r7, #14]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	89fa      	ldrh	r2, [r7, #14]
 80032ba:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f042 0201 	orr.w	r2, r2, #1
 80032ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2220      	movs	r2, #32
 80032d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80032d4:	2300      	movs	r3, #0
 80032d6:	e000      	b.n	80032da <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80032d8:	2302      	movs	r3, #2
  }
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3714      	adds	r7, #20
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
	...

080032e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d101      	bne.n	80032fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e267      	b.n	80037ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0301 	and.w	r3, r3, #1
 8003302:	2b00      	cmp	r3, #0
 8003304:	d075      	beq.n	80033f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003306:	4b88      	ldr	r3, [pc, #544]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	f003 030c 	and.w	r3, r3, #12
 800330e:	2b04      	cmp	r3, #4
 8003310:	d00c      	beq.n	800332c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003312:	4b85      	ldr	r3, [pc, #532]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800331a:	2b08      	cmp	r3, #8
 800331c:	d112      	bne.n	8003344 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800331e:	4b82      	ldr	r3, [pc, #520]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003326:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800332a:	d10b      	bne.n	8003344 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800332c:	4b7e      	ldr	r3, [pc, #504]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d05b      	beq.n	80033f0 <HAL_RCC_OscConfig+0x108>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d157      	bne.n	80033f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e242      	b.n	80037ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800334c:	d106      	bne.n	800335c <HAL_RCC_OscConfig+0x74>
 800334e:	4b76      	ldr	r3, [pc, #472]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a75      	ldr	r2, [pc, #468]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 8003354:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003358:	6013      	str	r3, [r2, #0]
 800335a:	e01d      	b.n	8003398 <HAL_RCC_OscConfig+0xb0>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003364:	d10c      	bne.n	8003380 <HAL_RCC_OscConfig+0x98>
 8003366:	4b70      	ldr	r3, [pc, #448]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a6f      	ldr	r2, [pc, #444]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 800336c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003370:	6013      	str	r3, [r2, #0]
 8003372:	4b6d      	ldr	r3, [pc, #436]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a6c      	ldr	r2, [pc, #432]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 8003378:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800337c:	6013      	str	r3, [r2, #0]
 800337e:	e00b      	b.n	8003398 <HAL_RCC_OscConfig+0xb0>
 8003380:	4b69      	ldr	r3, [pc, #420]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a68      	ldr	r2, [pc, #416]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 8003386:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800338a:	6013      	str	r3, [r2, #0]
 800338c:	4b66      	ldr	r3, [pc, #408]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a65      	ldr	r2, [pc, #404]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 8003392:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003396:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d013      	beq.n	80033c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033a0:	f7fe fc40 	bl	8001c24 <HAL_GetTick>
 80033a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033a6:	e008      	b.n	80033ba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033a8:	f7fe fc3c 	bl	8001c24 <HAL_GetTick>
 80033ac:	4602      	mov	r2, r0
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	2b64      	cmp	r3, #100	@ 0x64
 80033b4:	d901      	bls.n	80033ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80033b6:	2303      	movs	r3, #3
 80033b8:	e207      	b.n	80037ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033ba:	4b5b      	ldr	r3, [pc, #364]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d0f0      	beq.n	80033a8 <HAL_RCC_OscConfig+0xc0>
 80033c6:	e014      	b.n	80033f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033c8:	f7fe fc2c 	bl	8001c24 <HAL_GetTick>
 80033cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033ce:	e008      	b.n	80033e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033d0:	f7fe fc28 	bl	8001c24 <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	2b64      	cmp	r3, #100	@ 0x64
 80033dc:	d901      	bls.n	80033e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e1f3      	b.n	80037ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033e2:	4b51      	ldr	r3, [pc, #324]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d1f0      	bne.n	80033d0 <HAL_RCC_OscConfig+0xe8>
 80033ee:	e000      	b.n	80033f2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 0302 	and.w	r3, r3, #2
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d063      	beq.n	80034c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80033fe:	4b4a      	ldr	r3, [pc, #296]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f003 030c 	and.w	r3, r3, #12
 8003406:	2b00      	cmp	r3, #0
 8003408:	d00b      	beq.n	8003422 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800340a:	4b47      	ldr	r3, [pc, #284]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003412:	2b08      	cmp	r3, #8
 8003414:	d11c      	bne.n	8003450 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003416:	4b44      	ldr	r3, [pc, #272]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d116      	bne.n	8003450 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003422:	4b41      	ldr	r3, [pc, #260]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0302 	and.w	r3, r3, #2
 800342a:	2b00      	cmp	r3, #0
 800342c:	d005      	beq.n	800343a <HAL_RCC_OscConfig+0x152>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	2b01      	cmp	r3, #1
 8003434:	d001      	beq.n	800343a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e1c7      	b.n	80037ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800343a:	4b3b      	ldr	r3, [pc, #236]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	691b      	ldr	r3, [r3, #16]
 8003446:	00db      	lsls	r3, r3, #3
 8003448:	4937      	ldr	r1, [pc, #220]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 800344a:	4313      	orrs	r3, r2
 800344c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800344e:	e03a      	b.n	80034c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d020      	beq.n	800349a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003458:	4b34      	ldr	r3, [pc, #208]	@ (800352c <HAL_RCC_OscConfig+0x244>)
 800345a:	2201      	movs	r2, #1
 800345c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800345e:	f7fe fbe1 	bl	8001c24 <HAL_GetTick>
 8003462:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003464:	e008      	b.n	8003478 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003466:	f7fe fbdd 	bl	8001c24 <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	2b02      	cmp	r3, #2
 8003472:	d901      	bls.n	8003478 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e1a8      	b.n	80037ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003478:	4b2b      	ldr	r3, [pc, #172]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 0302 	and.w	r3, r3, #2
 8003480:	2b00      	cmp	r3, #0
 8003482:	d0f0      	beq.n	8003466 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003484:	4b28      	ldr	r3, [pc, #160]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	691b      	ldr	r3, [r3, #16]
 8003490:	00db      	lsls	r3, r3, #3
 8003492:	4925      	ldr	r1, [pc, #148]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 8003494:	4313      	orrs	r3, r2
 8003496:	600b      	str	r3, [r1, #0]
 8003498:	e015      	b.n	80034c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800349a:	4b24      	ldr	r3, [pc, #144]	@ (800352c <HAL_RCC_OscConfig+0x244>)
 800349c:	2200      	movs	r2, #0
 800349e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034a0:	f7fe fbc0 	bl	8001c24 <HAL_GetTick>
 80034a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034a6:	e008      	b.n	80034ba <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034a8:	f7fe fbbc 	bl	8001c24 <HAL_GetTick>
 80034ac:	4602      	mov	r2, r0
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d901      	bls.n	80034ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80034b6:	2303      	movs	r3, #3
 80034b8:	e187      	b.n	80037ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034ba:	4b1b      	ldr	r3, [pc, #108]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0302 	and.w	r3, r3, #2
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d1f0      	bne.n	80034a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 0308 	and.w	r3, r3, #8
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d036      	beq.n	8003540 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	695b      	ldr	r3, [r3, #20]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d016      	beq.n	8003508 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034da:	4b15      	ldr	r3, [pc, #84]	@ (8003530 <HAL_RCC_OscConfig+0x248>)
 80034dc:	2201      	movs	r2, #1
 80034de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034e0:	f7fe fba0 	bl	8001c24 <HAL_GetTick>
 80034e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034e6:	e008      	b.n	80034fa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034e8:	f7fe fb9c 	bl	8001c24 <HAL_GetTick>
 80034ec:	4602      	mov	r2, r0
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	1ad3      	subs	r3, r2, r3
 80034f2:	2b02      	cmp	r3, #2
 80034f4:	d901      	bls.n	80034fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80034f6:	2303      	movs	r3, #3
 80034f8:	e167      	b.n	80037ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034fa:	4b0b      	ldr	r3, [pc, #44]	@ (8003528 <HAL_RCC_OscConfig+0x240>)
 80034fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034fe:	f003 0302 	and.w	r3, r3, #2
 8003502:	2b00      	cmp	r3, #0
 8003504:	d0f0      	beq.n	80034e8 <HAL_RCC_OscConfig+0x200>
 8003506:	e01b      	b.n	8003540 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003508:	4b09      	ldr	r3, [pc, #36]	@ (8003530 <HAL_RCC_OscConfig+0x248>)
 800350a:	2200      	movs	r2, #0
 800350c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800350e:	f7fe fb89 	bl	8001c24 <HAL_GetTick>
 8003512:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003514:	e00e      	b.n	8003534 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003516:	f7fe fb85 	bl	8001c24 <HAL_GetTick>
 800351a:	4602      	mov	r2, r0
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	1ad3      	subs	r3, r2, r3
 8003520:	2b02      	cmp	r3, #2
 8003522:	d907      	bls.n	8003534 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003524:	2303      	movs	r3, #3
 8003526:	e150      	b.n	80037ca <HAL_RCC_OscConfig+0x4e2>
 8003528:	40023800 	.word	0x40023800
 800352c:	42470000 	.word	0x42470000
 8003530:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003534:	4b88      	ldr	r3, [pc, #544]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 8003536:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003538:	f003 0302 	and.w	r3, r3, #2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d1ea      	bne.n	8003516 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 0304 	and.w	r3, r3, #4
 8003548:	2b00      	cmp	r3, #0
 800354a:	f000 8097 	beq.w	800367c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800354e:	2300      	movs	r3, #0
 8003550:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003552:	4b81      	ldr	r3, [pc, #516]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 8003554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003556:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d10f      	bne.n	800357e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800355e:	2300      	movs	r3, #0
 8003560:	60bb      	str	r3, [r7, #8]
 8003562:	4b7d      	ldr	r3, [pc, #500]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 8003564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003566:	4a7c      	ldr	r2, [pc, #496]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 8003568:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800356c:	6413      	str	r3, [r2, #64]	@ 0x40
 800356e:	4b7a      	ldr	r3, [pc, #488]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 8003570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003572:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003576:	60bb      	str	r3, [r7, #8]
 8003578:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800357a:	2301      	movs	r3, #1
 800357c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800357e:	4b77      	ldr	r3, [pc, #476]	@ (800375c <HAL_RCC_OscConfig+0x474>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003586:	2b00      	cmp	r3, #0
 8003588:	d118      	bne.n	80035bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800358a:	4b74      	ldr	r3, [pc, #464]	@ (800375c <HAL_RCC_OscConfig+0x474>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a73      	ldr	r2, [pc, #460]	@ (800375c <HAL_RCC_OscConfig+0x474>)
 8003590:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003594:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003596:	f7fe fb45 	bl	8001c24 <HAL_GetTick>
 800359a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800359c:	e008      	b.n	80035b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800359e:	f7fe fb41 	bl	8001c24 <HAL_GetTick>
 80035a2:	4602      	mov	r2, r0
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	1ad3      	subs	r3, r2, r3
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d901      	bls.n	80035b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80035ac:	2303      	movs	r3, #3
 80035ae:	e10c      	b.n	80037ca <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035b0:	4b6a      	ldr	r3, [pc, #424]	@ (800375c <HAL_RCC_OscConfig+0x474>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d0f0      	beq.n	800359e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d106      	bne.n	80035d2 <HAL_RCC_OscConfig+0x2ea>
 80035c4:	4b64      	ldr	r3, [pc, #400]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 80035c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035c8:	4a63      	ldr	r2, [pc, #396]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 80035ca:	f043 0301 	orr.w	r3, r3, #1
 80035ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80035d0:	e01c      	b.n	800360c <HAL_RCC_OscConfig+0x324>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	2b05      	cmp	r3, #5
 80035d8:	d10c      	bne.n	80035f4 <HAL_RCC_OscConfig+0x30c>
 80035da:	4b5f      	ldr	r3, [pc, #380]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 80035dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035de:	4a5e      	ldr	r2, [pc, #376]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 80035e0:	f043 0304 	orr.w	r3, r3, #4
 80035e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80035e6:	4b5c      	ldr	r3, [pc, #368]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 80035e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035ea:	4a5b      	ldr	r2, [pc, #364]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 80035ec:	f043 0301 	orr.w	r3, r3, #1
 80035f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80035f2:	e00b      	b.n	800360c <HAL_RCC_OscConfig+0x324>
 80035f4:	4b58      	ldr	r3, [pc, #352]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 80035f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035f8:	4a57      	ldr	r2, [pc, #348]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 80035fa:	f023 0301 	bic.w	r3, r3, #1
 80035fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8003600:	4b55      	ldr	r3, [pc, #340]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 8003602:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003604:	4a54      	ldr	r2, [pc, #336]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 8003606:	f023 0304 	bic.w	r3, r3, #4
 800360a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d015      	beq.n	8003640 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003614:	f7fe fb06 	bl	8001c24 <HAL_GetTick>
 8003618:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800361a:	e00a      	b.n	8003632 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800361c:	f7fe fb02 	bl	8001c24 <HAL_GetTick>
 8003620:	4602      	mov	r2, r0
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	f241 3288 	movw	r2, #5000	@ 0x1388
 800362a:	4293      	cmp	r3, r2
 800362c:	d901      	bls.n	8003632 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e0cb      	b.n	80037ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003632:	4b49      	ldr	r3, [pc, #292]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 8003634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003636:	f003 0302 	and.w	r3, r3, #2
 800363a:	2b00      	cmp	r3, #0
 800363c:	d0ee      	beq.n	800361c <HAL_RCC_OscConfig+0x334>
 800363e:	e014      	b.n	800366a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003640:	f7fe faf0 	bl	8001c24 <HAL_GetTick>
 8003644:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003646:	e00a      	b.n	800365e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003648:	f7fe faec 	bl	8001c24 <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003656:	4293      	cmp	r3, r2
 8003658:	d901      	bls.n	800365e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e0b5      	b.n	80037ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800365e:	4b3e      	ldr	r3, [pc, #248]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 8003660:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003662:	f003 0302 	and.w	r3, r3, #2
 8003666:	2b00      	cmp	r3, #0
 8003668:	d1ee      	bne.n	8003648 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800366a:	7dfb      	ldrb	r3, [r7, #23]
 800366c:	2b01      	cmp	r3, #1
 800366e:	d105      	bne.n	800367c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003670:	4b39      	ldr	r3, [pc, #228]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 8003672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003674:	4a38      	ldr	r2, [pc, #224]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 8003676:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800367a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	699b      	ldr	r3, [r3, #24]
 8003680:	2b00      	cmp	r3, #0
 8003682:	f000 80a1 	beq.w	80037c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003686:	4b34      	ldr	r3, [pc, #208]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f003 030c 	and.w	r3, r3, #12
 800368e:	2b08      	cmp	r3, #8
 8003690:	d05c      	beq.n	800374c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	699b      	ldr	r3, [r3, #24]
 8003696:	2b02      	cmp	r3, #2
 8003698:	d141      	bne.n	800371e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800369a:	4b31      	ldr	r3, [pc, #196]	@ (8003760 <HAL_RCC_OscConfig+0x478>)
 800369c:	2200      	movs	r2, #0
 800369e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036a0:	f7fe fac0 	bl	8001c24 <HAL_GetTick>
 80036a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036a6:	e008      	b.n	80036ba <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036a8:	f7fe fabc 	bl	8001c24 <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d901      	bls.n	80036ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e087      	b.n	80037ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036ba:	4b27      	ldr	r3, [pc, #156]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d1f0      	bne.n	80036a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	69da      	ldr	r2, [r3, #28]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a1b      	ldr	r3, [r3, #32]
 80036ce:	431a      	orrs	r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d4:	019b      	lsls	r3, r3, #6
 80036d6:	431a      	orrs	r2, r3
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036dc:	085b      	lsrs	r3, r3, #1
 80036de:	3b01      	subs	r3, #1
 80036e0:	041b      	lsls	r3, r3, #16
 80036e2:	431a      	orrs	r2, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036e8:	061b      	lsls	r3, r3, #24
 80036ea:	491b      	ldr	r1, [pc, #108]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 80036ec:	4313      	orrs	r3, r2
 80036ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036f0:	4b1b      	ldr	r3, [pc, #108]	@ (8003760 <HAL_RCC_OscConfig+0x478>)
 80036f2:	2201      	movs	r2, #1
 80036f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036f6:	f7fe fa95 	bl	8001c24 <HAL_GetTick>
 80036fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036fc:	e008      	b.n	8003710 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036fe:	f7fe fa91 	bl	8001c24 <HAL_GetTick>
 8003702:	4602      	mov	r2, r0
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	2b02      	cmp	r3, #2
 800370a:	d901      	bls.n	8003710 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800370c:	2303      	movs	r3, #3
 800370e:	e05c      	b.n	80037ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003710:	4b11      	ldr	r3, [pc, #68]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003718:	2b00      	cmp	r3, #0
 800371a:	d0f0      	beq.n	80036fe <HAL_RCC_OscConfig+0x416>
 800371c:	e054      	b.n	80037c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800371e:	4b10      	ldr	r3, [pc, #64]	@ (8003760 <HAL_RCC_OscConfig+0x478>)
 8003720:	2200      	movs	r2, #0
 8003722:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003724:	f7fe fa7e 	bl	8001c24 <HAL_GetTick>
 8003728:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800372a:	e008      	b.n	800373e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800372c:	f7fe fa7a 	bl	8001c24 <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	2b02      	cmp	r3, #2
 8003738:	d901      	bls.n	800373e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	e045      	b.n	80037ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800373e:	4b06      	ldr	r3, [pc, #24]	@ (8003758 <HAL_RCC_OscConfig+0x470>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d1f0      	bne.n	800372c <HAL_RCC_OscConfig+0x444>
 800374a:	e03d      	b.n	80037c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	699b      	ldr	r3, [r3, #24]
 8003750:	2b01      	cmp	r3, #1
 8003752:	d107      	bne.n	8003764 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e038      	b.n	80037ca <HAL_RCC_OscConfig+0x4e2>
 8003758:	40023800 	.word	0x40023800
 800375c:	40007000 	.word	0x40007000
 8003760:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003764:	4b1b      	ldr	r3, [pc, #108]	@ (80037d4 <HAL_RCC_OscConfig+0x4ec>)
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	699b      	ldr	r3, [r3, #24]
 800376e:	2b01      	cmp	r3, #1
 8003770:	d028      	beq.n	80037c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800377c:	429a      	cmp	r2, r3
 800377e:	d121      	bne.n	80037c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800378a:	429a      	cmp	r2, r3
 800378c:	d11a      	bne.n	80037c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800378e:	68fa      	ldr	r2, [r7, #12]
 8003790:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003794:	4013      	ands	r3, r2
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800379a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800379c:	4293      	cmp	r3, r2
 800379e:	d111      	bne.n	80037c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037aa:	085b      	lsrs	r3, r3, #1
 80037ac:	3b01      	subs	r3, #1
 80037ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d107      	bne.n	80037c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d001      	beq.n	80037c8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e000      	b.n	80037ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80037c8:	2300      	movs	r3, #0
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3718      	adds	r7, #24
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	40023800 	.word	0x40023800

080037d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d101      	bne.n	80037ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e0cc      	b.n	8003986 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037ec:	4b68      	ldr	r3, [pc, #416]	@ (8003990 <HAL_RCC_ClockConfig+0x1b8>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 030f 	and.w	r3, r3, #15
 80037f4:	683a      	ldr	r2, [r7, #0]
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d90c      	bls.n	8003814 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037fa:	4b65      	ldr	r3, [pc, #404]	@ (8003990 <HAL_RCC_ClockConfig+0x1b8>)
 80037fc:	683a      	ldr	r2, [r7, #0]
 80037fe:	b2d2      	uxtb	r2, r2
 8003800:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003802:	4b63      	ldr	r3, [pc, #396]	@ (8003990 <HAL_RCC_ClockConfig+0x1b8>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 030f 	and.w	r3, r3, #15
 800380a:	683a      	ldr	r2, [r7, #0]
 800380c:	429a      	cmp	r2, r3
 800380e:	d001      	beq.n	8003814 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e0b8      	b.n	8003986 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0302 	and.w	r3, r3, #2
 800381c:	2b00      	cmp	r3, #0
 800381e:	d020      	beq.n	8003862 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 0304 	and.w	r3, r3, #4
 8003828:	2b00      	cmp	r3, #0
 800382a:	d005      	beq.n	8003838 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800382c:	4b59      	ldr	r3, [pc, #356]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	4a58      	ldr	r2, [pc, #352]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 8003832:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003836:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 0308 	and.w	r3, r3, #8
 8003840:	2b00      	cmp	r3, #0
 8003842:	d005      	beq.n	8003850 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003844:	4b53      	ldr	r3, [pc, #332]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	4a52      	ldr	r2, [pc, #328]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 800384a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800384e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003850:	4b50      	ldr	r3, [pc, #320]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	494d      	ldr	r1, [pc, #308]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 800385e:	4313      	orrs	r3, r2
 8003860:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0301 	and.w	r3, r3, #1
 800386a:	2b00      	cmp	r3, #0
 800386c:	d044      	beq.n	80038f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	2b01      	cmp	r3, #1
 8003874:	d107      	bne.n	8003886 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003876:	4b47      	ldr	r3, [pc, #284]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d119      	bne.n	80038b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e07f      	b.n	8003986 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	2b02      	cmp	r3, #2
 800388c:	d003      	beq.n	8003896 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003892:	2b03      	cmp	r3, #3
 8003894:	d107      	bne.n	80038a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003896:	4b3f      	ldr	r3, [pc, #252]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d109      	bne.n	80038b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e06f      	b.n	8003986 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038a6:	4b3b      	ldr	r3, [pc, #236]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0302 	and.w	r3, r3, #2
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d101      	bne.n	80038b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e067      	b.n	8003986 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038b6:	4b37      	ldr	r3, [pc, #220]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f023 0203 	bic.w	r2, r3, #3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	4934      	ldr	r1, [pc, #208]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 80038c4:	4313      	orrs	r3, r2
 80038c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038c8:	f7fe f9ac 	bl	8001c24 <HAL_GetTick>
 80038cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038ce:	e00a      	b.n	80038e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038d0:	f7fe f9a8 	bl	8001c24 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038de:	4293      	cmp	r3, r2
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e04f      	b.n	8003986 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038e6:	4b2b      	ldr	r3, [pc, #172]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	f003 020c 	and.w	r2, r3, #12
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d1eb      	bne.n	80038d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038f8:	4b25      	ldr	r3, [pc, #148]	@ (8003990 <HAL_RCC_ClockConfig+0x1b8>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 030f 	and.w	r3, r3, #15
 8003900:	683a      	ldr	r2, [r7, #0]
 8003902:	429a      	cmp	r2, r3
 8003904:	d20c      	bcs.n	8003920 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003906:	4b22      	ldr	r3, [pc, #136]	@ (8003990 <HAL_RCC_ClockConfig+0x1b8>)
 8003908:	683a      	ldr	r2, [r7, #0]
 800390a:	b2d2      	uxtb	r2, r2
 800390c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800390e:	4b20      	ldr	r3, [pc, #128]	@ (8003990 <HAL_RCC_ClockConfig+0x1b8>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 030f 	and.w	r3, r3, #15
 8003916:	683a      	ldr	r2, [r7, #0]
 8003918:	429a      	cmp	r2, r3
 800391a:	d001      	beq.n	8003920 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	e032      	b.n	8003986 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0304 	and.w	r3, r3, #4
 8003928:	2b00      	cmp	r3, #0
 800392a:	d008      	beq.n	800393e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800392c:	4b19      	ldr	r3, [pc, #100]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	4916      	ldr	r1, [pc, #88]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 800393a:	4313      	orrs	r3, r2
 800393c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 0308 	and.w	r3, r3, #8
 8003946:	2b00      	cmp	r3, #0
 8003948:	d009      	beq.n	800395e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800394a:	4b12      	ldr	r3, [pc, #72]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	691b      	ldr	r3, [r3, #16]
 8003956:	00db      	lsls	r3, r3, #3
 8003958:	490e      	ldr	r1, [pc, #56]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 800395a:	4313      	orrs	r3, r2
 800395c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800395e:	f000 f821 	bl	80039a4 <HAL_RCC_GetSysClockFreq>
 8003962:	4602      	mov	r2, r0
 8003964:	4b0b      	ldr	r3, [pc, #44]	@ (8003994 <HAL_RCC_ClockConfig+0x1bc>)
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	091b      	lsrs	r3, r3, #4
 800396a:	f003 030f 	and.w	r3, r3, #15
 800396e:	490a      	ldr	r1, [pc, #40]	@ (8003998 <HAL_RCC_ClockConfig+0x1c0>)
 8003970:	5ccb      	ldrb	r3, [r1, r3]
 8003972:	fa22 f303 	lsr.w	r3, r2, r3
 8003976:	4a09      	ldr	r2, [pc, #36]	@ (800399c <HAL_RCC_ClockConfig+0x1c4>)
 8003978:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800397a:	4b09      	ldr	r3, [pc, #36]	@ (80039a0 <HAL_RCC_ClockConfig+0x1c8>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4618      	mov	r0, r3
 8003980:	f7fe f90c 	bl	8001b9c <HAL_InitTick>

  return HAL_OK;
 8003984:	2300      	movs	r3, #0
}
 8003986:	4618      	mov	r0, r3
 8003988:	3710      	adds	r7, #16
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	40023c00 	.word	0x40023c00
 8003994:	40023800 	.word	0x40023800
 8003998:	080060e0 	.word	0x080060e0
 800399c:	20000050 	.word	0x20000050
 80039a0:	20000054 	.word	0x20000054

080039a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039a8:	b090      	sub	sp, #64	@ 0x40
 80039aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80039ac:	2300      	movs	r3, #0
 80039ae:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80039b0:	2300      	movs	r3, #0
 80039b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80039b4:	2300      	movs	r3, #0
 80039b6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80039b8:	2300      	movs	r3, #0
 80039ba:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039bc:	4b59      	ldr	r3, [pc, #356]	@ (8003b24 <HAL_RCC_GetSysClockFreq+0x180>)
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	f003 030c 	and.w	r3, r3, #12
 80039c4:	2b08      	cmp	r3, #8
 80039c6:	d00d      	beq.n	80039e4 <HAL_RCC_GetSysClockFreq+0x40>
 80039c8:	2b08      	cmp	r3, #8
 80039ca:	f200 80a1 	bhi.w	8003b10 <HAL_RCC_GetSysClockFreq+0x16c>
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d002      	beq.n	80039d8 <HAL_RCC_GetSysClockFreq+0x34>
 80039d2:	2b04      	cmp	r3, #4
 80039d4:	d003      	beq.n	80039de <HAL_RCC_GetSysClockFreq+0x3a>
 80039d6:	e09b      	b.n	8003b10 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80039d8:	4b53      	ldr	r3, [pc, #332]	@ (8003b28 <HAL_RCC_GetSysClockFreq+0x184>)
 80039da:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80039dc:	e09b      	b.n	8003b16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80039de:	4b53      	ldr	r3, [pc, #332]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0x188>)
 80039e0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80039e2:	e098      	b.n	8003b16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039e4:	4b4f      	ldr	r3, [pc, #316]	@ (8003b24 <HAL_RCC_GetSysClockFreq+0x180>)
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80039ec:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80039ee:	4b4d      	ldr	r3, [pc, #308]	@ (8003b24 <HAL_RCC_GetSysClockFreq+0x180>)
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d028      	beq.n	8003a4c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039fa:	4b4a      	ldr	r3, [pc, #296]	@ (8003b24 <HAL_RCC_GetSysClockFreq+0x180>)
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	099b      	lsrs	r3, r3, #6
 8003a00:	2200      	movs	r2, #0
 8003a02:	623b      	str	r3, [r7, #32]
 8003a04:	627a      	str	r2, [r7, #36]	@ 0x24
 8003a06:	6a3b      	ldr	r3, [r7, #32]
 8003a08:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003a0c:	2100      	movs	r1, #0
 8003a0e:	4b47      	ldr	r3, [pc, #284]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0x188>)
 8003a10:	fb03 f201 	mul.w	r2, r3, r1
 8003a14:	2300      	movs	r3, #0
 8003a16:	fb00 f303 	mul.w	r3, r0, r3
 8003a1a:	4413      	add	r3, r2
 8003a1c:	4a43      	ldr	r2, [pc, #268]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0x188>)
 8003a1e:	fba0 1202 	umull	r1, r2, r0, r2
 8003a22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003a24:	460a      	mov	r2, r1
 8003a26:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003a28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a2a:	4413      	add	r3, r2
 8003a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a30:	2200      	movs	r2, #0
 8003a32:	61bb      	str	r3, [r7, #24]
 8003a34:	61fa      	str	r2, [r7, #28]
 8003a36:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a3a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003a3e:	f7fc fc2f 	bl	80002a0 <__aeabi_uldivmod>
 8003a42:	4602      	mov	r2, r0
 8003a44:	460b      	mov	r3, r1
 8003a46:	4613      	mov	r3, r2
 8003a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a4a:	e053      	b.n	8003af4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a4c:	4b35      	ldr	r3, [pc, #212]	@ (8003b24 <HAL_RCC_GetSysClockFreq+0x180>)
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	099b      	lsrs	r3, r3, #6
 8003a52:	2200      	movs	r2, #0
 8003a54:	613b      	str	r3, [r7, #16]
 8003a56:	617a      	str	r2, [r7, #20]
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003a5e:	f04f 0b00 	mov.w	fp, #0
 8003a62:	4652      	mov	r2, sl
 8003a64:	465b      	mov	r3, fp
 8003a66:	f04f 0000 	mov.w	r0, #0
 8003a6a:	f04f 0100 	mov.w	r1, #0
 8003a6e:	0159      	lsls	r1, r3, #5
 8003a70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a74:	0150      	lsls	r0, r2, #5
 8003a76:	4602      	mov	r2, r0
 8003a78:	460b      	mov	r3, r1
 8003a7a:	ebb2 080a 	subs.w	r8, r2, sl
 8003a7e:	eb63 090b 	sbc.w	r9, r3, fp
 8003a82:	f04f 0200 	mov.w	r2, #0
 8003a86:	f04f 0300 	mov.w	r3, #0
 8003a8a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003a8e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003a92:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003a96:	ebb2 0408 	subs.w	r4, r2, r8
 8003a9a:	eb63 0509 	sbc.w	r5, r3, r9
 8003a9e:	f04f 0200 	mov.w	r2, #0
 8003aa2:	f04f 0300 	mov.w	r3, #0
 8003aa6:	00eb      	lsls	r3, r5, #3
 8003aa8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003aac:	00e2      	lsls	r2, r4, #3
 8003aae:	4614      	mov	r4, r2
 8003ab0:	461d      	mov	r5, r3
 8003ab2:	eb14 030a 	adds.w	r3, r4, sl
 8003ab6:	603b      	str	r3, [r7, #0]
 8003ab8:	eb45 030b 	adc.w	r3, r5, fp
 8003abc:	607b      	str	r3, [r7, #4]
 8003abe:	f04f 0200 	mov.w	r2, #0
 8003ac2:	f04f 0300 	mov.w	r3, #0
 8003ac6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003aca:	4629      	mov	r1, r5
 8003acc:	028b      	lsls	r3, r1, #10
 8003ace:	4621      	mov	r1, r4
 8003ad0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ad4:	4621      	mov	r1, r4
 8003ad6:	028a      	lsls	r2, r1, #10
 8003ad8:	4610      	mov	r0, r2
 8003ada:	4619      	mov	r1, r3
 8003adc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ade:	2200      	movs	r2, #0
 8003ae0:	60bb      	str	r3, [r7, #8]
 8003ae2:	60fa      	str	r2, [r7, #12]
 8003ae4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ae8:	f7fc fbda 	bl	80002a0 <__aeabi_uldivmod>
 8003aec:	4602      	mov	r2, r0
 8003aee:	460b      	mov	r3, r1
 8003af0:	4613      	mov	r3, r2
 8003af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003af4:	4b0b      	ldr	r3, [pc, #44]	@ (8003b24 <HAL_RCC_GetSysClockFreq+0x180>)
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	0c1b      	lsrs	r3, r3, #16
 8003afa:	f003 0303 	and.w	r3, r3, #3
 8003afe:	3301      	adds	r3, #1
 8003b00:	005b      	lsls	r3, r3, #1
 8003b02:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003b04:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b08:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b0c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003b0e:	e002      	b.n	8003b16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003b10:	4b05      	ldr	r3, [pc, #20]	@ (8003b28 <HAL_RCC_GetSysClockFreq+0x184>)
 8003b12:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003b14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3740      	adds	r7, #64	@ 0x40
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b22:	bf00      	nop
 8003b24:	40023800 	.word	0x40023800
 8003b28:	00f42400 	.word	0x00f42400
 8003b2c:	017d7840 	.word	0x017d7840

08003b30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b30:	b480      	push	{r7}
 8003b32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b34:	4b03      	ldr	r3, [pc, #12]	@ (8003b44 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b36:	681b      	ldr	r3, [r3, #0]
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
 8003b42:	bf00      	nop
 8003b44:	20000050 	.word	0x20000050

08003b48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b4c:	f7ff fff0 	bl	8003b30 <HAL_RCC_GetHCLKFreq>
 8003b50:	4602      	mov	r2, r0
 8003b52:	4b05      	ldr	r3, [pc, #20]	@ (8003b68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	0a9b      	lsrs	r3, r3, #10
 8003b58:	f003 0307 	and.w	r3, r3, #7
 8003b5c:	4903      	ldr	r1, [pc, #12]	@ (8003b6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b5e:	5ccb      	ldrb	r3, [r1, r3]
 8003b60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	40023800 	.word	0x40023800
 8003b6c:	080060f0 	.word	0x080060f0

08003b70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b74:	f7ff ffdc 	bl	8003b30 <HAL_RCC_GetHCLKFreq>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	4b05      	ldr	r3, [pc, #20]	@ (8003b90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	0b5b      	lsrs	r3, r3, #13
 8003b80:	f003 0307 	and.w	r3, r3, #7
 8003b84:	4903      	ldr	r1, [pc, #12]	@ (8003b94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b86:	5ccb      	ldrb	r3, [r1, r3]
 8003b88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	40023800 	.word	0x40023800
 8003b94:	080060f0 	.word	0x080060f0

08003b98 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d101      	bne.n	8003baa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e041      	b.n	8003c2e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d106      	bne.n	8003bc4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	f7fd fed6 	bl	8001970 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2202      	movs	r2, #2
 8003bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	3304      	adds	r3, #4
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	4610      	mov	r0, r2
 8003bd8:	f000 fa50 	bl	800407c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2201      	movs	r2, #1
 8003be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2201      	movs	r2, #1
 8003bf0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2201      	movs	r2, #1
 8003c10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3708      	adds	r7, #8
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
	...

08003c38 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b084      	sub	sp, #16
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d109      	bne.n	8003c5c <HAL_TIM_PWM_Start+0x24>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003c4e:	b2db      	uxtb	r3, r3
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	bf14      	ite	ne
 8003c54:	2301      	movne	r3, #1
 8003c56:	2300      	moveq	r3, #0
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	e022      	b.n	8003ca2 <HAL_TIM_PWM_Start+0x6a>
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	2b04      	cmp	r3, #4
 8003c60:	d109      	bne.n	8003c76 <HAL_TIM_PWM_Start+0x3e>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	bf14      	ite	ne
 8003c6e:	2301      	movne	r3, #1
 8003c70:	2300      	moveq	r3, #0
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	e015      	b.n	8003ca2 <HAL_TIM_PWM_Start+0x6a>
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	2b08      	cmp	r3, #8
 8003c7a:	d109      	bne.n	8003c90 <HAL_TIM_PWM_Start+0x58>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	bf14      	ite	ne
 8003c88:	2301      	movne	r3, #1
 8003c8a:	2300      	moveq	r3, #0
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	e008      	b.n	8003ca2 <HAL_TIM_PWM_Start+0x6a>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	bf14      	ite	ne
 8003c9c:	2301      	movne	r3, #1
 8003c9e:	2300      	moveq	r3, #0
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d001      	beq.n	8003caa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e07c      	b.n	8003da4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d104      	bne.n	8003cba <HAL_TIM_PWM_Start+0x82>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2202      	movs	r2, #2
 8003cb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003cb8:	e013      	b.n	8003ce2 <HAL_TIM_PWM_Start+0xaa>
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	2b04      	cmp	r3, #4
 8003cbe:	d104      	bne.n	8003cca <HAL_TIM_PWM_Start+0x92>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2202      	movs	r2, #2
 8003cc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003cc8:	e00b      	b.n	8003ce2 <HAL_TIM_PWM_Start+0xaa>
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	2b08      	cmp	r3, #8
 8003cce:	d104      	bne.n	8003cda <HAL_TIM_PWM_Start+0xa2>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2202      	movs	r2, #2
 8003cd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003cd8:	e003      	b.n	8003ce2 <HAL_TIM_PWM_Start+0xaa>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2202      	movs	r2, #2
 8003cde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	6839      	ldr	r1, [r7, #0]
 8003cea:	4618      	mov	r0, r3
 8003cec:	f000 fc1c 	bl	8004528 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a2d      	ldr	r2, [pc, #180]	@ (8003dac <HAL_TIM_PWM_Start+0x174>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d004      	beq.n	8003d04 <HAL_TIM_PWM_Start+0xcc>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a2c      	ldr	r2, [pc, #176]	@ (8003db0 <HAL_TIM_PWM_Start+0x178>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d101      	bne.n	8003d08 <HAL_TIM_PWM_Start+0xd0>
 8003d04:	2301      	movs	r3, #1
 8003d06:	e000      	b.n	8003d0a <HAL_TIM_PWM_Start+0xd2>
 8003d08:	2300      	movs	r3, #0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d007      	beq.n	8003d1e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d1c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a22      	ldr	r2, [pc, #136]	@ (8003dac <HAL_TIM_PWM_Start+0x174>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d022      	beq.n	8003d6e <HAL_TIM_PWM_Start+0x136>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d30:	d01d      	beq.n	8003d6e <HAL_TIM_PWM_Start+0x136>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a1f      	ldr	r2, [pc, #124]	@ (8003db4 <HAL_TIM_PWM_Start+0x17c>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d018      	beq.n	8003d6e <HAL_TIM_PWM_Start+0x136>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a1d      	ldr	r2, [pc, #116]	@ (8003db8 <HAL_TIM_PWM_Start+0x180>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d013      	beq.n	8003d6e <HAL_TIM_PWM_Start+0x136>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a1c      	ldr	r2, [pc, #112]	@ (8003dbc <HAL_TIM_PWM_Start+0x184>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d00e      	beq.n	8003d6e <HAL_TIM_PWM_Start+0x136>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a16      	ldr	r2, [pc, #88]	@ (8003db0 <HAL_TIM_PWM_Start+0x178>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d009      	beq.n	8003d6e <HAL_TIM_PWM_Start+0x136>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a18      	ldr	r2, [pc, #96]	@ (8003dc0 <HAL_TIM_PWM_Start+0x188>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d004      	beq.n	8003d6e <HAL_TIM_PWM_Start+0x136>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a16      	ldr	r2, [pc, #88]	@ (8003dc4 <HAL_TIM_PWM_Start+0x18c>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d111      	bne.n	8003d92 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	f003 0307 	and.w	r3, r3, #7
 8003d78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2b06      	cmp	r3, #6
 8003d7e:	d010      	beq.n	8003da2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f042 0201 	orr.w	r2, r2, #1
 8003d8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d90:	e007      	b.n	8003da2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f042 0201 	orr.w	r2, r2, #1
 8003da0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003da2:	2300      	movs	r3, #0
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3710      	adds	r7, #16
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}
 8003dac:	40010000 	.word	0x40010000
 8003db0:	40010400 	.word	0x40010400
 8003db4:	40000400 	.word	0x40000400
 8003db8:	40000800 	.word	0x40000800
 8003dbc:	40000c00 	.word	0x40000c00
 8003dc0:	40014000 	.word	0x40014000
 8003dc4:	40001800 	.word	0x40001800

08003dc8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b082      	sub	sp, #8
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
 8003dd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	6839      	ldr	r1, [r7, #0]
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f000 fba4 	bl	8004528 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a2e      	ldr	r2, [pc, #184]	@ (8003ea0 <HAL_TIM_PWM_Stop+0xd8>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d004      	beq.n	8003df4 <HAL_TIM_PWM_Stop+0x2c>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a2d      	ldr	r2, [pc, #180]	@ (8003ea4 <HAL_TIM_PWM_Stop+0xdc>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d101      	bne.n	8003df8 <HAL_TIM_PWM_Stop+0x30>
 8003df4:	2301      	movs	r3, #1
 8003df6:	e000      	b.n	8003dfa <HAL_TIM_PWM_Stop+0x32>
 8003df8:	2300      	movs	r3, #0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d017      	beq.n	8003e2e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	6a1a      	ldr	r2, [r3, #32]
 8003e04:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003e08:	4013      	ands	r3, r2
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d10f      	bne.n	8003e2e <HAL_TIM_PWM_Stop+0x66>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	6a1a      	ldr	r2, [r3, #32]
 8003e14:	f240 4344 	movw	r3, #1092	@ 0x444
 8003e18:	4013      	ands	r3, r2
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d107      	bne.n	8003e2e <HAL_TIM_PWM_Stop+0x66>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003e2c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	6a1a      	ldr	r2, [r3, #32]
 8003e34:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003e38:	4013      	ands	r3, r2
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d10f      	bne.n	8003e5e <HAL_TIM_PWM_Stop+0x96>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	6a1a      	ldr	r2, [r3, #32]
 8003e44:	f240 4344 	movw	r3, #1092	@ 0x444
 8003e48:	4013      	ands	r3, r2
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d107      	bne.n	8003e5e <HAL_TIM_PWM_Stop+0x96>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f022 0201 	bic.w	r2, r2, #1
 8003e5c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d104      	bne.n	8003e6e <HAL_TIM_PWM_Stop+0xa6>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e6c:	e013      	b.n	8003e96 <HAL_TIM_PWM_Stop+0xce>
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	2b04      	cmp	r3, #4
 8003e72:	d104      	bne.n	8003e7e <HAL_TIM_PWM_Stop+0xb6>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2201      	movs	r2, #1
 8003e78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e7c:	e00b      	b.n	8003e96 <HAL_TIM_PWM_Stop+0xce>
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	2b08      	cmp	r3, #8
 8003e82:	d104      	bne.n	8003e8e <HAL_TIM_PWM_Stop+0xc6>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2201      	movs	r2, #1
 8003e88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e8c:	e003      	b.n	8003e96 <HAL_TIM_PWM_Stop+0xce>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2201      	movs	r2, #1
 8003e92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8003e96:	2300      	movs	r3, #0
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3708      	adds	r7, #8
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	40010000 	.word	0x40010000
 8003ea4:	40010400 	.word	0x40010400

08003ea8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b086      	sub	sp, #24
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	60f8      	str	r0, [r7, #12]
 8003eb0:	60b9      	str	r1, [r7, #8]
 8003eb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d101      	bne.n	8003ec6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003ec2:	2302      	movs	r3, #2
 8003ec4:	e0ae      	b.n	8004024 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2b0c      	cmp	r3, #12
 8003ed2:	f200 809f 	bhi.w	8004014 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003ed6:	a201      	add	r2, pc, #4	@ (adr r2, 8003edc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003edc:	08003f11 	.word	0x08003f11
 8003ee0:	08004015 	.word	0x08004015
 8003ee4:	08004015 	.word	0x08004015
 8003ee8:	08004015 	.word	0x08004015
 8003eec:	08003f51 	.word	0x08003f51
 8003ef0:	08004015 	.word	0x08004015
 8003ef4:	08004015 	.word	0x08004015
 8003ef8:	08004015 	.word	0x08004015
 8003efc:	08003f93 	.word	0x08003f93
 8003f00:	08004015 	.word	0x08004015
 8003f04:	08004015 	.word	0x08004015
 8003f08:	08004015 	.word	0x08004015
 8003f0c:	08003fd3 	.word	0x08003fd3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	68b9      	ldr	r1, [r7, #8]
 8003f16:	4618      	mov	r0, r3
 8003f18:	f000 f956 	bl	80041c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	699a      	ldr	r2, [r3, #24]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f042 0208 	orr.w	r2, r2, #8
 8003f2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	699a      	ldr	r2, [r3, #24]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f022 0204 	bic.w	r2, r2, #4
 8003f3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	6999      	ldr	r1, [r3, #24]
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	691a      	ldr	r2, [r3, #16]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	619a      	str	r2, [r3, #24]
      break;
 8003f4e:	e064      	b.n	800401a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	68b9      	ldr	r1, [r7, #8]
 8003f56:	4618      	mov	r0, r3
 8003f58:	f000 f9a6 	bl	80042a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	699a      	ldr	r2, [r3, #24]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	699a      	ldr	r2, [r3, #24]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	6999      	ldr	r1, [r3, #24]
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	691b      	ldr	r3, [r3, #16]
 8003f86:	021a      	lsls	r2, r3, #8
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	430a      	orrs	r2, r1
 8003f8e:	619a      	str	r2, [r3, #24]
      break;
 8003f90:	e043      	b.n	800401a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	68b9      	ldr	r1, [r7, #8]
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f000 f9fb 	bl	8004394 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	69da      	ldr	r2, [r3, #28]
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f042 0208 	orr.w	r2, r2, #8
 8003fac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	69da      	ldr	r2, [r3, #28]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f022 0204 	bic.w	r2, r2, #4
 8003fbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	69d9      	ldr	r1, [r3, #28]
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	691a      	ldr	r2, [r3, #16]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	430a      	orrs	r2, r1
 8003fce:	61da      	str	r2, [r3, #28]
      break;
 8003fd0:	e023      	b.n	800401a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	68b9      	ldr	r1, [r7, #8]
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f000 fa4f 	bl	800447c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	69da      	ldr	r2, [r3, #28]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003fec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	69da      	ldr	r2, [r3, #28]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ffc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	69d9      	ldr	r1, [r3, #28]
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	691b      	ldr	r3, [r3, #16]
 8004008:	021a      	lsls	r2, r3, #8
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	430a      	orrs	r2, r1
 8004010:	61da      	str	r2, [r3, #28]
      break;
 8004012:	e002      	b.n	800401a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	75fb      	strb	r3, [r7, #23]
      break;
 8004018:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2200      	movs	r2, #0
 800401e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004022:	7dfb      	ldrb	r3, [r7, #23]
}
 8004024:	4618      	mov	r0, r3
 8004026:	3718      	adds	r7, #24
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
 8004034:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800403c:	2b01      	cmp	r3, #1
 800403e:	d101      	bne.n	8004044 <HAL_TIM_GenerateEvent+0x18>
 8004040:	2302      	movs	r3, #2
 8004042:	e014      	b.n	800406e <HAL_TIM_GenerateEvent+0x42>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2201      	movs	r2, #1
 8004048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2202      	movs	r2, #2
 8004050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	683a      	ldr	r2, [r7, #0]
 800405a:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800406c:	2300      	movs	r3, #0
}
 800406e:	4618      	mov	r0, r3
 8004070:	370c      	adds	r7, #12
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
	...

0800407c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800407c:	b480      	push	{r7}
 800407e:	b085      	sub	sp, #20
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	4a43      	ldr	r2, [pc, #268]	@ (800419c <TIM_Base_SetConfig+0x120>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d013      	beq.n	80040bc <TIM_Base_SetConfig+0x40>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800409a:	d00f      	beq.n	80040bc <TIM_Base_SetConfig+0x40>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	4a40      	ldr	r2, [pc, #256]	@ (80041a0 <TIM_Base_SetConfig+0x124>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d00b      	beq.n	80040bc <TIM_Base_SetConfig+0x40>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	4a3f      	ldr	r2, [pc, #252]	@ (80041a4 <TIM_Base_SetConfig+0x128>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d007      	beq.n	80040bc <TIM_Base_SetConfig+0x40>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	4a3e      	ldr	r2, [pc, #248]	@ (80041a8 <TIM_Base_SetConfig+0x12c>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d003      	beq.n	80040bc <TIM_Base_SetConfig+0x40>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	4a3d      	ldr	r2, [pc, #244]	@ (80041ac <TIM_Base_SetConfig+0x130>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d108      	bne.n	80040ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	68fa      	ldr	r2, [r7, #12]
 80040ca:	4313      	orrs	r3, r2
 80040cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4a32      	ldr	r2, [pc, #200]	@ (800419c <TIM_Base_SetConfig+0x120>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d02b      	beq.n	800412e <TIM_Base_SetConfig+0xb2>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040dc:	d027      	beq.n	800412e <TIM_Base_SetConfig+0xb2>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4a2f      	ldr	r2, [pc, #188]	@ (80041a0 <TIM_Base_SetConfig+0x124>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d023      	beq.n	800412e <TIM_Base_SetConfig+0xb2>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	4a2e      	ldr	r2, [pc, #184]	@ (80041a4 <TIM_Base_SetConfig+0x128>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d01f      	beq.n	800412e <TIM_Base_SetConfig+0xb2>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4a2d      	ldr	r2, [pc, #180]	@ (80041a8 <TIM_Base_SetConfig+0x12c>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d01b      	beq.n	800412e <TIM_Base_SetConfig+0xb2>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	4a2c      	ldr	r2, [pc, #176]	@ (80041ac <TIM_Base_SetConfig+0x130>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d017      	beq.n	800412e <TIM_Base_SetConfig+0xb2>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	4a2b      	ldr	r2, [pc, #172]	@ (80041b0 <TIM_Base_SetConfig+0x134>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d013      	beq.n	800412e <TIM_Base_SetConfig+0xb2>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	4a2a      	ldr	r2, [pc, #168]	@ (80041b4 <TIM_Base_SetConfig+0x138>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d00f      	beq.n	800412e <TIM_Base_SetConfig+0xb2>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	4a29      	ldr	r2, [pc, #164]	@ (80041b8 <TIM_Base_SetConfig+0x13c>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d00b      	beq.n	800412e <TIM_Base_SetConfig+0xb2>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a28      	ldr	r2, [pc, #160]	@ (80041bc <TIM_Base_SetConfig+0x140>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d007      	beq.n	800412e <TIM_Base_SetConfig+0xb2>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a27      	ldr	r2, [pc, #156]	@ (80041c0 <TIM_Base_SetConfig+0x144>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d003      	beq.n	800412e <TIM_Base_SetConfig+0xb2>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	4a26      	ldr	r2, [pc, #152]	@ (80041c4 <TIM_Base_SetConfig+0x148>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d108      	bne.n	8004140 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004134:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	68fa      	ldr	r2, [r7, #12]
 800413c:	4313      	orrs	r3, r2
 800413e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	4313      	orrs	r3, r2
 800414c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	689a      	ldr	r2, [r3, #8]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	4a0e      	ldr	r2, [pc, #56]	@ (800419c <TIM_Base_SetConfig+0x120>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d003      	beq.n	800416e <TIM_Base_SetConfig+0xf2>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	4a10      	ldr	r2, [pc, #64]	@ (80041ac <TIM_Base_SetConfig+0x130>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d103      	bne.n	8004176 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	691a      	ldr	r2, [r3, #16]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f043 0204 	orr.w	r2, r3, #4
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2201      	movs	r2, #1
 8004186:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	68fa      	ldr	r2, [r7, #12]
 800418c:	601a      	str	r2, [r3, #0]
}
 800418e:	bf00      	nop
 8004190:	3714      	adds	r7, #20
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	40010000 	.word	0x40010000
 80041a0:	40000400 	.word	0x40000400
 80041a4:	40000800 	.word	0x40000800
 80041a8:	40000c00 	.word	0x40000c00
 80041ac:	40010400 	.word	0x40010400
 80041b0:	40014000 	.word	0x40014000
 80041b4:	40014400 	.word	0x40014400
 80041b8:	40014800 	.word	0x40014800
 80041bc:	40001800 	.word	0x40001800
 80041c0:	40001c00 	.word	0x40001c00
 80041c4:	40002000 	.word	0x40002000

080041c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b087      	sub	sp, #28
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
 80041d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a1b      	ldr	r3, [r3, #32]
 80041d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6a1b      	ldr	r3, [r3, #32]
 80041dc:	f023 0201 	bic.w	r2, r3, #1
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	699b      	ldr	r3, [r3, #24]
 80041ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f023 0303 	bic.w	r3, r3, #3
 80041fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	68fa      	ldr	r2, [r7, #12]
 8004206:	4313      	orrs	r3, r2
 8004208:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	f023 0302 	bic.w	r3, r3, #2
 8004210:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	4313      	orrs	r3, r2
 800421a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	4a20      	ldr	r2, [pc, #128]	@ (80042a0 <TIM_OC1_SetConfig+0xd8>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d003      	beq.n	800422c <TIM_OC1_SetConfig+0x64>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	4a1f      	ldr	r2, [pc, #124]	@ (80042a4 <TIM_OC1_SetConfig+0xdc>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d10c      	bne.n	8004246 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	f023 0308 	bic.w	r3, r3, #8
 8004232:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	697a      	ldr	r2, [r7, #20]
 800423a:	4313      	orrs	r3, r2
 800423c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	f023 0304 	bic.w	r3, r3, #4
 8004244:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a15      	ldr	r2, [pc, #84]	@ (80042a0 <TIM_OC1_SetConfig+0xd8>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d003      	beq.n	8004256 <TIM_OC1_SetConfig+0x8e>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a14      	ldr	r2, [pc, #80]	@ (80042a4 <TIM_OC1_SetConfig+0xdc>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d111      	bne.n	800427a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800425c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004264:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	695b      	ldr	r3, [r3, #20]
 800426a:	693a      	ldr	r2, [r7, #16]
 800426c:	4313      	orrs	r3, r2
 800426e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	699b      	ldr	r3, [r3, #24]
 8004274:	693a      	ldr	r2, [r7, #16]
 8004276:	4313      	orrs	r3, r2
 8004278:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	693a      	ldr	r2, [r7, #16]
 800427e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	68fa      	ldr	r2, [r7, #12]
 8004284:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	685a      	ldr	r2, [r3, #4]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	697a      	ldr	r2, [r7, #20]
 8004292:	621a      	str	r2, [r3, #32]
}
 8004294:	bf00      	nop
 8004296:	371c      	adds	r7, #28
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr
 80042a0:	40010000 	.word	0x40010000
 80042a4:	40010400 	.word	0x40010400

080042a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b087      	sub	sp, #28
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6a1b      	ldr	r3, [r3, #32]
 80042b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a1b      	ldr	r3, [r3, #32]
 80042bc:	f023 0210 	bic.w	r2, r3, #16
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	699b      	ldr	r3, [r3, #24]
 80042ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	021b      	lsls	r3, r3, #8
 80042e6:	68fa      	ldr	r2, [r7, #12]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	f023 0320 	bic.w	r3, r3, #32
 80042f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	011b      	lsls	r3, r3, #4
 80042fa:	697a      	ldr	r2, [r7, #20]
 80042fc:	4313      	orrs	r3, r2
 80042fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	4a22      	ldr	r2, [pc, #136]	@ (800438c <TIM_OC2_SetConfig+0xe4>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d003      	beq.n	8004310 <TIM_OC2_SetConfig+0x68>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	4a21      	ldr	r2, [pc, #132]	@ (8004390 <TIM_OC2_SetConfig+0xe8>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d10d      	bne.n	800432c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004316:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	68db      	ldr	r3, [r3, #12]
 800431c:	011b      	lsls	r3, r3, #4
 800431e:	697a      	ldr	r2, [r7, #20]
 8004320:	4313      	orrs	r3, r2
 8004322:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800432a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	4a17      	ldr	r2, [pc, #92]	@ (800438c <TIM_OC2_SetConfig+0xe4>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d003      	beq.n	800433c <TIM_OC2_SetConfig+0x94>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	4a16      	ldr	r2, [pc, #88]	@ (8004390 <TIM_OC2_SetConfig+0xe8>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d113      	bne.n	8004364 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004342:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800434a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	695b      	ldr	r3, [r3, #20]
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	693a      	ldr	r2, [r7, #16]
 8004354:	4313      	orrs	r3, r2
 8004356:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	699b      	ldr	r3, [r3, #24]
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	693a      	ldr	r2, [r7, #16]
 8004360:	4313      	orrs	r3, r2
 8004362:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	693a      	ldr	r2, [r7, #16]
 8004368:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	68fa      	ldr	r2, [r7, #12]
 800436e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	685a      	ldr	r2, [r3, #4]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	697a      	ldr	r2, [r7, #20]
 800437c:	621a      	str	r2, [r3, #32]
}
 800437e:	bf00      	nop
 8004380:	371c      	adds	r7, #28
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr
 800438a:	bf00      	nop
 800438c:	40010000 	.word	0x40010000
 8004390:	40010400 	.word	0x40010400

08004394 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004394:	b480      	push	{r7}
 8004396:	b087      	sub	sp, #28
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a1b      	ldr	r3, [r3, #32]
 80043a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6a1b      	ldr	r3, [r3, #32]
 80043a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	69db      	ldr	r3, [r3, #28]
 80043ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f023 0303 	bic.w	r3, r3, #3
 80043ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68fa      	ldr	r2, [r7, #12]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80043dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	689b      	ldr	r3, [r3, #8]
 80043e2:	021b      	lsls	r3, r3, #8
 80043e4:	697a      	ldr	r2, [r7, #20]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	4a21      	ldr	r2, [pc, #132]	@ (8004474 <TIM_OC3_SetConfig+0xe0>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d003      	beq.n	80043fa <TIM_OC3_SetConfig+0x66>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4a20      	ldr	r2, [pc, #128]	@ (8004478 <TIM_OC3_SetConfig+0xe4>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d10d      	bne.n	8004416 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004400:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	68db      	ldr	r3, [r3, #12]
 8004406:	021b      	lsls	r3, r3, #8
 8004408:	697a      	ldr	r2, [r7, #20]
 800440a:	4313      	orrs	r3, r2
 800440c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004414:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a16      	ldr	r2, [pc, #88]	@ (8004474 <TIM_OC3_SetConfig+0xe0>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d003      	beq.n	8004426 <TIM_OC3_SetConfig+0x92>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a15      	ldr	r2, [pc, #84]	@ (8004478 <TIM_OC3_SetConfig+0xe4>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d113      	bne.n	800444e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800442c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004434:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	011b      	lsls	r3, r3, #4
 800443c:	693a      	ldr	r2, [r7, #16]
 800443e:	4313      	orrs	r3, r2
 8004440:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	699b      	ldr	r3, [r3, #24]
 8004446:	011b      	lsls	r3, r3, #4
 8004448:	693a      	ldr	r2, [r7, #16]
 800444a:	4313      	orrs	r3, r2
 800444c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	693a      	ldr	r2, [r7, #16]
 8004452:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	68fa      	ldr	r2, [r7, #12]
 8004458:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	685a      	ldr	r2, [r3, #4]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	697a      	ldr	r2, [r7, #20]
 8004466:	621a      	str	r2, [r3, #32]
}
 8004468:	bf00      	nop
 800446a:	371c      	adds	r7, #28
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr
 8004474:	40010000 	.word	0x40010000
 8004478:	40010400 	.word	0x40010400

0800447c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800447c:	b480      	push	{r7}
 800447e:	b087      	sub	sp, #28
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6a1b      	ldr	r3, [r3, #32]
 800448a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6a1b      	ldr	r3, [r3, #32]
 8004490:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	69db      	ldr	r3, [r3, #28]
 80044a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	021b      	lsls	r3, r3, #8
 80044ba:	68fa      	ldr	r2, [r7, #12]
 80044bc:	4313      	orrs	r3, r2
 80044be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80044c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	031b      	lsls	r3, r3, #12
 80044ce:	693a      	ldr	r2, [r7, #16]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	4a12      	ldr	r2, [pc, #72]	@ (8004520 <TIM_OC4_SetConfig+0xa4>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d003      	beq.n	80044e4 <TIM_OC4_SetConfig+0x68>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a11      	ldr	r2, [pc, #68]	@ (8004524 <TIM_OC4_SetConfig+0xa8>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d109      	bne.n	80044f8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80044ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	695b      	ldr	r3, [r3, #20]
 80044f0:	019b      	lsls	r3, r3, #6
 80044f2:	697a      	ldr	r2, [r7, #20]
 80044f4:	4313      	orrs	r3, r2
 80044f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	697a      	ldr	r2, [r7, #20]
 80044fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	68fa      	ldr	r2, [r7, #12]
 8004502:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	685a      	ldr	r2, [r3, #4]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	693a      	ldr	r2, [r7, #16]
 8004510:	621a      	str	r2, [r3, #32]
}
 8004512:	bf00      	nop
 8004514:	371c      	adds	r7, #28
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr
 800451e:	bf00      	nop
 8004520:	40010000 	.word	0x40010000
 8004524:	40010400 	.word	0x40010400

08004528 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004528:	b480      	push	{r7}
 800452a:	b087      	sub	sp, #28
 800452c:	af00      	add	r7, sp, #0
 800452e:	60f8      	str	r0, [r7, #12]
 8004530:	60b9      	str	r1, [r7, #8]
 8004532:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	f003 031f 	and.w	r3, r3, #31
 800453a:	2201      	movs	r2, #1
 800453c:	fa02 f303 	lsl.w	r3, r2, r3
 8004540:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6a1a      	ldr	r2, [r3, #32]
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	43db      	mvns	r3, r3
 800454a:	401a      	ands	r2, r3
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6a1a      	ldr	r2, [r3, #32]
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	f003 031f 	and.w	r3, r3, #31
 800455a:	6879      	ldr	r1, [r7, #4]
 800455c:	fa01 f303 	lsl.w	r3, r1, r3
 8004560:	431a      	orrs	r2, r3
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	621a      	str	r2, [r3, #32]
}
 8004566:	bf00      	nop
 8004568:	371c      	adds	r7, #28
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
	...

08004574 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004574:	b480      	push	{r7}
 8004576:	b085      	sub	sp, #20
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004584:	2b01      	cmp	r3, #1
 8004586:	d101      	bne.n	800458c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004588:	2302      	movs	r3, #2
 800458a:	e05a      	b.n	8004642 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2202      	movs	r2, #2
 8004598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	68fa      	ldr	r2, [r7, #12]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	68fa      	ldr	r2, [r7, #12]
 80045c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a21      	ldr	r2, [pc, #132]	@ (8004650 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d022      	beq.n	8004616 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045d8:	d01d      	beq.n	8004616 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a1d      	ldr	r2, [pc, #116]	@ (8004654 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d018      	beq.n	8004616 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a1b      	ldr	r2, [pc, #108]	@ (8004658 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d013      	beq.n	8004616 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a1a      	ldr	r2, [pc, #104]	@ (800465c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d00e      	beq.n	8004616 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a18      	ldr	r2, [pc, #96]	@ (8004660 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d009      	beq.n	8004616 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a17      	ldr	r2, [pc, #92]	@ (8004664 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d004      	beq.n	8004616 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a15      	ldr	r2, [pc, #84]	@ (8004668 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d10c      	bne.n	8004630 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800461c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	68ba      	ldr	r2, [r7, #8]
 8004624:	4313      	orrs	r3, r2
 8004626:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	68ba      	ldr	r2, [r7, #8]
 800462e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2201      	movs	r2, #1
 8004634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3714      	adds	r7, #20
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop
 8004650:	40010000 	.word	0x40010000
 8004654:	40000400 	.word	0x40000400
 8004658:	40000800 	.word	0x40000800
 800465c:	40000c00 	.word	0x40000c00
 8004660:	40010400 	.word	0x40010400
 8004664:	40014000 	.word	0x40014000
 8004668:	40001800 	.word	0x40001800

0800466c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b082      	sub	sp, #8
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d101      	bne.n	800467e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e042      	b.n	8004704 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004684:	b2db      	uxtb	r3, r3
 8004686:	2b00      	cmp	r3, #0
 8004688:	d106      	bne.n	8004698 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2200      	movs	r2, #0
 800468e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f7fd f9ee 	bl	8001a74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2224      	movs	r2, #36	@ 0x24
 800469c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68da      	ldr	r2, [r3, #12]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80046ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f000 f973 	bl	800499c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	691a      	ldr	r2, [r3, #16]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80046c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	695a      	ldr	r2, [r3, #20]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80046d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68da      	ldr	r2, [r3, #12]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80046e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2220      	movs	r2, #32
 80046f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2220      	movs	r2, #32
 80046f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004702:	2300      	movs	r3, #0
}
 8004704:	4618      	mov	r0, r3
 8004706:	3708      	adds	r7, #8
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}

0800470c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b08a      	sub	sp, #40	@ 0x28
 8004710:	af02      	add	r7, sp, #8
 8004712:	60f8      	str	r0, [r7, #12]
 8004714:	60b9      	str	r1, [r7, #8]
 8004716:	603b      	str	r3, [r7, #0]
 8004718:	4613      	mov	r3, r2
 800471a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800471c:	2300      	movs	r3, #0
 800471e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004726:	b2db      	uxtb	r3, r3
 8004728:	2b20      	cmp	r3, #32
 800472a:	d175      	bne.n	8004818 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d002      	beq.n	8004738 <HAL_UART_Transmit+0x2c>
 8004732:	88fb      	ldrh	r3, [r7, #6]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d101      	bne.n	800473c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e06e      	b.n	800481a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2200      	movs	r2, #0
 8004740:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2221      	movs	r2, #33	@ 0x21
 8004746:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800474a:	f7fd fa6b 	bl	8001c24 <HAL_GetTick>
 800474e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	88fa      	ldrh	r2, [r7, #6]
 8004754:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	88fa      	ldrh	r2, [r7, #6]
 800475a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004764:	d108      	bne.n	8004778 <HAL_UART_Transmit+0x6c>
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	691b      	ldr	r3, [r3, #16]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d104      	bne.n	8004778 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800476e:	2300      	movs	r3, #0
 8004770:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	61bb      	str	r3, [r7, #24]
 8004776:	e003      	b.n	8004780 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800477c:	2300      	movs	r3, #0
 800477e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004780:	e02e      	b.n	80047e0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	9300      	str	r3, [sp, #0]
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	2200      	movs	r2, #0
 800478a:	2180      	movs	r1, #128	@ 0x80
 800478c:	68f8      	ldr	r0, [r7, #12]
 800478e:	f000 f848 	bl	8004822 <UART_WaitOnFlagUntilTimeout>
 8004792:	4603      	mov	r3, r0
 8004794:	2b00      	cmp	r3, #0
 8004796:	d005      	beq.n	80047a4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2220      	movs	r2, #32
 800479c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80047a0:	2303      	movs	r3, #3
 80047a2:	e03a      	b.n	800481a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80047a4:	69fb      	ldr	r3, [r7, #28]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d10b      	bne.n	80047c2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80047aa:	69bb      	ldr	r3, [r7, #24]
 80047ac:	881b      	ldrh	r3, [r3, #0]
 80047ae:	461a      	mov	r2, r3
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80047ba:	69bb      	ldr	r3, [r7, #24]
 80047bc:	3302      	adds	r3, #2
 80047be:	61bb      	str	r3, [r7, #24]
 80047c0:	e007      	b.n	80047d2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80047c2:	69fb      	ldr	r3, [r7, #28]
 80047c4:	781a      	ldrb	r2, [r3, #0]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80047cc:	69fb      	ldr	r3, [r7, #28]
 80047ce:	3301      	adds	r3, #1
 80047d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80047d6:	b29b      	uxth	r3, r3
 80047d8:	3b01      	subs	r3, #1
 80047da:	b29a      	uxth	r2, r3
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d1cb      	bne.n	8004782 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	9300      	str	r3, [sp, #0]
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	2200      	movs	r2, #0
 80047f2:	2140      	movs	r1, #64	@ 0x40
 80047f4:	68f8      	ldr	r0, [r7, #12]
 80047f6:	f000 f814 	bl	8004822 <UART_WaitOnFlagUntilTimeout>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d005      	beq.n	800480c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2220      	movs	r2, #32
 8004804:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004808:	2303      	movs	r3, #3
 800480a:	e006      	b.n	800481a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2220      	movs	r2, #32
 8004810:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004814:	2300      	movs	r3, #0
 8004816:	e000      	b.n	800481a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004818:	2302      	movs	r3, #2
  }
}
 800481a:	4618      	mov	r0, r3
 800481c:	3720      	adds	r7, #32
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}

08004822 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004822:	b580      	push	{r7, lr}
 8004824:	b086      	sub	sp, #24
 8004826:	af00      	add	r7, sp, #0
 8004828:	60f8      	str	r0, [r7, #12]
 800482a:	60b9      	str	r1, [r7, #8]
 800482c:	603b      	str	r3, [r7, #0]
 800482e:	4613      	mov	r3, r2
 8004830:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004832:	e03b      	b.n	80048ac <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004834:	6a3b      	ldr	r3, [r7, #32]
 8004836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800483a:	d037      	beq.n	80048ac <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800483c:	f7fd f9f2 	bl	8001c24 <HAL_GetTick>
 8004840:	4602      	mov	r2, r0
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	1ad3      	subs	r3, r2, r3
 8004846:	6a3a      	ldr	r2, [r7, #32]
 8004848:	429a      	cmp	r2, r3
 800484a:	d302      	bcc.n	8004852 <UART_WaitOnFlagUntilTimeout+0x30>
 800484c:	6a3b      	ldr	r3, [r7, #32]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d101      	bne.n	8004856 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004852:	2303      	movs	r3, #3
 8004854:	e03a      	b.n	80048cc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	f003 0304 	and.w	r3, r3, #4
 8004860:	2b00      	cmp	r3, #0
 8004862:	d023      	beq.n	80048ac <UART_WaitOnFlagUntilTimeout+0x8a>
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	2b80      	cmp	r3, #128	@ 0x80
 8004868:	d020      	beq.n	80048ac <UART_WaitOnFlagUntilTimeout+0x8a>
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	2b40      	cmp	r3, #64	@ 0x40
 800486e:	d01d      	beq.n	80048ac <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 0308 	and.w	r3, r3, #8
 800487a:	2b08      	cmp	r3, #8
 800487c:	d116      	bne.n	80048ac <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800487e:	2300      	movs	r3, #0
 8004880:	617b      	str	r3, [r7, #20]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	617b      	str	r3, [r7, #20]
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	617b      	str	r3, [r7, #20]
 8004892:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004894:	68f8      	ldr	r0, [r7, #12]
 8004896:	f000 f81d 	bl	80048d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2208      	movs	r2, #8
 800489e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e00f      	b.n	80048cc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	4013      	ands	r3, r2
 80048b6:	68ba      	ldr	r2, [r7, #8]
 80048b8:	429a      	cmp	r2, r3
 80048ba:	bf0c      	ite	eq
 80048bc:	2301      	moveq	r3, #1
 80048be:	2300      	movne	r3, #0
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	461a      	mov	r2, r3
 80048c4:	79fb      	ldrb	r3, [r7, #7]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d0b4      	beq.n	8004834 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80048ca:	2300      	movs	r3, #0
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	3718      	adds	r7, #24
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}

080048d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b095      	sub	sp, #84	@ 0x54
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	330c      	adds	r3, #12
 80048e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048e6:	e853 3f00 	ldrex	r3, [r3]
 80048ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80048ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80048f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	330c      	adds	r3, #12
 80048fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80048fc:	643a      	str	r2, [r7, #64]	@ 0x40
 80048fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004900:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004902:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004904:	e841 2300 	strex	r3, r2, [r1]
 8004908:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800490a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800490c:	2b00      	cmp	r3, #0
 800490e:	d1e5      	bne.n	80048dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	3314      	adds	r3, #20
 8004916:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004918:	6a3b      	ldr	r3, [r7, #32]
 800491a:	e853 3f00 	ldrex	r3, [r3]
 800491e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004920:	69fb      	ldr	r3, [r7, #28]
 8004922:	f023 0301 	bic.w	r3, r3, #1
 8004926:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	3314      	adds	r3, #20
 800492e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004930:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004932:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004934:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004936:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004938:	e841 2300 	strex	r3, r2, [r1]
 800493c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800493e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004940:	2b00      	cmp	r3, #0
 8004942:	d1e5      	bne.n	8004910 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004948:	2b01      	cmp	r3, #1
 800494a:	d119      	bne.n	8004980 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	330c      	adds	r3, #12
 8004952:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	e853 3f00 	ldrex	r3, [r3]
 800495a:	60bb      	str	r3, [r7, #8]
   return(result);
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	f023 0310 	bic.w	r3, r3, #16
 8004962:	647b      	str	r3, [r7, #68]	@ 0x44
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	330c      	adds	r3, #12
 800496a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800496c:	61ba      	str	r2, [r7, #24]
 800496e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004970:	6979      	ldr	r1, [r7, #20]
 8004972:	69ba      	ldr	r2, [r7, #24]
 8004974:	e841 2300 	strex	r3, r2, [r1]
 8004978:	613b      	str	r3, [r7, #16]
   return(result);
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d1e5      	bne.n	800494c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2220      	movs	r2, #32
 8004984:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800498e:	bf00      	nop
 8004990:	3754      	adds	r7, #84	@ 0x54
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr
	...

0800499c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800499c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049a0:	b0c0      	sub	sp, #256	@ 0x100
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	691b      	ldr	r3, [r3, #16]
 80049b0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80049b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049b8:	68d9      	ldr	r1, [r3, #12]
 80049ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	ea40 0301 	orr.w	r3, r0, r1
 80049c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80049c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049ca:	689a      	ldr	r2, [r3, #8]
 80049cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049d0:	691b      	ldr	r3, [r3, #16]
 80049d2:	431a      	orrs	r2, r3
 80049d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049d8:	695b      	ldr	r3, [r3, #20]
 80049da:	431a      	orrs	r2, r3
 80049dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049e0:	69db      	ldr	r3, [r3, #28]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80049e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80049f4:	f021 010c 	bic.w	r1, r1, #12
 80049f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004a02:	430b      	orrs	r3, r1
 8004a04:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	695b      	ldr	r3, [r3, #20]
 8004a0e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004a12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a16:	6999      	ldr	r1, [r3, #24]
 8004a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	ea40 0301 	orr.w	r3, r0, r1
 8004a22:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	4b8f      	ldr	r3, [pc, #572]	@ (8004c68 <UART_SetConfig+0x2cc>)
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d005      	beq.n	8004a3c <UART_SetConfig+0xa0>
 8004a30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	4b8d      	ldr	r3, [pc, #564]	@ (8004c6c <UART_SetConfig+0x2d0>)
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d104      	bne.n	8004a46 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004a3c:	f7ff f898 	bl	8003b70 <HAL_RCC_GetPCLK2Freq>
 8004a40:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004a44:	e003      	b.n	8004a4e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004a46:	f7ff f87f 	bl	8003b48 <HAL_RCC_GetPCLK1Freq>
 8004a4a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a52:	69db      	ldr	r3, [r3, #28]
 8004a54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a58:	f040 810c 	bne.w	8004c74 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004a5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a60:	2200      	movs	r2, #0
 8004a62:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004a66:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004a6a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004a6e:	4622      	mov	r2, r4
 8004a70:	462b      	mov	r3, r5
 8004a72:	1891      	adds	r1, r2, r2
 8004a74:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004a76:	415b      	adcs	r3, r3
 8004a78:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004a7a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004a7e:	4621      	mov	r1, r4
 8004a80:	eb12 0801 	adds.w	r8, r2, r1
 8004a84:	4629      	mov	r1, r5
 8004a86:	eb43 0901 	adc.w	r9, r3, r1
 8004a8a:	f04f 0200 	mov.w	r2, #0
 8004a8e:	f04f 0300 	mov.w	r3, #0
 8004a92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a9e:	4690      	mov	r8, r2
 8004aa0:	4699      	mov	r9, r3
 8004aa2:	4623      	mov	r3, r4
 8004aa4:	eb18 0303 	adds.w	r3, r8, r3
 8004aa8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004aac:	462b      	mov	r3, r5
 8004aae:	eb49 0303 	adc.w	r3, r9, r3
 8004ab2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004ab6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004ac2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004ac6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004aca:	460b      	mov	r3, r1
 8004acc:	18db      	adds	r3, r3, r3
 8004ace:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	eb42 0303 	adc.w	r3, r2, r3
 8004ad6:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ad8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004adc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004ae0:	f7fb fbde 	bl	80002a0 <__aeabi_uldivmod>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	460b      	mov	r3, r1
 8004ae8:	4b61      	ldr	r3, [pc, #388]	@ (8004c70 <UART_SetConfig+0x2d4>)
 8004aea:	fba3 2302 	umull	r2, r3, r3, r2
 8004aee:	095b      	lsrs	r3, r3, #5
 8004af0:	011c      	lsls	r4, r3, #4
 8004af2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004af6:	2200      	movs	r2, #0
 8004af8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004afc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004b00:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004b04:	4642      	mov	r2, r8
 8004b06:	464b      	mov	r3, r9
 8004b08:	1891      	adds	r1, r2, r2
 8004b0a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004b0c:	415b      	adcs	r3, r3
 8004b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b10:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004b14:	4641      	mov	r1, r8
 8004b16:	eb12 0a01 	adds.w	sl, r2, r1
 8004b1a:	4649      	mov	r1, r9
 8004b1c:	eb43 0b01 	adc.w	fp, r3, r1
 8004b20:	f04f 0200 	mov.w	r2, #0
 8004b24:	f04f 0300 	mov.w	r3, #0
 8004b28:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004b2c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004b30:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b34:	4692      	mov	sl, r2
 8004b36:	469b      	mov	fp, r3
 8004b38:	4643      	mov	r3, r8
 8004b3a:	eb1a 0303 	adds.w	r3, sl, r3
 8004b3e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004b42:	464b      	mov	r3, r9
 8004b44:	eb4b 0303 	adc.w	r3, fp, r3
 8004b48:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004b4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	2200      	movs	r2, #0
 8004b54:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004b58:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004b5c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004b60:	460b      	mov	r3, r1
 8004b62:	18db      	adds	r3, r3, r3
 8004b64:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b66:	4613      	mov	r3, r2
 8004b68:	eb42 0303 	adc.w	r3, r2, r3
 8004b6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b6e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004b72:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004b76:	f7fb fb93 	bl	80002a0 <__aeabi_uldivmod>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	460b      	mov	r3, r1
 8004b7e:	4611      	mov	r1, r2
 8004b80:	4b3b      	ldr	r3, [pc, #236]	@ (8004c70 <UART_SetConfig+0x2d4>)
 8004b82:	fba3 2301 	umull	r2, r3, r3, r1
 8004b86:	095b      	lsrs	r3, r3, #5
 8004b88:	2264      	movs	r2, #100	@ 0x64
 8004b8a:	fb02 f303 	mul.w	r3, r2, r3
 8004b8e:	1acb      	subs	r3, r1, r3
 8004b90:	00db      	lsls	r3, r3, #3
 8004b92:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004b96:	4b36      	ldr	r3, [pc, #216]	@ (8004c70 <UART_SetConfig+0x2d4>)
 8004b98:	fba3 2302 	umull	r2, r3, r3, r2
 8004b9c:	095b      	lsrs	r3, r3, #5
 8004b9e:	005b      	lsls	r3, r3, #1
 8004ba0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004ba4:	441c      	add	r4, r3
 8004ba6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004baa:	2200      	movs	r2, #0
 8004bac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004bb0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004bb4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004bb8:	4642      	mov	r2, r8
 8004bba:	464b      	mov	r3, r9
 8004bbc:	1891      	adds	r1, r2, r2
 8004bbe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004bc0:	415b      	adcs	r3, r3
 8004bc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004bc4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004bc8:	4641      	mov	r1, r8
 8004bca:	1851      	adds	r1, r2, r1
 8004bcc:	6339      	str	r1, [r7, #48]	@ 0x30
 8004bce:	4649      	mov	r1, r9
 8004bd0:	414b      	adcs	r3, r1
 8004bd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bd4:	f04f 0200 	mov.w	r2, #0
 8004bd8:	f04f 0300 	mov.w	r3, #0
 8004bdc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004be0:	4659      	mov	r1, fp
 8004be2:	00cb      	lsls	r3, r1, #3
 8004be4:	4651      	mov	r1, sl
 8004be6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004bea:	4651      	mov	r1, sl
 8004bec:	00ca      	lsls	r2, r1, #3
 8004bee:	4610      	mov	r0, r2
 8004bf0:	4619      	mov	r1, r3
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	4642      	mov	r2, r8
 8004bf6:	189b      	adds	r3, r3, r2
 8004bf8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004bfc:	464b      	mov	r3, r9
 8004bfe:	460a      	mov	r2, r1
 8004c00:	eb42 0303 	adc.w	r3, r2, r3
 8004c04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004c14:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004c18:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004c1c:	460b      	mov	r3, r1
 8004c1e:	18db      	adds	r3, r3, r3
 8004c20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c22:	4613      	mov	r3, r2
 8004c24:	eb42 0303 	adc.w	r3, r2, r3
 8004c28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c2a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c2e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004c32:	f7fb fb35 	bl	80002a0 <__aeabi_uldivmod>
 8004c36:	4602      	mov	r2, r0
 8004c38:	460b      	mov	r3, r1
 8004c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8004c70 <UART_SetConfig+0x2d4>)
 8004c3c:	fba3 1302 	umull	r1, r3, r3, r2
 8004c40:	095b      	lsrs	r3, r3, #5
 8004c42:	2164      	movs	r1, #100	@ 0x64
 8004c44:	fb01 f303 	mul.w	r3, r1, r3
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	00db      	lsls	r3, r3, #3
 8004c4c:	3332      	adds	r3, #50	@ 0x32
 8004c4e:	4a08      	ldr	r2, [pc, #32]	@ (8004c70 <UART_SetConfig+0x2d4>)
 8004c50:	fba2 2303 	umull	r2, r3, r2, r3
 8004c54:	095b      	lsrs	r3, r3, #5
 8004c56:	f003 0207 	and.w	r2, r3, #7
 8004c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4422      	add	r2, r4
 8004c62:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004c64:	e106      	b.n	8004e74 <UART_SetConfig+0x4d8>
 8004c66:	bf00      	nop
 8004c68:	40011000 	.word	0x40011000
 8004c6c:	40011400 	.word	0x40011400
 8004c70:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c78:	2200      	movs	r2, #0
 8004c7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004c7e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004c82:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004c86:	4642      	mov	r2, r8
 8004c88:	464b      	mov	r3, r9
 8004c8a:	1891      	adds	r1, r2, r2
 8004c8c:	6239      	str	r1, [r7, #32]
 8004c8e:	415b      	adcs	r3, r3
 8004c90:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c92:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c96:	4641      	mov	r1, r8
 8004c98:	1854      	adds	r4, r2, r1
 8004c9a:	4649      	mov	r1, r9
 8004c9c:	eb43 0501 	adc.w	r5, r3, r1
 8004ca0:	f04f 0200 	mov.w	r2, #0
 8004ca4:	f04f 0300 	mov.w	r3, #0
 8004ca8:	00eb      	lsls	r3, r5, #3
 8004caa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cae:	00e2      	lsls	r2, r4, #3
 8004cb0:	4614      	mov	r4, r2
 8004cb2:	461d      	mov	r5, r3
 8004cb4:	4643      	mov	r3, r8
 8004cb6:	18e3      	adds	r3, r4, r3
 8004cb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004cbc:	464b      	mov	r3, r9
 8004cbe:	eb45 0303 	adc.w	r3, r5, r3
 8004cc2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004cd2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004cd6:	f04f 0200 	mov.w	r2, #0
 8004cda:	f04f 0300 	mov.w	r3, #0
 8004cde:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004ce2:	4629      	mov	r1, r5
 8004ce4:	008b      	lsls	r3, r1, #2
 8004ce6:	4621      	mov	r1, r4
 8004ce8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004cec:	4621      	mov	r1, r4
 8004cee:	008a      	lsls	r2, r1, #2
 8004cf0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004cf4:	f7fb fad4 	bl	80002a0 <__aeabi_uldivmod>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	460b      	mov	r3, r1
 8004cfc:	4b60      	ldr	r3, [pc, #384]	@ (8004e80 <UART_SetConfig+0x4e4>)
 8004cfe:	fba3 2302 	umull	r2, r3, r3, r2
 8004d02:	095b      	lsrs	r3, r3, #5
 8004d04:	011c      	lsls	r4, r3, #4
 8004d06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004d10:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004d14:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004d18:	4642      	mov	r2, r8
 8004d1a:	464b      	mov	r3, r9
 8004d1c:	1891      	adds	r1, r2, r2
 8004d1e:	61b9      	str	r1, [r7, #24]
 8004d20:	415b      	adcs	r3, r3
 8004d22:	61fb      	str	r3, [r7, #28]
 8004d24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d28:	4641      	mov	r1, r8
 8004d2a:	1851      	adds	r1, r2, r1
 8004d2c:	6139      	str	r1, [r7, #16]
 8004d2e:	4649      	mov	r1, r9
 8004d30:	414b      	adcs	r3, r1
 8004d32:	617b      	str	r3, [r7, #20]
 8004d34:	f04f 0200 	mov.w	r2, #0
 8004d38:	f04f 0300 	mov.w	r3, #0
 8004d3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d40:	4659      	mov	r1, fp
 8004d42:	00cb      	lsls	r3, r1, #3
 8004d44:	4651      	mov	r1, sl
 8004d46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d4a:	4651      	mov	r1, sl
 8004d4c:	00ca      	lsls	r2, r1, #3
 8004d4e:	4610      	mov	r0, r2
 8004d50:	4619      	mov	r1, r3
 8004d52:	4603      	mov	r3, r0
 8004d54:	4642      	mov	r2, r8
 8004d56:	189b      	adds	r3, r3, r2
 8004d58:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004d5c:	464b      	mov	r3, r9
 8004d5e:	460a      	mov	r2, r1
 8004d60:	eb42 0303 	adc.w	r3, r2, r3
 8004d64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004d72:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004d74:	f04f 0200 	mov.w	r2, #0
 8004d78:	f04f 0300 	mov.w	r3, #0
 8004d7c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004d80:	4649      	mov	r1, r9
 8004d82:	008b      	lsls	r3, r1, #2
 8004d84:	4641      	mov	r1, r8
 8004d86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d8a:	4641      	mov	r1, r8
 8004d8c:	008a      	lsls	r2, r1, #2
 8004d8e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004d92:	f7fb fa85 	bl	80002a0 <__aeabi_uldivmod>
 8004d96:	4602      	mov	r2, r0
 8004d98:	460b      	mov	r3, r1
 8004d9a:	4611      	mov	r1, r2
 8004d9c:	4b38      	ldr	r3, [pc, #224]	@ (8004e80 <UART_SetConfig+0x4e4>)
 8004d9e:	fba3 2301 	umull	r2, r3, r3, r1
 8004da2:	095b      	lsrs	r3, r3, #5
 8004da4:	2264      	movs	r2, #100	@ 0x64
 8004da6:	fb02 f303 	mul.w	r3, r2, r3
 8004daa:	1acb      	subs	r3, r1, r3
 8004dac:	011b      	lsls	r3, r3, #4
 8004dae:	3332      	adds	r3, #50	@ 0x32
 8004db0:	4a33      	ldr	r2, [pc, #204]	@ (8004e80 <UART_SetConfig+0x4e4>)
 8004db2:	fba2 2303 	umull	r2, r3, r2, r3
 8004db6:	095b      	lsrs	r3, r3, #5
 8004db8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004dbc:	441c      	add	r4, r3
 8004dbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	673b      	str	r3, [r7, #112]	@ 0x70
 8004dc6:	677a      	str	r2, [r7, #116]	@ 0x74
 8004dc8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004dcc:	4642      	mov	r2, r8
 8004dce:	464b      	mov	r3, r9
 8004dd0:	1891      	adds	r1, r2, r2
 8004dd2:	60b9      	str	r1, [r7, #8]
 8004dd4:	415b      	adcs	r3, r3
 8004dd6:	60fb      	str	r3, [r7, #12]
 8004dd8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ddc:	4641      	mov	r1, r8
 8004dde:	1851      	adds	r1, r2, r1
 8004de0:	6039      	str	r1, [r7, #0]
 8004de2:	4649      	mov	r1, r9
 8004de4:	414b      	adcs	r3, r1
 8004de6:	607b      	str	r3, [r7, #4]
 8004de8:	f04f 0200 	mov.w	r2, #0
 8004dec:	f04f 0300 	mov.w	r3, #0
 8004df0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004df4:	4659      	mov	r1, fp
 8004df6:	00cb      	lsls	r3, r1, #3
 8004df8:	4651      	mov	r1, sl
 8004dfa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004dfe:	4651      	mov	r1, sl
 8004e00:	00ca      	lsls	r2, r1, #3
 8004e02:	4610      	mov	r0, r2
 8004e04:	4619      	mov	r1, r3
 8004e06:	4603      	mov	r3, r0
 8004e08:	4642      	mov	r2, r8
 8004e0a:	189b      	adds	r3, r3, r2
 8004e0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e0e:	464b      	mov	r3, r9
 8004e10:	460a      	mov	r2, r1
 8004e12:	eb42 0303 	adc.w	r3, r2, r3
 8004e16:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	663b      	str	r3, [r7, #96]	@ 0x60
 8004e22:	667a      	str	r2, [r7, #100]	@ 0x64
 8004e24:	f04f 0200 	mov.w	r2, #0
 8004e28:	f04f 0300 	mov.w	r3, #0
 8004e2c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004e30:	4649      	mov	r1, r9
 8004e32:	008b      	lsls	r3, r1, #2
 8004e34:	4641      	mov	r1, r8
 8004e36:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e3a:	4641      	mov	r1, r8
 8004e3c:	008a      	lsls	r2, r1, #2
 8004e3e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004e42:	f7fb fa2d 	bl	80002a0 <__aeabi_uldivmod>
 8004e46:	4602      	mov	r2, r0
 8004e48:	460b      	mov	r3, r1
 8004e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8004e80 <UART_SetConfig+0x4e4>)
 8004e4c:	fba3 1302 	umull	r1, r3, r3, r2
 8004e50:	095b      	lsrs	r3, r3, #5
 8004e52:	2164      	movs	r1, #100	@ 0x64
 8004e54:	fb01 f303 	mul.w	r3, r1, r3
 8004e58:	1ad3      	subs	r3, r2, r3
 8004e5a:	011b      	lsls	r3, r3, #4
 8004e5c:	3332      	adds	r3, #50	@ 0x32
 8004e5e:	4a08      	ldr	r2, [pc, #32]	@ (8004e80 <UART_SetConfig+0x4e4>)
 8004e60:	fba2 2303 	umull	r2, r3, r2, r3
 8004e64:	095b      	lsrs	r3, r3, #5
 8004e66:	f003 020f 	and.w	r2, r3, #15
 8004e6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4422      	add	r2, r4
 8004e72:	609a      	str	r2, [r3, #8]
}
 8004e74:	bf00      	nop
 8004e76:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e80:	51eb851f 	.word	0x51eb851f

08004e84 <sniprintf>:
 8004e84:	b40c      	push	{r2, r3}
 8004e86:	b530      	push	{r4, r5, lr}
 8004e88:	4b18      	ldr	r3, [pc, #96]	@ (8004eec <sniprintf+0x68>)
 8004e8a:	1e0c      	subs	r4, r1, #0
 8004e8c:	681d      	ldr	r5, [r3, #0]
 8004e8e:	b09d      	sub	sp, #116	@ 0x74
 8004e90:	da08      	bge.n	8004ea4 <sniprintf+0x20>
 8004e92:	238b      	movs	r3, #139	@ 0x8b
 8004e94:	602b      	str	r3, [r5, #0]
 8004e96:	f04f 30ff 	mov.w	r0, #4294967295
 8004e9a:	b01d      	add	sp, #116	@ 0x74
 8004e9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004ea0:	b002      	add	sp, #8
 8004ea2:	4770      	bx	lr
 8004ea4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004ea8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004eac:	f04f 0300 	mov.w	r3, #0
 8004eb0:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004eb2:	bf14      	ite	ne
 8004eb4:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004eb8:	4623      	moveq	r3, r4
 8004eba:	9304      	str	r3, [sp, #16]
 8004ebc:	9307      	str	r3, [sp, #28]
 8004ebe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004ec2:	9002      	str	r0, [sp, #8]
 8004ec4:	9006      	str	r0, [sp, #24]
 8004ec6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004eca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004ecc:	ab21      	add	r3, sp, #132	@ 0x84
 8004ece:	a902      	add	r1, sp, #8
 8004ed0:	4628      	mov	r0, r5
 8004ed2:	9301      	str	r3, [sp, #4]
 8004ed4:	f000 f994 	bl	8005200 <_svfiprintf_r>
 8004ed8:	1c43      	adds	r3, r0, #1
 8004eda:	bfbc      	itt	lt
 8004edc:	238b      	movlt	r3, #139	@ 0x8b
 8004ede:	602b      	strlt	r3, [r5, #0]
 8004ee0:	2c00      	cmp	r4, #0
 8004ee2:	d0da      	beq.n	8004e9a <sniprintf+0x16>
 8004ee4:	9b02      	ldr	r3, [sp, #8]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	701a      	strb	r2, [r3, #0]
 8004eea:	e7d6      	b.n	8004e9a <sniprintf+0x16>
 8004eec:	2000005c 	.word	0x2000005c

08004ef0 <memset>:
 8004ef0:	4402      	add	r2, r0
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d100      	bne.n	8004efa <memset+0xa>
 8004ef8:	4770      	bx	lr
 8004efa:	f803 1b01 	strb.w	r1, [r3], #1
 8004efe:	e7f9      	b.n	8004ef4 <memset+0x4>

08004f00 <__errno>:
 8004f00:	4b01      	ldr	r3, [pc, #4]	@ (8004f08 <__errno+0x8>)
 8004f02:	6818      	ldr	r0, [r3, #0]
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	2000005c 	.word	0x2000005c

08004f0c <__libc_init_array>:
 8004f0c:	b570      	push	{r4, r5, r6, lr}
 8004f0e:	4d0d      	ldr	r5, [pc, #52]	@ (8004f44 <__libc_init_array+0x38>)
 8004f10:	4c0d      	ldr	r4, [pc, #52]	@ (8004f48 <__libc_init_array+0x3c>)
 8004f12:	1b64      	subs	r4, r4, r5
 8004f14:	10a4      	asrs	r4, r4, #2
 8004f16:	2600      	movs	r6, #0
 8004f18:	42a6      	cmp	r6, r4
 8004f1a:	d109      	bne.n	8004f30 <__libc_init_array+0x24>
 8004f1c:	4d0b      	ldr	r5, [pc, #44]	@ (8004f4c <__libc_init_array+0x40>)
 8004f1e:	4c0c      	ldr	r4, [pc, #48]	@ (8004f50 <__libc_init_array+0x44>)
 8004f20:	f000 fc64 	bl	80057ec <_init>
 8004f24:	1b64      	subs	r4, r4, r5
 8004f26:	10a4      	asrs	r4, r4, #2
 8004f28:	2600      	movs	r6, #0
 8004f2a:	42a6      	cmp	r6, r4
 8004f2c:	d105      	bne.n	8004f3a <__libc_init_array+0x2e>
 8004f2e:	bd70      	pop	{r4, r5, r6, pc}
 8004f30:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f34:	4798      	blx	r3
 8004f36:	3601      	adds	r6, #1
 8004f38:	e7ee      	b.n	8004f18 <__libc_init_array+0xc>
 8004f3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f3e:	4798      	blx	r3
 8004f40:	3601      	adds	r6, #1
 8004f42:	e7f2      	b.n	8004f2a <__libc_init_array+0x1e>
 8004f44:	08006134 	.word	0x08006134
 8004f48:	08006134 	.word	0x08006134
 8004f4c:	08006134 	.word	0x08006134
 8004f50:	08006138 	.word	0x08006138

08004f54 <__retarget_lock_acquire_recursive>:
 8004f54:	4770      	bx	lr

08004f56 <__retarget_lock_release_recursive>:
 8004f56:	4770      	bx	lr

08004f58 <_free_r>:
 8004f58:	b538      	push	{r3, r4, r5, lr}
 8004f5a:	4605      	mov	r5, r0
 8004f5c:	2900      	cmp	r1, #0
 8004f5e:	d041      	beq.n	8004fe4 <_free_r+0x8c>
 8004f60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f64:	1f0c      	subs	r4, r1, #4
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	bfb8      	it	lt
 8004f6a:	18e4      	addlt	r4, r4, r3
 8004f6c:	f000 f8e0 	bl	8005130 <__malloc_lock>
 8004f70:	4a1d      	ldr	r2, [pc, #116]	@ (8004fe8 <_free_r+0x90>)
 8004f72:	6813      	ldr	r3, [r2, #0]
 8004f74:	b933      	cbnz	r3, 8004f84 <_free_r+0x2c>
 8004f76:	6063      	str	r3, [r4, #4]
 8004f78:	6014      	str	r4, [r2, #0]
 8004f7a:	4628      	mov	r0, r5
 8004f7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f80:	f000 b8dc 	b.w	800513c <__malloc_unlock>
 8004f84:	42a3      	cmp	r3, r4
 8004f86:	d908      	bls.n	8004f9a <_free_r+0x42>
 8004f88:	6820      	ldr	r0, [r4, #0]
 8004f8a:	1821      	adds	r1, r4, r0
 8004f8c:	428b      	cmp	r3, r1
 8004f8e:	bf01      	itttt	eq
 8004f90:	6819      	ldreq	r1, [r3, #0]
 8004f92:	685b      	ldreq	r3, [r3, #4]
 8004f94:	1809      	addeq	r1, r1, r0
 8004f96:	6021      	streq	r1, [r4, #0]
 8004f98:	e7ed      	b.n	8004f76 <_free_r+0x1e>
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	b10b      	cbz	r3, 8004fa4 <_free_r+0x4c>
 8004fa0:	42a3      	cmp	r3, r4
 8004fa2:	d9fa      	bls.n	8004f9a <_free_r+0x42>
 8004fa4:	6811      	ldr	r1, [r2, #0]
 8004fa6:	1850      	adds	r0, r2, r1
 8004fa8:	42a0      	cmp	r0, r4
 8004faa:	d10b      	bne.n	8004fc4 <_free_r+0x6c>
 8004fac:	6820      	ldr	r0, [r4, #0]
 8004fae:	4401      	add	r1, r0
 8004fb0:	1850      	adds	r0, r2, r1
 8004fb2:	4283      	cmp	r3, r0
 8004fb4:	6011      	str	r1, [r2, #0]
 8004fb6:	d1e0      	bne.n	8004f7a <_free_r+0x22>
 8004fb8:	6818      	ldr	r0, [r3, #0]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	6053      	str	r3, [r2, #4]
 8004fbe:	4408      	add	r0, r1
 8004fc0:	6010      	str	r0, [r2, #0]
 8004fc2:	e7da      	b.n	8004f7a <_free_r+0x22>
 8004fc4:	d902      	bls.n	8004fcc <_free_r+0x74>
 8004fc6:	230c      	movs	r3, #12
 8004fc8:	602b      	str	r3, [r5, #0]
 8004fca:	e7d6      	b.n	8004f7a <_free_r+0x22>
 8004fcc:	6820      	ldr	r0, [r4, #0]
 8004fce:	1821      	adds	r1, r4, r0
 8004fd0:	428b      	cmp	r3, r1
 8004fd2:	bf04      	itt	eq
 8004fd4:	6819      	ldreq	r1, [r3, #0]
 8004fd6:	685b      	ldreq	r3, [r3, #4]
 8004fd8:	6063      	str	r3, [r4, #4]
 8004fda:	bf04      	itt	eq
 8004fdc:	1809      	addeq	r1, r1, r0
 8004fde:	6021      	streq	r1, [r4, #0]
 8004fe0:	6054      	str	r4, [r2, #4]
 8004fe2:	e7ca      	b.n	8004f7a <_free_r+0x22>
 8004fe4:	bd38      	pop	{r3, r4, r5, pc}
 8004fe6:	bf00      	nop
 8004fe8:	20000718 	.word	0x20000718

08004fec <sbrk_aligned>:
 8004fec:	b570      	push	{r4, r5, r6, lr}
 8004fee:	4e0f      	ldr	r6, [pc, #60]	@ (800502c <sbrk_aligned+0x40>)
 8004ff0:	460c      	mov	r4, r1
 8004ff2:	6831      	ldr	r1, [r6, #0]
 8004ff4:	4605      	mov	r5, r0
 8004ff6:	b911      	cbnz	r1, 8004ffe <sbrk_aligned+0x12>
 8004ff8:	f000 fba4 	bl	8005744 <_sbrk_r>
 8004ffc:	6030      	str	r0, [r6, #0]
 8004ffe:	4621      	mov	r1, r4
 8005000:	4628      	mov	r0, r5
 8005002:	f000 fb9f 	bl	8005744 <_sbrk_r>
 8005006:	1c43      	adds	r3, r0, #1
 8005008:	d103      	bne.n	8005012 <sbrk_aligned+0x26>
 800500a:	f04f 34ff 	mov.w	r4, #4294967295
 800500e:	4620      	mov	r0, r4
 8005010:	bd70      	pop	{r4, r5, r6, pc}
 8005012:	1cc4      	adds	r4, r0, #3
 8005014:	f024 0403 	bic.w	r4, r4, #3
 8005018:	42a0      	cmp	r0, r4
 800501a:	d0f8      	beq.n	800500e <sbrk_aligned+0x22>
 800501c:	1a21      	subs	r1, r4, r0
 800501e:	4628      	mov	r0, r5
 8005020:	f000 fb90 	bl	8005744 <_sbrk_r>
 8005024:	3001      	adds	r0, #1
 8005026:	d1f2      	bne.n	800500e <sbrk_aligned+0x22>
 8005028:	e7ef      	b.n	800500a <sbrk_aligned+0x1e>
 800502a:	bf00      	nop
 800502c:	20000714 	.word	0x20000714

08005030 <_malloc_r>:
 8005030:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005034:	1ccd      	adds	r5, r1, #3
 8005036:	f025 0503 	bic.w	r5, r5, #3
 800503a:	3508      	adds	r5, #8
 800503c:	2d0c      	cmp	r5, #12
 800503e:	bf38      	it	cc
 8005040:	250c      	movcc	r5, #12
 8005042:	2d00      	cmp	r5, #0
 8005044:	4606      	mov	r6, r0
 8005046:	db01      	blt.n	800504c <_malloc_r+0x1c>
 8005048:	42a9      	cmp	r1, r5
 800504a:	d904      	bls.n	8005056 <_malloc_r+0x26>
 800504c:	230c      	movs	r3, #12
 800504e:	6033      	str	r3, [r6, #0]
 8005050:	2000      	movs	r0, #0
 8005052:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005056:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800512c <_malloc_r+0xfc>
 800505a:	f000 f869 	bl	8005130 <__malloc_lock>
 800505e:	f8d8 3000 	ldr.w	r3, [r8]
 8005062:	461c      	mov	r4, r3
 8005064:	bb44      	cbnz	r4, 80050b8 <_malloc_r+0x88>
 8005066:	4629      	mov	r1, r5
 8005068:	4630      	mov	r0, r6
 800506a:	f7ff ffbf 	bl	8004fec <sbrk_aligned>
 800506e:	1c43      	adds	r3, r0, #1
 8005070:	4604      	mov	r4, r0
 8005072:	d158      	bne.n	8005126 <_malloc_r+0xf6>
 8005074:	f8d8 4000 	ldr.w	r4, [r8]
 8005078:	4627      	mov	r7, r4
 800507a:	2f00      	cmp	r7, #0
 800507c:	d143      	bne.n	8005106 <_malloc_r+0xd6>
 800507e:	2c00      	cmp	r4, #0
 8005080:	d04b      	beq.n	800511a <_malloc_r+0xea>
 8005082:	6823      	ldr	r3, [r4, #0]
 8005084:	4639      	mov	r1, r7
 8005086:	4630      	mov	r0, r6
 8005088:	eb04 0903 	add.w	r9, r4, r3
 800508c:	f000 fb5a 	bl	8005744 <_sbrk_r>
 8005090:	4581      	cmp	r9, r0
 8005092:	d142      	bne.n	800511a <_malloc_r+0xea>
 8005094:	6821      	ldr	r1, [r4, #0]
 8005096:	1a6d      	subs	r5, r5, r1
 8005098:	4629      	mov	r1, r5
 800509a:	4630      	mov	r0, r6
 800509c:	f7ff ffa6 	bl	8004fec <sbrk_aligned>
 80050a0:	3001      	adds	r0, #1
 80050a2:	d03a      	beq.n	800511a <_malloc_r+0xea>
 80050a4:	6823      	ldr	r3, [r4, #0]
 80050a6:	442b      	add	r3, r5
 80050a8:	6023      	str	r3, [r4, #0]
 80050aa:	f8d8 3000 	ldr.w	r3, [r8]
 80050ae:	685a      	ldr	r2, [r3, #4]
 80050b0:	bb62      	cbnz	r2, 800510c <_malloc_r+0xdc>
 80050b2:	f8c8 7000 	str.w	r7, [r8]
 80050b6:	e00f      	b.n	80050d8 <_malloc_r+0xa8>
 80050b8:	6822      	ldr	r2, [r4, #0]
 80050ba:	1b52      	subs	r2, r2, r5
 80050bc:	d420      	bmi.n	8005100 <_malloc_r+0xd0>
 80050be:	2a0b      	cmp	r2, #11
 80050c0:	d917      	bls.n	80050f2 <_malloc_r+0xc2>
 80050c2:	1961      	adds	r1, r4, r5
 80050c4:	42a3      	cmp	r3, r4
 80050c6:	6025      	str	r5, [r4, #0]
 80050c8:	bf18      	it	ne
 80050ca:	6059      	strne	r1, [r3, #4]
 80050cc:	6863      	ldr	r3, [r4, #4]
 80050ce:	bf08      	it	eq
 80050d0:	f8c8 1000 	streq.w	r1, [r8]
 80050d4:	5162      	str	r2, [r4, r5]
 80050d6:	604b      	str	r3, [r1, #4]
 80050d8:	4630      	mov	r0, r6
 80050da:	f000 f82f 	bl	800513c <__malloc_unlock>
 80050de:	f104 000b 	add.w	r0, r4, #11
 80050e2:	1d23      	adds	r3, r4, #4
 80050e4:	f020 0007 	bic.w	r0, r0, #7
 80050e8:	1ac2      	subs	r2, r0, r3
 80050ea:	bf1c      	itt	ne
 80050ec:	1a1b      	subne	r3, r3, r0
 80050ee:	50a3      	strne	r3, [r4, r2]
 80050f0:	e7af      	b.n	8005052 <_malloc_r+0x22>
 80050f2:	6862      	ldr	r2, [r4, #4]
 80050f4:	42a3      	cmp	r3, r4
 80050f6:	bf0c      	ite	eq
 80050f8:	f8c8 2000 	streq.w	r2, [r8]
 80050fc:	605a      	strne	r2, [r3, #4]
 80050fe:	e7eb      	b.n	80050d8 <_malloc_r+0xa8>
 8005100:	4623      	mov	r3, r4
 8005102:	6864      	ldr	r4, [r4, #4]
 8005104:	e7ae      	b.n	8005064 <_malloc_r+0x34>
 8005106:	463c      	mov	r4, r7
 8005108:	687f      	ldr	r7, [r7, #4]
 800510a:	e7b6      	b.n	800507a <_malloc_r+0x4a>
 800510c:	461a      	mov	r2, r3
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	42a3      	cmp	r3, r4
 8005112:	d1fb      	bne.n	800510c <_malloc_r+0xdc>
 8005114:	2300      	movs	r3, #0
 8005116:	6053      	str	r3, [r2, #4]
 8005118:	e7de      	b.n	80050d8 <_malloc_r+0xa8>
 800511a:	230c      	movs	r3, #12
 800511c:	6033      	str	r3, [r6, #0]
 800511e:	4630      	mov	r0, r6
 8005120:	f000 f80c 	bl	800513c <__malloc_unlock>
 8005124:	e794      	b.n	8005050 <_malloc_r+0x20>
 8005126:	6005      	str	r5, [r0, #0]
 8005128:	e7d6      	b.n	80050d8 <_malloc_r+0xa8>
 800512a:	bf00      	nop
 800512c:	20000718 	.word	0x20000718

08005130 <__malloc_lock>:
 8005130:	4801      	ldr	r0, [pc, #4]	@ (8005138 <__malloc_lock+0x8>)
 8005132:	f7ff bf0f 	b.w	8004f54 <__retarget_lock_acquire_recursive>
 8005136:	bf00      	nop
 8005138:	20000710 	.word	0x20000710

0800513c <__malloc_unlock>:
 800513c:	4801      	ldr	r0, [pc, #4]	@ (8005144 <__malloc_unlock+0x8>)
 800513e:	f7ff bf0a 	b.w	8004f56 <__retarget_lock_release_recursive>
 8005142:	bf00      	nop
 8005144:	20000710 	.word	0x20000710

08005148 <__ssputs_r>:
 8005148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800514c:	688e      	ldr	r6, [r1, #8]
 800514e:	461f      	mov	r7, r3
 8005150:	42be      	cmp	r6, r7
 8005152:	680b      	ldr	r3, [r1, #0]
 8005154:	4682      	mov	sl, r0
 8005156:	460c      	mov	r4, r1
 8005158:	4690      	mov	r8, r2
 800515a:	d82d      	bhi.n	80051b8 <__ssputs_r+0x70>
 800515c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005160:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005164:	d026      	beq.n	80051b4 <__ssputs_r+0x6c>
 8005166:	6965      	ldr	r5, [r4, #20]
 8005168:	6909      	ldr	r1, [r1, #16]
 800516a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800516e:	eba3 0901 	sub.w	r9, r3, r1
 8005172:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005176:	1c7b      	adds	r3, r7, #1
 8005178:	444b      	add	r3, r9
 800517a:	106d      	asrs	r5, r5, #1
 800517c:	429d      	cmp	r5, r3
 800517e:	bf38      	it	cc
 8005180:	461d      	movcc	r5, r3
 8005182:	0553      	lsls	r3, r2, #21
 8005184:	d527      	bpl.n	80051d6 <__ssputs_r+0x8e>
 8005186:	4629      	mov	r1, r5
 8005188:	f7ff ff52 	bl	8005030 <_malloc_r>
 800518c:	4606      	mov	r6, r0
 800518e:	b360      	cbz	r0, 80051ea <__ssputs_r+0xa2>
 8005190:	6921      	ldr	r1, [r4, #16]
 8005192:	464a      	mov	r2, r9
 8005194:	f000 fae6 	bl	8005764 <memcpy>
 8005198:	89a3      	ldrh	r3, [r4, #12]
 800519a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800519e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051a2:	81a3      	strh	r3, [r4, #12]
 80051a4:	6126      	str	r6, [r4, #16]
 80051a6:	6165      	str	r5, [r4, #20]
 80051a8:	444e      	add	r6, r9
 80051aa:	eba5 0509 	sub.w	r5, r5, r9
 80051ae:	6026      	str	r6, [r4, #0]
 80051b0:	60a5      	str	r5, [r4, #8]
 80051b2:	463e      	mov	r6, r7
 80051b4:	42be      	cmp	r6, r7
 80051b6:	d900      	bls.n	80051ba <__ssputs_r+0x72>
 80051b8:	463e      	mov	r6, r7
 80051ba:	6820      	ldr	r0, [r4, #0]
 80051bc:	4632      	mov	r2, r6
 80051be:	4641      	mov	r1, r8
 80051c0:	f000 faa6 	bl	8005710 <memmove>
 80051c4:	68a3      	ldr	r3, [r4, #8]
 80051c6:	1b9b      	subs	r3, r3, r6
 80051c8:	60a3      	str	r3, [r4, #8]
 80051ca:	6823      	ldr	r3, [r4, #0]
 80051cc:	4433      	add	r3, r6
 80051ce:	6023      	str	r3, [r4, #0]
 80051d0:	2000      	movs	r0, #0
 80051d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051d6:	462a      	mov	r2, r5
 80051d8:	f000 fad2 	bl	8005780 <_realloc_r>
 80051dc:	4606      	mov	r6, r0
 80051de:	2800      	cmp	r0, #0
 80051e0:	d1e0      	bne.n	80051a4 <__ssputs_r+0x5c>
 80051e2:	6921      	ldr	r1, [r4, #16]
 80051e4:	4650      	mov	r0, sl
 80051e6:	f7ff feb7 	bl	8004f58 <_free_r>
 80051ea:	230c      	movs	r3, #12
 80051ec:	f8ca 3000 	str.w	r3, [sl]
 80051f0:	89a3      	ldrh	r3, [r4, #12]
 80051f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051f6:	81a3      	strh	r3, [r4, #12]
 80051f8:	f04f 30ff 	mov.w	r0, #4294967295
 80051fc:	e7e9      	b.n	80051d2 <__ssputs_r+0x8a>
	...

08005200 <_svfiprintf_r>:
 8005200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005204:	4698      	mov	r8, r3
 8005206:	898b      	ldrh	r3, [r1, #12]
 8005208:	061b      	lsls	r3, r3, #24
 800520a:	b09d      	sub	sp, #116	@ 0x74
 800520c:	4607      	mov	r7, r0
 800520e:	460d      	mov	r5, r1
 8005210:	4614      	mov	r4, r2
 8005212:	d510      	bpl.n	8005236 <_svfiprintf_r+0x36>
 8005214:	690b      	ldr	r3, [r1, #16]
 8005216:	b973      	cbnz	r3, 8005236 <_svfiprintf_r+0x36>
 8005218:	2140      	movs	r1, #64	@ 0x40
 800521a:	f7ff ff09 	bl	8005030 <_malloc_r>
 800521e:	6028      	str	r0, [r5, #0]
 8005220:	6128      	str	r0, [r5, #16]
 8005222:	b930      	cbnz	r0, 8005232 <_svfiprintf_r+0x32>
 8005224:	230c      	movs	r3, #12
 8005226:	603b      	str	r3, [r7, #0]
 8005228:	f04f 30ff 	mov.w	r0, #4294967295
 800522c:	b01d      	add	sp, #116	@ 0x74
 800522e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005232:	2340      	movs	r3, #64	@ 0x40
 8005234:	616b      	str	r3, [r5, #20]
 8005236:	2300      	movs	r3, #0
 8005238:	9309      	str	r3, [sp, #36]	@ 0x24
 800523a:	2320      	movs	r3, #32
 800523c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005240:	f8cd 800c 	str.w	r8, [sp, #12]
 8005244:	2330      	movs	r3, #48	@ 0x30
 8005246:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80053e4 <_svfiprintf_r+0x1e4>
 800524a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800524e:	f04f 0901 	mov.w	r9, #1
 8005252:	4623      	mov	r3, r4
 8005254:	469a      	mov	sl, r3
 8005256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800525a:	b10a      	cbz	r2, 8005260 <_svfiprintf_r+0x60>
 800525c:	2a25      	cmp	r2, #37	@ 0x25
 800525e:	d1f9      	bne.n	8005254 <_svfiprintf_r+0x54>
 8005260:	ebba 0b04 	subs.w	fp, sl, r4
 8005264:	d00b      	beq.n	800527e <_svfiprintf_r+0x7e>
 8005266:	465b      	mov	r3, fp
 8005268:	4622      	mov	r2, r4
 800526a:	4629      	mov	r1, r5
 800526c:	4638      	mov	r0, r7
 800526e:	f7ff ff6b 	bl	8005148 <__ssputs_r>
 8005272:	3001      	adds	r0, #1
 8005274:	f000 80a7 	beq.w	80053c6 <_svfiprintf_r+0x1c6>
 8005278:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800527a:	445a      	add	r2, fp
 800527c:	9209      	str	r2, [sp, #36]	@ 0x24
 800527e:	f89a 3000 	ldrb.w	r3, [sl]
 8005282:	2b00      	cmp	r3, #0
 8005284:	f000 809f 	beq.w	80053c6 <_svfiprintf_r+0x1c6>
 8005288:	2300      	movs	r3, #0
 800528a:	f04f 32ff 	mov.w	r2, #4294967295
 800528e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005292:	f10a 0a01 	add.w	sl, sl, #1
 8005296:	9304      	str	r3, [sp, #16]
 8005298:	9307      	str	r3, [sp, #28]
 800529a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800529e:	931a      	str	r3, [sp, #104]	@ 0x68
 80052a0:	4654      	mov	r4, sl
 80052a2:	2205      	movs	r2, #5
 80052a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052a8:	484e      	ldr	r0, [pc, #312]	@ (80053e4 <_svfiprintf_r+0x1e4>)
 80052aa:	f7fa ffa9 	bl	8000200 <memchr>
 80052ae:	9a04      	ldr	r2, [sp, #16]
 80052b0:	b9d8      	cbnz	r0, 80052ea <_svfiprintf_r+0xea>
 80052b2:	06d0      	lsls	r0, r2, #27
 80052b4:	bf44      	itt	mi
 80052b6:	2320      	movmi	r3, #32
 80052b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80052bc:	0711      	lsls	r1, r2, #28
 80052be:	bf44      	itt	mi
 80052c0:	232b      	movmi	r3, #43	@ 0x2b
 80052c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80052c6:	f89a 3000 	ldrb.w	r3, [sl]
 80052ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80052cc:	d015      	beq.n	80052fa <_svfiprintf_r+0xfa>
 80052ce:	9a07      	ldr	r2, [sp, #28]
 80052d0:	4654      	mov	r4, sl
 80052d2:	2000      	movs	r0, #0
 80052d4:	f04f 0c0a 	mov.w	ip, #10
 80052d8:	4621      	mov	r1, r4
 80052da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80052de:	3b30      	subs	r3, #48	@ 0x30
 80052e0:	2b09      	cmp	r3, #9
 80052e2:	d94b      	bls.n	800537c <_svfiprintf_r+0x17c>
 80052e4:	b1b0      	cbz	r0, 8005314 <_svfiprintf_r+0x114>
 80052e6:	9207      	str	r2, [sp, #28]
 80052e8:	e014      	b.n	8005314 <_svfiprintf_r+0x114>
 80052ea:	eba0 0308 	sub.w	r3, r0, r8
 80052ee:	fa09 f303 	lsl.w	r3, r9, r3
 80052f2:	4313      	orrs	r3, r2
 80052f4:	9304      	str	r3, [sp, #16]
 80052f6:	46a2      	mov	sl, r4
 80052f8:	e7d2      	b.n	80052a0 <_svfiprintf_r+0xa0>
 80052fa:	9b03      	ldr	r3, [sp, #12]
 80052fc:	1d19      	adds	r1, r3, #4
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	9103      	str	r1, [sp, #12]
 8005302:	2b00      	cmp	r3, #0
 8005304:	bfbb      	ittet	lt
 8005306:	425b      	neglt	r3, r3
 8005308:	f042 0202 	orrlt.w	r2, r2, #2
 800530c:	9307      	strge	r3, [sp, #28]
 800530e:	9307      	strlt	r3, [sp, #28]
 8005310:	bfb8      	it	lt
 8005312:	9204      	strlt	r2, [sp, #16]
 8005314:	7823      	ldrb	r3, [r4, #0]
 8005316:	2b2e      	cmp	r3, #46	@ 0x2e
 8005318:	d10a      	bne.n	8005330 <_svfiprintf_r+0x130>
 800531a:	7863      	ldrb	r3, [r4, #1]
 800531c:	2b2a      	cmp	r3, #42	@ 0x2a
 800531e:	d132      	bne.n	8005386 <_svfiprintf_r+0x186>
 8005320:	9b03      	ldr	r3, [sp, #12]
 8005322:	1d1a      	adds	r2, r3, #4
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	9203      	str	r2, [sp, #12]
 8005328:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800532c:	3402      	adds	r4, #2
 800532e:	9305      	str	r3, [sp, #20]
 8005330:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80053f4 <_svfiprintf_r+0x1f4>
 8005334:	7821      	ldrb	r1, [r4, #0]
 8005336:	2203      	movs	r2, #3
 8005338:	4650      	mov	r0, sl
 800533a:	f7fa ff61 	bl	8000200 <memchr>
 800533e:	b138      	cbz	r0, 8005350 <_svfiprintf_r+0x150>
 8005340:	9b04      	ldr	r3, [sp, #16]
 8005342:	eba0 000a 	sub.w	r0, r0, sl
 8005346:	2240      	movs	r2, #64	@ 0x40
 8005348:	4082      	lsls	r2, r0
 800534a:	4313      	orrs	r3, r2
 800534c:	3401      	adds	r4, #1
 800534e:	9304      	str	r3, [sp, #16]
 8005350:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005354:	4824      	ldr	r0, [pc, #144]	@ (80053e8 <_svfiprintf_r+0x1e8>)
 8005356:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800535a:	2206      	movs	r2, #6
 800535c:	f7fa ff50 	bl	8000200 <memchr>
 8005360:	2800      	cmp	r0, #0
 8005362:	d036      	beq.n	80053d2 <_svfiprintf_r+0x1d2>
 8005364:	4b21      	ldr	r3, [pc, #132]	@ (80053ec <_svfiprintf_r+0x1ec>)
 8005366:	bb1b      	cbnz	r3, 80053b0 <_svfiprintf_r+0x1b0>
 8005368:	9b03      	ldr	r3, [sp, #12]
 800536a:	3307      	adds	r3, #7
 800536c:	f023 0307 	bic.w	r3, r3, #7
 8005370:	3308      	adds	r3, #8
 8005372:	9303      	str	r3, [sp, #12]
 8005374:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005376:	4433      	add	r3, r6
 8005378:	9309      	str	r3, [sp, #36]	@ 0x24
 800537a:	e76a      	b.n	8005252 <_svfiprintf_r+0x52>
 800537c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005380:	460c      	mov	r4, r1
 8005382:	2001      	movs	r0, #1
 8005384:	e7a8      	b.n	80052d8 <_svfiprintf_r+0xd8>
 8005386:	2300      	movs	r3, #0
 8005388:	3401      	adds	r4, #1
 800538a:	9305      	str	r3, [sp, #20]
 800538c:	4619      	mov	r1, r3
 800538e:	f04f 0c0a 	mov.w	ip, #10
 8005392:	4620      	mov	r0, r4
 8005394:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005398:	3a30      	subs	r2, #48	@ 0x30
 800539a:	2a09      	cmp	r2, #9
 800539c:	d903      	bls.n	80053a6 <_svfiprintf_r+0x1a6>
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d0c6      	beq.n	8005330 <_svfiprintf_r+0x130>
 80053a2:	9105      	str	r1, [sp, #20]
 80053a4:	e7c4      	b.n	8005330 <_svfiprintf_r+0x130>
 80053a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80053aa:	4604      	mov	r4, r0
 80053ac:	2301      	movs	r3, #1
 80053ae:	e7f0      	b.n	8005392 <_svfiprintf_r+0x192>
 80053b0:	ab03      	add	r3, sp, #12
 80053b2:	9300      	str	r3, [sp, #0]
 80053b4:	462a      	mov	r2, r5
 80053b6:	4b0e      	ldr	r3, [pc, #56]	@ (80053f0 <_svfiprintf_r+0x1f0>)
 80053b8:	a904      	add	r1, sp, #16
 80053ba:	4638      	mov	r0, r7
 80053bc:	f3af 8000 	nop.w
 80053c0:	1c42      	adds	r2, r0, #1
 80053c2:	4606      	mov	r6, r0
 80053c4:	d1d6      	bne.n	8005374 <_svfiprintf_r+0x174>
 80053c6:	89ab      	ldrh	r3, [r5, #12]
 80053c8:	065b      	lsls	r3, r3, #25
 80053ca:	f53f af2d 	bmi.w	8005228 <_svfiprintf_r+0x28>
 80053ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80053d0:	e72c      	b.n	800522c <_svfiprintf_r+0x2c>
 80053d2:	ab03      	add	r3, sp, #12
 80053d4:	9300      	str	r3, [sp, #0]
 80053d6:	462a      	mov	r2, r5
 80053d8:	4b05      	ldr	r3, [pc, #20]	@ (80053f0 <_svfiprintf_r+0x1f0>)
 80053da:	a904      	add	r1, sp, #16
 80053dc:	4638      	mov	r0, r7
 80053de:	f000 f879 	bl	80054d4 <_printf_i>
 80053e2:	e7ed      	b.n	80053c0 <_svfiprintf_r+0x1c0>
 80053e4:	080060f8 	.word	0x080060f8
 80053e8:	08006102 	.word	0x08006102
 80053ec:	00000000 	.word	0x00000000
 80053f0:	08005149 	.word	0x08005149
 80053f4:	080060fe 	.word	0x080060fe

080053f8 <_printf_common>:
 80053f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053fc:	4616      	mov	r6, r2
 80053fe:	4698      	mov	r8, r3
 8005400:	688a      	ldr	r2, [r1, #8]
 8005402:	690b      	ldr	r3, [r1, #16]
 8005404:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005408:	4293      	cmp	r3, r2
 800540a:	bfb8      	it	lt
 800540c:	4613      	movlt	r3, r2
 800540e:	6033      	str	r3, [r6, #0]
 8005410:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005414:	4607      	mov	r7, r0
 8005416:	460c      	mov	r4, r1
 8005418:	b10a      	cbz	r2, 800541e <_printf_common+0x26>
 800541a:	3301      	adds	r3, #1
 800541c:	6033      	str	r3, [r6, #0]
 800541e:	6823      	ldr	r3, [r4, #0]
 8005420:	0699      	lsls	r1, r3, #26
 8005422:	bf42      	ittt	mi
 8005424:	6833      	ldrmi	r3, [r6, #0]
 8005426:	3302      	addmi	r3, #2
 8005428:	6033      	strmi	r3, [r6, #0]
 800542a:	6825      	ldr	r5, [r4, #0]
 800542c:	f015 0506 	ands.w	r5, r5, #6
 8005430:	d106      	bne.n	8005440 <_printf_common+0x48>
 8005432:	f104 0a19 	add.w	sl, r4, #25
 8005436:	68e3      	ldr	r3, [r4, #12]
 8005438:	6832      	ldr	r2, [r6, #0]
 800543a:	1a9b      	subs	r3, r3, r2
 800543c:	42ab      	cmp	r3, r5
 800543e:	dc26      	bgt.n	800548e <_printf_common+0x96>
 8005440:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005444:	6822      	ldr	r2, [r4, #0]
 8005446:	3b00      	subs	r3, #0
 8005448:	bf18      	it	ne
 800544a:	2301      	movne	r3, #1
 800544c:	0692      	lsls	r2, r2, #26
 800544e:	d42b      	bmi.n	80054a8 <_printf_common+0xb0>
 8005450:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005454:	4641      	mov	r1, r8
 8005456:	4638      	mov	r0, r7
 8005458:	47c8      	blx	r9
 800545a:	3001      	adds	r0, #1
 800545c:	d01e      	beq.n	800549c <_printf_common+0xa4>
 800545e:	6823      	ldr	r3, [r4, #0]
 8005460:	6922      	ldr	r2, [r4, #16]
 8005462:	f003 0306 	and.w	r3, r3, #6
 8005466:	2b04      	cmp	r3, #4
 8005468:	bf02      	ittt	eq
 800546a:	68e5      	ldreq	r5, [r4, #12]
 800546c:	6833      	ldreq	r3, [r6, #0]
 800546e:	1aed      	subeq	r5, r5, r3
 8005470:	68a3      	ldr	r3, [r4, #8]
 8005472:	bf0c      	ite	eq
 8005474:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005478:	2500      	movne	r5, #0
 800547a:	4293      	cmp	r3, r2
 800547c:	bfc4      	itt	gt
 800547e:	1a9b      	subgt	r3, r3, r2
 8005480:	18ed      	addgt	r5, r5, r3
 8005482:	2600      	movs	r6, #0
 8005484:	341a      	adds	r4, #26
 8005486:	42b5      	cmp	r5, r6
 8005488:	d11a      	bne.n	80054c0 <_printf_common+0xc8>
 800548a:	2000      	movs	r0, #0
 800548c:	e008      	b.n	80054a0 <_printf_common+0xa8>
 800548e:	2301      	movs	r3, #1
 8005490:	4652      	mov	r2, sl
 8005492:	4641      	mov	r1, r8
 8005494:	4638      	mov	r0, r7
 8005496:	47c8      	blx	r9
 8005498:	3001      	adds	r0, #1
 800549a:	d103      	bne.n	80054a4 <_printf_common+0xac>
 800549c:	f04f 30ff 	mov.w	r0, #4294967295
 80054a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054a4:	3501      	adds	r5, #1
 80054a6:	e7c6      	b.n	8005436 <_printf_common+0x3e>
 80054a8:	18e1      	adds	r1, r4, r3
 80054aa:	1c5a      	adds	r2, r3, #1
 80054ac:	2030      	movs	r0, #48	@ 0x30
 80054ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80054b2:	4422      	add	r2, r4
 80054b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80054b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80054bc:	3302      	adds	r3, #2
 80054be:	e7c7      	b.n	8005450 <_printf_common+0x58>
 80054c0:	2301      	movs	r3, #1
 80054c2:	4622      	mov	r2, r4
 80054c4:	4641      	mov	r1, r8
 80054c6:	4638      	mov	r0, r7
 80054c8:	47c8      	blx	r9
 80054ca:	3001      	adds	r0, #1
 80054cc:	d0e6      	beq.n	800549c <_printf_common+0xa4>
 80054ce:	3601      	adds	r6, #1
 80054d0:	e7d9      	b.n	8005486 <_printf_common+0x8e>
	...

080054d4 <_printf_i>:
 80054d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054d8:	7e0f      	ldrb	r7, [r1, #24]
 80054da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80054dc:	2f78      	cmp	r7, #120	@ 0x78
 80054de:	4691      	mov	r9, r2
 80054e0:	4680      	mov	r8, r0
 80054e2:	460c      	mov	r4, r1
 80054e4:	469a      	mov	sl, r3
 80054e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80054ea:	d807      	bhi.n	80054fc <_printf_i+0x28>
 80054ec:	2f62      	cmp	r7, #98	@ 0x62
 80054ee:	d80a      	bhi.n	8005506 <_printf_i+0x32>
 80054f0:	2f00      	cmp	r7, #0
 80054f2:	f000 80d1 	beq.w	8005698 <_printf_i+0x1c4>
 80054f6:	2f58      	cmp	r7, #88	@ 0x58
 80054f8:	f000 80b8 	beq.w	800566c <_printf_i+0x198>
 80054fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005500:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005504:	e03a      	b.n	800557c <_printf_i+0xa8>
 8005506:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800550a:	2b15      	cmp	r3, #21
 800550c:	d8f6      	bhi.n	80054fc <_printf_i+0x28>
 800550e:	a101      	add	r1, pc, #4	@ (adr r1, 8005514 <_printf_i+0x40>)
 8005510:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005514:	0800556d 	.word	0x0800556d
 8005518:	08005581 	.word	0x08005581
 800551c:	080054fd 	.word	0x080054fd
 8005520:	080054fd 	.word	0x080054fd
 8005524:	080054fd 	.word	0x080054fd
 8005528:	080054fd 	.word	0x080054fd
 800552c:	08005581 	.word	0x08005581
 8005530:	080054fd 	.word	0x080054fd
 8005534:	080054fd 	.word	0x080054fd
 8005538:	080054fd 	.word	0x080054fd
 800553c:	080054fd 	.word	0x080054fd
 8005540:	0800567f 	.word	0x0800567f
 8005544:	080055ab 	.word	0x080055ab
 8005548:	08005639 	.word	0x08005639
 800554c:	080054fd 	.word	0x080054fd
 8005550:	080054fd 	.word	0x080054fd
 8005554:	080056a1 	.word	0x080056a1
 8005558:	080054fd 	.word	0x080054fd
 800555c:	080055ab 	.word	0x080055ab
 8005560:	080054fd 	.word	0x080054fd
 8005564:	080054fd 	.word	0x080054fd
 8005568:	08005641 	.word	0x08005641
 800556c:	6833      	ldr	r3, [r6, #0]
 800556e:	1d1a      	adds	r2, r3, #4
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	6032      	str	r2, [r6, #0]
 8005574:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005578:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800557c:	2301      	movs	r3, #1
 800557e:	e09c      	b.n	80056ba <_printf_i+0x1e6>
 8005580:	6833      	ldr	r3, [r6, #0]
 8005582:	6820      	ldr	r0, [r4, #0]
 8005584:	1d19      	adds	r1, r3, #4
 8005586:	6031      	str	r1, [r6, #0]
 8005588:	0606      	lsls	r6, r0, #24
 800558a:	d501      	bpl.n	8005590 <_printf_i+0xbc>
 800558c:	681d      	ldr	r5, [r3, #0]
 800558e:	e003      	b.n	8005598 <_printf_i+0xc4>
 8005590:	0645      	lsls	r5, r0, #25
 8005592:	d5fb      	bpl.n	800558c <_printf_i+0xb8>
 8005594:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005598:	2d00      	cmp	r5, #0
 800559a:	da03      	bge.n	80055a4 <_printf_i+0xd0>
 800559c:	232d      	movs	r3, #45	@ 0x2d
 800559e:	426d      	negs	r5, r5
 80055a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80055a4:	4858      	ldr	r0, [pc, #352]	@ (8005708 <_printf_i+0x234>)
 80055a6:	230a      	movs	r3, #10
 80055a8:	e011      	b.n	80055ce <_printf_i+0xfa>
 80055aa:	6821      	ldr	r1, [r4, #0]
 80055ac:	6833      	ldr	r3, [r6, #0]
 80055ae:	0608      	lsls	r0, r1, #24
 80055b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80055b4:	d402      	bmi.n	80055bc <_printf_i+0xe8>
 80055b6:	0649      	lsls	r1, r1, #25
 80055b8:	bf48      	it	mi
 80055ba:	b2ad      	uxthmi	r5, r5
 80055bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80055be:	4852      	ldr	r0, [pc, #328]	@ (8005708 <_printf_i+0x234>)
 80055c0:	6033      	str	r3, [r6, #0]
 80055c2:	bf14      	ite	ne
 80055c4:	230a      	movne	r3, #10
 80055c6:	2308      	moveq	r3, #8
 80055c8:	2100      	movs	r1, #0
 80055ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80055ce:	6866      	ldr	r6, [r4, #4]
 80055d0:	60a6      	str	r6, [r4, #8]
 80055d2:	2e00      	cmp	r6, #0
 80055d4:	db05      	blt.n	80055e2 <_printf_i+0x10e>
 80055d6:	6821      	ldr	r1, [r4, #0]
 80055d8:	432e      	orrs	r6, r5
 80055da:	f021 0104 	bic.w	r1, r1, #4
 80055de:	6021      	str	r1, [r4, #0]
 80055e0:	d04b      	beq.n	800567a <_printf_i+0x1a6>
 80055e2:	4616      	mov	r6, r2
 80055e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80055e8:	fb03 5711 	mls	r7, r3, r1, r5
 80055ec:	5dc7      	ldrb	r7, [r0, r7]
 80055ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80055f2:	462f      	mov	r7, r5
 80055f4:	42bb      	cmp	r3, r7
 80055f6:	460d      	mov	r5, r1
 80055f8:	d9f4      	bls.n	80055e4 <_printf_i+0x110>
 80055fa:	2b08      	cmp	r3, #8
 80055fc:	d10b      	bne.n	8005616 <_printf_i+0x142>
 80055fe:	6823      	ldr	r3, [r4, #0]
 8005600:	07df      	lsls	r7, r3, #31
 8005602:	d508      	bpl.n	8005616 <_printf_i+0x142>
 8005604:	6923      	ldr	r3, [r4, #16]
 8005606:	6861      	ldr	r1, [r4, #4]
 8005608:	4299      	cmp	r1, r3
 800560a:	bfde      	ittt	le
 800560c:	2330      	movle	r3, #48	@ 0x30
 800560e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005612:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005616:	1b92      	subs	r2, r2, r6
 8005618:	6122      	str	r2, [r4, #16]
 800561a:	f8cd a000 	str.w	sl, [sp]
 800561e:	464b      	mov	r3, r9
 8005620:	aa03      	add	r2, sp, #12
 8005622:	4621      	mov	r1, r4
 8005624:	4640      	mov	r0, r8
 8005626:	f7ff fee7 	bl	80053f8 <_printf_common>
 800562a:	3001      	adds	r0, #1
 800562c:	d14a      	bne.n	80056c4 <_printf_i+0x1f0>
 800562e:	f04f 30ff 	mov.w	r0, #4294967295
 8005632:	b004      	add	sp, #16
 8005634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005638:	6823      	ldr	r3, [r4, #0]
 800563a:	f043 0320 	orr.w	r3, r3, #32
 800563e:	6023      	str	r3, [r4, #0]
 8005640:	4832      	ldr	r0, [pc, #200]	@ (800570c <_printf_i+0x238>)
 8005642:	2778      	movs	r7, #120	@ 0x78
 8005644:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005648:	6823      	ldr	r3, [r4, #0]
 800564a:	6831      	ldr	r1, [r6, #0]
 800564c:	061f      	lsls	r7, r3, #24
 800564e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005652:	d402      	bmi.n	800565a <_printf_i+0x186>
 8005654:	065f      	lsls	r7, r3, #25
 8005656:	bf48      	it	mi
 8005658:	b2ad      	uxthmi	r5, r5
 800565a:	6031      	str	r1, [r6, #0]
 800565c:	07d9      	lsls	r1, r3, #31
 800565e:	bf44      	itt	mi
 8005660:	f043 0320 	orrmi.w	r3, r3, #32
 8005664:	6023      	strmi	r3, [r4, #0]
 8005666:	b11d      	cbz	r5, 8005670 <_printf_i+0x19c>
 8005668:	2310      	movs	r3, #16
 800566a:	e7ad      	b.n	80055c8 <_printf_i+0xf4>
 800566c:	4826      	ldr	r0, [pc, #152]	@ (8005708 <_printf_i+0x234>)
 800566e:	e7e9      	b.n	8005644 <_printf_i+0x170>
 8005670:	6823      	ldr	r3, [r4, #0]
 8005672:	f023 0320 	bic.w	r3, r3, #32
 8005676:	6023      	str	r3, [r4, #0]
 8005678:	e7f6      	b.n	8005668 <_printf_i+0x194>
 800567a:	4616      	mov	r6, r2
 800567c:	e7bd      	b.n	80055fa <_printf_i+0x126>
 800567e:	6833      	ldr	r3, [r6, #0]
 8005680:	6825      	ldr	r5, [r4, #0]
 8005682:	6961      	ldr	r1, [r4, #20]
 8005684:	1d18      	adds	r0, r3, #4
 8005686:	6030      	str	r0, [r6, #0]
 8005688:	062e      	lsls	r6, r5, #24
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	d501      	bpl.n	8005692 <_printf_i+0x1be>
 800568e:	6019      	str	r1, [r3, #0]
 8005690:	e002      	b.n	8005698 <_printf_i+0x1c4>
 8005692:	0668      	lsls	r0, r5, #25
 8005694:	d5fb      	bpl.n	800568e <_printf_i+0x1ba>
 8005696:	8019      	strh	r1, [r3, #0]
 8005698:	2300      	movs	r3, #0
 800569a:	6123      	str	r3, [r4, #16]
 800569c:	4616      	mov	r6, r2
 800569e:	e7bc      	b.n	800561a <_printf_i+0x146>
 80056a0:	6833      	ldr	r3, [r6, #0]
 80056a2:	1d1a      	adds	r2, r3, #4
 80056a4:	6032      	str	r2, [r6, #0]
 80056a6:	681e      	ldr	r6, [r3, #0]
 80056a8:	6862      	ldr	r2, [r4, #4]
 80056aa:	2100      	movs	r1, #0
 80056ac:	4630      	mov	r0, r6
 80056ae:	f7fa fda7 	bl	8000200 <memchr>
 80056b2:	b108      	cbz	r0, 80056b8 <_printf_i+0x1e4>
 80056b4:	1b80      	subs	r0, r0, r6
 80056b6:	6060      	str	r0, [r4, #4]
 80056b8:	6863      	ldr	r3, [r4, #4]
 80056ba:	6123      	str	r3, [r4, #16]
 80056bc:	2300      	movs	r3, #0
 80056be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80056c2:	e7aa      	b.n	800561a <_printf_i+0x146>
 80056c4:	6923      	ldr	r3, [r4, #16]
 80056c6:	4632      	mov	r2, r6
 80056c8:	4649      	mov	r1, r9
 80056ca:	4640      	mov	r0, r8
 80056cc:	47d0      	blx	sl
 80056ce:	3001      	adds	r0, #1
 80056d0:	d0ad      	beq.n	800562e <_printf_i+0x15a>
 80056d2:	6823      	ldr	r3, [r4, #0]
 80056d4:	079b      	lsls	r3, r3, #30
 80056d6:	d413      	bmi.n	8005700 <_printf_i+0x22c>
 80056d8:	68e0      	ldr	r0, [r4, #12]
 80056da:	9b03      	ldr	r3, [sp, #12]
 80056dc:	4298      	cmp	r0, r3
 80056de:	bfb8      	it	lt
 80056e0:	4618      	movlt	r0, r3
 80056e2:	e7a6      	b.n	8005632 <_printf_i+0x15e>
 80056e4:	2301      	movs	r3, #1
 80056e6:	4632      	mov	r2, r6
 80056e8:	4649      	mov	r1, r9
 80056ea:	4640      	mov	r0, r8
 80056ec:	47d0      	blx	sl
 80056ee:	3001      	adds	r0, #1
 80056f0:	d09d      	beq.n	800562e <_printf_i+0x15a>
 80056f2:	3501      	adds	r5, #1
 80056f4:	68e3      	ldr	r3, [r4, #12]
 80056f6:	9903      	ldr	r1, [sp, #12]
 80056f8:	1a5b      	subs	r3, r3, r1
 80056fa:	42ab      	cmp	r3, r5
 80056fc:	dcf2      	bgt.n	80056e4 <_printf_i+0x210>
 80056fe:	e7eb      	b.n	80056d8 <_printf_i+0x204>
 8005700:	2500      	movs	r5, #0
 8005702:	f104 0619 	add.w	r6, r4, #25
 8005706:	e7f5      	b.n	80056f4 <_printf_i+0x220>
 8005708:	08006109 	.word	0x08006109
 800570c:	0800611a 	.word	0x0800611a

08005710 <memmove>:
 8005710:	4288      	cmp	r0, r1
 8005712:	b510      	push	{r4, lr}
 8005714:	eb01 0402 	add.w	r4, r1, r2
 8005718:	d902      	bls.n	8005720 <memmove+0x10>
 800571a:	4284      	cmp	r4, r0
 800571c:	4623      	mov	r3, r4
 800571e:	d807      	bhi.n	8005730 <memmove+0x20>
 8005720:	1e43      	subs	r3, r0, #1
 8005722:	42a1      	cmp	r1, r4
 8005724:	d008      	beq.n	8005738 <memmove+0x28>
 8005726:	f811 2b01 	ldrb.w	r2, [r1], #1
 800572a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800572e:	e7f8      	b.n	8005722 <memmove+0x12>
 8005730:	4402      	add	r2, r0
 8005732:	4601      	mov	r1, r0
 8005734:	428a      	cmp	r2, r1
 8005736:	d100      	bne.n	800573a <memmove+0x2a>
 8005738:	bd10      	pop	{r4, pc}
 800573a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800573e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005742:	e7f7      	b.n	8005734 <memmove+0x24>

08005744 <_sbrk_r>:
 8005744:	b538      	push	{r3, r4, r5, lr}
 8005746:	4d06      	ldr	r5, [pc, #24]	@ (8005760 <_sbrk_r+0x1c>)
 8005748:	2300      	movs	r3, #0
 800574a:	4604      	mov	r4, r0
 800574c:	4608      	mov	r0, r1
 800574e:	602b      	str	r3, [r5, #0]
 8005750:	f7fc f86e 	bl	8001830 <_sbrk>
 8005754:	1c43      	adds	r3, r0, #1
 8005756:	d102      	bne.n	800575e <_sbrk_r+0x1a>
 8005758:	682b      	ldr	r3, [r5, #0]
 800575a:	b103      	cbz	r3, 800575e <_sbrk_r+0x1a>
 800575c:	6023      	str	r3, [r4, #0]
 800575e:	bd38      	pop	{r3, r4, r5, pc}
 8005760:	2000070c 	.word	0x2000070c

08005764 <memcpy>:
 8005764:	440a      	add	r2, r1
 8005766:	4291      	cmp	r1, r2
 8005768:	f100 33ff 	add.w	r3, r0, #4294967295
 800576c:	d100      	bne.n	8005770 <memcpy+0xc>
 800576e:	4770      	bx	lr
 8005770:	b510      	push	{r4, lr}
 8005772:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005776:	f803 4f01 	strb.w	r4, [r3, #1]!
 800577a:	4291      	cmp	r1, r2
 800577c:	d1f9      	bne.n	8005772 <memcpy+0xe>
 800577e:	bd10      	pop	{r4, pc}

08005780 <_realloc_r>:
 8005780:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005784:	4607      	mov	r7, r0
 8005786:	4614      	mov	r4, r2
 8005788:	460d      	mov	r5, r1
 800578a:	b921      	cbnz	r1, 8005796 <_realloc_r+0x16>
 800578c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005790:	4611      	mov	r1, r2
 8005792:	f7ff bc4d 	b.w	8005030 <_malloc_r>
 8005796:	b92a      	cbnz	r2, 80057a4 <_realloc_r+0x24>
 8005798:	f7ff fbde 	bl	8004f58 <_free_r>
 800579c:	4625      	mov	r5, r4
 800579e:	4628      	mov	r0, r5
 80057a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057a4:	f000 f81a 	bl	80057dc <_malloc_usable_size_r>
 80057a8:	4284      	cmp	r4, r0
 80057aa:	4606      	mov	r6, r0
 80057ac:	d802      	bhi.n	80057b4 <_realloc_r+0x34>
 80057ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80057b2:	d8f4      	bhi.n	800579e <_realloc_r+0x1e>
 80057b4:	4621      	mov	r1, r4
 80057b6:	4638      	mov	r0, r7
 80057b8:	f7ff fc3a 	bl	8005030 <_malloc_r>
 80057bc:	4680      	mov	r8, r0
 80057be:	b908      	cbnz	r0, 80057c4 <_realloc_r+0x44>
 80057c0:	4645      	mov	r5, r8
 80057c2:	e7ec      	b.n	800579e <_realloc_r+0x1e>
 80057c4:	42b4      	cmp	r4, r6
 80057c6:	4622      	mov	r2, r4
 80057c8:	4629      	mov	r1, r5
 80057ca:	bf28      	it	cs
 80057cc:	4632      	movcs	r2, r6
 80057ce:	f7ff ffc9 	bl	8005764 <memcpy>
 80057d2:	4629      	mov	r1, r5
 80057d4:	4638      	mov	r0, r7
 80057d6:	f7ff fbbf 	bl	8004f58 <_free_r>
 80057da:	e7f1      	b.n	80057c0 <_realloc_r+0x40>

080057dc <_malloc_usable_size_r>:
 80057dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057e0:	1f18      	subs	r0, r3, #4
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	bfbc      	itt	lt
 80057e6:	580b      	ldrlt	r3, [r1, r0]
 80057e8:	18c0      	addlt	r0, r0, r3
 80057ea:	4770      	bx	lr

080057ec <_init>:
 80057ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ee:	bf00      	nop
 80057f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057f2:	bc08      	pop	{r3}
 80057f4:	469e      	mov	lr, r3
 80057f6:	4770      	bx	lr

080057f8 <_fini>:
 80057f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057fa:	bf00      	nop
 80057fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057fe:	bc08      	pop	{r3}
 8005800:	469e      	mov	lr, r3
 8005802:	4770      	bx	lr
