Element 0 : 0
Element 1 : 2
Element 2 : 4
Element 3 : 6

C:\FPGA_Research_Local\Nucleus\Nucleus\solution1\sim\verilog>call xelab xil_defaultlib.apatb_Matrix_Addition_top -prj Matrix_Addition.prj --initfile "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s Matrix_Addition  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_Matrix_Addition_top -prj Matrix_Addition.prj --initfile C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s Matrix_Addition 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/AESL_autobram_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/AESL_autobram_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/AESL_axi_slave_CRTL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CRTL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/Matrix_Addition.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_Matrix_Addition_top
INFO: [VRFC 10-2458] undeclared symbol bramD_Rst_A, assumed default net type wire [C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/Matrix_Addition.autotb.v:233]
INFO: [VRFC 10-2458] undeclared symbol bramD_Rst_B, assumed default net type wire [C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/Matrix_Addition.autotb.v:240]
INFO: [VRFC 10-2458] undeclared symbol bramE_Rst_A, assumed default net type wire [C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/Matrix_Addition.autotb.v:278]
INFO: [VRFC 10-2458] undeclared symbol bramE_Rst_B, assumed default net type wire [C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/Matrix_Addition.autotb.v:285]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/Matrix_Addition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Addition
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/Matrix_Addition_CRTL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Addition_CRTL_BUS_s_axi
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Matrix_Addition_CRTL_BUS_s_axi(C...
Compiling module xil_defaultlib.Matrix_Addition_default
Compiling module xil_defaultlib.AESL_autobram_D
Compiling module xil_defaultlib.AESL_autobram_E
Compiling module xil_defaultlib.AESL_axi_slave_CRTL_BUS
Compiling module xil_defaultlib.apatb_Matrix_Addition_top
Built simulation snapshot Matrix_Addition

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/xsim.dir/Matrix_Addition/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/xsim.dir/Matrix_Addition/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Oct 15 19:54:48 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 15 19:54:48 2017...

****** xsim v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/Matrix_Addition/xsim_script.tcl
# xsim {Matrix_Addition} -autoloadwcfg -tclbatch {Matrix_Addition.tcl}
Vivado Simulator 2016.3
Time resolution is 1 ps
source Matrix_Addition.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [0.00%] @ "725000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 765 ns : File "C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/Matrix_Addition.autotb.v" Line 392
## quit
INFO: [Common 17-206] Exiting xsim at Sun Oct 15 19:54:56 2017...
Element 0 : 0
Element 1 : 2
Element 2 : 4
Element 3 : 6
