
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lzmadec_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400ae8 <.init>:
  400ae8:	stp	x29, x30, [sp, #-16]!
  400aec:	mov	x29, sp
  400af0:	bl	400cc0 <ferror@plt+0x60>
  400af4:	ldp	x29, x30, [sp], #16
  400af8:	ret

Disassembly of section .plt:

0000000000400b00 <exit@plt-0x20>:
  400b00:	stp	x16, x30, [sp, #-16]!
  400b04:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b08:	ldr	x17, [x16, #4088]
  400b0c:	add	x16, x16, #0xff8
  400b10:	br	x17
  400b14:	nop
  400b18:	nop
  400b1c:	nop

0000000000400b20 <exit@plt>:
  400b20:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400b24:	ldr	x17, [x16]
  400b28:	add	x16, x16, #0x0
  400b2c:	br	x17

0000000000400b30 <lzma_code@plt>:
  400b30:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400b34:	ldr	x17, [x16, #8]
  400b38:	add	x16, x16, #0x8
  400b3c:	br	x17

0000000000400b40 <fputc@plt>:
  400b40:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400b44:	ldr	x17, [x16, #16]
  400b48:	add	x16, x16, #0x10
  400b4c:	br	x17

0000000000400b50 <fclose@plt>:
  400b50:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400b54:	ldr	x17, [x16, #24]
  400b58:	add	x16, x16, #0x18
  400b5c:	br	x17

0000000000400b60 <fopen@plt>:
  400b60:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400b64:	ldr	x17, [x16, #32]
  400b68:	add	x16, x16, #0x20
  400b6c:	br	x17

0000000000400b70 <__libc_start_main@plt>:
  400b70:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400b74:	ldr	x17, [x16, #40]
  400b78:	add	x16, x16, #0x28
  400b7c:	br	x17

0000000000400b80 <strerror@plt>:
  400b80:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400b84:	ldr	x17, [x16, #48]
  400b88:	add	x16, x16, #0x30
  400b8c:	br	x17

0000000000400b90 <lzma_version_string@plt>:
  400b90:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400b94:	ldr	x17, [x16, #56]
  400b98:	add	x16, x16, #0x38
  400b9c:	br	x17

0000000000400ba0 <__gmon_start__@plt>:
  400ba0:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400ba4:	ldr	x17, [x16, #64]
  400ba8:	add	x16, x16, #0x40
  400bac:	br	x17

0000000000400bb0 <abort@plt>:
  400bb0:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400bb4:	ldr	x17, [x16, #72]
  400bb8:	add	x16, x16, #0x48
  400bbc:	br	x17

0000000000400bc0 <feof@plt>:
  400bc0:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400bc4:	ldr	x17, [x16, #80]
  400bc8:	add	x16, x16, #0x50
  400bcc:	br	x17

0000000000400bd0 <lzma_alone_decoder@plt>:
  400bd0:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400bd4:	ldr	x17, [x16, #88]
  400bd8:	add	x16, x16, #0x58
  400bdc:	br	x17

0000000000400be0 <getopt_long@plt>:
  400be0:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400be4:	ldr	x17, [x16, #96]
  400be8:	add	x16, x16, #0x60
  400bec:	br	x17

0000000000400bf0 <strcmp@plt>:
  400bf0:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400bf4:	ldr	x17, [x16, #104]
  400bf8:	add	x16, x16, #0x68
  400bfc:	br	x17

0000000000400c00 <fread@plt>:
  400c00:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400c04:	ldr	x17, [x16, #112]
  400c08:	add	x16, x16, #0x70
  400c0c:	br	x17

0000000000400c10 <fwrite@plt>:
  400c10:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400c14:	ldr	x17, [x16, #120]
  400c18:	add	x16, x16, #0x78
  400c1c:	br	x17

0000000000400c20 <vfprintf@plt>:
  400c20:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400c24:	ldr	x17, [x16, #128]
  400c28:	add	x16, x16, #0x80
  400c2c:	br	x17

0000000000400c30 <printf@plt>:
  400c30:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400c34:	ldr	x17, [x16, #136]
  400c38:	add	x16, x16, #0x88
  400c3c:	br	x17

0000000000400c40 <__errno_location@plt>:
  400c40:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400c44:	ldr	x17, [x16, #144]
  400c48:	add	x16, x16, #0x90
  400c4c:	br	x17

0000000000400c50 <fprintf@plt>:
  400c50:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400c54:	ldr	x17, [x16, #152]
  400c58:	add	x16, x16, #0x98
  400c5c:	br	x17

0000000000400c60 <ferror@plt>:
  400c60:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400c64:	ldr	x17, [x16, #160]
  400c68:	add	x16, x16, #0xa0
  400c6c:	br	x17

Disassembly of section .text:

0000000000400c70 <.text>:
  400c70:	mov	x29, #0x0                   	// #0
  400c74:	mov	x30, #0x0                   	// #0
  400c78:	mov	x5, x0
  400c7c:	ldr	x1, [sp]
  400c80:	add	x2, sp, #0x8
  400c84:	mov	x6, sp
  400c88:	movz	x0, #0x0, lsl #48
  400c8c:	movk	x0, #0x0, lsl #32
  400c90:	movk	x0, #0x40, lsl #16
  400c94:	movk	x0, #0x136c
  400c98:	movz	x3, #0x0, lsl #48
  400c9c:	movk	x3, #0x0, lsl #32
  400ca0:	movk	x3, #0x40, lsl #16
  400ca4:	movk	x3, #0x16c0
  400ca8:	movz	x4, #0x0, lsl #48
  400cac:	movk	x4, #0x0, lsl #32
  400cb0:	movk	x4, #0x40, lsl #16
  400cb4:	movk	x4, #0x1740
  400cb8:	bl	400b70 <__libc_start_main@plt>
  400cbc:	bl	400bb0 <abort@plt>
  400cc0:	adrp	x0, 412000 <ferror@plt+0x113a0>
  400cc4:	ldr	x0, [x0, #4064]
  400cc8:	cbz	x0, 400cd0 <ferror@plt+0x70>
  400ccc:	b	400ba0 <__gmon_start__@plt>
  400cd0:	ret
  400cd4:	nop
  400cd8:	adrp	x0, 413000 <ferror@plt+0x123a0>
  400cdc:	add	x0, x0, #0xc0
  400ce0:	adrp	x1, 413000 <ferror@plt+0x123a0>
  400ce4:	add	x1, x1, #0xc0
  400ce8:	cmp	x1, x0
  400cec:	b.eq	400d04 <ferror@plt+0xa4>  // b.none
  400cf0:	adrp	x1, 401000 <ferror@plt+0x3a0>
  400cf4:	ldr	x1, [x1, #1888]
  400cf8:	cbz	x1, 400d04 <ferror@plt+0xa4>
  400cfc:	mov	x16, x1
  400d00:	br	x16
  400d04:	ret
  400d08:	adrp	x0, 413000 <ferror@plt+0x123a0>
  400d0c:	add	x0, x0, #0xc0
  400d10:	adrp	x1, 413000 <ferror@plt+0x123a0>
  400d14:	add	x1, x1, #0xc0
  400d18:	sub	x1, x1, x0
  400d1c:	lsr	x2, x1, #63
  400d20:	add	x1, x2, x1, asr #3
  400d24:	cmp	xzr, x1, asr #1
  400d28:	asr	x1, x1, #1
  400d2c:	b.eq	400d44 <ferror@plt+0xe4>  // b.none
  400d30:	adrp	x2, 401000 <ferror@plt+0x3a0>
  400d34:	ldr	x2, [x2, #1896]
  400d38:	cbz	x2, 400d44 <ferror@plt+0xe4>
  400d3c:	mov	x16, x2
  400d40:	br	x16
  400d44:	ret
  400d48:	stp	x29, x30, [sp, #-32]!
  400d4c:	mov	x29, sp
  400d50:	str	x19, [sp, #16]
  400d54:	adrp	x19, 413000 <ferror@plt+0x123a0>
  400d58:	ldrb	w0, [x19, #232]
  400d5c:	cbnz	w0, 400d6c <ferror@plt+0x10c>
  400d60:	bl	400cd8 <ferror@plt+0x78>
  400d64:	mov	w0, #0x1                   	// #1
  400d68:	strb	w0, [x19, #232]
  400d6c:	ldr	x19, [sp, #16]
  400d70:	ldp	x29, x30, [sp], #32
  400d74:	ret
  400d78:	b	400d08 <ferror@plt+0xa8>
  400d7c:	stp	x29, x30, [sp, #-288]!
  400d80:	mov	x29, sp
  400d84:	str	x0, [sp, #56]
  400d88:	str	x1, [sp, #232]
  400d8c:	str	x2, [sp, #240]
  400d90:	str	x3, [sp, #248]
  400d94:	str	x4, [sp, #256]
  400d98:	str	x5, [sp, #264]
  400d9c:	str	x6, [sp, #272]
  400da0:	str	x7, [sp, #280]
  400da4:	str	q0, [sp, #96]
  400da8:	str	q1, [sp, #112]
  400dac:	str	q2, [sp, #128]
  400db0:	str	q3, [sp, #144]
  400db4:	str	q4, [sp, #160]
  400db8:	str	q5, [sp, #176]
  400dbc:	str	q6, [sp, #192]
  400dc0:	str	q7, [sp, #208]
  400dc4:	add	x0, sp, #0x120
  400dc8:	str	x0, [sp, #64]
  400dcc:	add	x0, sp, #0x120
  400dd0:	str	x0, [sp, #72]
  400dd4:	add	x0, sp, #0xe0
  400dd8:	str	x0, [sp, #80]
  400ddc:	mov	w0, #0xffffffc8            	// #-56
  400de0:	str	w0, [sp, #88]
  400de4:	mov	w0, #0xffffff80            	// #-128
  400de8:	str	w0, [sp, #92]
  400dec:	adrp	x0, 413000 <ferror@plt+0x123a0>
  400df0:	add	x0, x0, #0xb8
  400df4:	ldr	w0, [x0]
  400df8:	cmp	w0, #0x0
  400dfc:	b.eq	400e80 <ferror@plt+0x220>  // b.none
  400e00:	adrp	x0, 413000 <ferror@plt+0x123a0>
  400e04:	add	x0, x0, #0xc8
  400e08:	ldr	x3, [x0]
  400e0c:	adrp	x0, 413000 <ferror@plt+0x123a0>
  400e10:	add	x0, x0, #0xc0
  400e14:	ldr	x0, [x0]
  400e18:	mov	x2, x0
  400e1c:	adrp	x0, 401000 <ferror@plt+0x3a0>
  400e20:	add	x1, x0, #0x770
  400e24:	mov	x0, x3
  400e28:	bl	400c50 <fprintf@plt>
  400e2c:	adrp	x0, 413000 <ferror@plt+0x123a0>
  400e30:	add	x0, x0, #0xc8
  400e34:	ldr	x4, [x0]
  400e38:	add	x2, sp, #0x10
  400e3c:	add	x3, sp, #0x40
  400e40:	ldp	x0, x1, [x3]
  400e44:	stp	x0, x1, [x2]
  400e48:	ldp	x0, x1, [x3, #16]
  400e4c:	stp	x0, x1, [x2, #16]
  400e50:	add	x0, sp, #0x10
  400e54:	mov	x2, x0
  400e58:	ldr	x1, [sp, #56]
  400e5c:	mov	x0, x4
  400e60:	bl	400c20 <vfprintf@plt>
  400e64:	adrp	x0, 413000 <ferror@plt+0x123a0>
  400e68:	add	x0, x0, #0xc8
  400e6c:	ldr	x0, [x0]
  400e70:	mov	x1, x0
  400e74:	mov	w0, #0xa                   	// #10
  400e78:	bl	400b40 <fputc@plt>
  400e7c:	nop
  400e80:	nop
  400e84:	ldp	x29, x30, [sp], #288
  400e88:	ret
  400e8c:	stp	x29, x30, [sp, #-16]!
  400e90:	mov	x29, sp
  400e94:	adrp	x0, 413000 <ferror@plt+0x123a0>
  400e98:	add	x0, x0, #0xc0
  400e9c:	ldr	x0, [x0]
  400ea0:	mov	x1, x0
  400ea4:	adrp	x0, 401000 <ferror@plt+0x3a0>
  400ea8:	add	x0, x0, #0x778
  400eac:	bl	400c30 <printf@plt>
  400eb0:	adrp	x0, 413000 <ferror@plt+0x123a0>
  400eb4:	add	x0, x0, #0xb8
  400eb8:	ldr	w0, [x0]
  400ebc:	mov	w2, w0
  400ec0:	mov	w1, #0x1                   	// #1
  400ec4:	mov	w0, #0x0                   	// #0
  400ec8:	bl	401588 <ferror@plt+0x928>
  400ecc:	stp	x29, x30, [sp, #-16]!
  400ed0:	mov	x29, sp
  400ed4:	bl	400b90 <lzma_version_string@plt>
  400ed8:	mov	x1, x0
  400edc:	adrp	x0, 401000 <ferror@plt+0x3a0>
  400ee0:	add	x0, x0, #0xa28
  400ee4:	bl	400c30 <printf@plt>
  400ee8:	adrp	x0, 413000 <ferror@plt+0x123a0>
  400eec:	add	x0, x0, #0xb8
  400ef0:	ldr	w0, [x0]
  400ef4:	mov	w2, w0
  400ef8:	mov	w1, #0x1                   	// #1
  400efc:	mov	w0, #0x0                   	// #0
  400f00:	bl	401588 <ferror@plt+0x928>
  400f04:	stp	x29, x30, [sp, #-48]!
  400f08:	mov	x29, sp
  400f0c:	str	w0, [sp, #28]
  400f10:	str	x1, [sp, #16]
  400f14:	b	400fd8 <ferror@plt+0x378>
  400f18:	ldr	w0, [sp, #44]
  400f1c:	cmp	w0, #0x71
  400f20:	b.eq	400f94 <ferror@plt+0x334>  // b.none
  400f24:	ldr	w0, [sp, #44]
  400f28:	cmp	w0, #0x71
  400f2c:	b.gt	400fd0 <ferror@plt+0x370>
  400f30:	ldr	w0, [sp, #44]
  400f34:	cmp	w0, #0x6b
  400f38:	b.eq	400fd8 <ferror@plt+0x378>  // b.none
  400f3c:	ldr	w0, [sp, #44]
  400f40:	cmp	w0, #0x6b
  400f44:	b.gt	400fd0 <ferror@plt+0x370>
  400f48:	ldr	w0, [sp, #44]
  400f4c:	cmp	w0, #0x68
  400f50:	b.eq	400fc8 <ferror@plt+0x368>  // b.none
  400f54:	ldr	w0, [sp, #44]
  400f58:	cmp	w0, #0x68
  400f5c:	b.gt	400fd0 <ferror@plt+0x370>
  400f60:	ldr	w0, [sp, #44]
  400f64:	cmp	w0, #0x64
  400f68:	b.gt	400fd0 <ferror@plt+0x370>
  400f6c:	ldr	w0, [sp, #44]
  400f70:	cmp	w0, #0x63
  400f74:	b.ge	400fd8 <ferror@plt+0x378>  // b.tcont
  400f78:	ldr	w0, [sp, #44]
  400f7c:	cmp	w0, #0x51
  400f80:	b.eq	400fd8 <ferror@plt+0x378>  // b.none
  400f84:	ldr	w0, [sp, #44]
  400f88:	cmp	w0, #0x56
  400f8c:	b.eq	400fcc <ferror@plt+0x36c>  // b.none
  400f90:	b	400fd0 <ferror@plt+0x370>
  400f94:	adrp	x0, 413000 <ferror@plt+0x123a0>
  400f98:	add	x0, x0, #0xb8
  400f9c:	ldr	w0, [x0]
  400fa0:	cmp	w0, #0x0
  400fa4:	b.eq	400fd8 <ferror@plt+0x378>  // b.none
  400fa8:	adrp	x0, 413000 <ferror@plt+0x123a0>
  400fac:	add	x0, x0, #0xb8
  400fb0:	ldr	w0, [x0]
  400fb4:	sub	w1, w0, #0x1
  400fb8:	adrp	x0, 413000 <ferror@plt+0x123a0>
  400fbc:	add	x0, x0, #0xb8
  400fc0:	str	w1, [x0]
  400fc4:	b	400fd8 <ferror@plt+0x378>
  400fc8:	bl	400e8c <ferror@plt+0x22c>
  400fcc:	bl	400ecc <ferror@plt+0x26c>
  400fd0:	mov	w0, #0x1                   	// #1
  400fd4:	bl	400b20 <exit@plt>
  400fd8:	mov	x4, #0x0                   	// #0
  400fdc:	adrp	x0, 401000 <ferror@plt+0x3a0>
  400fe0:	add	x3, x0, #0xbb8
  400fe4:	adrp	x0, 401000 <ferror@plt+0x3a0>
  400fe8:	add	x2, x0, #0xb48
  400fec:	ldr	x1, [sp, #16]
  400ff0:	ldr	w0, [sp, #28]
  400ff4:	bl	400be0 <getopt_long@plt>
  400ff8:	str	w0, [sp, #44]
  400ffc:	ldr	w0, [sp, #44]
  401000:	cmn	w0, #0x1
  401004:	b.ne	400f18 <ferror@plt+0x2b8>  // b.any
  401008:	nop
  40100c:	ldp	x29, x30, [sp], #48
  401010:	ret
  401014:	mov	x12, #0x4050                	// #16464
  401018:	sub	sp, sp, x12
  40101c:	stp	x29, x30, [sp]
  401020:	mov	x29, sp
  401024:	str	x0, [sp, #40]
  401028:	str	x1, [sp, #32]
  40102c:	str	x2, [sp, #24]
  401030:	mov	x1, #0xffffffffffffffff    	// #-1
  401034:	ldr	x0, [sp, #40]
  401038:	bl	400bd0 <lzma_alone_decoder@plt>
  40103c:	add	x1, sp, #0x4, lsl #12
  401040:	str	w0, [x1, #76]
  401044:	add	x0, sp, #0x4, lsl #12
  401048:	ldr	w0, [x0, #76]
  40104c:	cmp	w0, #0x0
  401050:	b.eq	401090 <ferror@plt+0x430>  // b.none
  401054:	add	x0, sp, #0x4, lsl #12
  401058:	ldr	w0, [x0, #76]
  40105c:	cmp	w0, #0x5
  401060:	b.ne	401070 <ferror@plt+0x410>  // b.any
  401064:	mov	w0, #0xc                   	// #12
  401068:	bl	400b80 <strerror@plt>
  40106c:	b	401078 <ferror@plt+0x418>
  401070:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401074:	add	x0, x0, #0xa50
  401078:	mov	x1, x0
  40107c:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401080:	add	x0, x0, #0xa68
  401084:	bl	400d7c <ferror@plt+0x11c>
  401088:	mov	w0, #0x1                   	// #1
  40108c:	bl	400b20 <exit@plt>
  401090:	ldr	x0, [sp, #40]
  401094:	str	xzr, [x0, #8]
  401098:	ldr	x0, [sp, #40]
  40109c:	add	x1, sp, #0x30
  4010a0:	str	x1, [x0, #24]
  4010a4:	ldr	x0, [sp, #40]
  4010a8:	mov	x1, #0x2000                	// #8192
  4010ac:	str	x1, [x0, #32]
  4010b0:	add	x0, sp, #0x4, lsl #12
  4010b4:	str	wzr, [x0, #60]
  4010b8:	ldr	x0, [sp, #40]
  4010bc:	ldr	x0, [x0, #8]
  4010c0:	cmp	x0, #0x0
  4010c4:	b.ne	401134 <ferror@plt+0x4d4>  // b.any
  4010c8:	ldr	x0, [sp, #40]
  4010cc:	add	x1, sp, #0x2, lsl #12
  4010d0:	add	x1, x1, #0x30
  4010d4:	str	x1, [x0]
  4010d8:	add	x0, sp, #0x2, lsl #12
  4010dc:	add	x0, x0, #0x30
  4010e0:	ldr	x3, [sp, #32]
  4010e4:	mov	x2, #0x2000                	// #8192
  4010e8:	mov	x1, #0x1                   	// #1
  4010ec:	bl	400c00 <fread@plt>
  4010f0:	mov	x1, x0
  4010f4:	ldr	x0, [sp, #40]
  4010f8:	str	x1, [x0, #8]
  4010fc:	ldr	x0, [sp, #32]
  401100:	bl	400c60 <ferror@plt>
  401104:	cmp	w0, #0x0
  401108:	b.eq	401134 <ferror@plt+0x4d4>  // b.none
  40110c:	bl	400c40 <__errno_location@plt>
  401110:	ldr	w0, [x0]
  401114:	bl	400b80 <strerror@plt>
  401118:	mov	x2, x0
  40111c:	ldr	x1, [sp, #24]
  401120:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401124:	add	x0, x0, #0xa70
  401128:	bl	400d7c <ferror@plt+0x11c>
  40112c:	mov	w0, #0x1                   	// #1
  401130:	bl	400b20 <exit@plt>
  401134:	add	x0, sp, #0x4, lsl #12
  401138:	ldr	w1, [x0, #60]
  40113c:	ldr	x0, [sp, #40]
  401140:	bl	400b30 <lzma_code@plt>
  401144:	add	x1, sp, #0x4, lsl #12
  401148:	str	w0, [x1, #76]
  40114c:	ldr	x0, [sp, #40]
  401150:	ldr	x0, [x0, #32]
  401154:	cmp	x0, #0x0
  401158:	b.eq	40116c <ferror@plt+0x50c>  // b.none
  40115c:	add	x0, sp, #0x4, lsl #12
  401160:	ldr	w0, [x0, #76]
  401164:	cmp	w0, #0x0
  401168:	b.eq	4011ec <ferror@plt+0x58c>  // b.none
  40116c:	ldr	x0, [sp, #40]
  401170:	ldr	x0, [x0, #32]
  401174:	mov	x1, #0x2000                	// #8192
  401178:	sub	x0, x1, x0
  40117c:	str	x0, [sp, #16432]
  401180:	adrp	x0, 413000 <ferror@plt+0x123a0>
  401184:	add	x0, x0, #0xd8
  401188:	ldr	x1, [x0]
  40118c:	add	x0, sp, #0x30
  401190:	mov	x3, x1
  401194:	ldr	x2, [sp, #16432]
  401198:	mov	x1, #0x1                   	// #1
  40119c:	bl	400c10 <fwrite@plt>
  4011a0:	mov	x1, x0
  4011a4:	ldr	x0, [sp, #16432]
  4011a8:	cmp	x0, x1
  4011ac:	b.eq	4011d4 <ferror@plt+0x574>  // b.none
  4011b0:	bl	400c40 <__errno_location@plt>
  4011b4:	ldr	w0, [x0]
  4011b8:	bl	400b80 <strerror@plt>
  4011bc:	mov	x1, x0
  4011c0:	adrp	x0, 401000 <ferror@plt+0x3a0>
  4011c4:	add	x0, x0, #0xa98
  4011c8:	bl	400d7c <ferror@plt+0x11c>
  4011cc:	mov	w0, #0x1                   	// #1
  4011d0:	bl	400b20 <exit@plt>
  4011d4:	ldr	x0, [sp, #40]
  4011d8:	add	x1, sp, #0x30
  4011dc:	str	x1, [x0, #24]
  4011e0:	ldr	x0, [sp, #40]
  4011e4:	mov	x1, #0x2000                	// #8192
  4011e8:	str	x1, [x0, #32]
  4011ec:	add	x0, sp, #0x4, lsl #12
  4011f0:	ldr	w0, [x0, #76]
  4011f4:	cmp	w0, #0x0
  4011f8:	b.eq	4010b8 <ferror@plt+0x458>  // b.none
  4011fc:	add	x0, sp, #0x4, lsl #12
  401200:	ldr	w0, [x0, #76]
  401204:	cmp	w0, #0x1
  401208:	b.ne	401258 <ferror@plt+0x5f8>  // b.any
  40120c:	ldr	x0, [sp, #40]
  401210:	ldr	x0, [x0, #8]
  401214:	cmp	x0, #0x0
  401218:	b.ne	40124c <ferror@plt+0x5ec>  // b.any
  40121c:	add	x0, sp, #0x2, lsl #12
  401220:	add	x0, x0, #0x30
  401224:	ldr	x3, [sp, #32]
  401228:	mov	x2, #0x1                   	// #1
  40122c:	mov	x1, #0x1                   	// #1
  401230:	bl	400c00 <fread@plt>
  401234:	cmp	x0, #0x0
  401238:	b.ne	40124c <ferror@plt+0x5ec>  // b.any
  40123c:	ldr	x0, [sp, #32]
  401240:	bl	400bc0 <feof@plt>
  401244:	cmp	w0, #0x0
  401248:	b.ne	401358 <ferror@plt+0x6f8>  // b.any
  40124c:	mov	w0, #0x9                   	// #9
  401250:	add	x1, sp, #0x4, lsl #12
  401254:	str	w0, [x1, #76]
  401258:	add	x0, sp, #0x4, lsl #12
  40125c:	ldr	w0, [x0, #76]
  401260:	cmp	w0, #0xa
  401264:	b.eq	40131c <ferror@plt+0x6bc>  // b.none
  401268:	add	x0, sp, #0x4, lsl #12
  40126c:	ldr	w0, [x0, #76]
  401270:	cmp	w0, #0xa
  401274:	b.hi	40132c <ferror@plt+0x6cc>  // b.pmore
  401278:	add	x0, sp, #0x4, lsl #12
  40127c:	ldr	w0, [x0, #76]
  401280:	cmp	w0, #0x9
  401284:	b.eq	40130c <ferror@plt+0x6ac>  // b.none
  401288:	add	x0, sp, #0x4, lsl #12
  40128c:	ldr	w0, [x0, #76]
  401290:	cmp	w0, #0x9
  401294:	b.hi	40132c <ferror@plt+0x6cc>  // b.pmore
  401298:	add	x0, sp, #0x4, lsl #12
  40129c:	ldr	w0, [x0, #76]
  4012a0:	cmp	w0, #0x8
  4012a4:	b.eq	4012fc <ferror@plt+0x69c>  // b.none
  4012a8:	add	x0, sp, #0x4, lsl #12
  4012ac:	ldr	w0, [x0, #76]
  4012b0:	cmp	w0, #0x8
  4012b4:	b.hi	40132c <ferror@plt+0x6cc>  // b.pmore
  4012b8:	add	x0, sp, #0x4, lsl #12
  4012bc:	ldr	w0, [x0, #76]
  4012c0:	cmp	w0, #0x5
  4012c4:	b.eq	4012dc <ferror@plt+0x67c>  // b.none
  4012c8:	add	x0, sp, #0x4, lsl #12
  4012cc:	ldr	w0, [x0, #76]
  4012d0:	cmp	w0, #0x7
  4012d4:	b.eq	4012ec <ferror@plt+0x68c>  // b.none
  4012d8:	b	40132c <ferror@plt+0x6cc>
  4012dc:	mov	w0, #0xc                   	// #12
  4012e0:	bl	400b80 <strerror@plt>
  4012e4:	str	x0, [sp, #16448]
  4012e8:	b	40133c <ferror@plt+0x6dc>
  4012ec:	adrp	x0, 401000 <ferror@plt+0x3a0>
  4012f0:	add	x0, x0, #0xac0
  4012f4:	str	x0, [sp, #16448]
  4012f8:	b	40133c <ferror@plt+0x6dc>
  4012fc:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401300:	add	x0, x0, #0xae0
  401304:	str	x0, [sp, #16448]
  401308:	b	40133c <ferror@plt+0x6dc>
  40130c:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401310:	add	x0, x0, #0xb00
  401314:	str	x0, [sp, #16448]
  401318:	b	40133c <ferror@plt+0x6dc>
  40131c:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401320:	add	x0, x0, #0xb10
  401324:	str	x0, [sp, #16448]
  401328:	b	40133c <ferror@plt+0x6dc>
  40132c:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401330:	add	x0, x0, #0xa50
  401334:	str	x0, [sp, #16448]
  401338:	nop
  40133c:	ldr	x2, [sp, #16448]
  401340:	ldr	x1, [sp, #24]
  401344:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401348:	add	x0, x0, #0xb28
  40134c:	bl	400d7c <ferror@plt+0x11c>
  401350:	mov	w0, #0x1                   	// #1
  401354:	bl	400b20 <exit@plt>
  401358:	nop
  40135c:	ldp	x29, x30, [sp]
  401360:	mov	x12, #0x4050                	// #16464
  401364:	add	sp, sp, x12
  401368:	ret
  40136c:	stp	x29, x30, [sp, #-192]!
  401370:	mov	x29, sp
  401374:	str	x19, [sp, #16]
  401378:	str	w0, [sp, #44]
  40137c:	str	x1, [sp, #32]
  401380:	ldr	x0, [sp, #32]
  401384:	bl	401560 <ferror@plt+0x900>
  401388:	ldr	x1, [sp, #32]
  40138c:	ldr	w0, [sp, #44]
  401390:	bl	400f04 <ferror@plt+0x2a4>
  401394:	stp	xzr, xzr, [sp, #48]
  401398:	stp	xzr, xzr, [sp, #64]
  40139c:	stp	xzr, xzr, [sp, #80]
  4013a0:	stp	xzr, xzr, [sp, #96]
  4013a4:	stp	xzr, xzr, [sp, #112]
  4013a8:	stp	xzr, xzr, [sp, #128]
  4013ac:	stp	xzr, xzr, [sp, #144]
  4013b0:	stp	xzr, xzr, [sp, #160]
  4013b4:	str	xzr, [sp, #176]
  4013b8:	adrp	x0, 413000 <ferror@plt+0x123a0>
  4013bc:	add	x0, x0, #0xd0
  4013c0:	ldr	w0, [x0]
  4013c4:	ldr	w1, [sp, #44]
  4013c8:	cmp	w1, w0
  4013cc:	b.ne	4013f4 <ferror@plt+0x794>  // b.any
  4013d0:	adrp	x0, 413000 <ferror@plt+0x123a0>
  4013d4:	add	x0, x0, #0xe0
  4013d8:	ldr	x1, [x0]
  4013dc:	add	x3, sp, #0x30
  4013e0:	adrp	x0, 401000 <ferror@plt+0x3a0>
  4013e4:	add	x2, x0, #0xb30
  4013e8:	mov	x0, x3
  4013ec:	bl	401014 <ferror@plt+0x3b4>
  4013f0:	b	401544 <ferror@plt+0x8e4>
  4013f4:	adrp	x0, 413000 <ferror@plt+0x123a0>
  4013f8:	add	x0, x0, #0xd0
  4013fc:	ldr	w0, [x0]
  401400:	sxtw	x0, w0
  401404:	lsl	x0, x0, #3
  401408:	ldr	x1, [sp, #32]
  40140c:	add	x0, x1, x0
  401410:	ldr	x2, [x0]
  401414:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401418:	add	x1, x0, #0xb38
  40141c:	mov	x0, x2
  401420:	bl	400bf0 <strcmp@plt>
  401424:	cmp	w0, #0x0
  401428:	b.ne	401450 <ferror@plt+0x7f0>  // b.any
  40142c:	adrp	x0, 413000 <ferror@plt+0x123a0>
  401430:	add	x0, x0, #0xe0
  401434:	ldr	x1, [x0]
  401438:	add	x3, sp, #0x30
  40143c:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401440:	add	x2, x0, #0xb30
  401444:	mov	x0, x3
  401448:	bl	401014 <ferror@plt+0x3b4>
  40144c:	b	401510 <ferror@plt+0x8b0>
  401450:	adrp	x0, 413000 <ferror@plt+0x123a0>
  401454:	add	x0, x0, #0xd0
  401458:	ldr	w0, [x0]
  40145c:	sxtw	x0, w0
  401460:	lsl	x0, x0, #3
  401464:	ldr	x1, [sp, #32]
  401468:	add	x0, x1, x0
  40146c:	ldr	x2, [x0]
  401470:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401474:	add	x1, x0, #0xb40
  401478:	mov	x0, x2
  40147c:	bl	400b60 <fopen@plt>
  401480:	str	x0, [sp, #184]
  401484:	ldr	x0, [sp, #184]
  401488:	cmp	x0, #0x0
  40148c:	b.ne	4014d8 <ferror@plt+0x878>  // b.any
  401490:	adrp	x0, 413000 <ferror@plt+0x123a0>
  401494:	add	x0, x0, #0xd0
  401498:	ldr	w0, [x0]
  40149c:	sxtw	x0, w0
  4014a0:	lsl	x0, x0, #3
  4014a4:	ldr	x1, [sp, #32]
  4014a8:	add	x0, x1, x0
  4014ac:	ldr	x19, [x0]
  4014b0:	bl	400c40 <__errno_location@plt>
  4014b4:	ldr	w0, [x0]
  4014b8:	bl	400b80 <strerror@plt>
  4014bc:	mov	x2, x0
  4014c0:	mov	x1, x19
  4014c4:	adrp	x0, 401000 <ferror@plt+0x3a0>
  4014c8:	add	x0, x0, #0xb28
  4014cc:	bl	400d7c <ferror@plt+0x11c>
  4014d0:	mov	w0, #0x1                   	// #1
  4014d4:	bl	400b20 <exit@plt>
  4014d8:	adrp	x0, 413000 <ferror@plt+0x123a0>
  4014dc:	add	x0, x0, #0xd0
  4014e0:	ldr	w0, [x0]
  4014e4:	sxtw	x0, w0
  4014e8:	lsl	x0, x0, #3
  4014ec:	ldr	x1, [sp, #32]
  4014f0:	add	x0, x1, x0
  4014f4:	ldr	x1, [x0]
  4014f8:	add	x0, sp, #0x30
  4014fc:	mov	x2, x1
  401500:	ldr	x1, [sp, #184]
  401504:	bl	401014 <ferror@plt+0x3b4>
  401508:	ldr	x0, [sp, #184]
  40150c:	bl	400b50 <fclose@plt>
  401510:	adrp	x0, 413000 <ferror@plt+0x123a0>
  401514:	add	x0, x0, #0xd0
  401518:	ldr	w0, [x0]
  40151c:	add	w1, w0, #0x1
  401520:	adrp	x0, 413000 <ferror@plt+0x123a0>
  401524:	add	x0, x0, #0xd0
  401528:	str	w1, [x0]
  40152c:	adrp	x0, 413000 <ferror@plt+0x123a0>
  401530:	add	x0, x0, #0xd0
  401534:	ldr	w0, [x0]
  401538:	ldr	w1, [sp, #44]
  40153c:	cmp	w1, w0
  401540:	b.gt	4013f4 <ferror@plt+0x794>
  401544:	adrp	x0, 413000 <ferror@plt+0x123a0>
  401548:	add	x0, x0, #0xb8
  40154c:	ldr	w0, [x0]
  401550:	mov	w2, w0
  401554:	mov	w1, #0x1                   	// #1
  401558:	mov	w0, #0x0                   	// #0
  40155c:	bl	401588 <ferror@plt+0x928>
  401560:	sub	sp, sp, #0x10
  401564:	str	x0, [sp, #8]
  401568:	ldr	x0, [sp, #8]
  40156c:	ldr	x1, [x0]
  401570:	adrp	x0, 413000 <ferror@plt+0x123a0>
  401574:	add	x0, x0, #0xc0
  401578:	str	x1, [x0]
  40157c:	nop
  401580:	add	sp, sp, #0x10
  401584:	ret
  401588:	stp	x29, x30, [sp, #-64]!
  40158c:	mov	x29, sp
  401590:	stp	x19, x20, [sp, #16]
  401594:	str	w0, [sp, #44]
  401598:	str	w1, [sp, #40]
  40159c:	str	w2, [sp, #36]
  4015a0:	ldr	w1, [sp, #44]
  4015a4:	ldr	w0, [sp, #40]
  4015a8:	cmp	w1, w0
  4015ac:	b.eq	401660 <ferror@plt+0xa00>  // b.none
  4015b0:	adrp	x0, 413000 <ferror@plt+0x123a0>
  4015b4:	add	x0, x0, #0xd8
  4015b8:	ldr	x0, [x0]
  4015bc:	bl	400c60 <ferror@plt>
  4015c0:	str	w0, [sp, #60]
  4015c4:	adrp	x0, 413000 <ferror@plt+0x123a0>
  4015c8:	add	x0, x0, #0xd8
  4015cc:	ldr	x0, [x0]
  4015d0:	bl	400b50 <fclose@plt>
  4015d4:	str	w0, [sp, #56]
  4015d8:	ldr	w0, [sp, #60]
  4015dc:	cmp	w0, #0x0
  4015e0:	b.ne	4015f0 <ferror@plt+0x990>  // b.any
  4015e4:	ldr	w0, [sp, #56]
  4015e8:	cmp	w0, #0x0
  4015ec:	b.eq	401660 <ferror@plt+0xa00>  // b.none
  4015f0:	ldr	w0, [sp, #40]
  4015f4:	str	w0, [sp, #44]
  4015f8:	ldr	w0, [sp, #36]
  4015fc:	cmp	w0, #0x0
  401600:	b.eq	401660 <ferror@plt+0xa00>  // b.none
  401604:	adrp	x0, 413000 <ferror@plt+0x123a0>
  401608:	add	x0, x0, #0xc8
  40160c:	ldr	x19, [x0]
  401610:	adrp	x0, 413000 <ferror@plt+0x123a0>
  401614:	add	x0, x0, #0xc0
  401618:	ldr	x20, [x0]
  40161c:	ldr	w0, [sp, #56]
  401620:	cmp	w0, #0x0
  401624:	b.eq	401638 <ferror@plt+0x9d8>  // b.none
  401628:	bl	400c40 <__errno_location@plt>
  40162c:	ldr	w0, [x0]
  401630:	bl	400b80 <strerror@plt>
  401634:	b	401640 <ferror@plt+0x9e0>
  401638:	adrp	x0, 401000 <ferror@plt+0x3a0>
  40163c:	add	x0, x0, #0xcf8
  401640:	mov	x4, x0
  401644:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401648:	add	x3, x0, #0xd08
  40164c:	mov	x2, x20
  401650:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401654:	add	x1, x0, #0xd30
  401658:	mov	x0, x19
  40165c:	bl	400c50 <fprintf@plt>
  401660:	ldr	w1, [sp, #44]
  401664:	ldr	w0, [sp, #40]
  401668:	cmp	w1, w0
  40166c:	b.eq	4016b8 <ferror@plt+0xa58>  // b.none
  401670:	adrp	x0, 413000 <ferror@plt+0x123a0>
  401674:	add	x0, x0, #0xc8
  401678:	ldr	x0, [x0]
  40167c:	bl	400c60 <ferror@plt>
  401680:	str	w0, [sp, #52]
  401684:	adrp	x0, 413000 <ferror@plt+0x123a0>
  401688:	add	x0, x0, #0xc8
  40168c:	ldr	x0, [x0]
  401690:	bl	400b50 <fclose@plt>
  401694:	str	w0, [sp, #48]
  401698:	ldr	w0, [sp, #48]
  40169c:	cmp	w0, #0x0
  4016a0:	b.ne	4016b0 <ferror@plt+0xa50>  // b.any
  4016a4:	ldr	w0, [sp, #52]
  4016a8:	cmp	w0, #0x0
  4016ac:	b.eq	4016b8 <ferror@plt+0xa58>  // b.none
  4016b0:	ldr	w0, [sp, #40]
  4016b4:	str	w0, [sp, #44]
  4016b8:	ldr	w0, [sp, #44]
  4016bc:	bl	400b20 <exit@plt>
  4016c0:	stp	x29, x30, [sp, #-64]!
  4016c4:	mov	x29, sp
  4016c8:	stp	x19, x20, [sp, #16]
  4016cc:	adrp	x20, 412000 <ferror@plt+0x113a0>
  4016d0:	add	x20, x20, #0xdd0
  4016d4:	stp	x21, x22, [sp, #32]
  4016d8:	adrp	x21, 412000 <ferror@plt+0x113a0>
  4016dc:	add	x21, x21, #0xdc8
  4016e0:	sub	x20, x20, x21
  4016e4:	mov	w22, w0
  4016e8:	stp	x23, x24, [sp, #48]
  4016ec:	mov	x23, x1
  4016f0:	mov	x24, x2
  4016f4:	bl	400ae8 <exit@plt-0x38>
  4016f8:	cmp	xzr, x20, asr #3
  4016fc:	b.eq	401728 <ferror@plt+0xac8>  // b.none
  401700:	asr	x20, x20, #3
  401704:	mov	x19, #0x0                   	// #0
  401708:	ldr	x3, [x21, x19, lsl #3]
  40170c:	mov	x2, x24
  401710:	add	x19, x19, #0x1
  401714:	mov	x1, x23
  401718:	mov	w0, w22
  40171c:	blr	x3
  401720:	cmp	x20, x19
  401724:	b.ne	401708 <ferror@plt+0xaa8>  // b.any
  401728:	ldp	x19, x20, [sp, #16]
  40172c:	ldp	x21, x22, [sp, #32]
  401730:	ldp	x23, x24, [sp, #48]
  401734:	ldp	x29, x30, [sp], #64
  401738:	ret
  40173c:	nop
  401740:	ret

Disassembly of section .fini:

0000000000401744 <.fini>:
  401744:	stp	x29, x30, [sp, #-16]!
  401748:	mov	x29, sp
  40174c:	ldp	x29, x30, [sp], #16
  401750:	ret
