m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Morten/Documents/GitHub/Reconfigurable_Miniproject
Eaddr_gen
Z0 w1651782143
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL
Z5 8C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/addr_gen.vhd
Z6 FC:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/addr_gen.vhd
l0
L6
VLc22OYl>ATM3;HeIMHN`M0
!s100 VM<TZ5G>97[;C2BeJf2H;3
Z7 OV;C;10.5b;63
32
Z8 !s110 1651783420
!i10b 1
Z9 !s108 1651783420.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/addr_gen.vhd|
Z11 !s107 C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/addr_gen.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abehavior
R1
R2
R3
DEx4 work 8 addr_gen 0 22 Lc22OYl>ATM3;HeIMHN`M0
l22
L16
V=KE[YDZO_9BF;Z6koE]hW1
!s100 YT=:JO`8D^RUCOB72G^XS2
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Econtrol_path
Z14 w1651776410
R1
R2
R3
R4
Z15 8C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/control_path.vhd
Z16 FC:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/control_path.vhd
l0
L6
VX;3Kz5CITi@bTZn@zdZTh0
!s100 z2zS1dF@7OHmO@:?i2R;;3
R7
32
Z17 !s110 1651783421
!i10b 1
R9
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/control_path.vhd|
Z19 !s107 C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/control_path.vhd|
!i113 1
R12
R13
Abehavior
R1
R2
R3
DEx4 work 12 control_path 0 22 X;3Kz5CITi@bTZn@zdZTh0
l31
L17
VQ6RR>K4[7mj1ejcT^U7:^3
!s100 Q8WL?6I:YVj@zJ?PSgdII0
R7
32
R17
!i10b 1
R9
R18
R19
!i113 1
R12
R13
Elfsr_3
Z20 w1651773801
R2
R3
R4
Z21 8C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/LFSR_3.vhd
Z22 FC:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/LFSR_3.vhd
l0
L4
V_ACN1IQNRGVLPMOd3D1mJ0
!s100 YU9MaV<AIb_>57mCAbzU70
R7
32
R17
!i10b 1
Z23 !s108 1651783421.000000
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/LFSR_3.vhd|
Z25 !s107 C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/LFSR_3.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
DEx4 work 6 lfsr_3 0 22 _ACN1IQNRGVLPMOd3D1mJ0
l13
L11
Vg96L8E@9SJZGQLiUT8<JN3
!s100 jnTM7I;[jYT4DXRmAl3Ak3
R7
32
R17
!i10b 1
R23
R24
R25
!i113 1
R12
R13
Elfsr_52
Z26 w1651778537
R2
R3
R4
Z27 8C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/LFSR_52.vhd
Z28 FC:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/LFSR_52.vhd
l0
L4
VzUJRL6JflZ`a8iYh3CR2C3
!s100 o`kShX?SIgXD@>g<0`=zf2
R7
32
R17
!i10b 1
R23
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/LFSR_52.vhd|
Z30 !s107 C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/LFSR_52.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
DEx4 work 7 lfsr_52 0 22 zUJRL6JflZ`a8iYh3CR2C3
l13
L11
V7jk?H9Ao>;2b7alHoj`M80
!s100 zNGzkh1lT=A<8:z@_95K=1
R7
32
R17
!i10b 1
R23
R29
R30
!i113 1
R12
R13
Eram_1
R20
Z31 DPx9 altera_mf 20 altera_mf_components 0 22 gV:l9C^?PSb6]b5V?_jR@3
R2
R3
R4
Z32 8C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/RAM_1.vhd
Z33 FC:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/RAM_1.vhd
l0
L42
V@d@17N27YTTlLgaQVT?ia0
!s100 16^lC:gLij2GfBNg9YnOZ3
R7
32
R17
!i10b 1
R23
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/RAM_1.vhd|
Z35 !s107 C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/RAM_1.vhd|
!i113 1
R12
R13
Asyn
R31
R2
R3
DEx4 work 5 ram_1 0 22 @d@17N27YTTlLgaQVT?ia0
l63
L58
VkV>6MZ3b:Y1b`@`^5<a;E2
!s100 5>K0]4NeX::RHL9SNaHFj2
R7
32
R17
!i10b 1
R23
R34
R35
!i113 1
R12
R13
Eram_2
R20
R31
R2
R3
R4
Z36 8C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/RAM_2.vhd
Z37 FC:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/RAM_2.vhd
l0
L42
VYN]m_0?^fML@bIH32gQLE2
!s100 88C2E[i]fo225OP1]NVNL3
R7
32
R17
!i10b 1
R23
Z38 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/RAM_2.vhd|
Z39 !s107 C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/RAM_2.vhd|
!i113 1
R12
R13
Asyn
R31
R2
R3
DEx4 work 5 ram_2 0 22 YN]m_0?^fML@bIH32gQLE2
l63
L58
V>gT8JFXXmAB3aH9`:=aDT1
!s100 gneMMkV42l6M6zRXScEIN3
R7
32
R17
!i10b 1
R23
R38
R39
!i113 1
R12
R13
Ewallace_speed
Z40 w1651784983
R1
R2
R3
R4
Z41 8C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/Wallace_speed.vhd
Z42 FC:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/Wallace_speed.vhd
l0
L6
VP_>QWPQ[aS<FieaJ=BMcU1
!s100 FeUSdXfU3k;bo02CT2YcC1
R7
32
Z43 !s110 1651784993
!i10b 1
Z44 !s108 1651784993.000000
Z45 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/Wallace_speed.vhd|
Z46 !s107 C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/Wallace_speed.vhd|
!i113 1
R12
R13
Abehavior
R1
R2
R3
Z47 DEx4 work 13 wallace_speed 0 22 P_>QWPQ[aS<FieaJ=BMcU1
l98
L18
V=^I>d<<CGZmm_0WYzUnO61
!s100 RJ^Z;K?SV`lR4249;ng<E1
R7
32
R43
!i10b 1
R44
R45
R46
!i113 1
R12
R13
Ewallace_speed_tb
Z48 w1651774465
Z49 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R1
R2
R3
R4
Z50 8C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/Wallace_speed_tb.vhd
Z51 FC:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/Wallace_speed_tb.vhd
l0
L7
V:A9BmVQ>lESHl5ia<EQCh1
!s100 RPHCHGHm1f>k>le>M^^]60
R7
32
R17
!i10b 1
R23
Z52 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/Wallace_speed_tb.vhd|
Z53 !s107 C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL/Wallace_speed_tb.vhd|
!i113 1
R12
R13
Abehavior
R49
R1
R2
R3
DEx4 work 16 wallace_speed_tb 0 22 :A9BmVQ>lESHl5ia<EQCh1
l36
L10
VDV[m8Og`ma?mKAzdXm?9N1
!s100 bmh`mUh>T=<DJai[RoWO91
R7
32
R17
!i10b 1
R23
R52
R53
!i113 1
R12
R13
