Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 18 19:09:37 2021
| Host         : LAPTOP-2P04PJLI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clock_timing_summary_routed.rpt -pb clock_timing_summary_routed.pb -rpx clock_timing_summary_routed.rpx -warn_on_violation
| Design       : clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk2_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.369        0.000                      0                  110        0.263        0.000                      0                  110        4.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.369        0.000                      0                  110        0.263        0.000                      0                  110        4.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.828ns (18.795%)  route 3.577ns (81.205%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sel_reg[1]/Q
                         net (fo=40, routed)          1.835     7.438    sel_reg_n_0_[1]
    SLICE_X65Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  display[10]_i_7/O
                         net (fo=1, routed)           0.425     7.987    display[10]_i_7_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.111 r  display[10]_i_4/O
                         net (fo=1, routed)           0.433     8.545    display[10]_i_4_n_0
    SLICE_X63Y34         LUT4 (Prop_lut4_I2_O)        0.124     8.669 r  display[10]_i_1/O
                         net (fo=11, routed)          0.884     9.553    display[10]_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  display_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  display_reg[3]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y32         FDRE (Setup_fdre_C_CE)      -0.169    14.922    display_reg[3]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.828ns (20.169%)  route 3.277ns (79.831%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  count_reg[2]/Q
                         net (fo=2, routed)           1.007     6.609    count_reg_n_0_[2]
    SLICE_X59Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.733 f  count[0]_i_8/O
                         net (fo=1, routed)           0.797     7.530    count[0]_i_8_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.654 f  count[0]_i_2/O
                         net (fo=3, routed)           0.414     8.068    count[0]_i_2_n_0
    SLICE_X59Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.192 r  count[26]_i_1/O
                         net (fo=26, routed)          1.060     9.252    clk2
    SLICE_X58Y30         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X58Y30         FDRE (Setup_fdre_C_R)       -0.429    14.682    count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.828ns (20.169%)  route 3.277ns (79.831%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  count_reg[2]/Q
                         net (fo=2, routed)           1.007     6.609    count_reg_n_0_[2]
    SLICE_X59Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.733 f  count[0]_i_8/O
                         net (fo=1, routed)           0.797     7.530    count[0]_i_8_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.654 f  count[0]_i_2/O
                         net (fo=3, routed)           0.414     8.068    count[0]_i_2_n_0
    SLICE_X59Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.192 r  count[26]_i_1/O
                         net (fo=26, routed)          1.060     9.252    clk2
    SLICE_X58Y30         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X58Y30         FDRE (Setup_fdre_C_R)       -0.429    14.682    count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.828ns (20.169%)  route 3.277ns (79.831%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  count_reg[2]/Q
                         net (fo=2, routed)           1.007     6.609    count_reg_n_0_[2]
    SLICE_X59Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.733 f  count[0]_i_8/O
                         net (fo=1, routed)           0.797     7.530    count[0]_i_8_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.654 f  count[0]_i_2/O
                         net (fo=3, routed)           0.414     8.068    count[0]_i_2_n_0
    SLICE_X59Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.192 r  count[26]_i_1/O
                         net (fo=26, routed)          1.060     9.252    clk2
    SLICE_X58Y30         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X58Y30         FDRE (Setup_fdre_C_R)       -0.429    14.682    count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.828ns (20.169%)  route 3.277ns (79.831%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  count_reg[2]/Q
                         net (fo=2, routed)           1.007     6.609    count_reg_n_0_[2]
    SLICE_X59Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.733 f  count[0]_i_8/O
                         net (fo=1, routed)           0.797     7.530    count[0]_i_8_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.654 f  count[0]_i_2/O
                         net (fo=3, routed)           0.414     8.068    count[0]_i_2_n_0
    SLICE_X59Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.192 r  count[26]_i_1/O
                         net (fo=26, routed)          1.060     9.252    clk2
    SLICE_X58Y30         FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X58Y30         FDRE (Setup_fdre_C_R)       -0.429    14.682    count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.828ns (19.368%)  route 3.447ns (80.632%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sel_reg[1]/Q
                         net (fo=40, routed)          1.835     7.438    sel_reg_n_0_[1]
    SLICE_X65Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  display[10]_i_7/O
                         net (fo=1, routed)           0.425     7.987    display[10]_i_7_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.111 r  display[10]_i_4/O
                         net (fo=1, routed)           0.433     8.545    display[10]_i_4_n_0
    SLICE_X63Y34         LUT4 (Prop_lut4_I2_O)        0.124     8.669 r  display[10]_i_1/O
                         net (fo=11, routed)          0.754     9.422    display[10]_i_1_n_0
    SLICE_X64Y31         FDRE                                         r  display_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  display_reg[10]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y31         FDRE (Setup_fdre_C_CE)      -0.169    14.920    display_reg[10]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.828ns (19.368%)  route 3.447ns (80.632%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sel_reg[1]/Q
                         net (fo=40, routed)          1.835     7.438    sel_reg_n_0_[1]
    SLICE_X65Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  display[10]_i_7/O
                         net (fo=1, routed)           0.425     7.987    display[10]_i_7_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.111 r  display[10]_i_4/O
                         net (fo=1, routed)           0.433     8.545    display[10]_i_4_n_0
    SLICE_X63Y34         LUT4 (Prop_lut4_I2_O)        0.124     8.669 r  display[10]_i_1/O
                         net (fo=11, routed)          0.754     9.422    display[10]_i_1_n_0
    SLICE_X64Y31         FDRE                                         r  display_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  display_reg[7]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y31         FDRE (Setup_fdre_C_CE)      -0.169    14.920    display_reg[7]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.828ns (19.368%)  route 3.447ns (80.632%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sel_reg[1]/Q
                         net (fo=40, routed)          1.835     7.438    sel_reg_n_0_[1]
    SLICE_X65Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  display[10]_i_7/O
                         net (fo=1, routed)           0.425     7.987    display[10]_i_7_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.111 r  display[10]_i_4/O
                         net (fo=1, routed)           0.433     8.545    display[10]_i_4_n_0
    SLICE_X63Y34         LUT4 (Prop_lut4_I2_O)        0.124     8.669 r  display[10]_i_1/O
                         net (fo=11, routed)          0.754     9.422    display[10]_i_1_n_0
    SLICE_X64Y31         FDRE                                         r  display_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  display_reg[8]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y31         FDRE (Setup_fdre_C_CE)      -0.169    14.920    display_reg[8]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.828ns (19.368%)  route 3.447ns (80.632%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sel_reg[1]/Q
                         net (fo=40, routed)          1.835     7.438    sel_reg_n_0_[1]
    SLICE_X65Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.562 r  display[10]_i_7/O
                         net (fo=1, routed)           0.425     7.987    display[10]_i_7_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.111 r  display[10]_i_4/O
                         net (fo=1, routed)           0.433     8.545    display[10]_i_4_n_0
    SLICE_X63Y34         LUT4 (Prop_lut4_I2_O)        0.124     8.669 r  display[10]_i_1/O
                         net (fo=11, routed)          0.754     9.422    display[10]_i_1_n_0
    SLICE_X64Y31         FDRE                                         r  display_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  display_reg[9]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y31         FDRE (Setup_fdre_C_CE)      -0.169    14.920    display_reg[9]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.828ns (20.886%)  route 3.136ns (79.114%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  count_reg[2]/Q
                         net (fo=2, routed)           1.007     6.609    count_reg_n_0_[2]
    SLICE_X59Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.733 f  count[0]_i_8/O
                         net (fo=1, routed)           0.797     7.530    count[0]_i_8_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.654 f  count[0]_i_2/O
                         net (fo=3, routed)           0.414     8.068    count[0]_i_2_n_0
    SLICE_X59Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.192 r  count[26]_i_1/O
                         net (fo=26, routed)          0.919     9.111    clk2
    SLICE_X58Y31         FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y31         FDRE (Setup_fdre_C_R)       -0.429    14.659    count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  count2_reg[12]/Q
                         net (fo=2, routed)           0.119     1.731    count2_reg_n_0_[12]
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  count2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    data0[12]
    SLICE_X63Y31         FDRE                                         r  count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  count2_reg[12]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y31         FDRE (Hold_fdre_C_D)         0.105     1.576    count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  count2_reg[8]/Q
                         net (fo=2, routed)           0.119     1.730    count2_reg_n_0_[8]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    data0[8]
    SLICE_X63Y30         FDRE                                         r  count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  count2_reg[8]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  count2_reg[4]/Q
                         net (fo=2, routed)           0.119     1.729    count2_reg_n_0_[4]
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  count2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    data0[4]
    SLICE_X63Y29         FDRE                                         r  count2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  count2_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    count2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  count2_reg[0]/Q
                         net (fo=3, routed)           0.175     1.808    count2_reg_n_0_[0]
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.853 r  count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    count2[0]
    SLICE_X64Y29         FDRE                                         r  count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  count2_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.120     1.589    count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  count2_reg[7]/Q
                         net (fo=2, routed)           0.120     1.732    count2_reg_n_0_[7]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  count2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    data0[7]
    SLICE_X63Y30         FDRE                                         r  count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  count2_reg[7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  count2_reg[3]/Q
                         net (fo=2, routed)           0.120     1.731    count2_reg_n_0_[3]
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  count2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    data0[3]
    SLICE_X63Y29         FDRE                                         r  count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  count2_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  count2_reg[5]/Q
                         net (fo=2, routed)           0.117     1.728    count2_reg_n_0_[5]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.843 r  count2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.843    data0[5]
    SLICE_X63Y30         FDRE                                         r  count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  count2_reg[5]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  count2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  count2_reg[9]/Q
                         net (fo=2, routed)           0.117     1.729    count2_reg_n_0_[9]
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  count2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    data0[9]
    SLICE_X63Y31         FDRE                                         r  count2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  count2_reg[9]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y31         FDRE (Hold_fdre_C_D)         0.105     1.576    count2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  count2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  count2_reg[13]/Q
                         net (fo=2, routed)           0.117     1.730    count2_reg_n_0_[13]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  count2_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.845    data0[13]
    SLICE_X63Y32         FDRE                                         r  count2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  count2_reg[13]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y32         FDRE (Hold_fdre_C_D)         0.105     1.577    count2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.747    count_reg_n_0_[19]
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    count_reg[20]_i_1_n_5
    SLICE_X58Y34         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y34   clk2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y31   count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y31   count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y31   count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y32   count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y32   count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y32   count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   clk2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y31   count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y31   count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y31   count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29   count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   clk2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   clk2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y32   count2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y32   count2_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y32   count2_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   count_reg[12]/C



