Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct 20 20:19:03 2020
| Host         : LAPTOP-B8FRIN8D running 64-bit major release  (build 9200)
| Command      : report_utilization -file testbench_utilization_synth.rpt -pb testbench_utilization_synth.pb
| Design       : testbench
| Device       : 7a35tcpg236-1
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |    0 |     0 |     20800 |  0.00 |
|   LUT as Logic          |    0 |     0 |     20800 |  0.00 |
|   LUT as Memory         |    0 |     0 |      9600 |  0.00 |
| Slice Registers         |    0 |     0 |     41600 |  0.00 |
|   Register as Flip Flop |    0 |     0 |     41600 |  0.00 |
|   Register as Latch     |    0 |     0 |     41600 |  0.00 |
| F7 Muxes                |    0 |     0 |     16300 |  0.00 |
| F8 Muxes                |    0 |     0 |      8150 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+------------------------------------------+------+-------+-----------+-------+
|                 Site Type                | Used | Fixed | Available | Util% |
+------------------------------------------+------+-------+-----------+-------+
| Slice                                    |    0 |     0 |      8150 |  0.00 |
|   SLICEL                                 |    0 |     0 |           |       |
|   SLICEM                                 |    0 |     0 |           |       |
| LUT as Logic                             |    0 |     0 |     20800 |  0.00 |
| LUT as Memory                            |    0 |     0 |      9600 |  0.00 |
|   LUT as Distributed RAM                 |    0 |     0 |           |       |
|   LUT as Shift Register                  |    0 |     0 |           |       |
| Slice Registers                          |    0 |     0 |     41600 |  0.00 |
|   Register driven from within the Slice  |    0 |       |           |       |
|   Register driven from outside the Slice |    0 |       |           |       |
| Unique Control Sets                      |    0 |       |      8150 |  0.00 |
+------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |        50 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |        50 |  0.00 |
|   RAMB18       |    0 |     0 |       100 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        90 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       106 |  0.00 |
| Bonded IPADs                |    0 |     0 |        10 |  0.00 |
| Bonded OPADs                |    0 |     0 |         4 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       104 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         2 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       106 |  0.00 |
| OLOGIC                      |    0 |     0 |       106 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+


9. Black Boxes
--------------

+--------------------------------------+------+
|               Ref Name               | Used |
+--------------------------------------+------+
| BCD_modulo_3_util_vector_logic_9_4   |    1 |
| BCD_modulo_3_util_vector_logic_9_3   |    1 |
| BCD_modulo_3_util_vector_logic_9_2   |    1 |
| BCD_modulo_3_util_vector_logic_9_1   |    1 |
| BCD_modulo_3_util_vector_logic_9_0   |    1 |
| BCD_modulo_3_util_vector_logic_8_4   |    1 |
| BCD_modulo_3_util_vector_logic_8_3   |    1 |
| BCD_modulo_3_util_vector_logic_8_2   |    1 |
| BCD_modulo_3_util_vector_logic_8_1   |    1 |
| BCD_modulo_3_util_vector_logic_8_0   |    1 |
| BCD_modulo_3_util_vector_logic_7_5   |    1 |
| BCD_modulo_3_util_vector_logic_7_4   |    1 |
| BCD_modulo_3_util_vector_logic_7_3   |    1 |
| BCD_modulo_3_util_vector_logic_7_2   |    1 |
| BCD_modulo_3_util_vector_logic_7_1   |    1 |
| BCD_modulo_3_util_vector_logic_7_0   |    1 |
| BCD_modulo_3_util_vector_logic_6_4   |    1 |
| BCD_modulo_3_util_vector_logic_6_3   |    1 |
| BCD_modulo_3_util_vector_logic_6_2   |    1 |
| BCD_modulo_3_util_vector_logic_6_1   |    1 |
| BCD_modulo_3_util_vector_logic_6_0   |    1 |
| BCD_modulo_3_util_vector_logic_5_5   |    1 |
| BCD_modulo_3_util_vector_logic_5_4   |    1 |
| BCD_modulo_3_util_vector_logic_5_3   |    1 |
| BCD_modulo_3_util_vector_logic_5_2   |    1 |
| BCD_modulo_3_util_vector_logic_5_1   |    1 |
| BCD_modulo_3_util_vector_logic_5_0   |    1 |
| BCD_modulo_3_util_vector_logic_4_9   |    1 |
| BCD_modulo_3_util_vector_logic_4_8   |    1 |
| BCD_modulo_3_util_vector_logic_4_7   |    1 |
| BCD_modulo_3_util_vector_logic_4_6   |    1 |
| BCD_modulo_3_util_vector_logic_4_5   |    1 |
| BCD_modulo_3_util_vector_logic_4_4   |    1 |
| BCD_modulo_3_util_vector_logic_4_3   |    1 |
| BCD_modulo_3_util_vector_logic_4_21  |    1 |
| BCD_modulo_3_util_vector_logic_4_20  |    1 |
| BCD_modulo_3_util_vector_logic_4_2   |    1 |
| BCD_modulo_3_util_vector_logic_4_19  |    1 |
| BCD_modulo_3_util_vector_logic_4_18  |    1 |
| BCD_modulo_3_util_vector_logic_4_17  |    1 |
| BCD_modulo_3_util_vector_logic_4_16  |    1 |
| BCD_modulo_3_util_vector_logic_4_15  |    1 |
| BCD_modulo_3_util_vector_logic_4_14  |    1 |
| BCD_modulo_3_util_vector_logic_4_13  |    1 |
| BCD_modulo_3_util_vector_logic_4_12  |    1 |
| BCD_modulo_3_util_vector_logic_4_11  |    1 |
| BCD_modulo_3_util_vector_logic_4_10  |    1 |
| BCD_modulo_3_util_vector_logic_4_1   |    1 |
| BCD_modulo_3_util_vector_logic_3_4   |    1 |
| BCD_modulo_3_util_vector_logic_3_3   |    1 |
| BCD_modulo_3_util_vector_logic_3_2   |    1 |
| BCD_modulo_3_util_vector_logic_3_1   |    1 |
| BCD_modulo_3_util_vector_logic_3_0   |    1 |
| BCD_modulo_3_util_vector_logic_2_4   |    1 |
| BCD_modulo_3_util_vector_logic_2_3   |    1 |
| BCD_modulo_3_util_vector_logic_2_2   |    1 |
| BCD_modulo_3_util_vector_logic_2_1   |    1 |
| BCD_modulo_3_util_vector_logic_2_0   |    1 |
| BCD_modulo_3_util_vector_logic_25_1  |    1 |
| BCD_modulo_3_util_vector_logic_25_0  |    1 |
| BCD_modulo_3_util_vector_logic_24_1  |    1 |
| BCD_modulo_3_util_vector_logic_24_0  |    1 |
| BCD_modulo_3_util_vector_logic_23_4  |    1 |
| BCD_modulo_3_util_vector_logic_23_3  |    1 |
| BCD_modulo_3_util_vector_logic_23_2  |    1 |
| BCD_modulo_3_util_vector_logic_23_1  |    1 |
| BCD_modulo_3_util_vector_logic_23_0  |    1 |
| BCD_modulo_3_util_vector_logic_22_6  |    1 |
| BCD_modulo_3_util_vector_logic_22_5  |    1 |
| BCD_modulo_3_util_vector_logic_22_4  |    1 |
| BCD_modulo_3_util_vector_logic_22_3  |    1 |
| BCD_modulo_3_util_vector_logic_22_2  |    1 |
| BCD_modulo_3_util_vector_logic_22_1  |    1 |
| BCD_modulo_3_util_vector_logic_22_0  |    1 |
| BCD_modulo_3_util_vector_logic_21_4  |    1 |
| BCD_modulo_3_util_vector_logic_21_3  |    1 |
| BCD_modulo_3_util_vector_logic_21_2  |    1 |
| BCD_modulo_3_util_vector_logic_21_1  |    1 |
| BCD_modulo_3_util_vector_logic_21_0  |    1 |
| BCD_modulo_3_util_vector_logic_20_4  |    1 |
| BCD_modulo_3_util_vector_logic_20_3  |    1 |
| BCD_modulo_3_util_vector_logic_20_2  |    1 |
| BCD_modulo_3_util_vector_logic_20_1  |    1 |
| BCD_modulo_3_util_vector_logic_20_0  |    1 |
| BCD_modulo_3_util_vector_logic_1_4   |    1 |
| BCD_modulo_3_util_vector_logic_1_3   |    1 |
| BCD_modulo_3_util_vector_logic_1_2   |    1 |
| BCD_modulo_3_util_vector_logic_1_1   |    1 |
| BCD_modulo_3_util_vector_logic_1_0   |    1 |
| BCD_modulo_3_util_vector_logic_19_4  |    1 |
| BCD_modulo_3_util_vector_logic_19_3  |    1 |
| BCD_modulo_3_util_vector_logic_19_2  |    1 |
| BCD_modulo_3_util_vector_logic_19_1  |    1 |
| BCD_modulo_3_util_vector_logic_19_0  |    1 |
| BCD_modulo_3_util_vector_logic_18_4  |    1 |
| BCD_modulo_3_util_vector_logic_18_3  |    1 |
| BCD_modulo_3_util_vector_logic_18_2  |    1 |
| BCD_modulo_3_util_vector_logic_18_1  |    1 |
| BCD_modulo_3_util_vector_logic_18_0  |    1 |
| BCD_modulo_3_util_vector_logic_17_6  |    1 |
| BCD_modulo_3_util_vector_logic_17_5  |    1 |
| BCD_modulo_3_util_vector_logic_17_4  |    1 |
| BCD_modulo_3_util_vector_logic_17_3  |    1 |
| BCD_modulo_3_util_vector_logic_17_2  |    1 |
| BCD_modulo_3_util_vector_logic_17_1  |    1 |
| BCD_modulo_3_util_vector_logic_17_0  |    1 |
| BCD_modulo_3_util_vector_logic_16_6  |    1 |
| BCD_modulo_3_util_vector_logic_16_5  |    1 |
| BCD_modulo_3_util_vector_logic_16_4  |    1 |
| BCD_modulo_3_util_vector_logic_16_3  |    1 |
| BCD_modulo_3_util_vector_logic_16_2  |    1 |
| BCD_modulo_3_util_vector_logic_16_1  |    1 |
| BCD_modulo_3_util_vector_logic_16_0  |    1 |
| BCD_modulo_3_util_vector_logic_15_8  |    1 |
| BCD_modulo_3_util_vector_logic_15_7  |    1 |
| BCD_modulo_3_util_vector_logic_15_6  |    1 |
| BCD_modulo_3_util_vector_logic_15_5  |    1 |
| BCD_modulo_3_util_vector_logic_15_4  |    1 |
| BCD_modulo_3_util_vector_logic_15_3  |    1 |
| BCD_modulo_3_util_vector_logic_15_2  |    1 |
| BCD_modulo_3_util_vector_logic_15_1  |    1 |
| BCD_modulo_3_util_vector_logic_15_0  |    1 |
| BCD_modulo_3_util_vector_logic_14_7  |    1 |
| BCD_modulo_3_util_vector_logic_14_6  |    1 |
| BCD_modulo_3_util_vector_logic_14_5  |    1 |
| BCD_modulo_3_util_vector_logic_14_4  |    1 |
| BCD_modulo_3_util_vector_logic_14_3  |    1 |
| BCD_modulo_3_util_vector_logic_14_2  |    1 |
| BCD_modulo_3_util_vector_logic_14_1  |    1 |
| BCD_modulo_3_util_vector_logic_14_0  |    1 |
| BCD_modulo_3_util_vector_logic_13_9  |    1 |
| BCD_modulo_3_util_vector_logic_13_8  |    1 |
| BCD_modulo_3_util_vector_logic_13_7  |    1 |
| BCD_modulo_3_util_vector_logic_13_5  |    1 |
| BCD_modulo_3_util_vector_logic_13_4  |    1 |
| BCD_modulo_3_util_vector_logic_13_3  |    1 |
| BCD_modulo_3_util_vector_logic_13_2  |    1 |
| BCD_modulo_3_util_vector_logic_13_13 |    1 |
| BCD_modulo_3_util_vector_logic_13_12 |    1 |
| BCD_modulo_3_util_vector_logic_13_11 |    1 |
| BCD_modulo_3_util_vector_logic_13_10 |    1 |
| BCD_modulo_3_util_vector_logic_13_1  |    1 |
| BCD_modulo_3_util_vector_logic_13_0  |    1 |
| BCD_modulo_3_util_vector_logic_12_5  |    1 |
| BCD_modulo_3_util_vector_logic_12_4  |    1 |
| BCD_modulo_3_util_vector_logic_12_3  |    1 |
| BCD_modulo_3_util_vector_logic_12_2  |    1 |
| BCD_modulo_3_util_vector_logic_12_1  |    1 |
| BCD_modulo_3_util_vector_logic_12_0  |    1 |
| BCD_modulo_3_util_vector_logic_11_4  |    1 |
| BCD_modulo_3_util_vector_logic_11_3  |    1 |
| BCD_modulo_3_util_vector_logic_11_2  |    1 |
| BCD_modulo_3_util_vector_logic_11_1  |    1 |
| BCD_modulo_3_util_vector_logic_11_0  |    1 |
| BCD_modulo_3_util_vector_logic_10_6  |    1 |
| BCD_modulo_3_util_vector_logic_10_5  |    1 |
| BCD_modulo_3_util_vector_logic_10_4  |    1 |
| BCD_modulo_3_util_vector_logic_10_3  |    1 |
| BCD_modulo_3_util_vector_logic_10_2  |    1 |
| BCD_modulo_3_util_vector_logic_10_1  |    1 |
| BCD_modulo_3_util_vector_logic_10_0  |    1 |
| BCD_modulo_3_util_vector_logic_0_9   |    1 |
| BCD_modulo_3_util_vector_logic_0_8   |    1 |
| BCD_modulo_3_util_vector_logic_0_7   |    1 |
| BCD_modulo_3_util_vector_logic_0_6   |    1 |
| BCD_modulo_3_util_vector_logic_0_5   |    1 |
| BCD_modulo_3_util_vector_logic_0_4   |    1 |
| BCD_modulo_3_util_vector_logic_0_3   |    1 |
| BCD_modulo_3_util_vector_logic_0_2   |    1 |
| BCD_modulo_3_util_vector_logic_0_17  |    1 |
| BCD_modulo_3_util_vector_logic_0_16  |    1 |
| BCD_modulo_3_util_vector_logic_0_15  |    1 |
| BCD_modulo_3_util_vector_logic_0_14  |    1 |
| BCD_modulo_3_util_vector_logic_0_13  |    1 |
| BCD_modulo_3_util_vector_logic_0_12  |    1 |
| BCD_modulo_3_util_vector_logic_0_11  |    1 |
| BCD_modulo_3_util_vector_logic_0_10  |    1 |
+--------------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


