<profile>

<section name = "Vitis HLS Report for 'KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_ColLoop'" level="0">
<item name = "Date">Mon Jun 27 00:45:10 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">pp_pipeline_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LVI-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.098 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3847, 3847, 38.470 us, 38.470 us, 3847, 3847, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ColLoop">3845, 3845, 7, 1, 1, 3840, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 5, -, -, -</column>
<column name="Expression">-, -, 0, 347, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 113, -</column>
<column name="Register">-, -, 336, 128, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8ns_13ns_15ns_21_4_1_U147">mac_muladd_8ns_13ns_15ns_21_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_8s_10ns_21ns_22_4_1_U150">mac_muladd_8s_10ns_21ns_22_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_15ns_21ns_23_4_1_U148">mac_muladd_8s_15ns_21ns_23_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_8s_15s_21ns_23_4_1_U149">mac_muladd_8s_15s_21ns_23_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_8s_16s_23s_24_4_1_U151">mac_muladd_8s_16s_23s_24_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Value_int_1_fu_524_p2">+, 0, 0, 17, 10, 10</column>
<column name="Value_int_2_fu_439_p2">+, 0, 0, 18, 11, 11</column>
<column name="Value_int_fu_331_p2">+, 0, 0, 18, 10, 10</column>
<column name="Value_uchar_2_fu_553_p2">+, 0, 0, 15, 8, 8</column>
<column name="Value_uchar_4_fu_474_p2">+, 0, 0, 19, 8, 8</column>
<column name="Value_uchar_fu_366_p2">+, 0, 0, 19, 8, 8</column>
<column name="add_ln4220_fu_237_p2">+, 0, 0, 15, 8, 6</column>
<column name="add_ln766_3_fu_469_p2">+, 0, 0, 19, 8, 8</column>
<column name="add_ln766_fu_361_p2">+, 0, 0, 19, 8, 8</column>
<column name="add_ln848_fu_325_p2">+, 0, 0, 18, 10, 10</column>
<column name="add_ln874_fu_425_p2">+, 0, 0, 17, 10, 10</column>
<column name="j_3_fu_202_p2">+, 0, 0, 23, 16, 1</column>
<column name="ap_block_state7_pp0_stage0_iter6">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_604">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_609">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_615">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op34_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op37_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln4200_fu_196_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln4220_fu_231_p2">icmp, 0, 0, 11, 8, 5</column>
<column name="icmp_ln761_1_fu_539_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln761_2_fu_455_p2">icmp, 0, 0, 8, 3, 1</column>
<column name="icmp_ln761_fu_347_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln761_1_fu_566_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln761_2_fu_488_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln761_fu_379_p2">or, 0, 0, 2, 1, 1</column>
<column name="Value_uchar_6_fu_385_p3">select, 0, 0, 8, 1, 8</column>
<column name="Value_uchar_7_fu_572_p3">select, 0, 0, 8, 1, 8</column>
<column name="Value_uchar_8_fu_494_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln761_2_fu_558_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln761_4_fu_480_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln761_fu_371_p3">select, 0, 0, 2, 1, 2</column>
<column name="y1_fu_243_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="evenBlock_2_fu_208_p2">xor, 0, 0, 2, 1, 2</column>
<column name="u_fu_279_p2">xor, 0, 0, 9, 8, 9</column>
<column name="v_fu_269_p2">xor, 0, 0, 9, 8, 9</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_evenBlock_1_phi_fu_180_p4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_2">9, 2, 16, 32</column>
<column name="evenBlock_1_reg_177">9, 2, 1, 2</column>
<column name="imgInput_uv_data82_blk_n">9, 2, 1, 2</column>
<column name="imgInput_y_data81_blk_n">9, 2, 1, 2</column>
<column name="j_fu_122">9, 2, 16, 32</column>
<column name="rgb_mat_data83_blk_n">9, 2, 1, 2</column>
<column name="uvPacked_V_1_out_o">14, 3, 16, 48</column>
<column name="uvStream_i_blk_n">9, 2, 1, 2</column>
<column name="uvStream_o_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Value_uchar_6_reg_718">8, 0, 8, 0</column>
<column name="Value_uchar_8_reg_728">8, 0, 8, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="evenBlock_1_reg_177">1, 0, 1, 0</column>
<column name="evenBlock_2_reg_651">1, 0, 1, 0</column>
<column name="icmp_ln4200_reg_647">1, 0, 1, 0</column>
<column name="j_fu_122">16, 0, 16, 0</column>
<column name="u_reg_676">8, 0, 8, 0</column>
<column name="v_reg_669">8, 0, 8, 0</column>
<column name="y1_reg_656">8, 0, 8, 0</column>
<column name="zext_ln847_reg_713">8, 0, 10, 2</column>
<column name="icmp_ln4200_reg_647">64, 32, 1, 0</column>
<column name="u_reg_676">64, 32, 8, 0</column>
<column name="v_reg_669">64, 32, 8, 0</column>
<column name="y1_reg_656">64, 32, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, KernNv122bgr&lt;0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9&gt;_Pipeline_ColLoop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, KernNv122bgr&lt;0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9&gt;_Pipeline_ColLoop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, KernNv122bgr&lt;0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9&gt;_Pipeline_ColLoop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, KernNv122bgr&lt;0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9&gt;_Pipeline_ColLoop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, KernNv122bgr&lt;0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9&gt;_Pipeline_ColLoop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, KernNv122bgr&lt;0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9&gt;_Pipeline_ColLoop, return value</column>
<column name="imgInput_y_data81_dout">in, 8, ap_fifo, imgInput_y_data81, pointer</column>
<column name="imgInput_y_data81_num_data_valid">in, 2, ap_fifo, imgInput_y_data81, pointer</column>
<column name="imgInput_y_data81_fifo_cap">in, 2, ap_fifo, imgInput_y_data81, pointer</column>
<column name="imgInput_y_data81_empty_n">in, 1, ap_fifo, imgInput_y_data81, pointer</column>
<column name="imgInput_y_data81_read">out, 1, ap_fifo, imgInput_y_data81, pointer</column>
<column name="uvStream_dout">in, 16, ap_fifo, uvStream, pointer</column>
<column name="uvStream_empty_n">in, 1, ap_fifo, uvStream, pointer</column>
<column name="uvStream_read">out, 1, ap_fifo, uvStream, pointer</column>
<column name="uvStream_din">out, 16, ap_fifo, uvStream, pointer</column>
<column name="uvStream_full_n">in, 1, ap_fifo, uvStream, pointer</column>
<column name="uvStream_write">out, 1, ap_fifo, uvStream, pointer</column>
<column name="imgInput_uv_data82_dout">in, 16, ap_fifo, imgInput_uv_data82, pointer</column>
<column name="imgInput_uv_data82_num_data_valid">in, 2, ap_fifo, imgInput_uv_data82, pointer</column>
<column name="imgInput_uv_data82_fifo_cap">in, 2, ap_fifo, imgInput_uv_data82, pointer</column>
<column name="imgInput_uv_data82_empty_n">in, 1, ap_fifo, imgInput_uv_data82, pointer</column>
<column name="imgInput_uv_data82_read">out, 1, ap_fifo, imgInput_uv_data82, pointer</column>
<column name="rgb_mat_data83_din">out, 24, ap_fifo, rgb_mat_data83, pointer</column>
<column name="rgb_mat_data83_num_data_valid">in, 2, ap_fifo, rgb_mat_data83, pointer</column>
<column name="rgb_mat_data83_fifo_cap">in, 2, ap_fifo, rgb_mat_data83, pointer</column>
<column name="rgb_mat_data83_full_n">in, 1, ap_fifo, rgb_mat_data83, pointer</column>
<column name="rgb_mat_data83_write">out, 1, ap_fifo, rgb_mat_data83, pointer</column>
<column name="evenBlock">in, 1, ap_none, evenBlock, scalar</column>
<column name="width">in, 16, ap_none, width, scalar</column>
<column name="evenRow">in, 1, ap_none, evenRow, scalar</column>
<column name="uvPacked_V_1_out_i">in, 16, ap_ovld, uvPacked_V_1_out, pointer</column>
<column name="uvPacked_V_1_out_o">out, 16, ap_ovld, uvPacked_V_1_out, pointer</column>
<column name="uvPacked_V_1_out_o_ap_vld">out, 1, ap_ovld, uvPacked_V_1_out, pointer</column>
</table>
</item>
</section>
</profile>
