{"vcs1":{"timestamp_begin":1747646163.739726630, "rt":9.39, "ut":9.70, "st":0.58}}
{"vcselab":{"timestamp_begin":1747646173.201879713, "rt":0.37, "ut":0.25, "st":0.10}}
{"link":{"timestamp_begin":1747646173.620269137, "rt":0.44, "ut":0.19, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747646163.148460153}
{"VCS_COMP_START_TIME": 1747646163.148460153}
{"VCS_COMP_END_TIME": 1747646174.193344658}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488600}}
{"vcselab": {"peak_mem": 183888}}
