m255
K4
z2
!s11f vlog 2019.4 2019.10, Oct 15 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Work Zone/Verilog/Course/Finished/Mission 3
T_opt
!s110 1617476806
V9Q>0@I_J11<2C5k8>]bGz1
04 11 4 work AAC2M3P4_tb fast 0
=1-0068eb7c5103-6068bcc5-352-7a14
o-quiet -auto_acc_if_foreign -work work +acc
Z0 tCvgOpt 0
n@_opt
OL;O;2019.4;69
vAAC2M3P4_tb
!s110 1617476391
!i10b 1
!s100 iGFXmhF5V3f<0R>c;=WEB3
!s11b LN7N4:H[U[bFDc^YRTCKV0
I>k0=5Y^=f[10iL669ga?P1
Z1 VDg1SIo80bB@j0V0VzS_@n1
!i119 1
Z2 dD:/Work Zone/Verilog/Course/Finished/Mission 4
w1573396878
8D:/Work Zone/Verilog/Course/Assigments/M3P4/AAC2M3P4_tb.vp
FD:/Work Zone/Verilog/Course/Assigments/M3P4/AAC2M3P4_tb.vp
!i122 -1
L0 61
Z3 OL;L;2019.4;69
r1
!s85 0
31
!s108 1617476390.000000
!s107 D:/Work Zone/Verilog/Course/Assigments/M3P4/AAC2M3P4_tb.vp|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Work Zone/Verilog/Course/Assigments/M3P4/AAC2M3P4_tb.vp|
!i113 0
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
n@a@a@c2@m3@p4_tb
vMajority
!s110 1617476752
!i10b 1
!s100 XkXL?Gg:I7RHeYjl;c8Qi1
!s11b gWRioa=:A<k;6cKhI_n5L2
I21Y3Rdm5[:`DP9i]M[5zh0
R1
R2
w1617476751
8D:/Work Zone/Verilog/Course/Assigments/M3P4/AAC2M3P4.v
FD:/Work Zone/Verilog/Course/Assigments/M3P4/AAC2M3P4.v
!i122 -1
L0 37
R3
r1
!s85 0
31
!s108 1617476752.000000
!s107 D:/Work Zone/Verilog/Course/Assigments/M3P4/AAC2M3P4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Work Zone/Verilog/Course/Assigments/M3P4/AAC2M3P4.v|
!i113 0
R4
R0
n@majority
