Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: pro.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pro.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pro"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : pro
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/new/pro.v" into library work
Parsing module <slow>.
Parsing module <pro>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <pro>.
Reading initialization file \"memfile.txt\".

Elaborating module <slow>.
WARNING:HDLCompiler:413 - "/home/ise/new/pro.v" Line 39: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "/home/ise/new/pro.v" Line 134: Result of 9-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pro>.
    Related source file is "/home/ise/new/pro.v".
WARNING:Xst:2935 - Signal 'X', unconnected in block 'pro', is tied to its initial value (0001).
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'pro', is tied to its initial value.
    Found 8x8-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <acc>.
    Found 8-bit register for signal <pc>.
    Found 8-bit register for signal <result>.
    Found 7-bit register for signal <Y>.
    Found 8-bit register for signal <IR>.
    Found 8-bit adder for signal <acc[7]_GND_1_o_add_1_OUT> created at line 84.
    Found 8-bit adder for signal <pc[7]_GND_1_o_add_40_OUT> created at line 134.
    Found 8-bit comparator greater for signal <acc[7]_GND_1_o_LessThan_4_o> created at line 93
    Found 8-bit comparator greater for signal <GND_1_o_acc[7]_LessThan_5_o> created at line 97
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pro> synthesized.

Synthesizing Unit <slow>.
    Related source file is "/home/ise/new/pro.v".
    Found 1-bit register for signal <oclk>.
    Found 28-bit register for signal <count>.
    Found 28-bit adder for signal <count[27]_GND_2_o_add_2_OUT> created at line 39.
    Found 28-bit comparator greater for signal <GND_2_o_count[27]_LessThan_2_o> created at line 33
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <slow> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 28-bit adder                                          : 1
 8-bit adder                                           : 2
# Registers                                            : 7
 1-bit register                                        : 1
 28-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 3
 28-bit comparator greater                             : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <pro>.
The following registers are absorbed into counter <pc>: 1 register on signal <pc>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pc>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <pro> synthesized (advanced).

Synthesizing (advanced) Unit <slow>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <slow> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 2
 28-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 3
 28-bit comparator greater                             : 1
 8-bit comparator greater                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <IR_7> (without init value) has a constant value of 0 in block <pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pc_3> of sequential type is unconnected in block <pro>.
WARNING:Xst:2677 - Node <pc_4> of sequential type is unconnected in block <pro>.
WARNING:Xst:2677 - Node <pc_5> of sequential type is unconnected in block <pro>.
WARNING:Xst:2677 - Node <pc_6> of sequential type is unconnected in block <pro>.
WARNING:Xst:2677 - Node <pc_7> of sequential type is unconnected in block <pro>.

Optimizing unit <pro> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pro, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pro.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 201
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 33
#      LUT2                        : 28
#      LUT3                        : 9
#      LUT4                        : 4
#      LUT5                        : 22
#      LUT6                        : 18
#      MUXCY                       : 43
#      VCC                         : 1
#      XORCY                       : 39
# FlipFlops/Latches                : 62
#      FD                          : 23
#      FDC                         : 11
#      FDE                         : 22
#      FDR                         : 6
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 1
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              62  out of  11440     0%  
 Number of Slice LUTs:                  117  out of   5720     2%  
    Number used as Logic:               117  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    117
   Number with an unused Flip Flop:      55  out of    117    47%  
   Number with an unused LUT:             0  out of    117     0%  
   Number of fully used LUT-FF pairs:    62  out of    117    52%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    102    20%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
a1/oclk                            | BUFG                   | 33    |
clk                                | BUFGP                  | 29    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.661ns (Maximum Frequency: 273.142MHz)
   Minimum input arrival time before clock: 3.791ns
   Maximum output required time after clock: 4.022ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'a1/oclk'
  Clock period: 3.661ns (frequency: 273.142MHz)
  Total number of paths / destination ports: 330 / 33
-------------------------------------------------------------------------
Delay:               3.661ns (Levels of Logic = 3)
  Source:            IR_5 (FF)
  Destination:       acc_0 (FF)
  Source Clock:      a1/oclk rising
  Destination Clock: a1/oclk rising

  Data Path: IR_5 to acc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.447   1.300  IR_5 (IR_5)
     LUT3:I0->O            2   0.205   0.617  IR[7]_GND_1_o_select_12_OUT<0>31 (IR[7]_GND_1_o_select_12_OUT<0>3)
     LUT6:I5->O            1   0.205   0.580  IR[7]_GND_1_o_select_12_OUT<1>3 (IR[7]_GND_1_o_select_12_OUT<1>3)
     LUT6:I5->O            1   0.205   0.000  IR[7]_GND_1_o_select_12_OUT<1>4 (IR[7]_GND_1_o_select_12_OUT<1>)
     FDC:D                     0.102          acc_1
    ----------------------------------------
    Total                      3.661ns (1.164ns logic, 2.497ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.358ns (frequency: 297.761MHz)
  Total number of paths / destination ports: 1248 / 35
-------------------------------------------------------------------------
Delay:               3.358ns (Levels of Logic = 8)
  Source:            a1/count_0 (FF)
  Destination:       a1/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: a1/count_0 to a1/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  a1/count_0 (a1/count_0)
     LUT5:I0->O            1   0.203   0.000  a1/Mcompar_GND_2_o_count[27]_LessThan_2_o_lut<0> (a1/Mcompar_GND_2_o_count[27]_LessThan_2_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  a1/Mcompar_GND_2_o_count[27]_LessThan_2_o_cy<0> (a1/Mcompar_GND_2_o_count[27]_LessThan_2_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  a1/Mcompar_GND_2_o_count[27]_LessThan_2_o_cy<1> (a1/Mcompar_GND_2_o_count[27]_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  a1/Mcompar_GND_2_o_count[27]_LessThan_2_o_cy<2> (a1/Mcompar_GND_2_o_count[27]_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  a1/Mcompar_GND_2_o_count[27]_LessThan_2_o_cy<3> (a1/Mcompar_GND_2_o_count[27]_LessThan_2_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  a1/Mcompar_GND_2_o_count[27]_LessThan_2_o_cy<4> (a1/Mcompar_GND_2_o_count[27]_LessThan_2_o_cy<4>)
     MUXCY:CI->O          24   0.019   1.173  a1/Mcompar_GND_2_o_count[27]_LessThan_2_o_cy<5> (a1/Mcompar_GND_2_o_count[27]_LessThan_2_o_cy<5>)
     LUT2:I1->O            1   0.205   0.000  a1/count_0_rstpot (a1/count_0_rstpot)
     FD:D                      0.102          a1/count_0
    ----------------------------------------
    Total                      3.358ns (1.224ns logic, 2.134ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'a1/oclk'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              3.791ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       result_0 (FF)
  Destination Clock: a1/oclk rising

  Data Path: rst to result_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   0.908  rst_IBUF (rst_IBUF)
     INV:I->O             22   0.206   1.133  rst_inv1_INV_0 (rst_inv)
     FDE:CE                    0.322          result_0
    ----------------------------------------
    Total                      3.791ns (1.750ns logic, 2.041ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'a1/oclk'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              4.022ns (Levels of Logic = 1)
  Source:            result_3 (FF)
  Destination:       result<3> (PAD)
  Source Clock:      a1/oclk rising

  Data Path: result_3 to result<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.447   1.004  result_3 (result_3)
     OBUF:I->O                 2.571          result_3_OBUF (result<3>)
    ----------------------------------------
    Total                      4.022ns (3.018ns logic, 1.004ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock a1/oclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
a1/oclk        |    3.661|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.358|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> 


Total memory usage is 483124 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    1 (   0 filtered)

