# ğŸ“˜ Day 1 â€“ Introduction to Verilog RTL Design and Synthesis

## ğŸ“‘ Table of Contents
- [Introduction to Verilog RTL Design and Synthesis](#1-ğŸ§ -introduction-to-verilog-rtl-design-and-synthesis)
- [Open-source Simulator iverilog](#2-ğŸ› ï¸-open-source-simulator-iverilog)
  - [How a Simulator Works](#ğŸ”-how-a-simulator-works)
  - [Iverilog-Based Simulation](#âš™ï¸-iverilog-based-simulation)
- [Using iverilog and GTKWave](#3-ğŸ§ª-using-iverilog-and-gtkwave)
- [Yosys and Logic Synthesis](#4-âš™ï¸-yosys-and-logic-synthesis)
- [Yosys with Sky130 PDKs](#5-ğŸ§ª-yosys-with-sky130-pdks)
- [âœ… Summary](#âœ…-summary)

---

## 1. ğŸ§  Introduction to Verilog RTL Design and Synthesis

Verilog is a Hardware Description Language (HDL) used to describe and model digital systems.

RTL (Register Transfer Level) describes circuits in terms of data flow and registers.

Sequential logic is modeled using constructs like:

```verilog
always @(posedge clk)
begin
  // logic
end
2. ğŸ› ï¸ Open-source Simulator iverilog
ğŸ” How a Simulator Works
Simulation mimics hardware behavior without fabrication.

Takes HDL code + testbench â†’ calculates outputs based on stimuli.

Tracks signal transitions, resolves delays and logic events.

Outputs a .vcd (Value Change Dump) file for waveform viewing.

ğŸ“· Image: Simulator internal working

âš™ï¸ Iverilog-Based Simulation
Icarus Verilog (iverilog) is an open-source command-line simulator.

Compilation flow:

Write Verilog design and testbench

Compile using iverilog

Run the generated executable

View output waveform using GTKWave

ğŸ“· Image: Simulation process using iverilog

3. ğŸ§ª Using iverilog and GTKWave
âš™ï¸ Setup
bash
Copy code
sudo apt install iverilog gtkwave
git clone https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop.git
cd sky130RTLDesignAndSynthesisWorkshop/verilog_files
ğŸ§© Simulating a 2:1 Mux Example
Files Used:

good_mux.v â€“ Verilog design

tb_good_mux.v â€“ Testbench

bash
Copy code
iverilog good_mux.v tb_good_mux.v
./a.out
gtkwave tb_good_mux.vcd
ğŸ“· Image: GTKWave waveform

bash
Copy code
gvim tb_good_mux.v -o good_mux.v
ğŸ“· Image: Verilog code in GVim

GTKWave displays signal transitions to verify behavior.
The testbench provides clock, stimulus, and resets.

4. âš™ï¸ Yosys and Logic Synthesis
Yosys is a synthesis tool that converts Verilog RTL to a gate-level netlist.

ğŸ“· Image: Yosys interface

ğŸ“· Image: Yosys terminal setup

Synthesis steps:

Parse RTL

Optimize logic

Map to technology cells

ğŸ“· Image: Logic gate mapping process

ğŸ§± Netlist
A netlist is a list of gates and their interconnections.
Itâ€™s the output of synthesis tools, based on libraries like Sky130.

5. ğŸ§ª Yosys with Sky130 PDKs
ğŸ§° Sample Flow
bash
Copy code
yosys
read_liberty -lib ./lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog good_mux.v
synth -top good_mux
abc -liberty ./lib/sky130_fd_sc_hd__tt_025C_1v80.lib
show
ğŸ“· Image: Synthesized circuit schematic (Yosys)

ğŸ§  Gate-Level Mapping
Yosys maps logic to standard cells like:

AND2_X1 â€“ AND gate with X1 drive strength

INV_X1 â€“ Inverter with X1 drive strength

Drive strength suffixes:

X1: Lower power, smaller size, slower

X4: Higher power, faster, larger area

âœ… Summary
Introduced to Verilog and RTL design structure.

Understood simulation concept and how simulators process time-based events.

Practiced running iverilog and using GTKWave for waveform analysis.

Synthesized RTL to gate-level netlist using Yosys.

Explored Sky130 standard cell libraries and drive strength impact.

yaml
Copy code
