
LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000279c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080028a8  080028a8  000128a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080028cc  080028cc  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080028cc  080028cc  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080028cc  080028cc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080028cc  080028cc  000128cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080028d0  080028d0  000128d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080028d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ac  20000070  08002944  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000011c  08002944  0002011c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000938e  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ade  00000000  00000000  00029427  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009f8  00000000  00000000  0002af08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008f8  00000000  00000000  0002b900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016c83  00000000  00000000  0002c1f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b7ee  00000000  00000000  00042e7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082360  00000000  00000000  0004e669  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d09c9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002760  00000000  00000000  000d0a1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002890 	.word	0x08002890

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002890 	.word	0x08002890

0800014c <isButtonPressed>:
int KeyReg3[3] = {NORMAL_STATE};

int TimeOutForKeyPress[3] = {100, 100, 100};
int button_flag[3] = {0};

int isButtonPressed(int idx) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (button_flag[idx] == 1) {
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
		button_flag[idx] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	2000008c 	.word	0x2000008c

08000180 <getKeyInput>:

void getKeyInput() {
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
	for (int i = 0; i < 3; i++) {
 8000186:	2300      	movs	r3, #0
 8000188:	607b      	str	r3, [r7, #4]
 800018a:	e06f      	b.n	800026c <getKeyInput+0xec>
		KeyReg0[i] = KeyReg1[i];
 800018c:	4a3b      	ldr	r2, [pc, #236]	; (800027c <getKeyInput+0xfc>)
 800018e:	687b      	ldr	r3, [r7, #4]
 8000190:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000194:	493a      	ldr	r1, [pc, #232]	; (8000280 <getKeyInput+0x100>)
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg2[i];
 800019c:	4a39      	ldr	r2, [pc, #228]	; (8000284 <getKeyInput+0x104>)
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001a4:	4935      	ldr	r1, [pc, #212]	; (800027c <getKeyInput+0xfc>)
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg2[i] = HAL_GPIO_ReadPin(btnPortArr[i], btnPinArr[i]);
 80001ac:	4a36      	ldr	r2, [pc, #216]	; (8000288 <getKeyInput+0x108>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	4935      	ldr	r1, [pc, #212]	; (800028c <getKeyInput+0x10c>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80001bc:	4619      	mov	r1, r3
 80001be:	4610      	mov	r0, r2
 80001c0:	f001 fb3a 	bl	8001838 <HAL_GPIO_ReadPin>
 80001c4:	4603      	mov	r3, r0
 80001c6:	4619      	mov	r1, r3
 80001c8:	4a2e      	ldr	r2, [pc, #184]	; (8000284 <getKeyInput+0x104>)
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		if ((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])) {
 80001d0:	4a2b      	ldr	r2, [pc, #172]	; (8000280 <getKeyInput+0x100>)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001d8:	4928      	ldr	r1, [pc, #160]	; (800027c <getKeyInput+0xfc>)
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001e0:	429a      	cmp	r2, r3
 80001e2:	d140      	bne.n	8000266 <getKeyInput+0xe6>
 80001e4:	4a25      	ldr	r2, [pc, #148]	; (800027c <getKeyInput+0xfc>)
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001ec:	4925      	ldr	r1, [pc, #148]	; (8000284 <getKeyInput+0x104>)
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001f4:	429a      	cmp	r2, r3
 80001f6:	d136      	bne.n	8000266 <getKeyInput+0xe6>
			if (KeyReg3[i] != KeyReg2[i]) {
 80001f8:	4a25      	ldr	r2, [pc, #148]	; (8000290 <getKeyInput+0x110>)
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000200:	4920      	ldr	r1, [pc, #128]	; (8000284 <getKeyInput+0x104>)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000208:	429a      	cmp	r2, r3
 800020a:	d018      	beq.n	800023e <getKeyInput+0xbe>
				KeyReg3[i] = KeyReg2[i];
 800020c:	4a1d      	ldr	r2, [pc, #116]	; (8000284 <getKeyInput+0x104>)
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000214:	491e      	ldr	r1, [pc, #120]	; (8000290 <getKeyInput+0x110>)
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (KeyReg2[i] == PRESSED_STATE) {
 800021c:	4a19      	ldr	r2, [pc, #100]	; (8000284 <getKeyInput+0x104>)
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000224:	2b00      	cmp	r3, #0
 8000226:	d11e      	bne.n	8000266 <getKeyInput+0xe6>
					TimeOutForKeyPress[i] = 50;
 8000228:	4a1a      	ldr	r2, [pc, #104]	; (8000294 <getKeyInput+0x114>)
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	2132      	movs	r1, #50	; 0x32
 800022e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					button_flag[i] = 1;
 8000232:	4a19      	ldr	r2, [pc, #100]	; (8000298 <getKeyInput+0x118>)
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	2101      	movs	r1, #1
 8000238:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800023c:	e013      	b.n	8000266 <getKeyInput+0xe6>
				}
			}
			else {
				TimeOutForKeyPress[i]--;
 800023e:	4a15      	ldr	r2, [pc, #84]	; (8000294 <getKeyInput+0x114>)
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000246:	1e5a      	subs	r2, r3, #1
 8000248:	4912      	ldr	r1, [pc, #72]	; (8000294 <getKeyInput+0x114>)
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (TimeOutForKeyPress[i] == 0) {
 8000250:	4a10      	ldr	r2, [pc, #64]	; (8000294 <getKeyInput+0x114>)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000258:	2b00      	cmp	r3, #0
 800025a:	d104      	bne.n	8000266 <getKeyInput+0xe6>
					KeyReg3[i] = NORMAL_STATE;
 800025c:	4a0c      	ldr	r2, [pc, #48]	; (8000290 <getKeyInput+0x110>)
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	2101      	movs	r1, #1
 8000262:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 3; i++) {
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	3301      	adds	r3, #1
 800026a:	607b      	str	r3, [r7, #4]
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	2b02      	cmp	r3, #2
 8000270:	dd8c      	ble.n	800018c <getKeyInput+0xc>
				}
			}
		}
	}
}
 8000272:	bf00      	nop
 8000274:	bf00      	nop
 8000276:	3708      	adds	r7, #8
 8000278:	46bd      	mov	sp, r7
 800027a:	bd80      	pop	{r7, pc}
 800027c:	20000020 	.word	0x20000020
 8000280:	20000014 	.word	0x20000014
 8000284:	2000002c 	.word	0x2000002c
 8000288:	20000008 	.word	0x20000008
 800028c:	20000000 	.word	0x20000000
 8000290:	20000038 	.word	0x20000038
 8000294:	20000044 	.word	0x20000044
 8000298:	2000008c 	.word	0x2000008c

0800029c <display7SEG>:
#include "display_7seg.h"

int led_buffer[4] = {0};

void display7SEG(int num) {
 800029c:	b580      	push	{r7, lr}
 800029e:	b082      	sub	sp, #8
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	6078      	str	r0, [r7, #4]
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	2b09      	cmp	r3, #9
 80002a8:	f200 81c8 	bhi.w	800063c <display7SEG+0x3a0>
 80002ac:	a201      	add	r2, pc, #4	; (adr r2, 80002b4 <display7SEG+0x18>)
 80002ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002b2:	bf00      	nop
 80002b4:	080002dd 	.word	0x080002dd
 80002b8:	08000333 	.word	0x08000333
 80002bc:	08000389 	.word	0x08000389
 80002c0:	080003df 	.word	0x080003df
 80002c4:	08000435 	.word	0x08000435
 80002c8:	0800048b 	.word	0x0800048b
 80002cc:	080004e1 	.word	0x080004e1
 80002d0:	08000537 	.word	0x08000537
 80002d4:	0800058d 	.word	0x0800058d
 80002d8:	080005e3 	.word	0x080005e3
	switch (num) {
		case 0:
			HAL_GPIO_WritePin(GPIOA, SEG_0_Pin, RESET);
 80002dc:	2200      	movs	r2, #0
 80002de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002e2:	48d5      	ldr	r0, [pc, #852]	; (8000638 <display7SEG+0x39c>)
 80002e4:	f001 fabf 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_1_Pin, RESET);
 80002e8:	2200      	movs	r2, #0
 80002ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002ee:	48d2      	ldr	r0, [pc, #840]	; (8000638 <display7SEG+0x39c>)
 80002f0:	f001 fab9 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_2_Pin, RESET);
 80002f4:	2200      	movs	r2, #0
 80002f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002fa:	48cf      	ldr	r0, [pc, #828]	; (8000638 <display7SEG+0x39c>)
 80002fc:	f001 fab3 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_3_Pin, RESET);
 8000300:	2200      	movs	r2, #0
 8000302:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000306:	48cc      	ldr	r0, [pc, #816]	; (8000638 <display7SEG+0x39c>)
 8000308:	f001 faad 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_4_Pin, RESET);
 800030c:	2200      	movs	r2, #0
 800030e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000312:	48c9      	ldr	r0, [pc, #804]	; (8000638 <display7SEG+0x39c>)
 8000314:	f001 faa7 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_5_Pin, RESET);
 8000318:	2200      	movs	r2, #0
 800031a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800031e:	48c6      	ldr	r0, [pc, #792]	; (8000638 <display7SEG+0x39c>)
 8000320:	f001 faa1 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_6_Pin, SET);
 8000324:	2201      	movs	r2, #1
 8000326:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800032a:	48c3      	ldr	r0, [pc, #780]	; (8000638 <display7SEG+0x39c>)
 800032c:	f001 fa9b 	bl	8001866 <HAL_GPIO_WritePin>
			break;
 8000330:	e185      	b.n	800063e <display7SEG+0x3a2>
		case 1:
			HAL_GPIO_WritePin(GPIOA, SEG_0_Pin, SET);
 8000332:	2201      	movs	r2, #1
 8000334:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000338:	48bf      	ldr	r0, [pc, #764]	; (8000638 <display7SEG+0x39c>)
 800033a:	f001 fa94 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_1_Pin, RESET);
 800033e:	2200      	movs	r2, #0
 8000340:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000344:	48bc      	ldr	r0, [pc, #752]	; (8000638 <display7SEG+0x39c>)
 8000346:	f001 fa8e 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_2_Pin, RESET);
 800034a:	2200      	movs	r2, #0
 800034c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000350:	48b9      	ldr	r0, [pc, #740]	; (8000638 <display7SEG+0x39c>)
 8000352:	f001 fa88 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_3_Pin, SET);
 8000356:	2201      	movs	r2, #1
 8000358:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800035c:	48b6      	ldr	r0, [pc, #728]	; (8000638 <display7SEG+0x39c>)
 800035e:	f001 fa82 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_4_Pin, SET);
 8000362:	2201      	movs	r2, #1
 8000364:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000368:	48b3      	ldr	r0, [pc, #716]	; (8000638 <display7SEG+0x39c>)
 800036a:	f001 fa7c 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_5_Pin, SET);
 800036e:	2201      	movs	r2, #1
 8000370:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000374:	48b0      	ldr	r0, [pc, #704]	; (8000638 <display7SEG+0x39c>)
 8000376:	f001 fa76 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_6_Pin, SET);
 800037a:	2201      	movs	r2, #1
 800037c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000380:	48ad      	ldr	r0, [pc, #692]	; (8000638 <display7SEG+0x39c>)
 8000382:	f001 fa70 	bl	8001866 <HAL_GPIO_WritePin>
			break;
 8000386:	e15a      	b.n	800063e <display7SEG+0x3a2>
		case 2:
			HAL_GPIO_WritePin(GPIOA, SEG_0_Pin, RESET);
 8000388:	2200      	movs	r2, #0
 800038a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800038e:	48aa      	ldr	r0, [pc, #680]	; (8000638 <display7SEG+0x39c>)
 8000390:	f001 fa69 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_1_Pin, RESET);
 8000394:	2200      	movs	r2, #0
 8000396:	f44f 7100 	mov.w	r1, #512	; 0x200
 800039a:	48a7      	ldr	r0, [pc, #668]	; (8000638 <display7SEG+0x39c>)
 800039c:	f001 fa63 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_2_Pin, SET);
 80003a0:	2201      	movs	r2, #1
 80003a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003a6:	48a4      	ldr	r0, [pc, #656]	; (8000638 <display7SEG+0x39c>)
 80003a8:	f001 fa5d 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_3_Pin, RESET);
 80003ac:	2200      	movs	r2, #0
 80003ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003b2:	48a1      	ldr	r0, [pc, #644]	; (8000638 <display7SEG+0x39c>)
 80003b4:	f001 fa57 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_4_Pin, RESET);
 80003b8:	2200      	movs	r2, #0
 80003ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003be:	489e      	ldr	r0, [pc, #632]	; (8000638 <display7SEG+0x39c>)
 80003c0:	f001 fa51 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_5_Pin, SET);
 80003c4:	2201      	movs	r2, #1
 80003c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003ca:	489b      	ldr	r0, [pc, #620]	; (8000638 <display7SEG+0x39c>)
 80003cc:	f001 fa4b 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_6_Pin, RESET);
 80003d0:	2200      	movs	r2, #0
 80003d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80003d6:	4898      	ldr	r0, [pc, #608]	; (8000638 <display7SEG+0x39c>)
 80003d8:	f001 fa45 	bl	8001866 <HAL_GPIO_WritePin>
			break;
 80003dc:	e12f      	b.n	800063e <display7SEG+0x3a2>
		case 3:
			HAL_GPIO_WritePin(GPIOA, SEG_0_Pin, RESET);
 80003de:	2200      	movs	r2, #0
 80003e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003e4:	4894      	ldr	r0, [pc, #592]	; (8000638 <display7SEG+0x39c>)
 80003e6:	f001 fa3e 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_1_Pin, RESET);
 80003ea:	2200      	movs	r2, #0
 80003ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003f0:	4891      	ldr	r0, [pc, #580]	; (8000638 <display7SEG+0x39c>)
 80003f2:	f001 fa38 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_2_Pin, RESET);
 80003f6:	2200      	movs	r2, #0
 80003f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003fc:	488e      	ldr	r0, [pc, #568]	; (8000638 <display7SEG+0x39c>)
 80003fe:	f001 fa32 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_3_Pin, RESET);
 8000402:	2200      	movs	r2, #0
 8000404:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000408:	488b      	ldr	r0, [pc, #556]	; (8000638 <display7SEG+0x39c>)
 800040a:	f001 fa2c 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_4_Pin, SET);
 800040e:	2201      	movs	r2, #1
 8000410:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000414:	4888      	ldr	r0, [pc, #544]	; (8000638 <display7SEG+0x39c>)
 8000416:	f001 fa26 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_5_Pin, SET);
 800041a:	2201      	movs	r2, #1
 800041c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000420:	4885      	ldr	r0, [pc, #532]	; (8000638 <display7SEG+0x39c>)
 8000422:	f001 fa20 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_6_Pin, RESET);
 8000426:	2200      	movs	r2, #0
 8000428:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800042c:	4882      	ldr	r0, [pc, #520]	; (8000638 <display7SEG+0x39c>)
 800042e:	f001 fa1a 	bl	8001866 <HAL_GPIO_WritePin>
			break;
 8000432:	e104      	b.n	800063e <display7SEG+0x3a2>
		case 4:
			HAL_GPIO_WritePin(GPIOA, SEG_0_Pin, SET);
 8000434:	2201      	movs	r2, #1
 8000436:	f44f 7180 	mov.w	r1, #256	; 0x100
 800043a:	487f      	ldr	r0, [pc, #508]	; (8000638 <display7SEG+0x39c>)
 800043c:	f001 fa13 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_1_Pin, RESET);
 8000440:	2200      	movs	r2, #0
 8000442:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000446:	487c      	ldr	r0, [pc, #496]	; (8000638 <display7SEG+0x39c>)
 8000448:	f001 fa0d 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_2_Pin, RESET);
 800044c:	2200      	movs	r2, #0
 800044e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000452:	4879      	ldr	r0, [pc, #484]	; (8000638 <display7SEG+0x39c>)
 8000454:	f001 fa07 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_3_Pin, SET);
 8000458:	2201      	movs	r2, #1
 800045a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800045e:	4876      	ldr	r0, [pc, #472]	; (8000638 <display7SEG+0x39c>)
 8000460:	f001 fa01 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_4_Pin, SET);
 8000464:	2201      	movs	r2, #1
 8000466:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800046a:	4873      	ldr	r0, [pc, #460]	; (8000638 <display7SEG+0x39c>)
 800046c:	f001 f9fb 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_5_Pin, RESET);
 8000470:	2200      	movs	r2, #0
 8000472:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000476:	4870      	ldr	r0, [pc, #448]	; (8000638 <display7SEG+0x39c>)
 8000478:	f001 f9f5 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_6_Pin, RESET);
 800047c:	2200      	movs	r2, #0
 800047e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000482:	486d      	ldr	r0, [pc, #436]	; (8000638 <display7SEG+0x39c>)
 8000484:	f001 f9ef 	bl	8001866 <HAL_GPIO_WritePin>
			break;
 8000488:	e0d9      	b.n	800063e <display7SEG+0x3a2>
		case 5:
			HAL_GPIO_WritePin(GPIOA, SEG_0_Pin, RESET);
 800048a:	2200      	movs	r2, #0
 800048c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000490:	4869      	ldr	r0, [pc, #420]	; (8000638 <display7SEG+0x39c>)
 8000492:	f001 f9e8 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_1_Pin, SET);
 8000496:	2201      	movs	r2, #1
 8000498:	f44f 7100 	mov.w	r1, #512	; 0x200
 800049c:	4866      	ldr	r0, [pc, #408]	; (8000638 <display7SEG+0x39c>)
 800049e:	f001 f9e2 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_2_Pin, RESET);
 80004a2:	2200      	movs	r2, #0
 80004a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004a8:	4863      	ldr	r0, [pc, #396]	; (8000638 <display7SEG+0x39c>)
 80004aa:	f001 f9dc 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_3_Pin, RESET);
 80004ae:	2200      	movs	r2, #0
 80004b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004b4:	4860      	ldr	r0, [pc, #384]	; (8000638 <display7SEG+0x39c>)
 80004b6:	f001 f9d6 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_4_Pin, SET);
 80004ba:	2201      	movs	r2, #1
 80004bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004c0:	485d      	ldr	r0, [pc, #372]	; (8000638 <display7SEG+0x39c>)
 80004c2:	f001 f9d0 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_5_Pin, RESET);
 80004c6:	2200      	movs	r2, #0
 80004c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004cc:	485a      	ldr	r0, [pc, #360]	; (8000638 <display7SEG+0x39c>)
 80004ce:	f001 f9ca 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_6_Pin, RESET);
 80004d2:	2200      	movs	r2, #0
 80004d4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80004d8:	4857      	ldr	r0, [pc, #348]	; (8000638 <display7SEG+0x39c>)
 80004da:	f001 f9c4 	bl	8001866 <HAL_GPIO_WritePin>
			break;
 80004de:	e0ae      	b.n	800063e <display7SEG+0x3a2>
		case 6:
			HAL_GPIO_WritePin(GPIOA, SEG_0_Pin, RESET);
 80004e0:	2200      	movs	r2, #0
 80004e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004e6:	4854      	ldr	r0, [pc, #336]	; (8000638 <display7SEG+0x39c>)
 80004e8:	f001 f9bd 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_1_Pin, SET);
 80004ec:	2201      	movs	r2, #1
 80004ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004f2:	4851      	ldr	r0, [pc, #324]	; (8000638 <display7SEG+0x39c>)
 80004f4:	f001 f9b7 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_2_Pin, RESET);
 80004f8:	2200      	movs	r2, #0
 80004fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004fe:	484e      	ldr	r0, [pc, #312]	; (8000638 <display7SEG+0x39c>)
 8000500:	f001 f9b1 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_3_Pin, RESET);
 8000504:	2200      	movs	r2, #0
 8000506:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800050a:	484b      	ldr	r0, [pc, #300]	; (8000638 <display7SEG+0x39c>)
 800050c:	f001 f9ab 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_4_Pin, RESET);
 8000510:	2200      	movs	r2, #0
 8000512:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000516:	4848      	ldr	r0, [pc, #288]	; (8000638 <display7SEG+0x39c>)
 8000518:	f001 f9a5 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_5_Pin, RESET);
 800051c:	2200      	movs	r2, #0
 800051e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000522:	4845      	ldr	r0, [pc, #276]	; (8000638 <display7SEG+0x39c>)
 8000524:	f001 f99f 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_6_Pin, RESET);
 8000528:	2200      	movs	r2, #0
 800052a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800052e:	4842      	ldr	r0, [pc, #264]	; (8000638 <display7SEG+0x39c>)
 8000530:	f001 f999 	bl	8001866 <HAL_GPIO_WritePin>
			break;
 8000534:	e083      	b.n	800063e <display7SEG+0x3a2>
		case 7:
			HAL_GPIO_WritePin(GPIOA, SEG_0_Pin, RESET);
 8000536:	2200      	movs	r2, #0
 8000538:	f44f 7180 	mov.w	r1, #256	; 0x100
 800053c:	483e      	ldr	r0, [pc, #248]	; (8000638 <display7SEG+0x39c>)
 800053e:	f001 f992 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_1_Pin, RESET);
 8000542:	2200      	movs	r2, #0
 8000544:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000548:	483b      	ldr	r0, [pc, #236]	; (8000638 <display7SEG+0x39c>)
 800054a:	f001 f98c 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_2_Pin, RESET);
 800054e:	2200      	movs	r2, #0
 8000550:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000554:	4838      	ldr	r0, [pc, #224]	; (8000638 <display7SEG+0x39c>)
 8000556:	f001 f986 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_3_Pin, SET);
 800055a:	2201      	movs	r2, #1
 800055c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000560:	4835      	ldr	r0, [pc, #212]	; (8000638 <display7SEG+0x39c>)
 8000562:	f001 f980 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_4_Pin, SET);
 8000566:	2201      	movs	r2, #1
 8000568:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800056c:	4832      	ldr	r0, [pc, #200]	; (8000638 <display7SEG+0x39c>)
 800056e:	f001 f97a 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_5_Pin, SET);
 8000572:	2201      	movs	r2, #1
 8000574:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000578:	482f      	ldr	r0, [pc, #188]	; (8000638 <display7SEG+0x39c>)
 800057a:	f001 f974 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_6_Pin, SET);
 800057e:	2201      	movs	r2, #1
 8000580:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000584:	482c      	ldr	r0, [pc, #176]	; (8000638 <display7SEG+0x39c>)
 8000586:	f001 f96e 	bl	8001866 <HAL_GPIO_WritePin>
			break;
 800058a:	e058      	b.n	800063e <display7SEG+0x3a2>
		case 8:
			HAL_GPIO_WritePin(GPIOA, SEG_0_Pin, RESET);
 800058c:	2200      	movs	r2, #0
 800058e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000592:	4829      	ldr	r0, [pc, #164]	; (8000638 <display7SEG+0x39c>)
 8000594:	f001 f967 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_1_Pin, RESET);
 8000598:	2200      	movs	r2, #0
 800059a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800059e:	4826      	ldr	r0, [pc, #152]	; (8000638 <display7SEG+0x39c>)
 80005a0:	f001 f961 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_2_Pin, RESET);
 80005a4:	2200      	movs	r2, #0
 80005a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005aa:	4823      	ldr	r0, [pc, #140]	; (8000638 <display7SEG+0x39c>)
 80005ac:	f001 f95b 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_3_Pin, RESET);
 80005b0:	2200      	movs	r2, #0
 80005b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005b6:	4820      	ldr	r0, [pc, #128]	; (8000638 <display7SEG+0x39c>)
 80005b8:	f001 f955 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_4_Pin, RESET);
 80005bc:	2200      	movs	r2, #0
 80005be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005c2:	481d      	ldr	r0, [pc, #116]	; (8000638 <display7SEG+0x39c>)
 80005c4:	f001 f94f 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_5_Pin, RESET);
 80005c8:	2200      	movs	r2, #0
 80005ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005ce:	481a      	ldr	r0, [pc, #104]	; (8000638 <display7SEG+0x39c>)
 80005d0:	f001 f949 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_6_Pin, RESET);
 80005d4:	2200      	movs	r2, #0
 80005d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005da:	4817      	ldr	r0, [pc, #92]	; (8000638 <display7SEG+0x39c>)
 80005dc:	f001 f943 	bl	8001866 <HAL_GPIO_WritePin>
			break;
 80005e0:	e02d      	b.n	800063e <display7SEG+0x3a2>
		case 9:
			HAL_GPIO_WritePin(GPIOA, SEG_0_Pin, RESET);
 80005e2:	2200      	movs	r2, #0
 80005e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005e8:	4813      	ldr	r0, [pc, #76]	; (8000638 <display7SEG+0x39c>)
 80005ea:	f001 f93c 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_1_Pin, RESET);
 80005ee:	2200      	movs	r2, #0
 80005f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005f4:	4810      	ldr	r0, [pc, #64]	; (8000638 <display7SEG+0x39c>)
 80005f6:	f001 f936 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_2_Pin, RESET);
 80005fa:	2200      	movs	r2, #0
 80005fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000600:	480d      	ldr	r0, [pc, #52]	; (8000638 <display7SEG+0x39c>)
 8000602:	f001 f930 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_3_Pin, RESET);
 8000606:	2200      	movs	r2, #0
 8000608:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800060c:	480a      	ldr	r0, [pc, #40]	; (8000638 <display7SEG+0x39c>)
 800060e:	f001 f92a 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_4_Pin, SET);
 8000612:	2201      	movs	r2, #1
 8000614:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000618:	4807      	ldr	r0, [pc, #28]	; (8000638 <display7SEG+0x39c>)
 800061a:	f001 f924 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_5_Pin, RESET);
 800061e:	2200      	movs	r2, #0
 8000620:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000624:	4804      	ldr	r0, [pc, #16]	; (8000638 <display7SEG+0x39c>)
 8000626:	f001 f91e 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, SEG_6_Pin, RESET);
 800062a:	2200      	movs	r2, #0
 800062c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000630:	4801      	ldr	r0, [pc, #4]	; (8000638 <display7SEG+0x39c>)
 8000632:	f001 f918 	bl	8001866 <HAL_GPIO_WritePin>
			break;
 8000636:	e002      	b.n	800063e <display7SEG+0x3a2>
 8000638:	40010800 	.word	0x40010800
		default:
			break;
 800063c:	bf00      	nop
	}
}
 800063e:	bf00      	nop
 8000640:	3708      	adds	r7, #8
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop

08000648 <update7SEG>:

void update7SEG(int index) {
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
	switch (index % 4) {
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	425a      	negs	r2, r3
 8000654:	f003 0303 	and.w	r3, r3, #3
 8000658:	f002 0203 	and.w	r2, r2, #3
 800065c:	bf58      	it	pl
 800065e:	4253      	negpl	r3, r2
 8000660:	2b03      	cmp	r3, #3
 8000662:	d873      	bhi.n	800074c <update7SEG+0x104>
 8000664:	a201      	add	r2, pc, #4	; (adr r2, 800066c <update7SEG+0x24>)
 8000666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800066a:	bf00      	nop
 800066c:	0800067d 	.word	0x0800067d
 8000670:	080006b1 	.word	0x080006b1
 8000674:	080006e5 	.word	0x080006e5
 8000678:	08000719 	.word	0x08000719
		case 0:
			HAL_GPIO_WritePin(GPIOA, EN_0_Pin, RESET);
 800067c:	2200      	movs	r2, #0
 800067e:	2101      	movs	r1, #1
 8000680:	4835      	ldr	r0, [pc, #212]	; (8000758 <update7SEG+0x110>)
 8000682:	f001 f8f0 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN_1_Pin, SET);
 8000686:	2201      	movs	r2, #1
 8000688:	2102      	movs	r1, #2
 800068a:	4833      	ldr	r0, [pc, #204]	; (8000758 <update7SEG+0x110>)
 800068c:	f001 f8eb 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN_2_Pin, SET);
 8000690:	2201      	movs	r2, #1
 8000692:	2104      	movs	r1, #4
 8000694:	4830      	ldr	r0, [pc, #192]	; (8000758 <update7SEG+0x110>)
 8000696:	f001 f8e6 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN_3_Pin, SET);
 800069a:	2201      	movs	r2, #1
 800069c:	2108      	movs	r1, #8
 800069e:	482e      	ldr	r0, [pc, #184]	; (8000758 <update7SEG+0x110>)
 80006a0:	f001 f8e1 	bl	8001866 <HAL_GPIO_WritePin>
			display7SEG(led_buffer[0]);
 80006a4:	4b2d      	ldr	r3, [pc, #180]	; (800075c <update7SEG+0x114>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4618      	mov	r0, r3
 80006aa:	f7ff fdf7 	bl	800029c <display7SEG>
			break;
 80006ae:	e04e      	b.n	800074e <update7SEG+0x106>
		case 1:
			HAL_GPIO_WritePin(GPIOA, EN_1_Pin, RESET);
 80006b0:	2200      	movs	r2, #0
 80006b2:	2102      	movs	r1, #2
 80006b4:	4828      	ldr	r0, [pc, #160]	; (8000758 <update7SEG+0x110>)
 80006b6:	f001 f8d6 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN_0_Pin, SET);
 80006ba:	2201      	movs	r2, #1
 80006bc:	2101      	movs	r1, #1
 80006be:	4826      	ldr	r0, [pc, #152]	; (8000758 <update7SEG+0x110>)
 80006c0:	f001 f8d1 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN_2_Pin, SET);
 80006c4:	2201      	movs	r2, #1
 80006c6:	2104      	movs	r1, #4
 80006c8:	4823      	ldr	r0, [pc, #140]	; (8000758 <update7SEG+0x110>)
 80006ca:	f001 f8cc 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN_3_Pin, SET);
 80006ce:	2201      	movs	r2, #1
 80006d0:	2108      	movs	r1, #8
 80006d2:	4821      	ldr	r0, [pc, #132]	; (8000758 <update7SEG+0x110>)
 80006d4:	f001 f8c7 	bl	8001866 <HAL_GPIO_WritePin>
			display7SEG(led_buffer[1]);
 80006d8:	4b20      	ldr	r3, [pc, #128]	; (800075c <update7SEG+0x114>)
 80006da:	685b      	ldr	r3, [r3, #4]
 80006dc:	4618      	mov	r0, r3
 80006de:	f7ff fddd 	bl	800029c <display7SEG>
			break;
 80006e2:	e034      	b.n	800074e <update7SEG+0x106>
		case 2:
			HAL_GPIO_WritePin(GPIOA, EN_2_Pin, RESET);
 80006e4:	2200      	movs	r2, #0
 80006e6:	2104      	movs	r1, #4
 80006e8:	481b      	ldr	r0, [pc, #108]	; (8000758 <update7SEG+0x110>)
 80006ea:	f001 f8bc 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN_0_Pin, SET);
 80006ee:	2201      	movs	r2, #1
 80006f0:	2101      	movs	r1, #1
 80006f2:	4819      	ldr	r0, [pc, #100]	; (8000758 <update7SEG+0x110>)
 80006f4:	f001 f8b7 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN_1_Pin, SET);
 80006f8:	2201      	movs	r2, #1
 80006fa:	2102      	movs	r1, #2
 80006fc:	4816      	ldr	r0, [pc, #88]	; (8000758 <update7SEG+0x110>)
 80006fe:	f001 f8b2 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN_3_Pin, SET);
 8000702:	2201      	movs	r2, #1
 8000704:	2108      	movs	r1, #8
 8000706:	4814      	ldr	r0, [pc, #80]	; (8000758 <update7SEG+0x110>)
 8000708:	f001 f8ad 	bl	8001866 <HAL_GPIO_WritePin>
			display7SEG(led_buffer[2]);
 800070c:	4b13      	ldr	r3, [pc, #76]	; (800075c <update7SEG+0x114>)
 800070e:	689b      	ldr	r3, [r3, #8]
 8000710:	4618      	mov	r0, r3
 8000712:	f7ff fdc3 	bl	800029c <display7SEG>
			break;
 8000716:	e01a      	b.n	800074e <update7SEG+0x106>
		case 3:
			HAL_GPIO_WritePin(GPIOA, EN_3_Pin, RESET);
 8000718:	2200      	movs	r2, #0
 800071a:	2108      	movs	r1, #8
 800071c:	480e      	ldr	r0, [pc, #56]	; (8000758 <update7SEG+0x110>)
 800071e:	f001 f8a2 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN_0_Pin, SET);
 8000722:	2201      	movs	r2, #1
 8000724:	2101      	movs	r1, #1
 8000726:	480c      	ldr	r0, [pc, #48]	; (8000758 <update7SEG+0x110>)
 8000728:	f001 f89d 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN_1_Pin, SET);
 800072c:	2201      	movs	r2, #1
 800072e:	2102      	movs	r1, #2
 8000730:	4809      	ldr	r0, [pc, #36]	; (8000758 <update7SEG+0x110>)
 8000732:	f001 f898 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, EN_2_Pin, SET);
 8000736:	2201      	movs	r2, #1
 8000738:	2104      	movs	r1, #4
 800073a:	4807      	ldr	r0, [pc, #28]	; (8000758 <update7SEG+0x110>)
 800073c:	f001 f893 	bl	8001866 <HAL_GPIO_WritePin>
			display7SEG(led_buffer[3]);
 8000740:	4b06      	ldr	r3, [pc, #24]	; (800075c <update7SEG+0x114>)
 8000742:	68db      	ldr	r3, [r3, #12]
 8000744:	4618      	mov	r0, r3
 8000746:	f7ff fda9 	bl	800029c <display7SEG>
			break;
 800074a:	e000      	b.n	800074e <update7SEG+0x106>
		default:
			break;
 800074c:	bf00      	nop
	}
}
 800074e:	bf00      	nop
 8000750:	3708      	adds	r7, #8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	40010800 	.word	0x40010800
 800075c:	20000098 	.word	0x20000098

08000760 <updateLedBuffer>:

void updateLedBuffer() {
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
	led_buffer[0] = timer / 10;
 8000764:	4b1a      	ldr	r3, [pc, #104]	; (80007d0 <updateLedBuffer+0x70>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a1a      	ldr	r2, [pc, #104]	; (80007d4 <updateLedBuffer+0x74>)
 800076a:	fb82 1203 	smull	r1, r2, r2, r3
 800076e:	1092      	asrs	r2, r2, #2
 8000770:	17db      	asrs	r3, r3, #31
 8000772:	1ad3      	subs	r3, r2, r3
 8000774:	4a18      	ldr	r2, [pc, #96]	; (80007d8 <updateLedBuffer+0x78>)
 8000776:	6013      	str	r3, [r2, #0]
	led_buffer[1] = timer % 10;
 8000778:	4b15      	ldr	r3, [pc, #84]	; (80007d0 <updateLedBuffer+0x70>)
 800077a:	6819      	ldr	r1, [r3, #0]
 800077c:	4b15      	ldr	r3, [pc, #84]	; (80007d4 <updateLedBuffer+0x74>)
 800077e:	fb83 2301 	smull	r2, r3, r3, r1
 8000782:	109a      	asrs	r2, r3, #2
 8000784:	17cb      	asrs	r3, r1, #31
 8000786:	1ad2      	subs	r2, r2, r3
 8000788:	4613      	mov	r3, r2
 800078a:	009b      	lsls	r3, r3, #2
 800078c:	4413      	add	r3, r2
 800078e:	005b      	lsls	r3, r3, #1
 8000790:	1aca      	subs	r2, r1, r3
 8000792:	4b11      	ldr	r3, [pc, #68]	; (80007d8 <updateLedBuffer+0x78>)
 8000794:	605a      	str	r2, [r3, #4]
	led_buffer[2] = timer1 / 10;
 8000796:	4b11      	ldr	r3, [pc, #68]	; (80007dc <updateLedBuffer+0x7c>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	4a0e      	ldr	r2, [pc, #56]	; (80007d4 <updateLedBuffer+0x74>)
 800079c:	fb82 1203 	smull	r1, r2, r2, r3
 80007a0:	1092      	asrs	r2, r2, #2
 80007a2:	17db      	asrs	r3, r3, #31
 80007a4:	1ad3      	subs	r3, r2, r3
 80007a6:	4a0c      	ldr	r2, [pc, #48]	; (80007d8 <updateLedBuffer+0x78>)
 80007a8:	6093      	str	r3, [r2, #8]
	led_buffer[3] = timer1 % 10;
 80007aa:	4b0c      	ldr	r3, [pc, #48]	; (80007dc <updateLedBuffer+0x7c>)
 80007ac:	6819      	ldr	r1, [r3, #0]
 80007ae:	4b09      	ldr	r3, [pc, #36]	; (80007d4 <updateLedBuffer+0x74>)
 80007b0:	fb83 2301 	smull	r2, r3, r3, r1
 80007b4:	109a      	asrs	r2, r3, #2
 80007b6:	17cb      	asrs	r3, r1, #31
 80007b8:	1ad2      	subs	r2, r2, r3
 80007ba:	4613      	mov	r3, r2
 80007bc:	009b      	lsls	r3, r3, #2
 80007be:	4413      	add	r3, r2
 80007c0:	005b      	lsls	r3, r3, #1
 80007c2:	1aca      	subs	r2, r1, r3
 80007c4:	4b04      	ldr	r3, [pc, #16]	; (80007d8 <updateLedBuffer+0x78>)
 80007c6:	60da      	str	r2, [r3, #12]
}
 80007c8:	bf00      	nop
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bc80      	pop	{r7}
 80007ce:	4770      	bx	lr
 80007d0:	200000ac 	.word	0x200000ac
 80007d4:	66666667 	.word	0x66666667
 80007d8:	20000098 	.word	0x20000098
 80007dc:	200000b0 	.word	0x200000b0

080007e0 <display_7seg_run>:

void display_7seg_run() {
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
	updateLedBuffer();
 80007e4:	f7ff ffbc 	bl	8000760 <updateLedBuffer>
	if (timer_flag[1] == 1 && mode) {
 80007e8:	4b14      	ldr	r3, [pc, #80]	; (800083c <display_7seg_run+0x5c>)
 80007ea:	685b      	ldr	r3, [r3, #4]
 80007ec:	2b01      	cmp	r3, #1
 80007ee:	d112      	bne.n	8000816 <display_7seg_run+0x36>
 80007f0:	4b13      	ldr	r3, [pc, #76]	; (8000840 <display_7seg_run+0x60>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d00e      	beq.n	8000816 <display_7seg_run+0x36>
		timer--;
 80007f8:	4b12      	ldr	r3, [pc, #72]	; (8000844 <display_7seg_run+0x64>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	3b01      	subs	r3, #1
 80007fe:	4a11      	ldr	r2, [pc, #68]	; (8000844 <display_7seg_run+0x64>)
 8000800:	6013      	str	r3, [r2, #0]
		timer1--;
 8000802:	4b11      	ldr	r3, [pc, #68]	; (8000848 <display_7seg_run+0x68>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	3b01      	subs	r3, #1
 8000808:	4a0f      	ldr	r2, [pc, #60]	; (8000848 <display_7seg_run+0x68>)
 800080a:	6013      	str	r3, [r2, #0]
		setTimer(1, 1000);
 800080c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000810:	2001      	movs	r0, #1
 8000812:	f000 fc25 	bl	8001060 <setTimer>
	}
	if (timer_flag[2] == 1) {
 8000816:	4b09      	ldr	r3, [pc, #36]	; (800083c <display_7seg_run+0x5c>)
 8000818:	689b      	ldr	r3, [r3, #8]
 800081a:	2b01      	cmp	r3, #1
 800081c:	d10b      	bne.n	8000836 <display_7seg_run+0x56>
		update7SEG(index_led++);
 800081e:	4b0b      	ldr	r3, [pc, #44]	; (800084c <display_7seg_run+0x6c>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	1c5a      	adds	r2, r3, #1
 8000824:	4909      	ldr	r1, [pc, #36]	; (800084c <display_7seg_run+0x6c>)
 8000826:	600a      	str	r2, [r1, #0]
 8000828:	4618      	mov	r0, r3
 800082a:	f7ff ff0d 	bl	8000648 <update7SEG>
		setTimer(2, 250);
 800082e:	21fa      	movs	r1, #250	; 0xfa
 8000830:	2002      	movs	r0, #2
 8000832:	f000 fc15 	bl	8001060 <setTimer>
	}
}
 8000836:	bf00      	nop
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	200000c4 	.word	0x200000c4
 8000840:	2000005c 	.word	0x2000005c
 8000844:	200000ac 	.word	0x200000ac
 8000848:	200000b0 	.word	0x200000b0
 800084c:	200000b4 	.word	0x200000b4

08000850 <clearAllLed>:
#include "fsm_auto_man.h"

void clearAllLed() {
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_RED_Pin, SET);
 8000854:	2201      	movs	r2, #1
 8000856:	2120      	movs	r1, #32
 8000858:	480e      	ldr	r0, [pc, #56]	; (8000894 <clearAllLed+0x44>)
 800085a:	f001 f804 	bl	8001866 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_GREEN_Pin, SET);
 800085e:	2201      	movs	r2, #1
 8000860:	2180      	movs	r1, #128	; 0x80
 8000862:	480c      	ldr	r0, [pc, #48]	; (8000894 <clearAllLed+0x44>)
 8000864:	f000 ffff 	bl	8001866 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_AMBER_Pin, SET);
 8000868:	2201      	movs	r2, #1
 800086a:	2140      	movs	r1, #64	; 0x40
 800086c:	4809      	ldr	r0, [pc, #36]	; (8000894 <clearAllLed+0x44>)
 800086e:	f000 fffa 	bl	8001866 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LED_RED_1_Pin, SET);
 8000872:	2201      	movs	r2, #1
 8000874:	2108      	movs	r1, #8
 8000876:	4808      	ldr	r0, [pc, #32]	; (8000898 <clearAllLed+0x48>)
 8000878:	f000 fff5 	bl	8001866 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LED_GREEN_1_Pin, SET);
 800087c:	2201      	movs	r2, #1
 800087e:	2120      	movs	r1, #32
 8000880:	4805      	ldr	r0, [pc, #20]	; (8000898 <clearAllLed+0x48>)
 8000882:	f000 fff0 	bl	8001866 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LED_AMBER_1_Pin, SET);
 8000886:	2201      	movs	r2, #1
 8000888:	2110      	movs	r1, #16
 800088a:	4803      	ldr	r0, [pc, #12]	; (8000898 <clearAllLed+0x48>)
 800088c:	f000 ffeb 	bl	8001866 <HAL_GPIO_WritePin>
}
 8000890:	bf00      	nop
 8000892:	bd80      	pop	{r7, pc}
 8000894:	40010800 	.word	0x40010800
 8000898:	40010c00 	.word	0x40010c00

0800089c <fsm_auto_man_run>:

void fsm_auto_man_run() {
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
	switch (status) {
 80008a0:	4b98      	ldr	r3, [pc, #608]	; (8000b04 <fsm_auto_man_run+0x268>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	2b0c      	cmp	r3, #12
 80008a6:	f200 827b 	bhi.w	8000da0 <fsm_auto_man_run+0x504>
 80008aa:	a201      	add	r2, pc, #4	; (adr r2, 80008b0 <fsm_auto_man_run+0x14>)
 80008ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008b0:	080008e5 	.word	0x080008e5
 80008b4:	08000915 	.word	0x08000915
 80008b8:	080009b7 	.word	0x080009b7
 80008bc:	08000a61 	.word	0x08000a61
 80008c0:	08000b2d 	.word	0x08000b2d
 80008c4:	08000da1 	.word	0x08000da1
 80008c8:	08000da1 	.word	0x08000da1
 80008cc:	08000da1 	.word	0x08000da1
 80008d0:	08000da1 	.word	0x08000da1
 80008d4:	08000da1 	.word	0x08000da1
 80008d8:	08000bd7 	.word	0x08000bd7
 80008dc:	08000ce1 	.word	0x08000ce1
 80008e0:	08000c5d 	.word	0x08000c5d
		case INIT:
			clearAllLed();
 80008e4:	f7ff ffb4 	bl	8000850 <clearAllLed>
			status = RED_GREEN;
 80008e8:	4b86      	ldr	r3, [pc, #536]	; (8000b04 <fsm_auto_man_run+0x268>)
 80008ea:	2201      	movs	r2, #1
 80008ec:	601a      	str	r2, [r3, #0]
			timer = red;
 80008ee:	4b86      	ldr	r3, [pc, #536]	; (8000b08 <fsm_auto_man_run+0x26c>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	4a86      	ldr	r2, [pc, #536]	; (8000b0c <fsm_auto_man_run+0x270>)
 80008f4:	6013      	str	r3, [r2, #0]
			timer1 = green;
 80008f6:	4b86      	ldr	r3, [pc, #536]	; (8000b10 <fsm_auto_man_run+0x274>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	4a86      	ldr	r2, [pc, #536]	; (8000b14 <fsm_auto_man_run+0x278>)
 80008fc:	6013      	str	r3, [r2, #0]
			setTimer(0, timer1 * 1000);
 80008fe:	4b85      	ldr	r3, [pc, #532]	; (8000b14 <fsm_auto_man_run+0x278>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000906:	fb02 f303 	mul.w	r3, r2, r3
 800090a:	4619      	mov	r1, r3
 800090c:	2000      	movs	r0, #0
 800090e:	f000 fba7 	bl	8001060 <setTimer>
			break;
 8000912:	e254      	b.n	8000dbe <fsm_auto_man_run+0x522>
		//TODO AUTOMATIC
		case RED_GREEN:
			HAL_GPIO_WritePin(GPIOA, LED_RED_Pin, RESET);
 8000914:	2200      	movs	r2, #0
 8000916:	2120      	movs	r1, #32
 8000918:	487f      	ldr	r0, [pc, #508]	; (8000b18 <fsm_auto_man_run+0x27c>)
 800091a:	f000 ffa4 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN_Pin, SET);
 800091e:	2201      	movs	r2, #1
 8000920:	2180      	movs	r1, #128	; 0x80
 8000922:	487d      	ldr	r0, [pc, #500]	; (8000b18 <fsm_auto_man_run+0x27c>)
 8000924:	f000 ff9f 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_AMBER_Pin, SET);
 8000928:	2201      	movs	r2, #1
 800092a:	2140      	movs	r1, #64	; 0x40
 800092c:	487a      	ldr	r0, [pc, #488]	; (8000b18 <fsm_auto_man_run+0x27c>)
 800092e:	f000 ff9a 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, LED_RED_1_Pin, SET);
 8000932:	2201      	movs	r2, #1
 8000934:	2108      	movs	r1, #8
 8000936:	4879      	ldr	r0, [pc, #484]	; (8000b1c <fsm_auto_man_run+0x280>)
 8000938:	f000 ff95 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, LED_GREEN_1_Pin, RESET);
 800093c:	2200      	movs	r2, #0
 800093e:	2120      	movs	r1, #32
 8000940:	4876      	ldr	r0, [pc, #472]	; (8000b1c <fsm_auto_man_run+0x280>)
 8000942:	f000 ff90 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, LED_AMBER_1_Pin, SET);
 8000946:	2201      	movs	r2, #1
 8000948:	2110      	movs	r1, #16
 800094a:	4874      	ldr	r0, [pc, #464]	; (8000b1c <fsm_auto_man_run+0x280>)
 800094c:	f000 ff8b 	bl	8001866 <HAL_GPIO_WritePin>
			if (timer_flag[0] == 1) {
 8000950:	4b73      	ldr	r3, [pc, #460]	; (8000b20 <fsm_auto_man_run+0x284>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	2b01      	cmp	r3, #1
 8000956:	d110      	bne.n	800097a <fsm_auto_man_run+0xde>
				status = RED_AMBER;
 8000958:	4b6a      	ldr	r3, [pc, #424]	; (8000b04 <fsm_auto_man_run+0x268>)
 800095a:	2202      	movs	r2, #2
 800095c:	601a      	str	r2, [r3, #0]
				timer1 = amber;
 800095e:	4b71      	ldr	r3, [pc, #452]	; (8000b24 <fsm_auto_man_run+0x288>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	4a6c      	ldr	r2, [pc, #432]	; (8000b14 <fsm_auto_man_run+0x278>)
 8000964:	6013      	str	r3, [r2, #0]
				setTimer(0, timer1 * 1000);
 8000966:	4b6b      	ldr	r3, [pc, #428]	; (8000b14 <fsm_auto_man_run+0x278>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800096e:	fb02 f303 	mul.w	r3, r2, r3
 8000972:	4619      	mov	r1, r3
 8000974:	2000      	movs	r0, #0
 8000976:	f000 fb73 	bl	8001060 <setTimer>
			}
			if (isButtonPressed(0) == 1) {
 800097a:	2000      	movs	r0, #0
 800097c:	f7ff fbe6 	bl	800014c <isButtonPressed>
 8000980:	4603      	mov	r3, r0
 8000982:	2b01      	cmp	r3, #1
 8000984:	f040 820e 	bne.w	8000da4 <fsm_auto_man_run+0x508>
				clearAllLed();
 8000988:	f7ff ff62 	bl	8000850 <clearAllLed>
				status = MAN_RED;
 800098c:	4b5d      	ldr	r3, [pc, #372]	; (8000b04 <fsm_auto_man_run+0x268>)
 800098e:	220a      	movs	r2, #10
 8000990:	601a      	str	r2, [r3, #0]
				timer = red;
 8000992:	4b5d      	ldr	r3, [pc, #372]	; (8000b08 <fsm_auto_man_run+0x26c>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4a5d      	ldr	r2, [pc, #372]	; (8000b0c <fsm_auto_man_run+0x270>)
 8000998:	6013      	str	r3, [r2, #0]
				timer1 = 2;
 800099a:	4b5e      	ldr	r3, [pc, #376]	; (8000b14 <fsm_auto_man_run+0x278>)
 800099c:	2202      	movs	r2, #2
 800099e:	601a      	str	r2, [r3, #0]
				mode = 1 - mode;
 80009a0:	4b61      	ldr	r3, [pc, #388]	; (8000b28 <fsm_auto_man_run+0x28c>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	f1c3 0301 	rsb	r3, r3, #1
 80009a8:	4a5f      	ldr	r2, [pc, #380]	; (8000b28 <fsm_auto_man_run+0x28c>)
 80009aa:	6013      	str	r3, [r2, #0]
				setTimer(0, 250);
 80009ac:	21fa      	movs	r1, #250	; 0xfa
 80009ae:	2000      	movs	r0, #0
 80009b0:	f000 fb56 	bl	8001060 <setTimer>
			}
			break;
 80009b4:	e1f6      	b.n	8000da4 <fsm_auto_man_run+0x508>
		case RED_AMBER:
			HAL_GPIO_WritePin(GPIOA, LED_RED_Pin, RESET);
 80009b6:	2200      	movs	r2, #0
 80009b8:	2120      	movs	r1, #32
 80009ba:	4857      	ldr	r0, [pc, #348]	; (8000b18 <fsm_auto_man_run+0x27c>)
 80009bc:	f000 ff53 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN_Pin, SET);
 80009c0:	2201      	movs	r2, #1
 80009c2:	2180      	movs	r1, #128	; 0x80
 80009c4:	4854      	ldr	r0, [pc, #336]	; (8000b18 <fsm_auto_man_run+0x27c>)
 80009c6:	f000 ff4e 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_AMBER_Pin, SET);
 80009ca:	2201      	movs	r2, #1
 80009cc:	2140      	movs	r1, #64	; 0x40
 80009ce:	4852      	ldr	r0, [pc, #328]	; (8000b18 <fsm_auto_man_run+0x27c>)
 80009d0:	f000 ff49 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, LED_RED_1_Pin, SET);
 80009d4:	2201      	movs	r2, #1
 80009d6:	2108      	movs	r1, #8
 80009d8:	4850      	ldr	r0, [pc, #320]	; (8000b1c <fsm_auto_man_run+0x280>)
 80009da:	f000 ff44 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, LED_GREEN_1_Pin, SET);
 80009de:	2201      	movs	r2, #1
 80009e0:	2120      	movs	r1, #32
 80009e2:	484e      	ldr	r0, [pc, #312]	; (8000b1c <fsm_auto_man_run+0x280>)
 80009e4:	f000 ff3f 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, LED_AMBER_1_Pin, RESET);
 80009e8:	2200      	movs	r2, #0
 80009ea:	2110      	movs	r1, #16
 80009ec:	484b      	ldr	r0, [pc, #300]	; (8000b1c <fsm_auto_man_run+0x280>)
 80009ee:	f000 ff3a 	bl	8001866 <HAL_GPIO_WritePin>
			if (timer_flag[0] == 1) {
 80009f2:	4b4b      	ldr	r3, [pc, #300]	; (8000b20 <fsm_auto_man_run+0x284>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	2b01      	cmp	r3, #1
 80009f8:	d114      	bne.n	8000a24 <fsm_auto_man_run+0x188>
				status = GREEN_RED;
 80009fa:	4b42      	ldr	r3, [pc, #264]	; (8000b04 <fsm_auto_man_run+0x268>)
 80009fc:	2203      	movs	r2, #3
 80009fe:	601a      	str	r2, [r3, #0]
				timer = green;
 8000a00:	4b43      	ldr	r3, [pc, #268]	; (8000b10 <fsm_auto_man_run+0x274>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a41      	ldr	r2, [pc, #260]	; (8000b0c <fsm_auto_man_run+0x270>)
 8000a06:	6013      	str	r3, [r2, #0]
				timer1 = red;
 8000a08:	4b3f      	ldr	r3, [pc, #252]	; (8000b08 <fsm_auto_man_run+0x26c>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4a41      	ldr	r2, [pc, #260]	; (8000b14 <fsm_auto_man_run+0x278>)
 8000a0e:	6013      	str	r3, [r2, #0]
				setTimer(0, timer * 1000);
 8000a10:	4b3e      	ldr	r3, [pc, #248]	; (8000b0c <fsm_auto_man_run+0x270>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000a18:	fb02 f303 	mul.w	r3, r2, r3
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	2000      	movs	r0, #0
 8000a20:	f000 fb1e 	bl	8001060 <setTimer>
			}
			if (isButtonPressed(0) == 1) {
 8000a24:	2000      	movs	r0, #0
 8000a26:	f7ff fb91 	bl	800014c <isButtonPressed>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b01      	cmp	r3, #1
 8000a2e:	f040 81bb 	bne.w	8000da8 <fsm_auto_man_run+0x50c>
				clearAllLed();
 8000a32:	f7ff ff0d 	bl	8000850 <clearAllLed>
				status = MAN_RED;
 8000a36:	4b33      	ldr	r3, [pc, #204]	; (8000b04 <fsm_auto_man_run+0x268>)
 8000a38:	220a      	movs	r2, #10
 8000a3a:	601a      	str	r2, [r3, #0]
				timer = red;
 8000a3c:	4b32      	ldr	r3, [pc, #200]	; (8000b08 <fsm_auto_man_run+0x26c>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a32      	ldr	r2, [pc, #200]	; (8000b0c <fsm_auto_man_run+0x270>)
 8000a42:	6013      	str	r3, [r2, #0]
				timer1 = 2;
 8000a44:	4b33      	ldr	r3, [pc, #204]	; (8000b14 <fsm_auto_man_run+0x278>)
 8000a46:	2202      	movs	r2, #2
 8000a48:	601a      	str	r2, [r3, #0]
				mode = 1 - mode;
 8000a4a:	4b37      	ldr	r3, [pc, #220]	; (8000b28 <fsm_auto_man_run+0x28c>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	f1c3 0301 	rsb	r3, r3, #1
 8000a52:	4a35      	ldr	r2, [pc, #212]	; (8000b28 <fsm_auto_man_run+0x28c>)
 8000a54:	6013      	str	r3, [r2, #0]
				setTimer(0, 250);
 8000a56:	21fa      	movs	r1, #250	; 0xfa
 8000a58:	2000      	movs	r0, #0
 8000a5a:	f000 fb01 	bl	8001060 <setTimer>
			}
			break;
 8000a5e:	e1a3      	b.n	8000da8 <fsm_auto_man_run+0x50c>
		case GREEN_RED:
			HAL_GPIO_WritePin(GPIOA, LED_RED_Pin, SET);
 8000a60:	2201      	movs	r2, #1
 8000a62:	2120      	movs	r1, #32
 8000a64:	482c      	ldr	r0, [pc, #176]	; (8000b18 <fsm_auto_man_run+0x27c>)
 8000a66:	f000 fefe 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN_Pin, RESET);
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	2180      	movs	r1, #128	; 0x80
 8000a6e:	482a      	ldr	r0, [pc, #168]	; (8000b18 <fsm_auto_man_run+0x27c>)
 8000a70:	f000 fef9 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_AMBER_Pin, SET);
 8000a74:	2201      	movs	r2, #1
 8000a76:	2140      	movs	r1, #64	; 0x40
 8000a78:	4827      	ldr	r0, [pc, #156]	; (8000b18 <fsm_auto_man_run+0x27c>)
 8000a7a:	f000 fef4 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, LED_RED_1_Pin, RESET);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	2108      	movs	r1, #8
 8000a82:	4826      	ldr	r0, [pc, #152]	; (8000b1c <fsm_auto_man_run+0x280>)
 8000a84:	f000 feef 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, LED_GREEN_1_Pin, SET);
 8000a88:	2201      	movs	r2, #1
 8000a8a:	2120      	movs	r1, #32
 8000a8c:	4823      	ldr	r0, [pc, #140]	; (8000b1c <fsm_auto_man_run+0x280>)
 8000a8e:	f000 feea 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, LED_AMBER_1_Pin, SET);
 8000a92:	2201      	movs	r2, #1
 8000a94:	2110      	movs	r1, #16
 8000a96:	4821      	ldr	r0, [pc, #132]	; (8000b1c <fsm_auto_man_run+0x280>)
 8000a98:	f000 fee5 	bl	8001866 <HAL_GPIO_WritePin>
			if (timer_flag[0] == 1) {
 8000a9c:	4b20      	ldr	r3, [pc, #128]	; (8000b20 <fsm_auto_man_run+0x284>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	2b01      	cmp	r3, #1
 8000aa2:	d110      	bne.n	8000ac6 <fsm_auto_man_run+0x22a>
				status = AMBER_RED;
 8000aa4:	4b17      	ldr	r3, [pc, #92]	; (8000b04 <fsm_auto_man_run+0x268>)
 8000aa6:	2204      	movs	r2, #4
 8000aa8:	601a      	str	r2, [r3, #0]
				timer = amber;
 8000aaa:	4b1e      	ldr	r3, [pc, #120]	; (8000b24 <fsm_auto_man_run+0x288>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	4a17      	ldr	r2, [pc, #92]	; (8000b0c <fsm_auto_man_run+0x270>)
 8000ab0:	6013      	str	r3, [r2, #0]
				setTimer(0, timer * 1000);
 8000ab2:	4b16      	ldr	r3, [pc, #88]	; (8000b0c <fsm_auto_man_run+0x270>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000aba:	fb02 f303 	mul.w	r3, r2, r3
 8000abe:	4619      	mov	r1, r3
 8000ac0:	2000      	movs	r0, #0
 8000ac2:	f000 facd 	bl	8001060 <setTimer>
			}
			if (isButtonPressed(0) == 1) {
 8000ac6:	2000      	movs	r0, #0
 8000ac8:	f7ff fb40 	bl	800014c <isButtonPressed>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b01      	cmp	r3, #1
 8000ad0:	f040 816c 	bne.w	8000dac <fsm_auto_man_run+0x510>
				clearAllLed();
 8000ad4:	f7ff febc 	bl	8000850 <clearAllLed>
				status = MAN_RED;
 8000ad8:	4b0a      	ldr	r3, [pc, #40]	; (8000b04 <fsm_auto_man_run+0x268>)
 8000ada:	220a      	movs	r2, #10
 8000adc:	601a      	str	r2, [r3, #0]
				timer = red;
 8000ade:	4b0a      	ldr	r3, [pc, #40]	; (8000b08 <fsm_auto_man_run+0x26c>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	4a0a      	ldr	r2, [pc, #40]	; (8000b0c <fsm_auto_man_run+0x270>)
 8000ae4:	6013      	str	r3, [r2, #0]
				timer1 = 2;
 8000ae6:	4b0b      	ldr	r3, [pc, #44]	; (8000b14 <fsm_auto_man_run+0x278>)
 8000ae8:	2202      	movs	r2, #2
 8000aea:	601a      	str	r2, [r3, #0]
				mode = 1 - mode;
 8000aec:	4b0e      	ldr	r3, [pc, #56]	; (8000b28 <fsm_auto_man_run+0x28c>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	f1c3 0301 	rsb	r3, r3, #1
 8000af4:	4a0c      	ldr	r2, [pc, #48]	; (8000b28 <fsm_auto_man_run+0x28c>)
 8000af6:	6013      	str	r3, [r2, #0]
				setTimer(0, 250);
 8000af8:	21fa      	movs	r1, #250	; 0xfa
 8000afa:	2000      	movs	r0, #0
 8000afc:	f000 fab0 	bl	8001060 <setTimer>
			}
			break;
 8000b00:	e154      	b.n	8000dac <fsm_auto_man_run+0x510>
 8000b02:	bf00      	nop
 8000b04:	200000a8 	.word	0x200000a8
 8000b08:	20000050 	.word	0x20000050
 8000b0c:	200000ac 	.word	0x200000ac
 8000b10:	20000058 	.word	0x20000058
 8000b14:	200000b0 	.word	0x200000b0
 8000b18:	40010800 	.word	0x40010800
 8000b1c:	40010c00 	.word	0x40010c00
 8000b20:	200000c4 	.word	0x200000c4
 8000b24:	20000054 	.word	0x20000054
 8000b28:	2000005c 	.word	0x2000005c
		case AMBER_RED:
			HAL_GPIO_WritePin(GPIOA, LED_RED_Pin, SET);
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	2120      	movs	r1, #32
 8000b30:	48a4      	ldr	r0, [pc, #656]	; (8000dc4 <fsm_auto_man_run+0x528>)
 8000b32:	f000 fe98 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_GREEN_Pin, SET);
 8000b36:	2201      	movs	r2, #1
 8000b38:	2180      	movs	r1, #128	; 0x80
 8000b3a:	48a2      	ldr	r0, [pc, #648]	; (8000dc4 <fsm_auto_man_run+0x528>)
 8000b3c:	f000 fe93 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, LED_AMBER_Pin, RESET);
 8000b40:	2200      	movs	r2, #0
 8000b42:	2140      	movs	r1, #64	; 0x40
 8000b44:	489f      	ldr	r0, [pc, #636]	; (8000dc4 <fsm_auto_man_run+0x528>)
 8000b46:	f000 fe8e 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, LED_RED_1_Pin, RESET);
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	2108      	movs	r1, #8
 8000b4e:	489e      	ldr	r0, [pc, #632]	; (8000dc8 <fsm_auto_man_run+0x52c>)
 8000b50:	f000 fe89 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, LED_GREEN_1_Pin, SET);
 8000b54:	2201      	movs	r2, #1
 8000b56:	2120      	movs	r1, #32
 8000b58:	489b      	ldr	r0, [pc, #620]	; (8000dc8 <fsm_auto_man_run+0x52c>)
 8000b5a:	f000 fe84 	bl	8001866 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, LED_AMBER_1_Pin, SET);
 8000b5e:	2201      	movs	r2, #1
 8000b60:	2110      	movs	r1, #16
 8000b62:	4899      	ldr	r0, [pc, #612]	; (8000dc8 <fsm_auto_man_run+0x52c>)
 8000b64:	f000 fe7f 	bl	8001866 <HAL_GPIO_WritePin>
			if (timer_flag[0] == 1) {
 8000b68:	4b98      	ldr	r3, [pc, #608]	; (8000dcc <fsm_auto_man_run+0x530>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	2b01      	cmp	r3, #1
 8000b6e:	d114      	bne.n	8000b9a <fsm_auto_man_run+0x2fe>
				status = RED_GREEN;
 8000b70:	4b97      	ldr	r3, [pc, #604]	; (8000dd0 <fsm_auto_man_run+0x534>)
 8000b72:	2201      	movs	r2, #1
 8000b74:	601a      	str	r2, [r3, #0]
				timer = red;
 8000b76:	4b97      	ldr	r3, [pc, #604]	; (8000dd4 <fsm_auto_man_run+0x538>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4a97      	ldr	r2, [pc, #604]	; (8000dd8 <fsm_auto_man_run+0x53c>)
 8000b7c:	6013      	str	r3, [r2, #0]
				timer1 = green;
 8000b7e:	4b97      	ldr	r3, [pc, #604]	; (8000ddc <fsm_auto_man_run+0x540>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	4a97      	ldr	r2, [pc, #604]	; (8000de0 <fsm_auto_man_run+0x544>)
 8000b84:	6013      	str	r3, [r2, #0]
				setTimer(0, timer1 * 1000);
 8000b86:	4b96      	ldr	r3, [pc, #600]	; (8000de0 <fsm_auto_man_run+0x544>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b8e:	fb02 f303 	mul.w	r3, r2, r3
 8000b92:	4619      	mov	r1, r3
 8000b94:	2000      	movs	r0, #0
 8000b96:	f000 fa63 	bl	8001060 <setTimer>
			}
			if (isButtonPressed(0) == 1) {
 8000b9a:	2000      	movs	r0, #0
 8000b9c:	f7ff fad6 	bl	800014c <isButtonPressed>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b01      	cmp	r3, #1
 8000ba4:	f040 8104 	bne.w	8000db0 <fsm_auto_man_run+0x514>
				clearAllLed();
 8000ba8:	f7ff fe52 	bl	8000850 <clearAllLed>
				status = MAN_RED;
 8000bac:	4b88      	ldr	r3, [pc, #544]	; (8000dd0 <fsm_auto_man_run+0x534>)
 8000bae:	220a      	movs	r2, #10
 8000bb0:	601a      	str	r2, [r3, #0]
				timer = red;
 8000bb2:	4b88      	ldr	r3, [pc, #544]	; (8000dd4 <fsm_auto_man_run+0x538>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4a88      	ldr	r2, [pc, #544]	; (8000dd8 <fsm_auto_man_run+0x53c>)
 8000bb8:	6013      	str	r3, [r2, #0]
				timer1 = 2;
 8000bba:	4b89      	ldr	r3, [pc, #548]	; (8000de0 <fsm_auto_man_run+0x544>)
 8000bbc:	2202      	movs	r2, #2
 8000bbe:	601a      	str	r2, [r3, #0]
				mode = 1 - mode;
 8000bc0:	4b88      	ldr	r3, [pc, #544]	; (8000de4 <fsm_auto_man_run+0x548>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	f1c3 0301 	rsb	r3, r3, #1
 8000bc8:	4a86      	ldr	r2, [pc, #536]	; (8000de4 <fsm_auto_man_run+0x548>)
 8000bca:	6013      	str	r3, [r2, #0]
				setTimer(0, 250);
 8000bcc:	21fa      	movs	r1, #250	; 0xfa
 8000bce:	2000      	movs	r0, #0
 8000bd0:	f000 fa46 	bl	8001060 <setTimer>
			}
			break;
 8000bd4:	e0ec      	b.n	8000db0 <fsm_auto_man_run+0x514>
		//TODO MANUAL
		case MAN_RED:
			if (timer_flag[0] == 1) {
 8000bd6:	4b7d      	ldr	r3, [pc, #500]	; (8000dcc <fsm_auto_man_run+0x530>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	2b01      	cmp	r3, #1
 8000bdc:	d10b      	bne.n	8000bf6 <fsm_auto_man_run+0x35a>
				HAL_GPIO_TogglePin(GPIOA, LED_RED_Pin);
 8000bde:	2120      	movs	r1, #32
 8000be0:	4878      	ldr	r0, [pc, #480]	; (8000dc4 <fsm_auto_man_run+0x528>)
 8000be2:	f000 fe58 	bl	8001896 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(GPIOB, LED_RED_1_Pin);
 8000be6:	2108      	movs	r1, #8
 8000be8:	4877      	ldr	r0, [pc, #476]	; (8000dc8 <fsm_auto_man_run+0x52c>)
 8000bea:	f000 fe54 	bl	8001896 <HAL_GPIO_TogglePin>
				setTimer(0, 250);
 8000bee:	21fa      	movs	r1, #250	; 0xfa
 8000bf0:	2000      	movs	r0, #0
 8000bf2:	f000 fa35 	bl	8001060 <setTimer>
			}
			if (isButtonPressed(0) == 1) {
 8000bf6:	2000      	movs	r0, #0
 8000bf8:	f7ff faa8 	bl	800014c <isButtonPressed>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b01      	cmp	r3, #1
 8000c00:	d10f      	bne.n	8000c22 <fsm_auto_man_run+0x386>
				clearAllLed();
 8000c02:	f7ff fe25 	bl	8000850 <clearAllLed>
				status = MAN_AMBER;
 8000c06:	4b72      	ldr	r3, [pc, #456]	; (8000dd0 <fsm_auto_man_run+0x534>)
 8000c08:	220c      	movs	r2, #12
 8000c0a:	601a      	str	r2, [r3, #0]
				timer = amber;
 8000c0c:	4b76      	ldr	r3, [pc, #472]	; (8000de8 <fsm_auto_man_run+0x54c>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a71      	ldr	r2, [pc, #452]	; (8000dd8 <fsm_auto_man_run+0x53c>)
 8000c12:	6013      	str	r3, [r2, #0]
				timer1 = 3;
 8000c14:	4b72      	ldr	r3, [pc, #456]	; (8000de0 <fsm_auto_man_run+0x544>)
 8000c16:	2203      	movs	r2, #3
 8000c18:	601a      	str	r2, [r3, #0]
				setTimer(0, 250);
 8000c1a:	21fa      	movs	r1, #250	; 0xfa
 8000c1c:	2000      	movs	r0, #0
 8000c1e:	f000 fa1f 	bl	8001060 <setTimer>
			}
			if (isButtonPressed(1) == 1) {
 8000c22:	2001      	movs	r0, #1
 8000c24:	f7ff fa92 	bl	800014c <isButtonPressed>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b01      	cmp	r3, #1
 8000c2c:	d10a      	bne.n	8000c44 <fsm_auto_man_run+0x3a8>
				timer = timer < 99 ? timer + 1 : 1;
 8000c2e:	4b6a      	ldr	r3, [pc, #424]	; (8000dd8 <fsm_auto_man_run+0x53c>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	2b62      	cmp	r3, #98	; 0x62
 8000c34:	dc03      	bgt.n	8000c3e <fsm_auto_man_run+0x3a2>
 8000c36:	4b68      	ldr	r3, [pc, #416]	; (8000dd8 <fsm_auto_man_run+0x53c>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	e000      	b.n	8000c40 <fsm_auto_man_run+0x3a4>
 8000c3e:	2301      	movs	r3, #1
 8000c40:	4a65      	ldr	r2, [pc, #404]	; (8000dd8 <fsm_auto_man_run+0x53c>)
 8000c42:	6013      	str	r3, [r2, #0]
			}
			if (isButtonPressed(2) == 1) {
 8000c44:	2002      	movs	r0, #2
 8000c46:	f7ff fa81 	bl	800014c <isButtonPressed>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b01      	cmp	r3, #1
 8000c4e:	f040 80b1 	bne.w	8000db4 <fsm_auto_man_run+0x518>
				red = timer;
 8000c52:	4b61      	ldr	r3, [pc, #388]	; (8000dd8 <fsm_auto_man_run+0x53c>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a5f      	ldr	r2, [pc, #380]	; (8000dd4 <fsm_auto_man_run+0x538>)
 8000c58:	6013      	str	r3, [r2, #0]
			}
			break;
 8000c5a:	e0ab      	b.n	8000db4 <fsm_auto_man_run+0x518>
		case MAN_AMBER:
			if (timer_flag[0] == 1) {
 8000c5c:	4b5b      	ldr	r3, [pc, #364]	; (8000dcc <fsm_auto_man_run+0x530>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2b01      	cmp	r3, #1
 8000c62:	d10b      	bne.n	8000c7c <fsm_auto_man_run+0x3e0>
				HAL_GPIO_TogglePin(GPIOA, LED_AMBER_Pin);
 8000c64:	2140      	movs	r1, #64	; 0x40
 8000c66:	4857      	ldr	r0, [pc, #348]	; (8000dc4 <fsm_auto_man_run+0x528>)
 8000c68:	f000 fe15 	bl	8001896 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(GPIOB, LED_AMBER_1_Pin);
 8000c6c:	2110      	movs	r1, #16
 8000c6e:	4856      	ldr	r0, [pc, #344]	; (8000dc8 <fsm_auto_man_run+0x52c>)
 8000c70:	f000 fe11 	bl	8001896 <HAL_GPIO_TogglePin>
				setTimer(0, 250);
 8000c74:	21fa      	movs	r1, #250	; 0xfa
 8000c76:	2000      	movs	r0, #0
 8000c78:	f000 f9f2 	bl	8001060 <setTimer>
			}
			if (isButtonPressed(0) == 1) {
 8000c7c:	2000      	movs	r0, #0
 8000c7e:	f7ff fa65 	bl	800014c <isButtonPressed>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	d10f      	bne.n	8000ca8 <fsm_auto_man_run+0x40c>
				clearAllLed();
 8000c88:	f7ff fde2 	bl	8000850 <clearAllLed>
				status = MAN_GREEN;
 8000c8c:	4b50      	ldr	r3, [pc, #320]	; (8000dd0 <fsm_auto_man_run+0x534>)
 8000c8e:	220b      	movs	r2, #11
 8000c90:	601a      	str	r2, [r3, #0]
				timer = green;
 8000c92:	4b52      	ldr	r3, [pc, #328]	; (8000ddc <fsm_auto_man_run+0x540>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	4a50      	ldr	r2, [pc, #320]	; (8000dd8 <fsm_auto_man_run+0x53c>)
 8000c98:	6013      	str	r3, [r2, #0]
				timer1 = 4;
 8000c9a:	4b51      	ldr	r3, [pc, #324]	; (8000de0 <fsm_auto_man_run+0x544>)
 8000c9c:	2204      	movs	r2, #4
 8000c9e:	601a      	str	r2, [r3, #0]
				setTimer(0, 250);
 8000ca0:	21fa      	movs	r1, #250	; 0xfa
 8000ca2:	2000      	movs	r0, #0
 8000ca4:	f000 f9dc 	bl	8001060 <setTimer>
			}
			if (isButtonPressed(1) == 1) {
 8000ca8:	2001      	movs	r0, #1
 8000caa:	f7ff fa4f 	bl	800014c <isButtonPressed>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	d10a      	bne.n	8000cca <fsm_auto_man_run+0x42e>
				timer = timer < 99 ? timer + 1 : 1;
 8000cb4:	4b48      	ldr	r3, [pc, #288]	; (8000dd8 <fsm_auto_man_run+0x53c>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	2b62      	cmp	r3, #98	; 0x62
 8000cba:	dc03      	bgt.n	8000cc4 <fsm_auto_man_run+0x428>
 8000cbc:	4b46      	ldr	r3, [pc, #280]	; (8000dd8 <fsm_auto_man_run+0x53c>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	3301      	adds	r3, #1
 8000cc2:	e000      	b.n	8000cc6 <fsm_auto_man_run+0x42a>
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	4a44      	ldr	r2, [pc, #272]	; (8000dd8 <fsm_auto_man_run+0x53c>)
 8000cc8:	6013      	str	r3, [r2, #0]
			}
			if (isButtonPressed(2) == 1) {
 8000cca:	2002      	movs	r0, #2
 8000ccc:	f7ff fa3e 	bl	800014c <isButtonPressed>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b01      	cmp	r3, #1
 8000cd4:	d170      	bne.n	8000db8 <fsm_auto_man_run+0x51c>
				amber = timer;
 8000cd6:	4b40      	ldr	r3, [pc, #256]	; (8000dd8 <fsm_auto_man_run+0x53c>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	4a43      	ldr	r2, [pc, #268]	; (8000de8 <fsm_auto_man_run+0x54c>)
 8000cdc:	6013      	str	r3, [r2, #0]
			}
			break;
 8000cde:	e06b      	b.n	8000db8 <fsm_auto_man_run+0x51c>
		case MAN_GREEN:
			if (timer_flag[0] == 1) {
 8000ce0:	4b3a      	ldr	r3, [pc, #232]	; (8000dcc <fsm_auto_man_run+0x530>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d10b      	bne.n	8000d00 <fsm_auto_man_run+0x464>
				HAL_GPIO_TogglePin(GPIOA, LED_GREEN_Pin);
 8000ce8:	2180      	movs	r1, #128	; 0x80
 8000cea:	4836      	ldr	r0, [pc, #216]	; (8000dc4 <fsm_auto_man_run+0x528>)
 8000cec:	f000 fdd3 	bl	8001896 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(GPIOB, LED_GREEN_1_Pin);
 8000cf0:	2120      	movs	r1, #32
 8000cf2:	4835      	ldr	r0, [pc, #212]	; (8000dc8 <fsm_auto_man_run+0x52c>)
 8000cf4:	f000 fdcf 	bl	8001896 <HAL_GPIO_TogglePin>
				setTimer(0, 250);
 8000cf8:	21fa      	movs	r1, #250	; 0xfa
 8000cfa:	2000      	movs	r0, #0
 8000cfc:	f000 f9b0 	bl	8001060 <setTimer>
			}
			if (isButtonPressed(0) == 1) {
 8000d00:	2000      	movs	r0, #0
 8000d02:	f7ff fa23 	bl	800014c <isButtonPressed>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b01      	cmp	r3, #1
 8000d0a:	d12d      	bne.n	8000d68 <fsm_auto_man_run+0x4cc>
				if (red == amber + green) {
 8000d0c:	4b36      	ldr	r3, [pc, #216]	; (8000de8 <fsm_auto_man_run+0x54c>)
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	4b32      	ldr	r3, [pc, #200]	; (8000ddc <fsm_auto_man_run+0x540>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	441a      	add	r2, r3
 8000d16:	4b2f      	ldr	r3, [pc, #188]	; (8000dd4 <fsm_auto_man_run+0x538>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	429a      	cmp	r2, r3
 8000d1c:	d114      	bne.n	8000d48 <fsm_auto_man_run+0x4ac>
					mode = 1 - mode;
 8000d1e:	4b31      	ldr	r3, [pc, #196]	; (8000de4 <fsm_auto_man_run+0x548>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f1c3 0301 	rsb	r3, r3, #1
 8000d26:	4a2f      	ldr	r2, [pc, #188]	; (8000de4 <fsm_auto_man_run+0x548>)
 8000d28:	6013      	str	r3, [r2, #0]
					status = INIT;
 8000d2a:	4b29      	ldr	r3, [pc, #164]	; (8000dd0 <fsm_auto_man_run+0x534>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	601a      	str	r2, [r3, #0]
					index_led = 0;
 8000d30:	4b2e      	ldr	r3, [pc, #184]	; (8000dec <fsm_auto_man_run+0x550>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	601a      	str	r2, [r3, #0]
					setTimer(1, 10);
 8000d36:	210a      	movs	r1, #10
 8000d38:	2001      	movs	r0, #1
 8000d3a:	f000 f991 	bl	8001060 <setTimer>
					setTimer(2, 20);
 8000d3e:	2114      	movs	r1, #20
 8000d40:	2002      	movs	r0, #2
 8000d42:	f000 f98d 	bl	8001060 <setTimer>
 8000d46:	e00f      	b.n	8000d68 <fsm_auto_man_run+0x4cc>
				}
				else {
					clearAllLed();
 8000d48:	f7ff fd82 	bl	8000850 <clearAllLed>
					status = MAN_RED;
 8000d4c:	4b20      	ldr	r3, [pc, #128]	; (8000dd0 <fsm_auto_man_run+0x534>)
 8000d4e:	220a      	movs	r2, #10
 8000d50:	601a      	str	r2, [r3, #0]
					timer = red;
 8000d52:	4b20      	ldr	r3, [pc, #128]	; (8000dd4 <fsm_auto_man_run+0x538>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a20      	ldr	r2, [pc, #128]	; (8000dd8 <fsm_auto_man_run+0x53c>)
 8000d58:	6013      	str	r3, [r2, #0]
					timer1 = 2;
 8000d5a:	4b21      	ldr	r3, [pc, #132]	; (8000de0 <fsm_auto_man_run+0x544>)
 8000d5c:	2202      	movs	r2, #2
 8000d5e:	601a      	str	r2, [r3, #0]
					setTimer(0, 250);
 8000d60:	21fa      	movs	r1, #250	; 0xfa
 8000d62:	2000      	movs	r0, #0
 8000d64:	f000 f97c 	bl	8001060 <setTimer>
				}
			}
			if (isButtonPressed(1) == 1) {
 8000d68:	2001      	movs	r0, #1
 8000d6a:	f7ff f9ef 	bl	800014c <isButtonPressed>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d10a      	bne.n	8000d8a <fsm_auto_man_run+0x4ee>
				timer = timer < 99 ? timer + 1 : 1;
 8000d74:	4b18      	ldr	r3, [pc, #96]	; (8000dd8 <fsm_auto_man_run+0x53c>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	2b62      	cmp	r3, #98	; 0x62
 8000d7a:	dc03      	bgt.n	8000d84 <fsm_auto_man_run+0x4e8>
 8000d7c:	4b16      	ldr	r3, [pc, #88]	; (8000dd8 <fsm_auto_man_run+0x53c>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	3301      	adds	r3, #1
 8000d82:	e000      	b.n	8000d86 <fsm_auto_man_run+0x4ea>
 8000d84:	2301      	movs	r3, #1
 8000d86:	4a14      	ldr	r2, [pc, #80]	; (8000dd8 <fsm_auto_man_run+0x53c>)
 8000d88:	6013      	str	r3, [r2, #0]
			}
			if (isButtonPressed(2) == 1) {
 8000d8a:	2002      	movs	r0, #2
 8000d8c:	f7ff f9de 	bl	800014c <isButtonPressed>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d112      	bne.n	8000dbc <fsm_auto_man_run+0x520>
				green = timer;
 8000d96:	4b10      	ldr	r3, [pc, #64]	; (8000dd8 <fsm_auto_man_run+0x53c>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4a10      	ldr	r2, [pc, #64]	; (8000ddc <fsm_auto_man_run+0x540>)
 8000d9c:	6013      	str	r3, [r2, #0]
			}
			break;
 8000d9e:	e00d      	b.n	8000dbc <fsm_auto_man_run+0x520>
		default:
			break;
 8000da0:	bf00      	nop
 8000da2:	e00c      	b.n	8000dbe <fsm_auto_man_run+0x522>
			break;
 8000da4:	bf00      	nop
 8000da6:	e00a      	b.n	8000dbe <fsm_auto_man_run+0x522>
			break;
 8000da8:	bf00      	nop
 8000daa:	e008      	b.n	8000dbe <fsm_auto_man_run+0x522>
			break;
 8000dac:	bf00      	nop
 8000dae:	e006      	b.n	8000dbe <fsm_auto_man_run+0x522>
			break;
 8000db0:	bf00      	nop
 8000db2:	e004      	b.n	8000dbe <fsm_auto_man_run+0x522>
			break;
 8000db4:	bf00      	nop
 8000db6:	e002      	b.n	8000dbe <fsm_auto_man_run+0x522>
			break;
 8000db8:	bf00      	nop
 8000dba:	e000      	b.n	8000dbe <fsm_auto_man_run+0x522>
			break;
 8000dbc:	bf00      	nop
	}
}
 8000dbe:	bf00      	nop
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	40010800 	.word	0x40010800
 8000dc8:	40010c00 	.word	0x40010c00
 8000dcc:	200000c4 	.word	0x200000c4
 8000dd0:	200000a8 	.word	0x200000a8
 8000dd4:	20000050 	.word	0x20000050
 8000dd8:	200000ac 	.word	0x200000ac
 8000ddc:	20000058 	.word	0x20000058
 8000de0:	200000b0 	.word	0x200000b0
 8000de4:	2000005c 	.word	0x2000005c
 8000de8:	20000054 	.word	0x20000054
 8000dec:	200000b4 	.word	0x200000b4

08000df0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000df4:	f000 fa36 	bl	8001264 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000df8:	f000 f81c 	bl	8000e34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dfc:	f000 f8a2 	bl	8000f44 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000e00:	f000 f854 	bl	8000eac <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000e04:	4809      	ldr	r0, [pc, #36]	; (8000e2c <main+0x3c>)
 8000e06:	f001 f98b 	bl	8002120 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status = INIT;
 8000e0a:	4b09      	ldr	r3, [pc, #36]	; (8000e30 <main+0x40>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	601a      	str	r2, [r3, #0]
  setTimer(1, 10);
 8000e10:	210a      	movs	r1, #10
 8000e12:	2001      	movs	r0, #1
 8000e14:	f000 f924 	bl	8001060 <setTimer>
  setTimer(2, 10);
 8000e18:	210a      	movs	r1, #10
 8000e1a:	2002      	movs	r0, #2
 8000e1c:	f000 f920 	bl	8001060 <setTimer>
  while (1)
  {
	  fsm_auto_man_run();
 8000e20:	f7ff fd3c 	bl	800089c <fsm_auto_man_run>
	  display_7seg_run();
 8000e24:	f7ff fcdc 	bl	80007e0 <display_7seg_run>
	  fsm_auto_man_run();
 8000e28:	e7fa      	b.n	8000e20 <main+0x30>
 8000e2a:	bf00      	nop
 8000e2c:	200000d0 	.word	0x200000d0
 8000e30:	200000a8 	.word	0x200000a8

08000e34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b090      	sub	sp, #64	; 0x40
 8000e38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e3a:	f107 0318 	add.w	r3, r7, #24
 8000e3e:	2228      	movs	r2, #40	; 0x28
 8000e40:	2100      	movs	r1, #0
 8000e42:	4618      	mov	r0, r3
 8000e44:	f001 fd1c 	bl	8002880 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e48:	1d3b      	adds	r3, r7, #4
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	605a      	str	r2, [r3, #4]
 8000e50:	609a      	str	r2, [r3, #8]
 8000e52:	60da      	str	r2, [r3, #12]
 8000e54:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e56:	2302      	movs	r3, #2
 8000e58:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e5e:	2310      	movs	r3, #16
 8000e60:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e62:	2300      	movs	r3, #0
 8000e64:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e66:	f107 0318 	add.w	r3, r7, #24
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f000 fd2c 	bl	80018c8 <HAL_RCC_OscConfig>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d001      	beq.n	8000e7a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000e76:	f000 f8ed 	bl	8001054 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e7a:	230f      	movs	r3, #15
 8000e7c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e82:	2300      	movs	r3, #0
 8000e84:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e86:	2300      	movs	r3, #0
 8000e88:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e8e:	1d3b      	adds	r3, r7, #4
 8000e90:	2100      	movs	r1, #0
 8000e92:	4618      	mov	r0, r3
 8000e94:	f000 ff98 	bl	8001dc8 <HAL_RCC_ClockConfig>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000e9e:	f000 f8d9 	bl	8001054 <Error_Handler>
  }
}
 8000ea2:	bf00      	nop
 8000ea4:	3740      	adds	r7, #64	; 0x40
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
	...

08000eac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b086      	sub	sp, #24
 8000eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000eb2:	f107 0308 	add.w	r3, r7, #8
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	601a      	str	r2, [r3, #0]
 8000eba:	605a      	str	r2, [r3, #4]
 8000ebc:	609a      	str	r2, [r3, #8]
 8000ebe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ec0:	463b      	mov	r3, r7
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	601a      	str	r2, [r3, #0]
 8000ec6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ec8:	4b1d      	ldr	r3, [pc, #116]	; (8000f40 <MX_TIM2_Init+0x94>)
 8000eca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ece:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000ed0:	4b1b      	ldr	r3, [pc, #108]	; (8000f40 <MX_TIM2_Init+0x94>)
 8000ed2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000ed6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ed8:	4b19      	ldr	r3, [pc, #100]	; (8000f40 <MX_TIM2_Init+0x94>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000ede:	4b18      	ldr	r3, [pc, #96]	; (8000f40 <MX_TIM2_Init+0x94>)
 8000ee0:	2209      	movs	r2, #9
 8000ee2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ee4:	4b16      	ldr	r3, [pc, #88]	; (8000f40 <MX_TIM2_Init+0x94>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000eea:	4b15      	ldr	r3, [pc, #84]	; (8000f40 <MX_TIM2_Init+0x94>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ef0:	4813      	ldr	r0, [pc, #76]	; (8000f40 <MX_TIM2_Init+0x94>)
 8000ef2:	f001 f8c5 	bl	8002080 <HAL_TIM_Base_Init>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000efc:	f000 f8aa 	bl	8001054 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f04:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f06:	f107 0308 	add.w	r3, r7, #8
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	480c      	ldr	r0, [pc, #48]	; (8000f40 <MX_TIM2_Init+0x94>)
 8000f0e:	f001 fa43 	bl	8002398 <HAL_TIM_ConfigClockSource>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000f18:	f000 f89c 	bl	8001054 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f20:	2300      	movs	r3, #0
 8000f22:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f24:	463b      	mov	r3, r7
 8000f26:	4619      	mov	r1, r3
 8000f28:	4805      	ldr	r0, [pc, #20]	; (8000f40 <MX_TIM2_Init+0x94>)
 8000f2a:	f001 fc1b 	bl	8002764 <HAL_TIMEx_MasterConfigSynchronization>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000f34:	f000 f88e 	bl	8001054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f38:	bf00      	nop
 8000f3a:	3718      	adds	r7, #24
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	200000d0 	.word	0x200000d0

08000f44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b088      	sub	sp, #32
 8000f48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f4a:	f107 0310 	add.w	r3, r7, #16
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	605a      	str	r2, [r3, #4]
 8000f54:	609a      	str	r2, [r3, #8]
 8000f56:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f58:	4b34      	ldr	r3, [pc, #208]	; (800102c <MX_GPIO_Init+0xe8>)
 8000f5a:	699b      	ldr	r3, [r3, #24]
 8000f5c:	4a33      	ldr	r2, [pc, #204]	; (800102c <MX_GPIO_Init+0xe8>)
 8000f5e:	f043 0310 	orr.w	r3, r3, #16
 8000f62:	6193      	str	r3, [r2, #24]
 8000f64:	4b31      	ldr	r3, [pc, #196]	; (800102c <MX_GPIO_Init+0xe8>)
 8000f66:	699b      	ldr	r3, [r3, #24]
 8000f68:	f003 0310 	and.w	r3, r3, #16
 8000f6c:	60fb      	str	r3, [r7, #12]
 8000f6e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f70:	4b2e      	ldr	r3, [pc, #184]	; (800102c <MX_GPIO_Init+0xe8>)
 8000f72:	699b      	ldr	r3, [r3, #24]
 8000f74:	4a2d      	ldr	r2, [pc, #180]	; (800102c <MX_GPIO_Init+0xe8>)
 8000f76:	f043 0304 	orr.w	r3, r3, #4
 8000f7a:	6193      	str	r3, [r2, #24]
 8000f7c:	4b2b      	ldr	r3, [pc, #172]	; (800102c <MX_GPIO_Init+0xe8>)
 8000f7e:	699b      	ldr	r3, [r3, #24]
 8000f80:	f003 0304 	and.w	r3, r3, #4
 8000f84:	60bb      	str	r3, [r7, #8]
 8000f86:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f88:	4b28      	ldr	r3, [pc, #160]	; (800102c <MX_GPIO_Init+0xe8>)
 8000f8a:	699b      	ldr	r3, [r3, #24]
 8000f8c:	4a27      	ldr	r2, [pc, #156]	; (800102c <MX_GPIO_Init+0xe8>)
 8000f8e:	f043 0308 	orr.w	r3, r3, #8
 8000f92:	6193      	str	r3, [r2, #24]
 8000f94:	4b25      	ldr	r3, [pc, #148]	; (800102c <MX_GPIO_Init+0xe8>)
 8000f96:	699b      	ldr	r3, [r3, #24]
 8000f98:	f003 0308 	and.w	r3, r3, #8
 8000f9c:	607b      	str	r3, [r7, #4]
 8000f9e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN_0_Pin|EN_1_Pin|EN_2_Pin|EN_3_Pin
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f647 71ef 	movw	r1, #32751	; 0x7fef
 8000fa6:	4822      	ldr	r0, [pc, #136]	; (8001030 <MX_GPIO_Init+0xec>)
 8000fa8:	f000 fc5d 	bl	8001866 <HAL_GPIO_WritePin>
                          |LED_RED_Pin|LED_AMBER_Pin|LED_GREEN_Pin|SEG_0_Pin
                          |SEG_1_Pin|SEG_2_Pin|SEG_3_Pin|SEG_4_Pin
                          |SEG_5_Pin|SEG_6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_RED_1_Pin|LED_AMBER_1_Pin|LED_GREEN_1_Pin, GPIO_PIN_RESET);
 8000fac:	2200      	movs	r2, #0
 8000fae:	2138      	movs	r1, #56	; 0x38
 8000fb0:	4820      	ldr	r0, [pc, #128]	; (8001034 <MX_GPIO_Init+0xf0>)
 8000fb2:	f000 fc58 	bl	8001866 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8000fb6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000fba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000fc4:	f107 0310 	add.w	r3, r7, #16
 8000fc8:	4619      	mov	r1, r3
 8000fca:	481b      	ldr	r0, [pc, #108]	; (8001038 <MX_GPIO_Init+0xf4>)
 8000fcc:	f000 faba 	bl	8001544 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN_0_Pin EN_1_Pin EN_2_Pin EN_3_Pin
                           LED_RED_Pin LED_AMBER_Pin LED_GREEN_Pin SEG_0_Pin
                           SEG_1_Pin SEG_2_Pin SEG_3_Pin SEG_4_Pin
                           SEG_5_Pin SEG_6_Pin */
  GPIO_InitStruct.Pin = EN_0_Pin|EN_1_Pin|EN_2_Pin|EN_3_Pin
 8000fd0:	f647 73ef 	movw	r3, #32751	; 0x7fef
 8000fd4:	613b      	str	r3, [r7, #16]
                          |LED_RED_Pin|LED_AMBER_Pin|LED_GREEN_Pin|SEG_0_Pin
                          |SEG_1_Pin|SEG_2_Pin|SEG_3_Pin|SEG_4_Pin
                          |SEG_5_Pin|SEG_6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe2:	f107 0310 	add.w	r3, r7, #16
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4811      	ldr	r0, [pc, #68]	; (8001030 <MX_GPIO_Init+0xec>)
 8000fea:	f000 faab 	bl	8001544 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ffa:	f107 0310 	add.w	r3, r7, #16
 8000ffe:	4619      	mov	r1, r3
 8001000:	480c      	ldr	r0, [pc, #48]	; (8001034 <MX_GPIO_Init+0xf0>)
 8001002:	f000 fa9f 	bl	8001544 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_1_Pin LED_AMBER_1_Pin LED_GREEN_1_Pin */
  GPIO_InitStruct.Pin = LED_RED_1_Pin|LED_AMBER_1_Pin|LED_GREEN_1_Pin;
 8001006:	2338      	movs	r3, #56	; 0x38
 8001008:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800100a:	2301      	movs	r3, #1
 800100c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001012:	2302      	movs	r3, #2
 8001014:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001016:	f107 0310 	add.w	r3, r7, #16
 800101a:	4619      	mov	r1, r3
 800101c:	4805      	ldr	r0, [pc, #20]	; (8001034 <MX_GPIO_Init+0xf0>)
 800101e:	f000 fa91 	bl	8001544 <HAL_GPIO_Init>

}
 8001022:	bf00      	nop
 8001024:	3720      	adds	r7, #32
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	40021000 	.word	0x40021000
 8001030:	40010800 	.word	0x40010800
 8001034:	40010c00 	.word	0x40010c00
 8001038:	40011000 	.word	0x40011000

0800103c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
	timerRun();
 8001044:	f000 f82a 	bl	800109c <timerRun>
	getKeyInput();
 8001048:	f7ff f89a 	bl	8000180 <getKeyInput>
}
 800104c:	bf00      	nop
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}

08001054 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001058:	b672      	cpsid	i
}
 800105a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800105c:	e7fe      	b.n	800105c <Error_Handler+0x8>
	...

08001060 <setTimer>:

int timer_counter[3] = {0};
int timer_flag[3] = {0};
int TIMER_CYCLE = 10;

void setTimer(int idx, int duration) {
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	6039      	str	r1, [r7, #0]
	timer_counter[idx] = duration / TIMER_CYCLE;
 800106a:	4b09      	ldr	r3, [pc, #36]	; (8001090 <setTimer+0x30>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	683a      	ldr	r2, [r7, #0]
 8001070:	fb92 f2f3 	sdiv	r2, r2, r3
 8001074:	4907      	ldr	r1, [pc, #28]	; (8001094 <setTimer+0x34>)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[idx] = 0;
 800107c:	4a06      	ldr	r2, [pc, #24]	; (8001098 <setTimer+0x38>)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2100      	movs	r1, #0
 8001082:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001086:	bf00      	nop
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	bc80      	pop	{r7}
 800108e:	4770      	bx	lr
 8001090:	20000060 	.word	0x20000060
 8001094:	200000b8 	.word	0x200000b8
 8001098:	200000c4 	.word	0x200000c4

0800109c <timerRun>:

void timerRun() {
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
	for (int i = 0; i < 3; i++) {
 80010a2:	2300      	movs	r3, #0
 80010a4:	607b      	str	r3, [r7, #4]
 80010a6:	e01c      	b.n	80010e2 <timerRun+0x46>
		if (timer_counter[i] > 0) {
 80010a8:	4a12      	ldr	r2, [pc, #72]	; (80010f4 <timerRun+0x58>)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	dd13      	ble.n	80010dc <timerRun+0x40>
			timer_counter[i]--;
 80010b4:	4a0f      	ldr	r2, [pc, #60]	; (80010f4 <timerRun+0x58>)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010bc:	1e5a      	subs	r2, r3, #1
 80010be:	490d      	ldr	r1, [pc, #52]	; (80010f4 <timerRun+0x58>)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] == 0) timer_flag[i] = 1;
 80010c6:	4a0b      	ldr	r2, [pc, #44]	; (80010f4 <timerRun+0x58>)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d104      	bne.n	80010dc <timerRun+0x40>
 80010d2:	4a09      	ldr	r2, [pc, #36]	; (80010f8 <timerRun+0x5c>)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2101      	movs	r1, #1
 80010d8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 3; i++) {
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	3301      	adds	r3, #1
 80010e0:	607b      	str	r3, [r7, #4]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2b02      	cmp	r3, #2
 80010e6:	dddf      	ble.n	80010a8 <timerRun+0xc>
		}
	}
}
 80010e8:	bf00      	nop
 80010ea:	bf00      	nop
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bc80      	pop	{r7}
 80010f2:	4770      	bx	lr
 80010f4:	200000b8 	.word	0x200000b8
 80010f8:	200000c4 	.word	0x200000c4

080010fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b085      	sub	sp, #20
 8001100:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001102:	4b15      	ldr	r3, [pc, #84]	; (8001158 <HAL_MspInit+0x5c>)
 8001104:	699b      	ldr	r3, [r3, #24]
 8001106:	4a14      	ldr	r2, [pc, #80]	; (8001158 <HAL_MspInit+0x5c>)
 8001108:	f043 0301 	orr.w	r3, r3, #1
 800110c:	6193      	str	r3, [r2, #24]
 800110e:	4b12      	ldr	r3, [pc, #72]	; (8001158 <HAL_MspInit+0x5c>)
 8001110:	699b      	ldr	r3, [r3, #24]
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	60bb      	str	r3, [r7, #8]
 8001118:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800111a:	4b0f      	ldr	r3, [pc, #60]	; (8001158 <HAL_MspInit+0x5c>)
 800111c:	69db      	ldr	r3, [r3, #28]
 800111e:	4a0e      	ldr	r2, [pc, #56]	; (8001158 <HAL_MspInit+0x5c>)
 8001120:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001124:	61d3      	str	r3, [r2, #28]
 8001126:	4b0c      	ldr	r3, [pc, #48]	; (8001158 <HAL_MspInit+0x5c>)
 8001128:	69db      	ldr	r3, [r3, #28]
 800112a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800112e:	607b      	str	r3, [r7, #4]
 8001130:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001132:	4b0a      	ldr	r3, [pc, #40]	; (800115c <HAL_MspInit+0x60>)
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	60fb      	str	r3, [r7, #12]
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	4a04      	ldr	r2, [pc, #16]	; (800115c <HAL_MspInit+0x60>)
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800114e:	bf00      	nop
 8001150:	3714      	adds	r7, #20
 8001152:	46bd      	mov	sp, r7
 8001154:	bc80      	pop	{r7}
 8001156:	4770      	bx	lr
 8001158:	40021000 	.word	0x40021000
 800115c:	40010000 	.word	0x40010000

08001160 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001170:	d113      	bne.n	800119a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001172:	4b0c      	ldr	r3, [pc, #48]	; (80011a4 <HAL_TIM_Base_MspInit+0x44>)
 8001174:	69db      	ldr	r3, [r3, #28]
 8001176:	4a0b      	ldr	r2, [pc, #44]	; (80011a4 <HAL_TIM_Base_MspInit+0x44>)
 8001178:	f043 0301 	orr.w	r3, r3, #1
 800117c:	61d3      	str	r3, [r2, #28]
 800117e:	4b09      	ldr	r3, [pc, #36]	; (80011a4 <HAL_TIM_Base_MspInit+0x44>)
 8001180:	69db      	ldr	r3, [r3, #28]
 8001182:	f003 0301 	and.w	r3, r3, #1
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800118a:	2200      	movs	r2, #0
 800118c:	2100      	movs	r1, #0
 800118e:	201c      	movs	r0, #28
 8001190:	f000 f9a1 	bl	80014d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001194:	201c      	movs	r0, #28
 8001196:	f000 f9ba 	bl	800150e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800119a:	bf00      	nop
 800119c:	3710      	adds	r7, #16
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40021000 	.word	0x40021000

080011a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011ac:	e7fe      	b.n	80011ac <NMI_Handler+0x4>

080011ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011ae:	b480      	push	{r7}
 80011b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011b2:	e7fe      	b.n	80011b2 <HardFault_Handler+0x4>

080011b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011b8:	e7fe      	b.n	80011b8 <MemManage_Handler+0x4>

080011ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011ba:	b480      	push	{r7}
 80011bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011be:	e7fe      	b.n	80011be <BusFault_Handler+0x4>

080011c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011c4:	e7fe      	b.n	80011c4 <UsageFault_Handler+0x4>

080011c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011c6:	b480      	push	{r7}
 80011c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011ca:	bf00      	nop
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bc80      	pop	{r7}
 80011d0:	4770      	bx	lr

080011d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011d2:	b480      	push	{r7}
 80011d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011d6:	bf00      	nop
 80011d8:	46bd      	mov	sp, r7
 80011da:	bc80      	pop	{r7}
 80011dc:	4770      	bx	lr

080011de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011de:	b480      	push	{r7}
 80011e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011e2:	bf00      	nop
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bc80      	pop	{r7}
 80011e8:	4770      	bx	lr

080011ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011ee:	f000 f87f 	bl	80012f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}
	...

080011f8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80011fc:	4802      	ldr	r0, [pc, #8]	; (8001208 <TIM2_IRQHandler+0x10>)
 80011fe:	f000 ffdb 	bl	80021b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001202:	bf00      	nop
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	200000d0 	.word	0x200000d0

0800120c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001210:	bf00      	nop
 8001212:	46bd      	mov	sp, r7
 8001214:	bc80      	pop	{r7}
 8001216:	4770      	bx	lr

08001218 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001218:	f7ff fff8 	bl	800120c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800121c:	480b      	ldr	r0, [pc, #44]	; (800124c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800121e:	490c      	ldr	r1, [pc, #48]	; (8001250 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001220:	4a0c      	ldr	r2, [pc, #48]	; (8001254 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001222:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001224:	e002      	b.n	800122c <LoopCopyDataInit>

08001226 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001226:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001228:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800122a:	3304      	adds	r3, #4

0800122c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800122c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800122e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001230:	d3f9      	bcc.n	8001226 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001232:	4a09      	ldr	r2, [pc, #36]	; (8001258 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001234:	4c09      	ldr	r4, [pc, #36]	; (800125c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001236:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001238:	e001      	b.n	800123e <LoopFillZerobss>

0800123a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800123a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800123c:	3204      	adds	r2, #4

0800123e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800123e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001240:	d3fb      	bcc.n	800123a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001242:	f001 faf9 	bl	8002838 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001246:	f7ff fdd3 	bl	8000df0 <main>
  bx lr
 800124a:	4770      	bx	lr
  ldr r0, =_sdata
 800124c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001250:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001254:	080028d4 	.word	0x080028d4
  ldr r2, =_sbss
 8001258:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800125c:	2000011c 	.word	0x2000011c

08001260 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001260:	e7fe      	b.n	8001260 <ADC1_2_IRQHandler>
	...

08001264 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001268:	4b08      	ldr	r3, [pc, #32]	; (800128c <HAL_Init+0x28>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a07      	ldr	r2, [pc, #28]	; (800128c <HAL_Init+0x28>)
 800126e:	f043 0310 	orr.w	r3, r3, #16
 8001272:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001274:	2003      	movs	r0, #3
 8001276:	f000 f923 	bl	80014c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800127a:	200f      	movs	r0, #15
 800127c:	f000 f808 	bl	8001290 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001280:	f7ff ff3c 	bl	80010fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	40022000 	.word	0x40022000

08001290 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001298:	4b12      	ldr	r3, [pc, #72]	; (80012e4 <HAL_InitTick+0x54>)
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	4b12      	ldr	r3, [pc, #72]	; (80012e8 <HAL_InitTick+0x58>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	4619      	mov	r1, r3
 80012a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80012aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ae:	4618      	mov	r0, r3
 80012b0:	f000 f93b 	bl	800152a <HAL_SYSTICK_Config>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e00e      	b.n	80012dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2b0f      	cmp	r3, #15
 80012c2:	d80a      	bhi.n	80012da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012c4:	2200      	movs	r2, #0
 80012c6:	6879      	ldr	r1, [r7, #4]
 80012c8:	f04f 30ff 	mov.w	r0, #4294967295
 80012cc:	f000 f903 	bl	80014d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012d0:	4a06      	ldr	r2, [pc, #24]	; (80012ec <HAL_InitTick+0x5c>)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012d6:	2300      	movs	r3, #0
 80012d8:	e000      	b.n	80012dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012da:	2301      	movs	r3, #1
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3708      	adds	r7, #8
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	20000064 	.word	0x20000064
 80012e8:	2000006c 	.word	0x2000006c
 80012ec:	20000068 	.word	0x20000068

080012f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012f4:	4b05      	ldr	r3, [pc, #20]	; (800130c <HAL_IncTick+0x1c>)
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	461a      	mov	r2, r3
 80012fa:	4b05      	ldr	r3, [pc, #20]	; (8001310 <HAL_IncTick+0x20>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4413      	add	r3, r2
 8001300:	4a03      	ldr	r2, [pc, #12]	; (8001310 <HAL_IncTick+0x20>)
 8001302:	6013      	str	r3, [r2, #0]
}
 8001304:	bf00      	nop
 8001306:	46bd      	mov	sp, r7
 8001308:	bc80      	pop	{r7}
 800130a:	4770      	bx	lr
 800130c:	2000006c 	.word	0x2000006c
 8001310:	20000118 	.word	0x20000118

08001314 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  return uwTick;
 8001318:	4b02      	ldr	r3, [pc, #8]	; (8001324 <HAL_GetTick+0x10>)
 800131a:	681b      	ldr	r3, [r3, #0]
}
 800131c:	4618      	mov	r0, r3
 800131e:	46bd      	mov	sp, r7
 8001320:	bc80      	pop	{r7}
 8001322:	4770      	bx	lr
 8001324:	20000118 	.word	0x20000118

08001328 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001328:	b480      	push	{r7}
 800132a:	b085      	sub	sp, #20
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	f003 0307 	and.w	r3, r3, #7
 8001336:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001338:	4b0c      	ldr	r3, [pc, #48]	; (800136c <__NVIC_SetPriorityGrouping+0x44>)
 800133a:	68db      	ldr	r3, [r3, #12]
 800133c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800133e:	68ba      	ldr	r2, [r7, #8]
 8001340:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001344:	4013      	ands	r3, r2
 8001346:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001350:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001354:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001358:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800135a:	4a04      	ldr	r2, [pc, #16]	; (800136c <__NVIC_SetPriorityGrouping+0x44>)
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	60d3      	str	r3, [r2, #12]
}
 8001360:	bf00      	nop
 8001362:	3714      	adds	r7, #20
 8001364:	46bd      	mov	sp, r7
 8001366:	bc80      	pop	{r7}
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	e000ed00 	.word	0xe000ed00

08001370 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001374:	4b04      	ldr	r3, [pc, #16]	; (8001388 <__NVIC_GetPriorityGrouping+0x18>)
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	0a1b      	lsrs	r3, r3, #8
 800137a:	f003 0307 	and.w	r3, r3, #7
}
 800137e:	4618      	mov	r0, r3
 8001380:	46bd      	mov	sp, r7
 8001382:	bc80      	pop	{r7}
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	e000ed00 	.word	0xe000ed00

0800138c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	4603      	mov	r3, r0
 8001394:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800139a:	2b00      	cmp	r3, #0
 800139c:	db0b      	blt.n	80013b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	f003 021f 	and.w	r2, r3, #31
 80013a4:	4906      	ldr	r1, [pc, #24]	; (80013c0 <__NVIC_EnableIRQ+0x34>)
 80013a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013aa:	095b      	lsrs	r3, r3, #5
 80013ac:	2001      	movs	r0, #1
 80013ae:	fa00 f202 	lsl.w	r2, r0, r2
 80013b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013b6:	bf00      	nop
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bc80      	pop	{r7}
 80013be:	4770      	bx	lr
 80013c0:	e000e100 	.word	0xe000e100

080013c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	4603      	mov	r3, r0
 80013cc:	6039      	str	r1, [r7, #0]
 80013ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	db0a      	blt.n	80013ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	b2da      	uxtb	r2, r3
 80013dc:	490c      	ldr	r1, [pc, #48]	; (8001410 <__NVIC_SetPriority+0x4c>)
 80013de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e2:	0112      	lsls	r2, r2, #4
 80013e4:	b2d2      	uxtb	r2, r2
 80013e6:	440b      	add	r3, r1
 80013e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013ec:	e00a      	b.n	8001404 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	b2da      	uxtb	r2, r3
 80013f2:	4908      	ldr	r1, [pc, #32]	; (8001414 <__NVIC_SetPriority+0x50>)
 80013f4:	79fb      	ldrb	r3, [r7, #7]
 80013f6:	f003 030f 	and.w	r3, r3, #15
 80013fa:	3b04      	subs	r3, #4
 80013fc:	0112      	lsls	r2, r2, #4
 80013fe:	b2d2      	uxtb	r2, r2
 8001400:	440b      	add	r3, r1
 8001402:	761a      	strb	r2, [r3, #24]
}
 8001404:	bf00      	nop
 8001406:	370c      	adds	r7, #12
 8001408:	46bd      	mov	sp, r7
 800140a:	bc80      	pop	{r7}
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	e000e100 	.word	0xe000e100
 8001414:	e000ed00 	.word	0xe000ed00

08001418 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001418:	b480      	push	{r7}
 800141a:	b089      	sub	sp, #36	; 0x24
 800141c:	af00      	add	r7, sp, #0
 800141e:	60f8      	str	r0, [r7, #12]
 8001420:	60b9      	str	r1, [r7, #8]
 8001422:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	f003 0307 	and.w	r3, r3, #7
 800142a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800142c:	69fb      	ldr	r3, [r7, #28]
 800142e:	f1c3 0307 	rsb	r3, r3, #7
 8001432:	2b04      	cmp	r3, #4
 8001434:	bf28      	it	cs
 8001436:	2304      	movcs	r3, #4
 8001438:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	3304      	adds	r3, #4
 800143e:	2b06      	cmp	r3, #6
 8001440:	d902      	bls.n	8001448 <NVIC_EncodePriority+0x30>
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	3b03      	subs	r3, #3
 8001446:	e000      	b.n	800144a <NVIC_EncodePriority+0x32>
 8001448:	2300      	movs	r3, #0
 800144a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800144c:	f04f 32ff 	mov.w	r2, #4294967295
 8001450:	69bb      	ldr	r3, [r7, #24]
 8001452:	fa02 f303 	lsl.w	r3, r2, r3
 8001456:	43da      	mvns	r2, r3
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	401a      	ands	r2, r3
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001460:	f04f 31ff 	mov.w	r1, #4294967295
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	fa01 f303 	lsl.w	r3, r1, r3
 800146a:	43d9      	mvns	r1, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001470:	4313      	orrs	r3, r2
         );
}
 8001472:	4618      	mov	r0, r3
 8001474:	3724      	adds	r7, #36	; 0x24
 8001476:	46bd      	mov	sp, r7
 8001478:	bc80      	pop	{r7}
 800147a:	4770      	bx	lr

0800147c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	3b01      	subs	r3, #1
 8001488:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800148c:	d301      	bcc.n	8001492 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800148e:	2301      	movs	r3, #1
 8001490:	e00f      	b.n	80014b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001492:	4a0a      	ldr	r2, [pc, #40]	; (80014bc <SysTick_Config+0x40>)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	3b01      	subs	r3, #1
 8001498:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800149a:	210f      	movs	r1, #15
 800149c:	f04f 30ff 	mov.w	r0, #4294967295
 80014a0:	f7ff ff90 	bl	80013c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014a4:	4b05      	ldr	r3, [pc, #20]	; (80014bc <SysTick_Config+0x40>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014aa:	4b04      	ldr	r3, [pc, #16]	; (80014bc <SysTick_Config+0x40>)
 80014ac:	2207      	movs	r2, #7
 80014ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014b0:	2300      	movs	r3, #0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3708      	adds	r7, #8
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	e000e010 	.word	0xe000e010

080014c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f7ff ff2d 	bl	8001328 <__NVIC_SetPriorityGrouping>
}
 80014ce:	bf00      	nop
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b086      	sub	sp, #24
 80014da:	af00      	add	r7, sp, #0
 80014dc:	4603      	mov	r3, r0
 80014de:	60b9      	str	r1, [r7, #8]
 80014e0:	607a      	str	r2, [r7, #4]
 80014e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014e4:	2300      	movs	r3, #0
 80014e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014e8:	f7ff ff42 	bl	8001370 <__NVIC_GetPriorityGrouping>
 80014ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	68b9      	ldr	r1, [r7, #8]
 80014f2:	6978      	ldr	r0, [r7, #20]
 80014f4:	f7ff ff90 	bl	8001418 <NVIC_EncodePriority>
 80014f8:	4602      	mov	r2, r0
 80014fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014fe:	4611      	mov	r1, r2
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff ff5f 	bl	80013c4 <__NVIC_SetPriority>
}
 8001506:	bf00      	nop
 8001508:	3718      	adds	r7, #24
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	b082      	sub	sp, #8
 8001512:	af00      	add	r7, sp, #0
 8001514:	4603      	mov	r3, r0
 8001516:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001518:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff ff35 	bl	800138c <__NVIC_EnableIRQ>
}
 8001522:	bf00      	nop
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}

0800152a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800152a:	b580      	push	{r7, lr}
 800152c:	b082      	sub	sp, #8
 800152e:	af00      	add	r7, sp, #0
 8001530:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f7ff ffa2 	bl	800147c <SysTick_Config>
 8001538:	4603      	mov	r3, r0
}
 800153a:	4618      	mov	r0, r3
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
	...

08001544 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001544:	b480      	push	{r7}
 8001546:	b08b      	sub	sp, #44	; 0x2c
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800154e:	2300      	movs	r3, #0
 8001550:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001552:	2300      	movs	r3, #0
 8001554:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001556:	e148      	b.n	80017ea <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001558:	2201      	movs	r2, #1
 800155a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800155c:	fa02 f303 	lsl.w	r3, r2, r3
 8001560:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	69fa      	ldr	r2, [r7, #28]
 8001568:	4013      	ands	r3, r2
 800156a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800156c:	69ba      	ldr	r2, [r7, #24]
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	429a      	cmp	r2, r3
 8001572:	f040 8137 	bne.w	80017e4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	4aa3      	ldr	r2, [pc, #652]	; (8001808 <HAL_GPIO_Init+0x2c4>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d05e      	beq.n	800163e <HAL_GPIO_Init+0xfa>
 8001580:	4aa1      	ldr	r2, [pc, #644]	; (8001808 <HAL_GPIO_Init+0x2c4>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d875      	bhi.n	8001672 <HAL_GPIO_Init+0x12e>
 8001586:	4aa1      	ldr	r2, [pc, #644]	; (800180c <HAL_GPIO_Init+0x2c8>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d058      	beq.n	800163e <HAL_GPIO_Init+0xfa>
 800158c:	4a9f      	ldr	r2, [pc, #636]	; (800180c <HAL_GPIO_Init+0x2c8>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d86f      	bhi.n	8001672 <HAL_GPIO_Init+0x12e>
 8001592:	4a9f      	ldr	r2, [pc, #636]	; (8001810 <HAL_GPIO_Init+0x2cc>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d052      	beq.n	800163e <HAL_GPIO_Init+0xfa>
 8001598:	4a9d      	ldr	r2, [pc, #628]	; (8001810 <HAL_GPIO_Init+0x2cc>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d869      	bhi.n	8001672 <HAL_GPIO_Init+0x12e>
 800159e:	4a9d      	ldr	r2, [pc, #628]	; (8001814 <HAL_GPIO_Init+0x2d0>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d04c      	beq.n	800163e <HAL_GPIO_Init+0xfa>
 80015a4:	4a9b      	ldr	r2, [pc, #620]	; (8001814 <HAL_GPIO_Init+0x2d0>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d863      	bhi.n	8001672 <HAL_GPIO_Init+0x12e>
 80015aa:	4a9b      	ldr	r2, [pc, #620]	; (8001818 <HAL_GPIO_Init+0x2d4>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d046      	beq.n	800163e <HAL_GPIO_Init+0xfa>
 80015b0:	4a99      	ldr	r2, [pc, #612]	; (8001818 <HAL_GPIO_Init+0x2d4>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d85d      	bhi.n	8001672 <HAL_GPIO_Init+0x12e>
 80015b6:	2b12      	cmp	r3, #18
 80015b8:	d82a      	bhi.n	8001610 <HAL_GPIO_Init+0xcc>
 80015ba:	2b12      	cmp	r3, #18
 80015bc:	d859      	bhi.n	8001672 <HAL_GPIO_Init+0x12e>
 80015be:	a201      	add	r2, pc, #4	; (adr r2, 80015c4 <HAL_GPIO_Init+0x80>)
 80015c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015c4:	0800163f 	.word	0x0800163f
 80015c8:	08001619 	.word	0x08001619
 80015cc:	0800162b 	.word	0x0800162b
 80015d0:	0800166d 	.word	0x0800166d
 80015d4:	08001673 	.word	0x08001673
 80015d8:	08001673 	.word	0x08001673
 80015dc:	08001673 	.word	0x08001673
 80015e0:	08001673 	.word	0x08001673
 80015e4:	08001673 	.word	0x08001673
 80015e8:	08001673 	.word	0x08001673
 80015ec:	08001673 	.word	0x08001673
 80015f0:	08001673 	.word	0x08001673
 80015f4:	08001673 	.word	0x08001673
 80015f8:	08001673 	.word	0x08001673
 80015fc:	08001673 	.word	0x08001673
 8001600:	08001673 	.word	0x08001673
 8001604:	08001673 	.word	0x08001673
 8001608:	08001621 	.word	0x08001621
 800160c:	08001635 	.word	0x08001635
 8001610:	4a82      	ldr	r2, [pc, #520]	; (800181c <HAL_GPIO_Init+0x2d8>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d013      	beq.n	800163e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001616:	e02c      	b.n	8001672 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	623b      	str	r3, [r7, #32]
          break;
 800161e:	e029      	b.n	8001674 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	68db      	ldr	r3, [r3, #12]
 8001624:	3304      	adds	r3, #4
 8001626:	623b      	str	r3, [r7, #32]
          break;
 8001628:	e024      	b.n	8001674 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	68db      	ldr	r3, [r3, #12]
 800162e:	3308      	adds	r3, #8
 8001630:	623b      	str	r3, [r7, #32]
          break;
 8001632:	e01f      	b.n	8001674 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	68db      	ldr	r3, [r3, #12]
 8001638:	330c      	adds	r3, #12
 800163a:	623b      	str	r3, [r7, #32]
          break;
 800163c:	e01a      	b.n	8001674 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d102      	bne.n	800164c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001646:	2304      	movs	r3, #4
 8001648:	623b      	str	r3, [r7, #32]
          break;
 800164a:	e013      	b.n	8001674 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	2b01      	cmp	r3, #1
 8001652:	d105      	bne.n	8001660 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001654:	2308      	movs	r3, #8
 8001656:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	69fa      	ldr	r2, [r7, #28]
 800165c:	611a      	str	r2, [r3, #16]
          break;
 800165e:	e009      	b.n	8001674 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001660:	2308      	movs	r3, #8
 8001662:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	69fa      	ldr	r2, [r7, #28]
 8001668:	615a      	str	r2, [r3, #20]
          break;
 800166a:	e003      	b.n	8001674 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800166c:	2300      	movs	r3, #0
 800166e:	623b      	str	r3, [r7, #32]
          break;
 8001670:	e000      	b.n	8001674 <HAL_GPIO_Init+0x130>
          break;
 8001672:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001674:	69bb      	ldr	r3, [r7, #24]
 8001676:	2bff      	cmp	r3, #255	; 0xff
 8001678:	d801      	bhi.n	800167e <HAL_GPIO_Init+0x13a>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	e001      	b.n	8001682 <HAL_GPIO_Init+0x13e>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	3304      	adds	r3, #4
 8001682:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001684:	69bb      	ldr	r3, [r7, #24]
 8001686:	2bff      	cmp	r3, #255	; 0xff
 8001688:	d802      	bhi.n	8001690 <HAL_GPIO_Init+0x14c>
 800168a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	e002      	b.n	8001696 <HAL_GPIO_Init+0x152>
 8001690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001692:	3b08      	subs	r3, #8
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	210f      	movs	r1, #15
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	fa01 f303 	lsl.w	r3, r1, r3
 80016a4:	43db      	mvns	r3, r3
 80016a6:	401a      	ands	r2, r3
 80016a8:	6a39      	ldr	r1, [r7, #32]
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	fa01 f303 	lsl.w	r3, r1, r3
 80016b0:	431a      	orrs	r2, r3
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016be:	2b00      	cmp	r3, #0
 80016c0:	f000 8090 	beq.w	80017e4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016c4:	4b56      	ldr	r3, [pc, #344]	; (8001820 <HAL_GPIO_Init+0x2dc>)
 80016c6:	699b      	ldr	r3, [r3, #24]
 80016c8:	4a55      	ldr	r2, [pc, #340]	; (8001820 <HAL_GPIO_Init+0x2dc>)
 80016ca:	f043 0301 	orr.w	r3, r3, #1
 80016ce:	6193      	str	r3, [r2, #24]
 80016d0:	4b53      	ldr	r3, [pc, #332]	; (8001820 <HAL_GPIO_Init+0x2dc>)
 80016d2:	699b      	ldr	r3, [r3, #24]
 80016d4:	f003 0301 	and.w	r3, r3, #1
 80016d8:	60bb      	str	r3, [r7, #8]
 80016da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80016dc:	4a51      	ldr	r2, [pc, #324]	; (8001824 <HAL_GPIO_Init+0x2e0>)
 80016de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e0:	089b      	lsrs	r3, r3, #2
 80016e2:	3302      	adds	r3, #2
 80016e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80016ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016ec:	f003 0303 	and.w	r3, r3, #3
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	220f      	movs	r2, #15
 80016f4:	fa02 f303 	lsl.w	r3, r2, r3
 80016f8:	43db      	mvns	r3, r3
 80016fa:	68fa      	ldr	r2, [r7, #12]
 80016fc:	4013      	ands	r3, r2
 80016fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	4a49      	ldr	r2, [pc, #292]	; (8001828 <HAL_GPIO_Init+0x2e4>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d00d      	beq.n	8001724 <HAL_GPIO_Init+0x1e0>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	4a48      	ldr	r2, [pc, #288]	; (800182c <HAL_GPIO_Init+0x2e8>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d007      	beq.n	8001720 <HAL_GPIO_Init+0x1dc>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	4a47      	ldr	r2, [pc, #284]	; (8001830 <HAL_GPIO_Init+0x2ec>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d101      	bne.n	800171c <HAL_GPIO_Init+0x1d8>
 8001718:	2302      	movs	r3, #2
 800171a:	e004      	b.n	8001726 <HAL_GPIO_Init+0x1e2>
 800171c:	2303      	movs	r3, #3
 800171e:	e002      	b.n	8001726 <HAL_GPIO_Init+0x1e2>
 8001720:	2301      	movs	r3, #1
 8001722:	e000      	b.n	8001726 <HAL_GPIO_Init+0x1e2>
 8001724:	2300      	movs	r3, #0
 8001726:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001728:	f002 0203 	and.w	r2, r2, #3
 800172c:	0092      	lsls	r2, r2, #2
 800172e:	4093      	lsls	r3, r2
 8001730:	68fa      	ldr	r2, [r7, #12]
 8001732:	4313      	orrs	r3, r2
 8001734:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001736:	493b      	ldr	r1, [pc, #236]	; (8001824 <HAL_GPIO_Init+0x2e0>)
 8001738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800173a:	089b      	lsrs	r3, r3, #2
 800173c:	3302      	adds	r3, #2
 800173e:	68fa      	ldr	r2, [r7, #12]
 8001740:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800174c:	2b00      	cmp	r3, #0
 800174e:	d006      	beq.n	800175e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001750:	4b38      	ldr	r3, [pc, #224]	; (8001834 <HAL_GPIO_Init+0x2f0>)
 8001752:	689a      	ldr	r2, [r3, #8]
 8001754:	4937      	ldr	r1, [pc, #220]	; (8001834 <HAL_GPIO_Init+0x2f0>)
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	4313      	orrs	r3, r2
 800175a:	608b      	str	r3, [r1, #8]
 800175c:	e006      	b.n	800176c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800175e:	4b35      	ldr	r3, [pc, #212]	; (8001834 <HAL_GPIO_Init+0x2f0>)
 8001760:	689a      	ldr	r2, [r3, #8]
 8001762:	69bb      	ldr	r3, [r7, #24]
 8001764:	43db      	mvns	r3, r3
 8001766:	4933      	ldr	r1, [pc, #204]	; (8001834 <HAL_GPIO_Init+0x2f0>)
 8001768:	4013      	ands	r3, r2
 800176a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001774:	2b00      	cmp	r3, #0
 8001776:	d006      	beq.n	8001786 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001778:	4b2e      	ldr	r3, [pc, #184]	; (8001834 <HAL_GPIO_Init+0x2f0>)
 800177a:	68da      	ldr	r2, [r3, #12]
 800177c:	492d      	ldr	r1, [pc, #180]	; (8001834 <HAL_GPIO_Init+0x2f0>)
 800177e:	69bb      	ldr	r3, [r7, #24]
 8001780:	4313      	orrs	r3, r2
 8001782:	60cb      	str	r3, [r1, #12]
 8001784:	e006      	b.n	8001794 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001786:	4b2b      	ldr	r3, [pc, #172]	; (8001834 <HAL_GPIO_Init+0x2f0>)
 8001788:	68da      	ldr	r2, [r3, #12]
 800178a:	69bb      	ldr	r3, [r7, #24]
 800178c:	43db      	mvns	r3, r3
 800178e:	4929      	ldr	r1, [pc, #164]	; (8001834 <HAL_GPIO_Init+0x2f0>)
 8001790:	4013      	ands	r3, r2
 8001792:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800179c:	2b00      	cmp	r3, #0
 800179e:	d006      	beq.n	80017ae <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80017a0:	4b24      	ldr	r3, [pc, #144]	; (8001834 <HAL_GPIO_Init+0x2f0>)
 80017a2:	685a      	ldr	r2, [r3, #4]
 80017a4:	4923      	ldr	r1, [pc, #140]	; (8001834 <HAL_GPIO_Init+0x2f0>)
 80017a6:	69bb      	ldr	r3, [r7, #24]
 80017a8:	4313      	orrs	r3, r2
 80017aa:	604b      	str	r3, [r1, #4]
 80017ac:	e006      	b.n	80017bc <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80017ae:	4b21      	ldr	r3, [pc, #132]	; (8001834 <HAL_GPIO_Init+0x2f0>)
 80017b0:	685a      	ldr	r2, [r3, #4]
 80017b2:	69bb      	ldr	r3, [r7, #24]
 80017b4:	43db      	mvns	r3, r3
 80017b6:	491f      	ldr	r1, [pc, #124]	; (8001834 <HAL_GPIO_Init+0x2f0>)
 80017b8:	4013      	ands	r3, r2
 80017ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d006      	beq.n	80017d6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80017c8:	4b1a      	ldr	r3, [pc, #104]	; (8001834 <HAL_GPIO_Init+0x2f0>)
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	4919      	ldr	r1, [pc, #100]	; (8001834 <HAL_GPIO_Init+0x2f0>)
 80017ce:	69bb      	ldr	r3, [r7, #24]
 80017d0:	4313      	orrs	r3, r2
 80017d2:	600b      	str	r3, [r1, #0]
 80017d4:	e006      	b.n	80017e4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80017d6:	4b17      	ldr	r3, [pc, #92]	; (8001834 <HAL_GPIO_Init+0x2f0>)
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	43db      	mvns	r3, r3
 80017de:	4915      	ldr	r1, [pc, #84]	; (8001834 <HAL_GPIO_Init+0x2f0>)
 80017e0:	4013      	ands	r3, r2
 80017e2:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80017e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e6:	3301      	adds	r3, #1
 80017e8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f0:	fa22 f303 	lsr.w	r3, r2, r3
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	f47f aeaf 	bne.w	8001558 <HAL_GPIO_Init+0x14>
  }
}
 80017fa:	bf00      	nop
 80017fc:	bf00      	nop
 80017fe:	372c      	adds	r7, #44	; 0x2c
 8001800:	46bd      	mov	sp, r7
 8001802:	bc80      	pop	{r7}
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	10320000 	.word	0x10320000
 800180c:	10310000 	.word	0x10310000
 8001810:	10220000 	.word	0x10220000
 8001814:	10210000 	.word	0x10210000
 8001818:	10120000 	.word	0x10120000
 800181c:	10110000 	.word	0x10110000
 8001820:	40021000 	.word	0x40021000
 8001824:	40010000 	.word	0x40010000
 8001828:	40010800 	.word	0x40010800
 800182c:	40010c00 	.word	0x40010c00
 8001830:	40011000 	.word	0x40011000
 8001834:	40010400 	.word	0x40010400

08001838 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001838:	b480      	push	{r7}
 800183a:	b085      	sub	sp, #20
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	460b      	mov	r3, r1
 8001842:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	689a      	ldr	r2, [r3, #8]
 8001848:	887b      	ldrh	r3, [r7, #2]
 800184a:	4013      	ands	r3, r2
 800184c:	2b00      	cmp	r3, #0
 800184e:	d002      	beq.n	8001856 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001850:	2301      	movs	r3, #1
 8001852:	73fb      	strb	r3, [r7, #15]
 8001854:	e001      	b.n	800185a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001856:	2300      	movs	r3, #0
 8001858:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800185a:	7bfb      	ldrb	r3, [r7, #15]
}
 800185c:	4618      	mov	r0, r3
 800185e:	3714      	adds	r7, #20
 8001860:	46bd      	mov	sp, r7
 8001862:	bc80      	pop	{r7}
 8001864:	4770      	bx	lr

08001866 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001866:	b480      	push	{r7}
 8001868:	b083      	sub	sp, #12
 800186a:	af00      	add	r7, sp, #0
 800186c:	6078      	str	r0, [r7, #4]
 800186e:	460b      	mov	r3, r1
 8001870:	807b      	strh	r3, [r7, #2]
 8001872:	4613      	mov	r3, r2
 8001874:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001876:	787b      	ldrb	r3, [r7, #1]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d003      	beq.n	8001884 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800187c:	887a      	ldrh	r2, [r7, #2]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001882:	e003      	b.n	800188c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001884:	887b      	ldrh	r3, [r7, #2]
 8001886:	041a      	lsls	r2, r3, #16
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	611a      	str	r2, [r3, #16]
}
 800188c:	bf00      	nop
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr

08001896 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001896:	b480      	push	{r7}
 8001898:	b085      	sub	sp, #20
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
 800189e:	460b      	mov	r3, r1
 80018a0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	68db      	ldr	r3, [r3, #12]
 80018a6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80018a8:	887a      	ldrh	r2, [r7, #2]
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	4013      	ands	r3, r2
 80018ae:	041a      	lsls	r2, r3, #16
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	43d9      	mvns	r1, r3
 80018b4:	887b      	ldrh	r3, [r7, #2]
 80018b6:	400b      	ands	r3, r1
 80018b8:	431a      	orrs	r2, r3
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	611a      	str	r2, [r3, #16]
}
 80018be:	bf00      	nop
 80018c0:	3714      	adds	r7, #20
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bc80      	pop	{r7}
 80018c6:	4770      	bx	lr

080018c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b086      	sub	sp, #24
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d101      	bne.n	80018da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	e26c      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	f000 8087 	beq.w	80019f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80018e8:	4b92      	ldr	r3, [pc, #584]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f003 030c 	and.w	r3, r3, #12
 80018f0:	2b04      	cmp	r3, #4
 80018f2:	d00c      	beq.n	800190e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018f4:	4b8f      	ldr	r3, [pc, #572]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f003 030c 	and.w	r3, r3, #12
 80018fc:	2b08      	cmp	r3, #8
 80018fe:	d112      	bne.n	8001926 <HAL_RCC_OscConfig+0x5e>
 8001900:	4b8c      	ldr	r3, [pc, #560]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001908:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800190c:	d10b      	bne.n	8001926 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800190e:	4b89      	ldr	r3, [pc, #548]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d06c      	beq.n	80019f4 <HAL_RCC_OscConfig+0x12c>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d168      	bne.n	80019f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e246      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800192e:	d106      	bne.n	800193e <HAL_RCC_OscConfig+0x76>
 8001930:	4b80      	ldr	r3, [pc, #512]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a7f      	ldr	r2, [pc, #508]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001936:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800193a:	6013      	str	r3, [r2, #0]
 800193c:	e02e      	b.n	800199c <HAL_RCC_OscConfig+0xd4>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d10c      	bne.n	8001960 <HAL_RCC_OscConfig+0x98>
 8001946:	4b7b      	ldr	r3, [pc, #492]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a7a      	ldr	r2, [pc, #488]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 800194c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001950:	6013      	str	r3, [r2, #0]
 8001952:	4b78      	ldr	r3, [pc, #480]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a77      	ldr	r2, [pc, #476]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001958:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800195c:	6013      	str	r3, [r2, #0]
 800195e:	e01d      	b.n	800199c <HAL_RCC_OscConfig+0xd4>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001968:	d10c      	bne.n	8001984 <HAL_RCC_OscConfig+0xbc>
 800196a:	4b72      	ldr	r3, [pc, #456]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a71      	ldr	r2, [pc, #452]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001970:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001974:	6013      	str	r3, [r2, #0]
 8001976:	4b6f      	ldr	r3, [pc, #444]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a6e      	ldr	r2, [pc, #440]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 800197c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001980:	6013      	str	r3, [r2, #0]
 8001982:	e00b      	b.n	800199c <HAL_RCC_OscConfig+0xd4>
 8001984:	4b6b      	ldr	r3, [pc, #428]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a6a      	ldr	r2, [pc, #424]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 800198a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800198e:	6013      	str	r3, [r2, #0]
 8001990:	4b68      	ldr	r3, [pc, #416]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a67      	ldr	r2, [pc, #412]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001996:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800199a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d013      	beq.n	80019cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a4:	f7ff fcb6 	bl	8001314 <HAL_GetTick>
 80019a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019aa:	e008      	b.n	80019be <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019ac:	f7ff fcb2 	bl	8001314 <HAL_GetTick>
 80019b0:	4602      	mov	r2, r0
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	2b64      	cmp	r3, #100	; 0x64
 80019b8:	d901      	bls.n	80019be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80019ba:	2303      	movs	r3, #3
 80019bc:	e1fa      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019be:	4b5d      	ldr	r3, [pc, #372]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d0f0      	beq.n	80019ac <HAL_RCC_OscConfig+0xe4>
 80019ca:	e014      	b.n	80019f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019cc:	f7ff fca2 	bl	8001314 <HAL_GetTick>
 80019d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019d2:	e008      	b.n	80019e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019d4:	f7ff fc9e 	bl	8001314 <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b64      	cmp	r3, #100	; 0x64
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e1e6      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019e6:	4b53      	ldr	r3, [pc, #332]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d1f0      	bne.n	80019d4 <HAL_RCC_OscConfig+0x10c>
 80019f2:	e000      	b.n	80019f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0302 	and.w	r3, r3, #2
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d063      	beq.n	8001aca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a02:	4b4c      	ldr	r3, [pc, #304]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	f003 030c 	and.w	r3, r3, #12
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d00b      	beq.n	8001a26 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a0e:	4b49      	ldr	r3, [pc, #292]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	f003 030c 	and.w	r3, r3, #12
 8001a16:	2b08      	cmp	r3, #8
 8001a18:	d11c      	bne.n	8001a54 <HAL_RCC_OscConfig+0x18c>
 8001a1a:	4b46      	ldr	r3, [pc, #280]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d116      	bne.n	8001a54 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a26:	4b43      	ldr	r3, [pc, #268]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d005      	beq.n	8001a3e <HAL_RCC_OscConfig+0x176>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	691b      	ldr	r3, [r3, #16]
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d001      	beq.n	8001a3e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e1ba      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a3e:	4b3d      	ldr	r3, [pc, #244]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	695b      	ldr	r3, [r3, #20]
 8001a4a:	00db      	lsls	r3, r3, #3
 8001a4c:	4939      	ldr	r1, [pc, #228]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a52:	e03a      	b.n	8001aca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	691b      	ldr	r3, [r3, #16]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d020      	beq.n	8001a9e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a5c:	4b36      	ldr	r3, [pc, #216]	; (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001a5e:	2201      	movs	r2, #1
 8001a60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a62:	f7ff fc57 	bl	8001314 <HAL_GetTick>
 8001a66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a68:	e008      	b.n	8001a7c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a6a:	f7ff fc53 	bl	8001314 <HAL_GetTick>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d901      	bls.n	8001a7c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a78:	2303      	movs	r3, #3
 8001a7a:	e19b      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a7c:	4b2d      	ldr	r3, [pc, #180]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f003 0302 	and.w	r3, r3, #2
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d0f0      	beq.n	8001a6a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a88:	4b2a      	ldr	r3, [pc, #168]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	695b      	ldr	r3, [r3, #20]
 8001a94:	00db      	lsls	r3, r3, #3
 8001a96:	4927      	ldr	r1, [pc, #156]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	600b      	str	r3, [r1, #0]
 8001a9c:	e015      	b.n	8001aca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a9e:	4b26      	ldr	r3, [pc, #152]	; (8001b38 <HAL_RCC_OscConfig+0x270>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa4:	f7ff fc36 	bl	8001314 <HAL_GetTick>
 8001aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aaa:	e008      	b.n	8001abe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001aac:	f7ff fc32 	bl	8001314 <HAL_GetTick>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	2b02      	cmp	r3, #2
 8001ab8:	d901      	bls.n	8001abe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001aba:	2303      	movs	r3, #3
 8001abc:	e17a      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001abe:	4b1d      	ldr	r3, [pc, #116]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0302 	and.w	r3, r3, #2
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d1f0      	bne.n	8001aac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 0308 	and.w	r3, r3, #8
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d03a      	beq.n	8001b4c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	699b      	ldr	r3, [r3, #24]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d019      	beq.n	8001b12 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ade:	4b17      	ldr	r3, [pc, #92]	; (8001b3c <HAL_RCC_OscConfig+0x274>)
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ae4:	f7ff fc16 	bl	8001314 <HAL_GetTick>
 8001ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aea:	e008      	b.n	8001afe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aec:	f7ff fc12 	bl	8001314 <HAL_GetTick>
 8001af0:	4602      	mov	r2, r0
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	2b02      	cmp	r3, #2
 8001af8:	d901      	bls.n	8001afe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001afa:	2303      	movs	r3, #3
 8001afc:	e15a      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001afe:	4b0d      	ldr	r3, [pc, #52]	; (8001b34 <HAL_RCC_OscConfig+0x26c>)
 8001b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b02:	f003 0302 	and.w	r3, r3, #2
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d0f0      	beq.n	8001aec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b0a:	2001      	movs	r0, #1
 8001b0c:	f000 fa9a 	bl	8002044 <RCC_Delay>
 8001b10:	e01c      	b.n	8001b4c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b12:	4b0a      	ldr	r3, [pc, #40]	; (8001b3c <HAL_RCC_OscConfig+0x274>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b18:	f7ff fbfc 	bl	8001314 <HAL_GetTick>
 8001b1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b1e:	e00f      	b.n	8001b40 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b20:	f7ff fbf8 	bl	8001314 <HAL_GetTick>
 8001b24:	4602      	mov	r2, r0
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d908      	bls.n	8001b40 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	e140      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
 8001b32:	bf00      	nop
 8001b34:	40021000 	.word	0x40021000
 8001b38:	42420000 	.word	0x42420000
 8001b3c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b40:	4b9e      	ldr	r3, [pc, #632]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b44:	f003 0302 	and.w	r3, r3, #2
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d1e9      	bne.n	8001b20 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0304 	and.w	r3, r3, #4
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	f000 80a6 	beq.w	8001ca6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b5e:	4b97      	ldr	r3, [pc, #604]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001b60:	69db      	ldr	r3, [r3, #28]
 8001b62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d10d      	bne.n	8001b86 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b6a:	4b94      	ldr	r3, [pc, #592]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	4a93      	ldr	r2, [pc, #588]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001b70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b74:	61d3      	str	r3, [r2, #28]
 8001b76:	4b91      	ldr	r3, [pc, #580]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001b78:	69db      	ldr	r3, [r3, #28]
 8001b7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b7e:	60bb      	str	r3, [r7, #8]
 8001b80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b82:	2301      	movs	r3, #1
 8001b84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b86:	4b8e      	ldr	r3, [pc, #568]	; (8001dc0 <HAL_RCC_OscConfig+0x4f8>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d118      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b92:	4b8b      	ldr	r3, [pc, #556]	; (8001dc0 <HAL_RCC_OscConfig+0x4f8>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a8a      	ldr	r2, [pc, #552]	; (8001dc0 <HAL_RCC_OscConfig+0x4f8>)
 8001b98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b9e:	f7ff fbb9 	bl	8001314 <HAL_GetTick>
 8001ba2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba4:	e008      	b.n	8001bb8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ba6:	f7ff fbb5 	bl	8001314 <HAL_GetTick>
 8001baa:	4602      	mov	r2, r0
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	2b64      	cmp	r3, #100	; 0x64
 8001bb2:	d901      	bls.n	8001bb8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	e0fd      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bb8:	4b81      	ldr	r3, [pc, #516]	; (8001dc0 <HAL_RCC_OscConfig+0x4f8>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d0f0      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d106      	bne.n	8001bda <HAL_RCC_OscConfig+0x312>
 8001bcc:	4b7b      	ldr	r3, [pc, #492]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001bce:	6a1b      	ldr	r3, [r3, #32]
 8001bd0:	4a7a      	ldr	r2, [pc, #488]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001bd2:	f043 0301 	orr.w	r3, r3, #1
 8001bd6:	6213      	str	r3, [r2, #32]
 8001bd8:	e02d      	b.n	8001c36 <HAL_RCC_OscConfig+0x36e>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d10c      	bne.n	8001bfc <HAL_RCC_OscConfig+0x334>
 8001be2:	4b76      	ldr	r3, [pc, #472]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001be4:	6a1b      	ldr	r3, [r3, #32]
 8001be6:	4a75      	ldr	r2, [pc, #468]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001be8:	f023 0301 	bic.w	r3, r3, #1
 8001bec:	6213      	str	r3, [r2, #32]
 8001bee:	4b73      	ldr	r3, [pc, #460]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001bf0:	6a1b      	ldr	r3, [r3, #32]
 8001bf2:	4a72      	ldr	r2, [pc, #456]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001bf4:	f023 0304 	bic.w	r3, r3, #4
 8001bf8:	6213      	str	r3, [r2, #32]
 8001bfa:	e01c      	b.n	8001c36 <HAL_RCC_OscConfig+0x36e>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	2b05      	cmp	r3, #5
 8001c02:	d10c      	bne.n	8001c1e <HAL_RCC_OscConfig+0x356>
 8001c04:	4b6d      	ldr	r3, [pc, #436]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c06:	6a1b      	ldr	r3, [r3, #32]
 8001c08:	4a6c      	ldr	r2, [pc, #432]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c0a:	f043 0304 	orr.w	r3, r3, #4
 8001c0e:	6213      	str	r3, [r2, #32]
 8001c10:	4b6a      	ldr	r3, [pc, #424]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c12:	6a1b      	ldr	r3, [r3, #32]
 8001c14:	4a69      	ldr	r2, [pc, #420]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c16:	f043 0301 	orr.w	r3, r3, #1
 8001c1a:	6213      	str	r3, [r2, #32]
 8001c1c:	e00b      	b.n	8001c36 <HAL_RCC_OscConfig+0x36e>
 8001c1e:	4b67      	ldr	r3, [pc, #412]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c20:	6a1b      	ldr	r3, [r3, #32]
 8001c22:	4a66      	ldr	r2, [pc, #408]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c24:	f023 0301 	bic.w	r3, r3, #1
 8001c28:	6213      	str	r3, [r2, #32]
 8001c2a:	4b64      	ldr	r3, [pc, #400]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c2c:	6a1b      	ldr	r3, [r3, #32]
 8001c2e:	4a63      	ldr	r2, [pc, #396]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c30:	f023 0304 	bic.w	r3, r3, #4
 8001c34:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	68db      	ldr	r3, [r3, #12]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d015      	beq.n	8001c6a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c3e:	f7ff fb69 	bl	8001314 <HAL_GetTick>
 8001c42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c44:	e00a      	b.n	8001c5c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c46:	f7ff fb65 	bl	8001314 <HAL_GetTick>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	1ad3      	subs	r3, r2, r3
 8001c50:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d901      	bls.n	8001c5c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	e0ab      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c5c:	4b57      	ldr	r3, [pc, #348]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c5e:	6a1b      	ldr	r3, [r3, #32]
 8001c60:	f003 0302 	and.w	r3, r3, #2
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d0ee      	beq.n	8001c46 <HAL_RCC_OscConfig+0x37e>
 8001c68:	e014      	b.n	8001c94 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c6a:	f7ff fb53 	bl	8001314 <HAL_GetTick>
 8001c6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c70:	e00a      	b.n	8001c88 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c72:	f7ff fb4f 	bl	8001314 <HAL_GetTick>
 8001c76:	4602      	mov	r2, r0
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d901      	bls.n	8001c88 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c84:	2303      	movs	r3, #3
 8001c86:	e095      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c88:	4b4c      	ldr	r3, [pc, #304]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c8a:	6a1b      	ldr	r3, [r3, #32]
 8001c8c:	f003 0302 	and.w	r3, r3, #2
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d1ee      	bne.n	8001c72 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c94:	7dfb      	ldrb	r3, [r7, #23]
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d105      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c9a:	4b48      	ldr	r3, [pc, #288]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001c9c:	69db      	ldr	r3, [r3, #28]
 8001c9e:	4a47      	ldr	r2, [pc, #284]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001ca0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ca4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	69db      	ldr	r3, [r3, #28]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	f000 8081 	beq.w	8001db2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cb0:	4b42      	ldr	r3, [pc, #264]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f003 030c 	and.w	r3, r3, #12
 8001cb8:	2b08      	cmp	r3, #8
 8001cba:	d061      	beq.n	8001d80 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	69db      	ldr	r3, [r3, #28]
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d146      	bne.n	8001d52 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cc4:	4b3f      	ldr	r3, [pc, #252]	; (8001dc4 <HAL_RCC_OscConfig+0x4fc>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cca:	f7ff fb23 	bl	8001314 <HAL_GetTick>
 8001cce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cd0:	e008      	b.n	8001ce4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cd2:	f7ff fb1f 	bl	8001314 <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e067      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ce4:	4b35      	ldr	r3, [pc, #212]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d1f0      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6a1b      	ldr	r3, [r3, #32]
 8001cf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cf8:	d108      	bne.n	8001d0c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001cfa:	4b30      	ldr	r3, [pc, #192]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	492d      	ldr	r1, [pc, #180]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d0c:	4b2b      	ldr	r3, [pc, #172]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6a19      	ldr	r1, [r3, #32]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d1c:	430b      	orrs	r3, r1
 8001d1e:	4927      	ldr	r1, [pc, #156]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001d20:	4313      	orrs	r3, r2
 8001d22:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d24:	4b27      	ldr	r3, [pc, #156]	; (8001dc4 <HAL_RCC_OscConfig+0x4fc>)
 8001d26:	2201      	movs	r2, #1
 8001d28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d2a:	f7ff faf3 	bl	8001314 <HAL_GetTick>
 8001d2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d30:	e008      	b.n	8001d44 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d32:	f7ff faef 	bl	8001314 <HAL_GetTick>
 8001d36:	4602      	mov	r2, r0
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d901      	bls.n	8001d44 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001d40:	2303      	movs	r3, #3
 8001d42:	e037      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d44:	4b1d      	ldr	r3, [pc, #116]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d0f0      	beq.n	8001d32 <HAL_RCC_OscConfig+0x46a>
 8001d50:	e02f      	b.n	8001db2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d52:	4b1c      	ldr	r3, [pc, #112]	; (8001dc4 <HAL_RCC_OscConfig+0x4fc>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d58:	f7ff fadc 	bl	8001314 <HAL_GetTick>
 8001d5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d5e:	e008      	b.n	8001d72 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d60:	f7ff fad8 	bl	8001314 <HAL_GetTick>
 8001d64:	4602      	mov	r2, r0
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e020      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d72:	4b12      	ldr	r3, [pc, #72]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d1f0      	bne.n	8001d60 <HAL_RCC_OscConfig+0x498>
 8001d7e:	e018      	b.n	8001db2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	69db      	ldr	r3, [r3, #28]
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d101      	bne.n	8001d8c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e013      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d8c:	4b0b      	ldr	r3, [pc, #44]	; (8001dbc <HAL_RCC_OscConfig+0x4f4>)
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a1b      	ldr	r3, [r3, #32]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d106      	bne.n	8001dae <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d001      	beq.n	8001db2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e000      	b.n	8001db4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001db2:	2300      	movs	r3, #0
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3718      	adds	r7, #24
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	40007000 	.word	0x40007000
 8001dc4:	42420060 	.word	0x42420060

08001dc8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d101      	bne.n	8001ddc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e0d0      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ddc:	4b6a      	ldr	r3, [pc, #424]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f003 0307 	and.w	r3, r3, #7
 8001de4:	683a      	ldr	r2, [r7, #0]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d910      	bls.n	8001e0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dea:	4b67      	ldr	r3, [pc, #412]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f023 0207 	bic.w	r2, r3, #7
 8001df2:	4965      	ldr	r1, [pc, #404]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dfa:	4b63      	ldr	r3, [pc, #396]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 0307 	and.w	r3, r3, #7
 8001e02:	683a      	ldr	r2, [r7, #0]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d001      	beq.n	8001e0c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e0b8      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0302 	and.w	r3, r3, #2
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d020      	beq.n	8001e5a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0304 	and.w	r3, r3, #4
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d005      	beq.n	8001e30 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e24:	4b59      	ldr	r3, [pc, #356]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	4a58      	ldr	r2, [pc, #352]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e2a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001e2e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f003 0308 	and.w	r3, r3, #8
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d005      	beq.n	8001e48 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e3c:	4b53      	ldr	r3, [pc, #332]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	4a52      	ldr	r2, [pc, #328]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e42:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001e46:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e48:	4b50      	ldr	r3, [pc, #320]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	494d      	ldr	r1, [pc, #308]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e56:	4313      	orrs	r3, r2
 8001e58:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d040      	beq.n	8001ee8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d107      	bne.n	8001e7e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e6e:	4b47      	ldr	r3, [pc, #284]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d115      	bne.n	8001ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e07f      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d107      	bne.n	8001e96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e86:	4b41      	ldr	r3, [pc, #260]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d109      	bne.n	8001ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e073      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e96:	4b3d      	ldr	r3, [pc, #244]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0302 	and.w	r3, r3, #2
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d101      	bne.n	8001ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e06b      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ea6:	4b39      	ldr	r3, [pc, #228]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	f023 0203 	bic.w	r2, r3, #3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	4936      	ldr	r1, [pc, #216]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001eb8:	f7ff fa2c 	bl	8001314 <HAL_GetTick>
 8001ebc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ebe:	e00a      	b.n	8001ed6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ec0:	f7ff fa28 	bl	8001314 <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d901      	bls.n	8001ed6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	e053      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ed6:	4b2d      	ldr	r3, [pc, #180]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	f003 020c 	and.w	r2, r3, #12
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d1eb      	bne.n	8001ec0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ee8:	4b27      	ldr	r3, [pc, #156]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f003 0307 	and.w	r3, r3, #7
 8001ef0:	683a      	ldr	r2, [r7, #0]
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	d210      	bcs.n	8001f18 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ef6:	4b24      	ldr	r3, [pc, #144]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f023 0207 	bic.w	r2, r3, #7
 8001efe:	4922      	ldr	r1, [pc, #136]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f06:	4b20      	ldr	r3, [pc, #128]	; (8001f88 <HAL_RCC_ClockConfig+0x1c0>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0307 	and.w	r3, r3, #7
 8001f0e:	683a      	ldr	r2, [r7, #0]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d001      	beq.n	8001f18 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e032      	b.n	8001f7e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0304 	and.w	r3, r3, #4
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d008      	beq.n	8001f36 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f24:	4b19      	ldr	r3, [pc, #100]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	4916      	ldr	r1, [pc, #88]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001f32:	4313      	orrs	r3, r2
 8001f34:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0308 	and.w	r3, r3, #8
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d009      	beq.n	8001f56 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f42:	4b12      	ldr	r3, [pc, #72]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	00db      	lsls	r3, r3, #3
 8001f50:	490e      	ldr	r1, [pc, #56]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001f52:	4313      	orrs	r3, r2
 8001f54:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f56:	f000 f821 	bl	8001f9c <HAL_RCC_GetSysClockFreq>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	4b0b      	ldr	r3, [pc, #44]	; (8001f8c <HAL_RCC_ClockConfig+0x1c4>)
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	091b      	lsrs	r3, r3, #4
 8001f62:	f003 030f 	and.w	r3, r3, #15
 8001f66:	490a      	ldr	r1, [pc, #40]	; (8001f90 <HAL_RCC_ClockConfig+0x1c8>)
 8001f68:	5ccb      	ldrb	r3, [r1, r3]
 8001f6a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f6e:	4a09      	ldr	r2, [pc, #36]	; (8001f94 <HAL_RCC_ClockConfig+0x1cc>)
 8001f70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f72:	4b09      	ldr	r3, [pc, #36]	; (8001f98 <HAL_RCC_ClockConfig+0x1d0>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7ff f98a 	bl	8001290 <HAL_InitTick>

  return HAL_OK;
 8001f7c:	2300      	movs	r3, #0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3710      	adds	r7, #16
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	40022000 	.word	0x40022000
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	080028a8 	.word	0x080028a8
 8001f94:	20000064 	.word	0x20000064
 8001f98:	20000068 	.word	0x20000068

08001f9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b087      	sub	sp, #28
 8001fa0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	60fb      	str	r3, [r7, #12]
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	60bb      	str	r3, [r7, #8]
 8001faa:	2300      	movs	r3, #0
 8001fac:	617b      	str	r3, [r7, #20]
 8001fae:	2300      	movs	r3, #0
 8001fb0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001fb6:	4b1e      	ldr	r3, [pc, #120]	; (8002030 <HAL_RCC_GetSysClockFreq+0x94>)
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	f003 030c 	and.w	r3, r3, #12
 8001fc2:	2b04      	cmp	r3, #4
 8001fc4:	d002      	beq.n	8001fcc <HAL_RCC_GetSysClockFreq+0x30>
 8001fc6:	2b08      	cmp	r3, #8
 8001fc8:	d003      	beq.n	8001fd2 <HAL_RCC_GetSysClockFreq+0x36>
 8001fca:	e027      	b.n	800201c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001fcc:	4b19      	ldr	r3, [pc, #100]	; (8002034 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fce:	613b      	str	r3, [r7, #16]
      break;
 8001fd0:	e027      	b.n	8002022 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	0c9b      	lsrs	r3, r3, #18
 8001fd6:	f003 030f 	and.w	r3, r3, #15
 8001fda:	4a17      	ldr	r2, [pc, #92]	; (8002038 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001fdc:	5cd3      	ldrb	r3, [r2, r3]
 8001fde:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d010      	beq.n	800200c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001fea:	4b11      	ldr	r3, [pc, #68]	; (8002030 <HAL_RCC_GetSysClockFreq+0x94>)
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	0c5b      	lsrs	r3, r3, #17
 8001ff0:	f003 0301 	and.w	r3, r3, #1
 8001ff4:	4a11      	ldr	r2, [pc, #68]	; (800203c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ff6:	5cd3      	ldrb	r3, [r2, r3]
 8001ff8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a0d      	ldr	r2, [pc, #52]	; (8002034 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ffe:	fb02 f203 	mul.w	r2, r2, r3
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	fbb2 f3f3 	udiv	r3, r2, r3
 8002008:	617b      	str	r3, [r7, #20]
 800200a:	e004      	b.n	8002016 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	4a0c      	ldr	r2, [pc, #48]	; (8002040 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002010:	fb02 f303 	mul.w	r3, r2, r3
 8002014:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	613b      	str	r3, [r7, #16]
      break;
 800201a:	e002      	b.n	8002022 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800201c:	4b05      	ldr	r3, [pc, #20]	; (8002034 <HAL_RCC_GetSysClockFreq+0x98>)
 800201e:	613b      	str	r3, [r7, #16]
      break;
 8002020:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002022:	693b      	ldr	r3, [r7, #16]
}
 8002024:	4618      	mov	r0, r3
 8002026:	371c      	adds	r7, #28
 8002028:	46bd      	mov	sp, r7
 800202a:	bc80      	pop	{r7}
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	40021000 	.word	0x40021000
 8002034:	007a1200 	.word	0x007a1200
 8002038:	080028b8 	.word	0x080028b8
 800203c:	080028c8 	.word	0x080028c8
 8002040:	003d0900 	.word	0x003d0900

08002044 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002044:	b480      	push	{r7}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800204c:	4b0a      	ldr	r3, [pc, #40]	; (8002078 <RCC_Delay+0x34>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a0a      	ldr	r2, [pc, #40]	; (800207c <RCC_Delay+0x38>)
 8002052:	fba2 2303 	umull	r2, r3, r2, r3
 8002056:	0a5b      	lsrs	r3, r3, #9
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	fb02 f303 	mul.w	r3, r2, r3
 800205e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002060:	bf00      	nop
  }
  while (Delay --);
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	1e5a      	subs	r2, r3, #1
 8002066:	60fa      	str	r2, [r7, #12]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d1f9      	bne.n	8002060 <RCC_Delay+0x1c>
}
 800206c:	bf00      	nop
 800206e:	bf00      	nop
 8002070:	3714      	adds	r7, #20
 8002072:	46bd      	mov	sp, r7
 8002074:	bc80      	pop	{r7}
 8002076:	4770      	bx	lr
 8002078:	20000064 	.word	0x20000064
 800207c:	10624dd3 	.word	0x10624dd3

08002080 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d101      	bne.n	8002092 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e041      	b.n	8002116 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002098:	b2db      	uxtb	r3, r3
 800209a:	2b00      	cmp	r3, #0
 800209c:	d106      	bne.n	80020ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f7ff f85a 	bl	8001160 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2202      	movs	r2, #2
 80020b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	3304      	adds	r3, #4
 80020bc:	4619      	mov	r1, r3
 80020be:	4610      	mov	r0, r2
 80020c0:	f000 fa56 	bl	8002570 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2201      	movs	r2, #1
 80020c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2201      	movs	r2, #1
 80020d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2201      	movs	r2, #1
 80020d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2201      	movs	r2, #1
 80020e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2201      	movs	r2, #1
 80020e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2201      	movs	r2, #1
 80020f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2201      	movs	r2, #1
 80020f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2201      	movs	r2, #1
 8002100:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2201      	movs	r2, #1
 8002108:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2201      	movs	r2, #1
 8002110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002114:	2300      	movs	r3, #0
}
 8002116:	4618      	mov	r0, r3
 8002118:	3708      	adds	r7, #8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
	...

08002120 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002120:	b480      	push	{r7}
 8002122:	b085      	sub	sp, #20
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800212e:	b2db      	uxtb	r3, r3
 8002130:	2b01      	cmp	r3, #1
 8002132:	d001      	beq.n	8002138 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e035      	b.n	80021a4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2202      	movs	r2, #2
 800213c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	68da      	ldr	r2, [r3, #12]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f042 0201 	orr.w	r2, r2, #1
 800214e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a16      	ldr	r2, [pc, #88]	; (80021b0 <HAL_TIM_Base_Start_IT+0x90>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d009      	beq.n	800216e <HAL_TIM_Base_Start_IT+0x4e>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002162:	d004      	beq.n	800216e <HAL_TIM_Base_Start_IT+0x4e>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a12      	ldr	r2, [pc, #72]	; (80021b4 <HAL_TIM_Base_Start_IT+0x94>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d111      	bne.n	8002192 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	f003 0307 	and.w	r3, r3, #7
 8002178:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2b06      	cmp	r3, #6
 800217e:	d010      	beq.n	80021a2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f042 0201 	orr.w	r2, r2, #1
 800218e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002190:	e007      	b.n	80021a2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f042 0201 	orr.w	r2, r2, #1
 80021a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80021a2:	2300      	movs	r3, #0
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3714      	adds	r7, #20
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bc80      	pop	{r7}
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	40012c00 	.word	0x40012c00
 80021b4:	40000400 	.word	0x40000400

080021b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	68db      	ldr	r3, [r3, #12]
 80021c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	691b      	ldr	r3, [r3, #16]
 80021ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d020      	beq.n	800221c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	f003 0302 	and.w	r3, r3, #2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d01b      	beq.n	800221c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f06f 0202 	mvn.w	r2, #2
 80021ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2201      	movs	r2, #1
 80021f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	699b      	ldr	r3, [r3, #24]
 80021fa:	f003 0303 	and.w	r3, r3, #3
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d003      	beq.n	800220a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f000 f998 	bl	8002538 <HAL_TIM_IC_CaptureCallback>
 8002208:	e005      	b.n	8002216 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f000 f98b 	bl	8002526 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f000 f99a 	bl	800254a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2200      	movs	r2, #0
 800221a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	f003 0304 	and.w	r3, r3, #4
 8002222:	2b00      	cmp	r3, #0
 8002224:	d020      	beq.n	8002268 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	f003 0304 	and.w	r3, r3, #4
 800222c:	2b00      	cmp	r3, #0
 800222e:	d01b      	beq.n	8002268 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f06f 0204 	mvn.w	r2, #4
 8002238:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2202      	movs	r2, #2
 800223e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	699b      	ldr	r3, [r3, #24]
 8002246:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800224a:	2b00      	cmp	r3, #0
 800224c:	d003      	beq.n	8002256 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f000 f972 	bl	8002538 <HAL_TIM_IC_CaptureCallback>
 8002254:	e005      	b.n	8002262 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f000 f965 	bl	8002526 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f000 f974 	bl	800254a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2200      	movs	r2, #0
 8002266:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	f003 0308 	and.w	r3, r3, #8
 800226e:	2b00      	cmp	r3, #0
 8002270:	d020      	beq.n	80022b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	f003 0308 	and.w	r3, r3, #8
 8002278:	2b00      	cmp	r3, #0
 800227a:	d01b      	beq.n	80022b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f06f 0208 	mvn.w	r2, #8
 8002284:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2204      	movs	r2, #4
 800228a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	69db      	ldr	r3, [r3, #28]
 8002292:	f003 0303 	and.w	r3, r3, #3
 8002296:	2b00      	cmp	r3, #0
 8002298:	d003      	beq.n	80022a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f000 f94c 	bl	8002538 <HAL_TIM_IC_CaptureCallback>
 80022a0:	e005      	b.n	80022ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f000 f93f 	bl	8002526 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	f000 f94e 	bl	800254a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2200      	movs	r2, #0
 80022b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	f003 0310 	and.w	r3, r3, #16
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d020      	beq.n	8002300 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	f003 0310 	and.w	r3, r3, #16
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d01b      	beq.n	8002300 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f06f 0210 	mvn.w	r2, #16
 80022d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2208      	movs	r2, #8
 80022d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	69db      	ldr	r3, [r3, #28]
 80022de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d003      	beq.n	80022ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f000 f926 	bl	8002538 <HAL_TIM_IC_CaptureCallback>
 80022ec:	e005      	b.n	80022fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f000 f919 	bl	8002526 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f000 f928 	bl	800254a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	f003 0301 	and.w	r3, r3, #1
 8002306:	2b00      	cmp	r3, #0
 8002308:	d00c      	beq.n	8002324 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	f003 0301 	and.w	r3, r3, #1
 8002310:	2b00      	cmp	r3, #0
 8002312:	d007      	beq.n	8002324 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f06f 0201 	mvn.w	r2, #1
 800231c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f7fe fe8c 	bl	800103c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800232a:	2b00      	cmp	r3, #0
 800232c:	d00c      	beq.n	8002348 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002334:	2b00      	cmp	r3, #0
 8002336:	d007      	beq.n	8002348 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002340:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f000 fa6f 	bl	8002826 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800234e:	2b00      	cmp	r3, #0
 8002350:	d00c      	beq.n	800236c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002358:	2b00      	cmp	r3, #0
 800235a:	d007      	beq.n	800236c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002364:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	f000 f8f8 	bl	800255c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	f003 0320 	and.w	r3, r3, #32
 8002372:	2b00      	cmp	r3, #0
 8002374:	d00c      	beq.n	8002390 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	f003 0320 	and.w	r3, r3, #32
 800237c:	2b00      	cmp	r3, #0
 800237e:	d007      	beq.n	8002390 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f06f 0220 	mvn.w	r2, #32
 8002388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f000 fa42 	bl	8002814 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002390:	bf00      	nop
 8002392:	3710      	adds	r7, #16
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}

08002398 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023a2:	2300      	movs	r3, #0
 80023a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d101      	bne.n	80023b4 <HAL_TIM_ConfigClockSource+0x1c>
 80023b0:	2302      	movs	r3, #2
 80023b2:	e0b4      	b.n	800251e <HAL_TIM_ConfigClockSource+0x186>
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2201      	movs	r2, #1
 80023b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2202      	movs	r2, #2
 80023c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80023d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80023da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	68ba      	ldr	r2, [r7, #8]
 80023e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023ec:	d03e      	beq.n	800246c <HAL_TIM_ConfigClockSource+0xd4>
 80023ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023f2:	f200 8087 	bhi.w	8002504 <HAL_TIM_ConfigClockSource+0x16c>
 80023f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023fa:	f000 8086 	beq.w	800250a <HAL_TIM_ConfigClockSource+0x172>
 80023fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002402:	d87f      	bhi.n	8002504 <HAL_TIM_ConfigClockSource+0x16c>
 8002404:	2b70      	cmp	r3, #112	; 0x70
 8002406:	d01a      	beq.n	800243e <HAL_TIM_ConfigClockSource+0xa6>
 8002408:	2b70      	cmp	r3, #112	; 0x70
 800240a:	d87b      	bhi.n	8002504 <HAL_TIM_ConfigClockSource+0x16c>
 800240c:	2b60      	cmp	r3, #96	; 0x60
 800240e:	d050      	beq.n	80024b2 <HAL_TIM_ConfigClockSource+0x11a>
 8002410:	2b60      	cmp	r3, #96	; 0x60
 8002412:	d877      	bhi.n	8002504 <HAL_TIM_ConfigClockSource+0x16c>
 8002414:	2b50      	cmp	r3, #80	; 0x50
 8002416:	d03c      	beq.n	8002492 <HAL_TIM_ConfigClockSource+0xfa>
 8002418:	2b50      	cmp	r3, #80	; 0x50
 800241a:	d873      	bhi.n	8002504 <HAL_TIM_ConfigClockSource+0x16c>
 800241c:	2b40      	cmp	r3, #64	; 0x40
 800241e:	d058      	beq.n	80024d2 <HAL_TIM_ConfigClockSource+0x13a>
 8002420:	2b40      	cmp	r3, #64	; 0x40
 8002422:	d86f      	bhi.n	8002504 <HAL_TIM_ConfigClockSource+0x16c>
 8002424:	2b30      	cmp	r3, #48	; 0x30
 8002426:	d064      	beq.n	80024f2 <HAL_TIM_ConfigClockSource+0x15a>
 8002428:	2b30      	cmp	r3, #48	; 0x30
 800242a:	d86b      	bhi.n	8002504 <HAL_TIM_ConfigClockSource+0x16c>
 800242c:	2b20      	cmp	r3, #32
 800242e:	d060      	beq.n	80024f2 <HAL_TIM_ConfigClockSource+0x15a>
 8002430:	2b20      	cmp	r3, #32
 8002432:	d867      	bhi.n	8002504 <HAL_TIM_ConfigClockSource+0x16c>
 8002434:	2b00      	cmp	r3, #0
 8002436:	d05c      	beq.n	80024f2 <HAL_TIM_ConfigClockSource+0x15a>
 8002438:	2b10      	cmp	r3, #16
 800243a:	d05a      	beq.n	80024f2 <HAL_TIM_ConfigClockSource+0x15a>
 800243c:	e062      	b.n	8002504 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6818      	ldr	r0, [r3, #0]
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	6899      	ldr	r1, [r3, #8]
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685a      	ldr	r2, [r3, #4]
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	68db      	ldr	r3, [r3, #12]
 800244e:	f000 f96a 	bl	8002726 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002460:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	68ba      	ldr	r2, [r7, #8]
 8002468:	609a      	str	r2, [r3, #8]
      break;
 800246a:	e04f      	b.n	800250c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6818      	ldr	r0, [r3, #0]
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	6899      	ldr	r1, [r3, #8]
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685a      	ldr	r2, [r3, #4]
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	f000 f953 	bl	8002726 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	689a      	ldr	r2, [r3, #8]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800248e:	609a      	str	r2, [r3, #8]
      break;
 8002490:	e03c      	b.n	800250c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6818      	ldr	r0, [r3, #0]
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	6859      	ldr	r1, [r3, #4]
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	68db      	ldr	r3, [r3, #12]
 800249e:	461a      	mov	r2, r3
 80024a0:	f000 f8ca 	bl	8002638 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2150      	movs	r1, #80	; 0x50
 80024aa:	4618      	mov	r0, r3
 80024ac:	f000 f921 	bl	80026f2 <TIM_ITRx_SetConfig>
      break;
 80024b0:	e02c      	b.n	800250c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6818      	ldr	r0, [r3, #0]
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	6859      	ldr	r1, [r3, #4]
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	461a      	mov	r2, r3
 80024c0:	f000 f8e8 	bl	8002694 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2160      	movs	r1, #96	; 0x60
 80024ca:	4618      	mov	r0, r3
 80024cc:	f000 f911 	bl	80026f2 <TIM_ITRx_SetConfig>
      break;
 80024d0:	e01c      	b.n	800250c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6818      	ldr	r0, [r3, #0]
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	6859      	ldr	r1, [r3, #4]
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	461a      	mov	r2, r3
 80024e0:	f000 f8aa 	bl	8002638 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2140      	movs	r1, #64	; 0x40
 80024ea:	4618      	mov	r0, r3
 80024ec:	f000 f901 	bl	80026f2 <TIM_ITRx_SetConfig>
      break;
 80024f0:	e00c      	b.n	800250c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4619      	mov	r1, r3
 80024fc:	4610      	mov	r0, r2
 80024fe:	f000 f8f8 	bl	80026f2 <TIM_ITRx_SetConfig>
      break;
 8002502:	e003      	b.n	800250c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	73fb      	strb	r3, [r7, #15]
      break;
 8002508:	e000      	b.n	800250c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800250a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2201      	movs	r2, #1
 8002510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800251c:	7bfb      	ldrb	r3, [r7, #15]
}
 800251e:	4618      	mov	r0, r3
 8002520:	3710      	adds	r7, #16
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}

08002526 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002526:	b480      	push	{r7}
 8002528:	b083      	sub	sp, #12
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800252e:	bf00      	nop
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	bc80      	pop	{r7}
 8002536:	4770      	bx	lr

08002538 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	bc80      	pop	{r7}
 8002548:	4770      	bx	lr

0800254a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800254a:	b480      	push	{r7}
 800254c:	b083      	sub	sp, #12
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002552:	bf00      	nop
 8002554:	370c      	adds	r7, #12
 8002556:	46bd      	mov	sp, r7
 8002558:	bc80      	pop	{r7}
 800255a:	4770      	bx	lr

0800255c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800255c:	b480      	push	{r7}
 800255e:	b083      	sub	sp, #12
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002564:	bf00      	nop
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	bc80      	pop	{r7}
 800256c:	4770      	bx	lr
	...

08002570 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002570:	b480      	push	{r7}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	4a2b      	ldr	r2, [pc, #172]	; (8002630 <TIM_Base_SetConfig+0xc0>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d007      	beq.n	8002598 <TIM_Base_SetConfig+0x28>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800258e:	d003      	beq.n	8002598 <TIM_Base_SetConfig+0x28>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	4a28      	ldr	r2, [pc, #160]	; (8002634 <TIM_Base_SetConfig+0xc4>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d108      	bne.n	80025aa <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800259e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	68fa      	ldr	r2, [r7, #12]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a20      	ldr	r2, [pc, #128]	; (8002630 <TIM_Base_SetConfig+0xc0>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d007      	beq.n	80025c2 <TIM_Base_SetConfig+0x52>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025b8:	d003      	beq.n	80025c2 <TIM_Base_SetConfig+0x52>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4a1d      	ldr	r2, [pc, #116]	; (8002634 <TIM_Base_SetConfig+0xc4>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d108      	bne.n	80025d4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	68fa      	ldr	r2, [r7, #12]
 80025d0:	4313      	orrs	r3, r2
 80025d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	695b      	ldr	r3, [r3, #20]
 80025de:	4313      	orrs	r3, r2
 80025e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	68fa      	ldr	r2, [r7, #12]
 80025e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	689a      	ldr	r2, [r3, #8]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	4a0d      	ldr	r2, [pc, #52]	; (8002630 <TIM_Base_SetConfig+0xc0>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d103      	bne.n	8002608 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	691a      	ldr	r2, [r3, #16]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2201      	movs	r2, #1
 800260c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	691b      	ldr	r3, [r3, #16]
 8002612:	f003 0301 	and.w	r3, r3, #1
 8002616:	2b00      	cmp	r3, #0
 8002618:	d005      	beq.n	8002626 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	691b      	ldr	r3, [r3, #16]
 800261e:	f023 0201 	bic.w	r2, r3, #1
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	611a      	str	r2, [r3, #16]
  }
}
 8002626:	bf00      	nop
 8002628:	3714      	adds	r7, #20
 800262a:	46bd      	mov	sp, r7
 800262c:	bc80      	pop	{r7}
 800262e:	4770      	bx	lr
 8002630:	40012c00 	.word	0x40012c00
 8002634:	40000400 	.word	0x40000400

08002638 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002638:	b480      	push	{r7}
 800263a:	b087      	sub	sp, #28
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	6a1b      	ldr	r3, [r3, #32]
 8002648:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	6a1b      	ldr	r3, [r3, #32]
 800264e:	f023 0201 	bic.w	r2, r3, #1
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	699b      	ldr	r3, [r3, #24]
 800265a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002662:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	011b      	lsls	r3, r3, #4
 8002668:	693a      	ldr	r2, [r7, #16]
 800266a:	4313      	orrs	r3, r2
 800266c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	f023 030a 	bic.w	r3, r3, #10
 8002674:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002676:	697a      	ldr	r2, [r7, #20]
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	4313      	orrs	r3, r2
 800267c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	693a      	ldr	r2, [r7, #16]
 8002682:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	621a      	str	r2, [r3, #32]
}
 800268a:	bf00      	nop
 800268c:	371c      	adds	r7, #28
 800268e:	46bd      	mov	sp, r7
 8002690:	bc80      	pop	{r7}
 8002692:	4770      	bx	lr

08002694 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002694:	b480      	push	{r7}
 8002696:	b087      	sub	sp, #28
 8002698:	af00      	add	r7, sp, #0
 800269a:	60f8      	str	r0, [r7, #12]
 800269c:	60b9      	str	r1, [r7, #8]
 800269e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	6a1b      	ldr	r3, [r3, #32]
 80026a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	6a1b      	ldr	r3, [r3, #32]
 80026aa:	f023 0210 	bic.w	r2, r3, #16
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	699b      	ldr	r3, [r3, #24]
 80026b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80026be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	031b      	lsls	r3, r3, #12
 80026c4:	693a      	ldr	r2, [r7, #16]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80026d0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	011b      	lsls	r3, r3, #4
 80026d6:	697a      	ldr	r2, [r7, #20]
 80026d8:	4313      	orrs	r3, r2
 80026da:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	693a      	ldr	r2, [r7, #16]
 80026e0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	697a      	ldr	r2, [r7, #20]
 80026e6:	621a      	str	r2, [r3, #32]
}
 80026e8:	bf00      	nop
 80026ea:	371c      	adds	r7, #28
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bc80      	pop	{r7}
 80026f0:	4770      	bx	lr

080026f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80026f2:	b480      	push	{r7}
 80026f4:	b085      	sub	sp, #20
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	6078      	str	r0, [r7, #4]
 80026fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002708:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800270a:	683a      	ldr	r2, [r7, #0]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	4313      	orrs	r3, r2
 8002710:	f043 0307 	orr.w	r3, r3, #7
 8002714:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	68fa      	ldr	r2, [r7, #12]
 800271a:	609a      	str	r2, [r3, #8]
}
 800271c:	bf00      	nop
 800271e:	3714      	adds	r7, #20
 8002720:	46bd      	mov	sp, r7
 8002722:	bc80      	pop	{r7}
 8002724:	4770      	bx	lr

08002726 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002726:	b480      	push	{r7}
 8002728:	b087      	sub	sp, #28
 800272a:	af00      	add	r7, sp, #0
 800272c:	60f8      	str	r0, [r7, #12]
 800272e:	60b9      	str	r1, [r7, #8]
 8002730:	607a      	str	r2, [r7, #4]
 8002732:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002740:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	021a      	lsls	r2, r3, #8
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	431a      	orrs	r2, r3
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	4313      	orrs	r3, r2
 800274e:	697a      	ldr	r2, [r7, #20]
 8002750:	4313      	orrs	r3, r2
 8002752:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	697a      	ldr	r2, [r7, #20]
 8002758:	609a      	str	r2, [r3, #8]
}
 800275a:	bf00      	nop
 800275c:	371c      	adds	r7, #28
 800275e:	46bd      	mov	sp, r7
 8002760:	bc80      	pop	{r7}
 8002762:	4770      	bx	lr

08002764 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002764:	b480      	push	{r7}
 8002766:	b085      	sub	sp, #20
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002774:	2b01      	cmp	r3, #1
 8002776:	d101      	bne.n	800277c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002778:	2302      	movs	r3, #2
 800277a:	e041      	b.n	8002800 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2201      	movs	r2, #1
 8002780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2202      	movs	r2, #2
 8002788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	68fa      	ldr	r2, [r7, #12]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	68fa      	ldr	r2, [r7, #12]
 80027b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a14      	ldr	r2, [pc, #80]	; (800280c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d009      	beq.n	80027d4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027c8:	d004      	beq.n	80027d4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a10      	ldr	r2, [pc, #64]	; (8002810 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d10c      	bne.n	80027ee <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80027da:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	68ba      	ldr	r2, [r7, #8]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	68ba      	ldr	r2, [r7, #8]
 80027ec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2201      	movs	r2, #1
 80027f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2200      	movs	r2, #0
 80027fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	3714      	adds	r7, #20
 8002804:	46bd      	mov	sp, r7
 8002806:	bc80      	pop	{r7}
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop
 800280c:	40012c00 	.word	0x40012c00
 8002810:	40000400 	.word	0x40000400

08002814 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800281c:	bf00      	nop
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	bc80      	pop	{r7}
 8002824:	4770      	bx	lr

08002826 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002826:	b480      	push	{r7}
 8002828:	b083      	sub	sp, #12
 800282a:	af00      	add	r7, sp, #0
 800282c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800282e:	bf00      	nop
 8002830:	370c      	adds	r7, #12
 8002832:	46bd      	mov	sp, r7
 8002834:	bc80      	pop	{r7}
 8002836:	4770      	bx	lr

08002838 <__libc_init_array>:
 8002838:	b570      	push	{r4, r5, r6, lr}
 800283a:	2600      	movs	r6, #0
 800283c:	4d0c      	ldr	r5, [pc, #48]	; (8002870 <__libc_init_array+0x38>)
 800283e:	4c0d      	ldr	r4, [pc, #52]	; (8002874 <__libc_init_array+0x3c>)
 8002840:	1b64      	subs	r4, r4, r5
 8002842:	10a4      	asrs	r4, r4, #2
 8002844:	42a6      	cmp	r6, r4
 8002846:	d109      	bne.n	800285c <__libc_init_array+0x24>
 8002848:	f000 f822 	bl	8002890 <_init>
 800284c:	2600      	movs	r6, #0
 800284e:	4d0a      	ldr	r5, [pc, #40]	; (8002878 <__libc_init_array+0x40>)
 8002850:	4c0a      	ldr	r4, [pc, #40]	; (800287c <__libc_init_array+0x44>)
 8002852:	1b64      	subs	r4, r4, r5
 8002854:	10a4      	asrs	r4, r4, #2
 8002856:	42a6      	cmp	r6, r4
 8002858:	d105      	bne.n	8002866 <__libc_init_array+0x2e>
 800285a:	bd70      	pop	{r4, r5, r6, pc}
 800285c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002860:	4798      	blx	r3
 8002862:	3601      	adds	r6, #1
 8002864:	e7ee      	b.n	8002844 <__libc_init_array+0xc>
 8002866:	f855 3b04 	ldr.w	r3, [r5], #4
 800286a:	4798      	blx	r3
 800286c:	3601      	adds	r6, #1
 800286e:	e7f2      	b.n	8002856 <__libc_init_array+0x1e>
 8002870:	080028cc 	.word	0x080028cc
 8002874:	080028cc 	.word	0x080028cc
 8002878:	080028cc 	.word	0x080028cc
 800287c:	080028d0 	.word	0x080028d0

08002880 <memset>:
 8002880:	4603      	mov	r3, r0
 8002882:	4402      	add	r2, r0
 8002884:	4293      	cmp	r3, r2
 8002886:	d100      	bne.n	800288a <memset+0xa>
 8002888:	4770      	bx	lr
 800288a:	f803 1b01 	strb.w	r1, [r3], #1
 800288e:	e7f9      	b.n	8002884 <memset+0x4>

08002890 <_init>:
 8002890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002892:	bf00      	nop
 8002894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002896:	bc08      	pop	{r3}
 8002898:	469e      	mov	lr, r3
 800289a:	4770      	bx	lr

0800289c <_fini>:
 800289c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800289e:	bf00      	nop
 80028a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028a2:	bc08      	pop	{r3}
 80028a4:	469e      	mov	lr, r3
 80028a6:	4770      	bx	lr
