{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643033198309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643033198309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 19:36:38 2022 " "Processing started: Mon Jan 24 19:36:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643033198309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643033198309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643033198309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643033199254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643033199254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm1153_line_follower.v 1 1 " "Found 1 design units, including 1 entities, in source file sm1153_line_follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM1153_line_follower " "Found entity 1: SM1153_line_follower" {  } { { "SM1153_line_follower.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_line_follower.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643033212320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643033212320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm1153_node_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file sm1153_node_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM1153_node_detection " "Found entity 1: SM1153_node_detection" {  } { { "SM1153_node_detection.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_node_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643033212335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643033212335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm1153_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sm1153_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM1153_adc_control " "Found entity 1: SM1153_adc_control" {  } { { "SM1153_adc_control.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_adc_control.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643033212335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643033212335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm1153_pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file sm1153_pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM1153_PWM_Generator " "Found entity 1: SM1153_PWM_Generator" {  } { { "SM1153_PWM_Generator.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_PWM_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643033212335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643033212335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm1153_colour_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file sm1153_colour_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM1153_colour_detection " "Found entity 1: SM1153_colour_detection" {  } { { "SM1153_colour_detection.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_colour_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643033212335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643033212335 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SM1153_uart.v(50) " "Verilog HDL information at SM1153_uart.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "SM1153_uart.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_uart.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1643033212351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm1153_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file sm1153_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM1153_uart " "Found entity 1: SM1153_uart" {  } { { "SM1153_uart.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_uart.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643033212351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643033212351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm1153_led_output.v 1 1 " "Found 1 design units, including 1 entities, in source file sm1153_led_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM1153_led_output " "Found entity 1: SM1153_led_output" {  } { { "SM1153_led_output.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_led_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643033212351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643033212351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 task4 " "Found entity 1: task4" {  } { { "task4.bdf" "" { Schematic "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/task4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643033212351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643033212351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task4 " "Elaborating entity \"task4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643033212507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM1153_adc_control SM1153_adc_control:inst " "Elaborating entity \"SM1153_adc_control\" for hierarchy \"SM1153_adc_control:inst\"" {  } { { "task4.bdf" "inst" { Schematic "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/task4.bdf" { { 64 312 504 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643033212516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM1153_adc_control.v(50) " "Verilog HDL assignment warning at SM1153_adc_control.v(50): truncated value with size 32 to match size of target (1)" {  } { { "SM1153_adc_control.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_adc_control.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643033212516 "|task4|SM1153_adc_control:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM1153_adc_control.v(64) " "Verilog HDL assignment warning at SM1153_adc_control.v(64): truncated value with size 32 to match size of target (5)" {  } { { "SM1153_adc_control.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_adc_control.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643033212516 "|task4|SM1153_adc_control:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SM1153_adc_control.v(81) " "Verilog HDL assignment warning at SM1153_adc_control.v(81): truncated value with size 32 to match size of target (2)" {  } { { "SM1153_adc_control.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_adc_control.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643033212516 "|task4|SM1153_adc_control:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM1153_adc_control.v(110) " "Verilog HDL assignment warning at SM1153_adc_control.v(110): truncated value with size 32 to match size of target (5)" {  } { { "SM1153_adc_control.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_adc_control.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643033212516 "|task4|SM1153_adc_control:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM1153_line_follower SM1153_line_follower:inst1 " "Elaborating entity \"SM1153_line_follower\" for hierarchy \"SM1153_line_follower:inst1\"" {  } { { "task4.bdf" "inst1" { Schematic "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/task4.bdf" { { 48 944 1200 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643033212516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 SM1153_line_follower.v(28) " "Verilog HDL assignment warning at SM1153_line_follower.v(28): truncated value with size 64 to match size of target (8)" {  } { { "SM1153_line_follower.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_line_follower.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643033212516 "|task4|SM1153_line_follower:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM1153_line_follower.v(70) " "Verilog HDL assignment warning at SM1153_line_follower.v(70): truncated value with size 32 to match size of target (8)" {  } { { "SM1153_line_follower.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_line_follower.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643033212516 "|task4|SM1153_line_follower:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM1153_line_follower.v(85) " "Verilog HDL assignment warning at SM1153_line_follower.v(85): truncated value with size 32 to match size of target (8)" {  } { { "SM1153_line_follower.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_line_follower.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643033212516 "|task4|SM1153_line_follower:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 2 SM1153_line_follower.v(122) " "Verilog HDL assignment warning at SM1153_line_follower.v(122): truncated value with size 6 to match size of target (2)" {  } { { "SM1153_line_follower.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_line_follower.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643033212516 "|task4|SM1153_line_follower:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM1153_node_detection SM1153_node_detection:inst9 " "Elaborating entity \"SM1153_node_detection\" for hierarchy \"SM1153_node_detection:inst9\"" {  } { { "task4.bdf" "inst9" { Schematic "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/task4.bdf" { { 728 1080 1280 808 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643033212516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM1153_node_detection.v(34) " "Verilog HDL assignment warning at SM1153_node_detection.v(34): truncated value with size 32 to match size of target (1)" {  } { { "SM1153_node_detection.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_node_detection.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643033212516 "|task4|SM1153_node_detection:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SM1153_node_detection.v(35) " "Verilog HDL assignment warning at SM1153_node_detection.v(35): truncated value with size 32 to match size of target (6)" {  } { { "SM1153_node_detection.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_node_detection.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643033212516 "|task4|SM1153_node_detection:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SM1153_node_detection.v(50) " "Verilog HDL assignment warning at SM1153_node_detection.v(50): truncated value with size 32 to match size of target (8)" {  } { { "SM1153_node_detection.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_node_detection.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643033212516 "|task4|SM1153_node_detection:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM1153_PWM_Generator SM1153_PWM_Generator:inst2 " "Elaborating entity \"SM1153_PWM_Generator\" for hierarchy \"SM1153_PWM_Generator:inst2\"" {  } { { "task4.bdf" "inst2" { Schematic "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/task4.bdf" { { 32 1464 1704 112 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643033212531 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_1 SM1153_PWM_Generator.v(15) " "Verilog HDL or VHDL warning at SM1153_PWM_Generator.v(15): object \"counter_1\" assigned a value but never read" {  } { { "SM1153_PWM_Generator.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_PWM_Generator.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643033212531 "|task4|SM1153_PWM_Generator:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM1153_PWM_Generator.v(21) " "Verilog HDL assignment warning at SM1153_PWM_Generator.v(21): truncated value with size 32 to match size of target (1)" {  } { { "SM1153_PWM_Generator.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_PWM_Generator.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643033212531 "|task4|SM1153_PWM_Generator:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 SM1153_PWM_Generator.v(38) " "Verilog HDL assignment warning at SM1153_PWM_Generator.v(38): truncated value with size 32 to match size of target (13)" {  } { { "SM1153_PWM_Generator.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_PWM_Generator.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643033212531 "|task4|SM1153_PWM_Generator:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM1153_led_output SM1153_led_output:inst8 " "Elaborating entity \"SM1153_led_output\" for hierarchy \"SM1153_led_output:inst8\"" {  } { { "task4.bdf" "inst8" { Schematic "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/task4.bdf" { { 712 672 840 920 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643033212531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM1153_colour_detection SM1153_colour_detection:inst6 " "Elaborating entity \"SM1153_colour_detection\" for hierarchy \"SM1153_colour_detection:inst6\"" {  } { { "task4.bdf" "inst6" { Schematic "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/task4.bdf" { { 424 224 424 696 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643033212531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM1153_colour_detection.v(50) " "Verilog HDL assignment warning at SM1153_colour_detection.v(50): truncated value with size 32 to match size of target (4)" {  } { { "SM1153_colour_detection.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_colour_detection.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643033212531 "|task4|SM1153_colour_detection:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM1153_colour_detection.v(100) " "Verilog HDL assignment warning at SM1153_colour_detection.v(100): truncated value with size 32 to match size of target (16)" {  } { { "SM1153_colour_detection.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_colour_detection.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643033212531 "|task4|SM1153_colour_detection:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM1153_colour_detection.v(104) " "Verilog HDL assignment warning at SM1153_colour_detection.v(104): truncated value with size 32 to match size of target (16)" {  } { { "SM1153_colour_detection.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_colour_detection.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643033212531 "|task4|SM1153_colour_detection:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM1153_colour_detection.v(107) " "Verilog HDL assignment warning at SM1153_colour_detection.v(107): truncated value with size 32 to match size of target (16)" {  } { { "SM1153_colour_detection.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_colour_detection.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643033212531 "|task4|SM1153_colour_detection:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM1153_uart SM1153_uart:inst7 " "Elaborating entity \"SM1153_uart\" for hierarchy \"SM1153_uart:inst7\"" {  } { { "task4.bdf" "inst7" { Schematic "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/task4.bdf" { { 496 752 896 640 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643033212531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM1153_uart.v(138) " "Verilog HDL assignment warning at SM1153_uart.v(138): truncated value with size 32 to match size of target (1)" {  } { { "SM1153_uart.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_uart.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643033212531 "|task4|SM1153_uart:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SM1153_uart.v(139) " "Verilog HDL assignment warning at SM1153_uart.v(139): truncated value with size 32 to match size of target (3)" {  } { { "SM1153_uart.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_uart.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643033212531 "|task4|SM1153_uart:inst7"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SM1153_line_follower:inst1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SM1153_line_follower:inst1\|Mult0\"" {  } { { "SM1153_line_follower.v" "Mult0" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_line_follower.v" 134 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643033213787 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1643033213787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SM1153_line_follower:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM1153_line_follower:inst1\|lpm_mult:Mult0\"" {  } { { "SM1153_line_follower.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_line_follower.v" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643033213897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SM1153_line_follower:inst1\|lpm_mult:Mult0 " "Instantiated megafunction \"SM1153_line_follower:inst1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643033213897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643033213897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643033213897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643033213897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643033213897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643033213897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643033213897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643033213897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643033213897 ""}  } { { "SM1153_line_follower.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_line_follower.v" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643033213897 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM1153_line_follower:inst1\|lpm_mult:Mult0\|multcore:mult_core SM1153_line_follower:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM1153_line_follower:inst1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"SM1153_line_follower:inst1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "SM1153_line_follower.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_line_follower.v" 134 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643033213975 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM1153_line_follower:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder SM1153_line_follower:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM1153_line_follower:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"SM1153_line_follower:inst1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "SM1153_line_follower.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_line_follower.v" 134 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643033214043 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM1153_line_follower:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] SM1153_line_follower:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM1153_line_follower:inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"SM1153_line_follower:inst1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "SM1153_line_follower.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_line_follower.v" 134 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643033214106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1jh " "Found entity 1: add_sub_1jh" {  } { { "db/add_sub_1jh.tdf" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/db/add_sub_1jh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643033214199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643033214199 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM1153_line_follower:inst1\|lpm_mult:Mult0\|altshift:external_latency_ffs SM1153_line_follower:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM1153_line_follower:inst1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"SM1153_line_follower:inst1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "SM1153_line_follower.v" "" { Text "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/SM1153_line_follower.v" 134 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643033214247 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adc_cs_n GND " "Pin \"adc_cs_n\" is stuck at GND" {  } { { "task4.bdf" "" { Schematic "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/task4.bdf" { { 88 504 680 104 "adc_cs_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643033215171 "|task4|adc_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "red2 GND " "Pin \"red2\" is stuck at GND" {  } { { "task4.bdf" "" { Schematic "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/task4.bdf" { { 736 840 1016 752 "red2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643033215171 "|task4|red2"} { "Warning" "WMLS_MLS_STUCK_PIN" "green2 GND " "Pin \"green2\" is stuck at GND" {  } { { "task4.bdf" "" { Schematic "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/task4.bdf" { { 752 840 1016 768 "green2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643033215171 "|task4|green2"} { "Warning" "WMLS_MLS_STUCK_PIN" "red3 GND " "Pin \"red3\" is stuck at GND" {  } { { "task4.bdf" "" { Schematic "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/task4.bdf" { { 784 840 1016 800 "red3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643033215171 "|task4|red3"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue3 GND " "Pin \"blue3\" is stuck at GND" {  } { { "task4.bdf" "" { Schematic "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/task4.bdf" { { 816 840 1016 832 "blue3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643033215171 "|task4|blue3"} { "Warning" "WMLS_MLS_STUCK_PIN" "green1 GND " "Pin \"green1\" is stuck at GND" {  } { { "task4.bdf" "" { Schematic "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/task4.bdf" { { 848 840 1016 864 "green1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643033215171 "|task4|green1"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue1 GND " "Pin \"blue1\" is stuck at GND" {  } { { "task4.bdf" "" { Schematic "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/task4.bdf" { { 864 840 1016 880 "blue1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643033215171 "|task4|blue1"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0 VCC " "Pin \"s0\" is stuck at VCC" {  } { { "task4.bdf" "" { Schematic "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/task4.bdf" { { 496 424 600 512 "s0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643033215171 "|task4|s0"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1 VCC " "Pin \"s1\" is stuck at VCC" {  } { { "task4.bdf" "" { Schematic "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/task4.bdf" { { 512 424 600 528 "s1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643033215171 "|task4|s1"} { "Warning" "WMLS_MLS_STUCK_PIN" "counter_temp\[3\] GND " "Pin \"counter_temp\[3\]\" is stuck at GND" {  } { { "task4.bdf" "" { Schematic "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/task4.bdf" { { 448 424 613 464 "counter_temp\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643033215171 "|task4|counter_temp[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1643033215171 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643033215343 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643033216706 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/output_files/task4.map.smsg " "Generated suppressed messages file C:/Users/Saksham/Desktop/adc_test/SM#1153_Task4/output_files/task4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643033216820 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643033217025 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643033217025 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "878 " "Implemented 878 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643033217252 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643033217252 ""} { "Info" "ICUT_CUT_TM_LCELLS" "790 " "Implemented 790 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643033217252 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643033217252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643033217283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 24 19:36:57 2022 " "Processing ended: Mon Jan 24 19:36:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643033217283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643033217283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643033217283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643033217283 ""}
