# SETTINGS ./simusched ej7/lote7.tsk 3 1 2 SchedRR 3 5 7
LOAD 0  0
LOAD 0  1
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
CPU 0 -1 2
CPU 1  0 0
CPU 1  1 1
CPU 1 -1 2
CPU 2  0 0
CPU 2  1 1
CPU 2 -1 2
LOAD 3  2
BLOCK 3  1
CPU 3  0 0
# CONTEXT CPU 1 3
CPU 3 -1 2
UNBLOCK 4  1
# CONTEXT CPU 0 4
CPU 4  2 1
# CONTEXT CPU 2 4
LOAD 5  3
# CONTEXT CPU 0 5
CPU 5  2 1
# CONTEXT CPU 2 5
# CONTEXT CPU 0 6
CPU 6  2 1
# CONTEXT CPU 2 6
LOAD 7  4
CPU 7  1 0
CPU 7  2 1
CPU 7  0 2
CPU 8  1 0
CPU 8  2 1
CPU 8  0 2
CPU 9  1 0
# CONTEXT CPU 1 9
CPU 9  0 2
LOAD 10  5
# CONTEXT CPU 0 10
CPU 10  3 1
CPU 10  0 2
CPU 11  4 0
CPU 11  3 1
CPU 11  0 2
BLOCK 12  3
CPU 12  4 0
# CONTEXT CPU 1 12
CPU 12  0 2
BLOCK 13  4
UNBLOCK 13  3
# CONTEXT CPU 0 13
CPU 13  2 1
CPU 13  0 2
UNBLOCK 14  4
CPU 14  5 0
CPU 14  2 1
# CONTEXT CPU 2 14
CPU 15  5 0
CPU 15  2 1
# CONTEXT CPU 2 15
BLOCK 16  5
# CONTEXT CPU 0 16
CPU 16  2 1
# CONTEXT CPU 2 16
UNBLOCK 17  5
# CONTEXT CPU 0 17
CPU 17  2 1
CPU 17  1 2
# CONTEXT CPU 0 18
# CONTEXT CPU 1 18
CPU 18  1 2
CPU 19  3 0
# CONTEXT CPU 1 19
CPU 19  1 2
BLOCK 20  3
BLOCK 20  1
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
# CONTEXT CPU 2 20
UNBLOCK 21  1
UNBLOCK 21  3
# CONTEXT CPU 0 21
CPU 21  4 1
# CONTEXT CPU 2 21
# CONTEXT CPU 0 22
CPU 22  4 1
# CONTEXT CPU 2 22
CPU 23  0 0
CPU 23  4 1
CPU 23  5 2
BLOCK 24  0
# CONTEXT CPU 0 24
CPU 24  4 1
CPU 24  5 2
UNBLOCK 25  0
# CONTEXT CPU 0 25
CPU 25  4 1
CPU 25  5 2
# CONTEXT CPU 0 26
# CONTEXT CPU 1 26
CPU 26  5 2
CPU 27  2 0
# CONTEXT CPU 1 27
CPU 27  5 2
CPU 28  2 0
# CONTEXT CPU 1 28
CPU 28  5 2
BLOCK 29  5
CPU 29  2 0
CPU 29  1 1
# CONTEXT CPU 2 29
UNBLOCK 30  5
# CONTEXT CPU 0 30
CPU 30  1 1
# CONTEXT CPU 2 30
CPU 31  0 0
CPU 31  1 1
# CONTEXT CPU 2 31
BLOCK 32  1
CPU 32  0 0
# CONTEXT CPU 1 32
CPU 32  3 2
UNBLOCK 33  1
CPU 33  0 0
CPU 33  4 1
CPU 33  3 2
# CONTEXT CPU 0 34
CPU 34  4 1
CPU 34  3 2
# CONTEXT CPU 0 35
CPU 35  4 1
CPU 35  3 2
# CONTEXT CPU 0 36
CPU 36  4 1
CPU 36  3 2
BLOCK 37  4
BLOCK 37  3
CPU 37  5 0
# CONTEXT CPU 1 37
# CONTEXT CPU 2 37
BLOCK 38  5
UNBLOCK 38  3
UNBLOCK 38  4
# CONTEXT CPU 0 38
# CONTEXT CPU 1 38
# CONTEXT CPU 2 38
UNBLOCK 39  5
CPU 39  0 0
# CONTEXT CPU 1 39
# CONTEXT CPU 2 39
CPU 40  0 0
CPU 40  2 1
CPU 40  1 2
CPU 41  0 0
CPU 41  2 1
CPU 41  1 2
BLOCK 42  1
# CONTEXT CPU 0 42
CPU 42  2 1
# CONTEXT CPU 2 42
UNBLOCK 43  1
# CONTEXT CPU 0 43
CPU 43  2 1
# CONTEXT CPU 2 43
# CONTEXT CPU 0 44
CPU 44  2 1
# CONTEXT CPU 2 44
CPU 45  3 0
# CONTEXT CPU 1 45
CPU 45  4 2
BLOCK 46  3
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
CPU 46  4 2
BLOCK 47  4
UNBLOCK 47  3
CPU 47  0 0
# CONTEXT CPU 1 47
# CONTEXT CPU 2 47
UNBLOCK 48  4
CPU 48  0 0
CPU 48  5 1
CPU 48  1 2
BLOCK 49  0
# CONTEXT CPU 0 49
CPU 49  5 1
CPU 49  1 2
BLOCK 50  5
UNBLOCK 50  0
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
CPU 50  1 2
UNBLOCK 51  5
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
CPU 51  1 2
BLOCK 52  1
CPU 52  2 0
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
UNBLOCK 53  1
CPU 53  2 0
CPU 53  3 1
CPU 53  4 2
CPU 54  2 0
CPU 54  3 1
CPU 54  4 2
BLOCK 55  3
# CONTEXT CPU 0 55
# CONTEXT CPU 1 55
CPU 55  4 2
UNBLOCK 56  3
CPU 56  0 0
CPU 56  5 1
CPU 56  4 2
CPU 57  0 0
CPU 57  5 1
CPU 57  4 2
BLOCK 58  5
CPU 58  0 0
# CONTEXT CPU 1 58
CPU 58  4 2
BLOCK 59  0
BLOCK 59  4
UNBLOCK 59  5
# CONTEXT CPU 0 59
# CONTEXT CPU 1 59
# CONTEXT CPU 2 59
UNBLOCK 60  0
UNBLOCK 60  4
CPU 60  2 0
# CONTEXT CPU 1 60
# CONTEXT CPU 2 60
CPU 61  2 0
CPU 61  1 1
# CONTEXT CPU 2 61
CPU 62  2 0
CPU 62  1 1
CPU 62  3 2
BLOCK 63  1
# CONTEXT CPU 0 63
# CONTEXT CPU 1 63
CPU 63  3 2
BLOCK 64  3
UNBLOCK 64  1
# CONTEXT CPU 0 64
# CONTEXT CPU 1 64
# CONTEXT CPU 2 64
UNBLOCK 65  3
# CONTEXT CPU 0 65
# CONTEXT CPU 1 65
CPU 65  4 2
CPU 66  5 0
CPU 66  0 1
CPU 66  4 2
CPU 67  5 0
CPU 67  0 1
CPU 67  4 2
BLOCK 68  4
CPU 68  5 0
CPU 68  0 1
# CONTEXT CPU 2 68
BLOCK 69  5
UNBLOCK 69  4
# CONTEXT CPU 0 69
CPU 69  0 1
# CONTEXT CPU 2 69
EXIT 70  0 1
UNBLOCK 70  5
# CONTEXT CPU 0 70
# CONTEXT CPU 1 70
# CONTEXT CPU 2 70
# CONTEXT CPU 0 71
# CONTEXT CPU 1 71
CPU 71  2 2
CPU 72  1 0
# CONTEXT CPU 1 72
CPU 72  2 2
EXIT 73  2 2
CPU 73  1 0
CPU 73  3 1
# CONTEXT CPU 2 73
CPU 74  1 0
CPU 74  3 1
CPU 74  4 2
BLOCK 75  1
# CONTEXT CPU 0 75
CPU 75  3 1
CPU 75  4 2
BLOCK 76  3
UNBLOCK 76  1
CPU 76  5 0
# CONTEXT CPU 1 76
CPU 76  4 2
BLOCK 77  5
UNBLOCK 77  3
# CONTEXT CPU 0 77
# CONTEXT CPU 1 77
CPU 77  4 2
EXIT 78  4 2
UNBLOCK 78  5
# CONTEXT CPU 0 78
# CONTEXT CPU 1 78
# CONTEXT CPU 2 78
# CONTEXT CPU 0 79
CPU 79  1 1
# CONTEXT CPU 2 79
CPU 80  3 0
CPU 80  1 1
# CONTEXT CPU 2 80
BLOCK 81  3
CPU 81 -1 0
CPU 81  1 1
CPU 81  5 2
UNBLOCK 82  3
# CONTEXT CPU 0 82
CPU 82  1 1
CPU 82  5 2
EXIT 83  1 1
BLOCK 83  5
CPU 83  3 0
CPU 83 -1 1
CPU 83 -1 2
UNBLOCK 84  5
CPU 84  3 0
# CONTEXT CPU 1 84
CPU 84 -1 2
BLOCK 85  3
CPU 85 -1 0
# CONTEXT CPU 1 85
CPU 85 -1 2
UNBLOCK 86  3
# CONTEXT CPU 0 86
# CONTEXT CPU 1 86
CPU 86 -1 2
CPU 87  3 0
CPU 87  5 1
CPU 87 -1 2
CPU 88  3 0
CPU 88  5 1
CPU 88 -1 2
CPU 89  3 0
CPU 89  5 1
CPU 89 -1 2
BLOCK 90  3
BLOCK 90  5
CPU 90 -1 0
CPU 90 -1 1
CPU 90 -1 2
UNBLOCK 91  3
UNBLOCK 91  5
# CONTEXT CPU 0 91
# CONTEXT CPU 1 91
CPU 91 -1 2
CPU 92  3 0
CPU 92  5 1
CPU 92 -1 2
CPU 93  3 0
CPU 93  5 1
CPU 93 -1 2
CPU 94  3 0
CPU 94  5 1
CPU 94 -1 2
CPU 95  3 0
CPU 95  5 1
CPU 95 -1 2
EXIT 96  3 0
EXIT 96  5 1
CPU 96 -1 0
CPU 96 -1 1
CPU 96 -1 2
