/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [20:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [27:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_3z;
  wire [33:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [26:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_1z[1] | _00_);
  assign celloutsig_0_10z = ~(celloutsig_0_3z | celloutsig_0_8z);
  assign celloutsig_0_11z = ~(celloutsig_0_7z[5] | celloutsig_0_5z);
  assign celloutsig_0_0z = ~((in_data[55] | in_data[80]) & (in_data[10] | in_data[33]));
  assign celloutsig_0_8z = ~((in_data[49] | in_data[71]) & (celloutsig_0_5z | _01_));
  assign celloutsig_0_21z = ~((celloutsig_0_5z | celloutsig_0_17z[4]) & (celloutsig_0_0z | 1'h1));
  assign celloutsig_0_22z = ~((_03_ | celloutsig_0_5z) & (celloutsig_0_4z[12] | celloutsig_0_5z));
  reg [3:0] _12_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 4'h0;
    else _12_ <= celloutsig_1_5z[5:2];
  assign out_data[99:96] = _12_;
  reg [20:0] _13_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _13_ <= 21'h000000;
    else _13_ <= { in_data[71:57], celloutsig_0_1z[2:1], 1'h1, celloutsig_0_1z[2:1], 1'h1 };
  assign { _04_[20:12], _03_, _04_[10], _00_, _04_[8:4], _02_, _04_[2], _01_, _04_[0] } = _13_;
  assign celloutsig_1_6z = celloutsig_1_3z[11:4] / { 1'h1, in_data[156:150] };
  assign celloutsig_0_7z = celloutsig_0_6z[7:2] / { 1'h1, celloutsig_0_4z[20:16] };
  assign celloutsig_1_0z = in_data[115:112] / { 1'h1, in_data[182:180] };
  assign celloutsig_0_3z = { _04_[10], _00_, _04_[8:7], celloutsig_0_1z[2:1], 1'h1 } === { in_data[79:74], celloutsig_0_0z };
  assign celloutsig_1_2z = { celloutsig_1_1z[4:1], celloutsig_1_0z, celloutsig_1_1z } === { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_1z[8] & celloutsig_1_4z;
  assign celloutsig_1_4z = celloutsig_1_1z[7] & in_data[140];
  assign celloutsig_1_8z = celloutsig_1_1z[7:2] << { celloutsig_1_5z[1], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_11z = celloutsig_1_8z[3:1] << celloutsig_1_9z[2:0];
  assign celloutsig_0_4z = { _04_[8:4], _02_, _04_[2], _01_, _04_[20:12], _03_, _04_[10], _00_, _04_[8:4], _02_, _04_[2], _01_, _04_[0], celloutsig_0_0z, celloutsig_0_1z[2:1], 1'h1, celloutsig_0_3z } << { in_data[79:49], celloutsig_0_1z[2:1], 1'h1 };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_1z[2:1], 1'h1, celloutsig_0_1z[2:1], 1'h1, celloutsig_0_3z } << celloutsig_0_4z[19:12];
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } << in_data[119:108];
  assign celloutsig_1_12z = { celloutsig_1_0z[0], celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_2z } >> { celloutsig_1_5z[8:0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_14z = { celloutsig_1_12z[10:3], celloutsig_1_2z } >> celloutsig_1_5z[12:4];
  assign celloutsig_0_17z = { celloutsig_0_6z[6:2], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_11z } >> celloutsig_0_12z[17:10];
  assign celloutsig_1_9z = celloutsig_1_1z[10:7] ~^ celloutsig_1_5z[10:7];
  assign celloutsig_1_18z = celloutsig_1_1z[10:2] ~^ { celloutsig_1_14z[8], celloutsig_1_6z };
  assign celloutsig_1_3z = { in_data[117:115], celloutsig_1_1z, celloutsig_1_2z } ~^ { in_data[162:151], celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_3z[15:3] ~^ { celloutsig_1_1z[7:1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_1z[2:1] = in_data[37:36] ~^ { celloutsig_0_0z, celloutsig_0_0z };
  assign { celloutsig_0_12z[27:3], celloutsig_0_12z[1:0] } = { celloutsig_0_4z[27:3], celloutsig_0_4z[1:0] } ~^ { in_data[24:4], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_1z[2:1], celloutsig_0_11z, celloutsig_0_8z };
  assign { _04_[11], _04_[9], _04_[3], _04_[1] } = { _03_, _00_, _02_, _01_ };
  assign celloutsig_0_12z[2] = celloutsig_0_4z[2];
  assign celloutsig_0_1z[0] = 1'h1;
  assign { out_data[136:128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
