#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar 26 17:44:46 2021
# Process ID: 42188
# Current directory: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30744 C:\Users\andre\Documents\GitHub\PFRL_pizzamiglio_prisciantelli\project_reti_logiche_DEFINITIVO\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/vivado.log
# Journal file: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.426 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1197.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1310.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 1440.113 ; gain = 425.688
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000010111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000010000100001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010011010101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011110000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110000111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011001100101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100011011100000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001110000110110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010101000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100110011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010110011001100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010100000100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010100000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011110000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011001101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000011111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010001000101...]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1946.297 ; gain = 437.344
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 2
Time: 602600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 977600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
xsim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1992.715 ; gain = 35.363
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1992.715 ; gain = 978.289
run all
Note: TEST 4
Time: 1352600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 1727600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 2102600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 2477600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 2852600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 3227600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 3602600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 3977600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 3977600 ps : File "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs synth_1 -jobs 12
[Fri Mar 26 17:51:46 2021] Launched synth_1...
Run output will be captured here: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2191.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2191.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000010111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000010000100001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010011010101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011110000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110000111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011001100101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100011011100000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001110000110110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010101000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100110011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010110011001100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010100000100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010100000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011110000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011001101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000011111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010001000101...]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2192.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 2
Time: 602600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 977600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2192.531 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2192.531 ; gain = 0.961
run all
Note: TEST 4
Time: 1352600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 1727600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 2102600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 2477600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 2852600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 3227600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 3602600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 3977600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 3977600 ps : File "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs synth_1 -jobs 12
[Fri Mar 26 17:58:31 2021] Launched synth_1...
Run output will be captured here: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3429.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3429.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000010111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000010000100001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010011010101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011110000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110000111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011001100101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100011011100000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001110000110110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010101000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100110011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010110011001100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010100000100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010100000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011110000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011001101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000011111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010001000101...]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3429.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3429.098 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 3429.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000010111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000010000100001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010011010101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011110000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110000111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011001100101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100011011100000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001110000110110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010101000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100110011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010110011001100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010100000100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010100000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011110000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011001101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000011111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010001000101...]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3429.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 3429.098 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs synth_1 -jobs 12
[Fri Mar 26 18:09:51 2021] Launched synth_1...
Run output will be captured here: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3429.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3429.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000010111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000010000100001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010011010101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011110000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110000111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011001100101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100011011100000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001110000110110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010101000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100110011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010110011001100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010100000100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010100000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011110000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011001101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000011111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010001000101...]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3429.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 2
Time: 572600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 917600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 3429.098 ; gain = 0.000
run all
Note: TEST 4
Time: 1262600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 1607600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 1952600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 2297600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 2642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 2987600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 3332600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 3677600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 3677600 ps : File "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000010111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000010000100001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010011010101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011110000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110000111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011001100101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100011011100000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001110000110110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010101000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100110011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010110011001100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010100000100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010100000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011110000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011001101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000011111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010001000101...]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 3492.035 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 3492.035 ; gain = 0.000
run all
Note: TEST 2
Time: 737867600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 1475507600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 4
Time: 2213147600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 2950787600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 3688427600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 4426067600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 5163707600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 5901347600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 6638987600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 7376627600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 7376627600 ps : File "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:14 ; elapsed = 00:01:11 . Memory (MB): peak = 3492.035 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs synth_1 -jobs 12
[Fri Mar 26 18:16:45 2021] Launched synth_1...
Run output will be captured here: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar 26 18:17:35 2021] Launched impl_1...
Run output will be captured here: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3492.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.060 . Memory (MB): peak = 3492.035 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.060 . Memory (MB): peak = 3492.035 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3492.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_sim
INFO: [Simtcl 6-16] Simulation closed
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3492.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3492.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3492.035 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 572600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 572600 ps : File "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 3492.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110011001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011111111001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3492.035 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 3492.035 ; gain = 0.000
run all
Note: TEST 2
Time: 737867600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 1475507600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 4
Time: 2213147600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 2950787600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 3688427600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 4426067600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 5163707600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 5901347600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 6638987600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 7376627600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 7376627600 ps : File "C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:17 ; elapsed = 00:01:16 . Memory (MB): peak = 3492.035 ; gain = 0.000
report_utilization
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 26 18:26:11 2021
| Host         : DESKTOP-D7FT5L0 running 64-bit major release  (build 9200)
| Command      : report_utilization
| Design       : project_reti_logiche
| Device       : 7a200tfbg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |  245 |     0 |    134600 |  0.18 |
|   LUT as Logic          |  245 |     0 |    134600 |  0.18 |
|   LUT as Memory         |    0 |     0 |     46200 |  0.00 |
| Slice Registers         |   77 |     0 |    269200 |  0.03 |
|   Register as Flip Flop |   77 |     0 |    269200 |  0.03 |
|   Register as Latch     |    0 |     0 |    269200 |  0.00 |
| F7 Muxes                |    0 |     0 |     67300 |  0.00 |
| F8 Muxes                |    0 |     0 |     33650 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 8     |          Yes |           - |          Set |
| 57    |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 11    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       365 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       365 |  0.00 |
|   RAMB18       |    0 |     0 |       730 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       740 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   38 |     0 |       285 | 13.33 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        10 |  0.00 |
| PHASER_REF                  |    0 |     0 |        10 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        40 |  0.00 |
| IN_FIFO                     |    0 |     0 |        40 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        10 |  0.00 |
| IBUFDS                      |    0 |     0 |       274 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        40 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        40 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       500 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        40 |  0.00 |
| MMCME2_ADV |    0 |     0 |        10 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        10 |  0.00 |
| BUFMRCE    |    0 |     0 |        20 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        40 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     |   91 |                 LUT |
| LUT2     |   86 |                 LUT |
| LUT4     |   74 |                 LUT |
| FDCE     |   57 |        Flop & Latch |
| LUT5     |   44 |                 LUT |
| CARRY4   |   40 |          CarryLogic |
| OBUF     |   27 |                  IO |
| LUT3     |   23 |                 LUT |
| IBUF     |   11 |                  IO |
| FDRE     |   11 |        Flop & Latch |
| FDPE     |    8 |        Flop & Latch |
| LUT1     |    2 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 26 18:26:24 2021
| Host         : DESKTOP-D7FT5L0 running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             93.801ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 3.186ns (52.393%)  route 2.895ns (47.607%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, unplaced)        0.584     2.424    DATAPATH0/N_COL_REG/CLK
                         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 r  DATAPATH0/N_COL_REG/data_reg[3]/Q
                         net (fo=16, unplaced)        0.860     3.740    DATAPATH0/N_COL_REG/A[3]
                         LUT6 (Prop_lut6_I1_O)        0.295     4.035 r  DATAPATH0/N_COL_REG/multOp__30_carry_i_1/O
                         net (fo=2, unplaced)         0.460     4.495    DATAPATH0/N_COL_REG/data_reg[3]_0[2]
                         LUT5 (Prop_lut5_I0_O)        0.124     4.619 r  DATAPATH0/N_COL_REG/multOp__30_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.619    DATAPATH0/N_COL_REG_n_22
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.020 r  DATAPATH0/multOp__30_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.029    DATAPATH0/multOp__30_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.377 r  DATAPATH0/multOp__30_carry__0/O[1]
                         net (fo=3, unplaced)         0.629     6.006    DATAPATH0/N_COL_REG/multOp__60_carry__1_i_8_0[1]
                         LUT4 (Prop_lut4_I2_O)        0.332     6.338 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9/O
                         net (fo=2, unplaced)         0.430     6.768    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9_n_0
                         LUT4 (Prop_lut4_I0_O)        0.153     6.921 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, unplaced)         0.507     7.428    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
                         LUT5 (Prop_lut5_I0_O)        0.327     7.755 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, unplaced)         0.000     7.755    DATAPATH0/N_COL_REG_n_48
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.156 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.156    DATAPATH0/multOp__60_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.270 r  DATAPATH0/multOp__60_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     8.270    DATAPATH0/multOp__60_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.505 r  DATAPATH0/multOp__60_carry__2/O[0]
                         net (fo=1, unplaced)         0.000     8.505    DATAPATH0/SIZE_REG/D[14]
                         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, unplaced)        0.439   102.100    DATAPATH0/SIZE_REG/CLK
                         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[15]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Setup_fdce_C_D)        0.062   102.305    DATAPATH0/SIZE_REG/data_reg[15]
  -------------------------------------------------------------------
                         required time                        102.305    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                 93.801    




