|riscv_microcontroller
clock => controller:controller_0.clock
clock => datapath:datapath_0.clock
reset => controller:controller_0.reset
reset => datapath:datapath_0.reset
debug_controller_state[0] <= controller:controller_0.state_indicator_debug[0]
debug_controller_state[1] <= controller:controller_0.state_indicator_debug[1]
debug_controller_state[2] <= controller:controller_0.state_indicator_debug[2]
debug_pc_output[0] <= datapath:datapath_0.debug_instruction_address[0]
debug_pc_output[1] <= datapath:datapath_0.debug_instruction_address[1]
debug_pc_output[2] <= datapath:datapath_0.debug_instruction_address[2]
debug_pc_output[3] <= datapath:datapath_0.debug_instruction_address[3]
debug_pc_output[4] <= datapath:datapath_0.debug_instruction_address[4]
debug_pc_output[5] <= datapath:datapath_0.debug_instruction_address[5]
debug_pc_output[6] <= datapath:datapath_0.debug_instruction_address[6]
debug_pc_output[7] <= datapath:datapath_0.debug_instruction_address[7]
debug_pc_output[8] <= datapath:datapath_0.debug_instruction_address[8]
debug_pc_output[9] <= datapath:datapath_0.debug_instruction_address[9]
debug_pc_output[10] <= datapath:datapath_0.debug_instruction_address[10]
debug_pc_output[11] <= datapath:datapath_0.debug_instruction_address[11]
debug_pc_output[12] <= datapath:datapath_0.debug_instruction_address[12]
debug_pc_output[13] <= datapath:datapath_0.debug_instruction_address[13]
debug_pc_output[14] <= datapath:datapath_0.debug_instruction_address[14]
debug_pc_output[15] <= datapath:datapath_0.debug_instruction_address[15]
debug_pc_output[16] <= datapath:datapath_0.debug_instruction_address[16]
debug_pc_output[17] <= datapath:datapath_0.debug_instruction_address[17]
debug_pc_output[18] <= datapath:datapath_0.debug_instruction_address[18]
debug_pc_output[19] <= datapath:datapath_0.debug_instruction_address[19]
debug_pc_output[20] <= datapath:datapath_0.debug_instruction_address[20]
debug_pc_output[21] <= datapath:datapath_0.debug_instruction_address[21]
debug_pc_output[22] <= datapath:datapath_0.debug_instruction_address[22]
debug_pc_output[23] <= datapath:datapath_0.debug_instruction_address[23]
debug_pc_output[24] <= datapath:datapath_0.debug_instruction_address[24]
debug_pc_output[25] <= datapath:datapath_0.debug_instruction_address[25]
debug_pc_output[26] <= datapath:datapath_0.debug_instruction_address[26]
debug_pc_output[27] <= datapath:datapath_0.debug_instruction_address[27]
debug_pc_output[28] <= datapath:datapath_0.debug_instruction_address[28]
debug_pc_output[29] <= datapath:datapath_0.debug_instruction_address[29]
debug_pc_output[30] <= datapath:datapath_0.debug_instruction_address[30]
debug_pc_output[31] <= datapath:datapath_0.debug_instruction_address[31]
debug_regfile_x31_output[0] <= datapath:datapath_0.debug_regfile_x31_output[0]
debug_regfile_x31_output[1] <= datapath:datapath_0.debug_regfile_x31_output[1]
debug_regfile_x31_output[2] <= datapath:datapath_0.debug_regfile_x31_output[2]
debug_regfile_x31_output[3] <= datapath:datapath_0.debug_regfile_x31_output[3]
debug_regfile_x31_output[4] <= datapath:datapath_0.debug_regfile_x31_output[4]
debug_regfile_x31_output[5] <= datapath:datapath_0.debug_regfile_x31_output[5]
debug_regfile_x31_output[6] <= datapath:datapath_0.debug_regfile_x31_output[6]
debug_regfile_x31_output[7] <= datapath:datapath_0.debug_regfile_x31_output[7]
debug_regfile_x31_output[8] <= datapath:datapath_0.debug_regfile_x31_output[8]
debug_regfile_x31_output[9] <= datapath:datapath_0.debug_regfile_x31_output[9]
debug_regfile_x31_output[10] <= datapath:datapath_0.debug_regfile_x31_output[10]
debug_regfile_x31_output[11] <= datapath:datapath_0.debug_regfile_x31_output[11]
debug_regfile_x31_output[12] <= datapath:datapath_0.debug_regfile_x31_output[12]
debug_regfile_x31_output[13] <= datapath:datapath_0.debug_regfile_x31_output[13]
debug_regfile_x31_output[14] <= datapath:datapath_0.debug_regfile_x31_output[14]
debug_regfile_x31_output[15] <= datapath:datapath_0.debug_regfile_x31_output[15]
debug_regfile_x31_output[16] <= datapath:datapath_0.debug_regfile_x31_output[16]
debug_regfile_x31_output[17] <= datapath:datapath_0.debug_regfile_x31_output[17]
debug_regfile_x31_output[18] <= datapath:datapath_0.debug_regfile_x31_output[18]
debug_regfile_x31_output[19] <= datapath:datapath_0.debug_regfile_x31_output[19]
debug_regfile_x31_output[20] <= datapath:datapath_0.debug_regfile_x31_output[20]
debug_regfile_x31_output[21] <= datapath:datapath_0.debug_regfile_x31_output[21]
debug_regfile_x31_output[22] <= datapath:datapath_0.debug_regfile_x31_output[22]
debug_regfile_x31_output[23] <= datapath:datapath_0.debug_regfile_x31_output[23]
debug_regfile_x31_output[24] <= datapath:datapath_0.debug_regfile_x31_output[24]
debug_regfile_x31_output[25] <= datapath:datapath_0.debug_regfile_x31_output[25]
debug_regfile_x31_output[26] <= datapath:datapath_0.debug_regfile_x31_output[26]
debug_regfile_x31_output[27] <= datapath:datapath_0.debug_regfile_x31_output[27]
debug_regfile_x31_output[28] <= datapath:datapath_0.debug_regfile_x31_output[28]
debug_regfile_x31_output[29] <= datapath:datapath_0.debug_regfile_x31_output[29]
debug_regfile_x31_output[30] <= datapath:datapath_0.debug_regfile_x31_output[30]
debug_regfile_x31_output[31] <= datapath:datapath_0.debug_regfile_x31_output[31]
debug_regfile_x1_output[0] <= datapath:datapath_0.debug_regfile_x1_output[0]
debug_regfile_x1_output[1] <= datapath:datapath_0.debug_regfile_x1_output[1]
debug_regfile_x1_output[2] <= datapath:datapath_0.debug_regfile_x1_output[2]
debug_regfile_x1_output[3] <= datapath:datapath_0.debug_regfile_x1_output[3]
debug_regfile_x1_output[4] <= datapath:datapath_0.debug_regfile_x1_output[4]
debug_regfile_x1_output[5] <= datapath:datapath_0.debug_regfile_x1_output[5]
debug_regfile_x1_output[6] <= datapath:datapath_0.debug_regfile_x1_output[6]
debug_regfile_x1_output[7] <= datapath:datapath_0.debug_regfile_x1_output[7]
debug_regfile_x1_output[8] <= datapath:datapath_0.debug_regfile_x1_output[8]
debug_regfile_x1_output[9] <= datapath:datapath_0.debug_regfile_x1_output[9]
debug_regfile_x1_output[10] <= datapath:datapath_0.debug_regfile_x1_output[10]
debug_regfile_x1_output[11] <= datapath:datapath_0.debug_regfile_x1_output[11]
debug_regfile_x1_output[12] <= datapath:datapath_0.debug_regfile_x1_output[12]
debug_regfile_x1_output[13] <= datapath:datapath_0.debug_regfile_x1_output[13]
debug_regfile_x1_output[14] <= datapath:datapath_0.debug_regfile_x1_output[14]
debug_regfile_x1_output[15] <= datapath:datapath_0.debug_regfile_x1_output[15]
debug_regfile_x1_output[16] <= datapath:datapath_0.debug_regfile_x1_output[16]
debug_regfile_x1_output[17] <= datapath:datapath_0.debug_regfile_x1_output[17]
debug_regfile_x1_output[18] <= datapath:datapath_0.debug_regfile_x1_output[18]
debug_regfile_x1_output[19] <= datapath:datapath_0.debug_regfile_x1_output[19]
debug_regfile_x1_output[20] <= datapath:datapath_0.debug_regfile_x1_output[20]
debug_regfile_x1_output[21] <= datapath:datapath_0.debug_regfile_x1_output[21]
debug_regfile_x1_output[22] <= datapath:datapath_0.debug_regfile_x1_output[22]
debug_regfile_x1_output[23] <= datapath:datapath_0.debug_regfile_x1_output[23]
debug_regfile_x1_output[24] <= datapath:datapath_0.debug_regfile_x1_output[24]
debug_regfile_x1_output[25] <= datapath:datapath_0.debug_regfile_x1_output[25]
debug_regfile_x1_output[26] <= datapath:datapath_0.debug_regfile_x1_output[26]
debug_regfile_x1_output[27] <= datapath:datapath_0.debug_regfile_x1_output[27]
debug_regfile_x1_output[28] <= datapath:datapath_0.debug_regfile_x1_output[28]
debug_regfile_x1_output[29] <= datapath:datapath_0.debug_regfile_x1_output[29]
debug_regfile_x1_output[30] <= datapath:datapath_0.debug_regfile_x1_output[30]
debug_regfile_x1_output[31] <= datapath:datapath_0.debug_regfile_x1_output[31]
debug_regfile_x2_output[0] <= datapath:datapath_0.debug_regfile_x2_output[0]
debug_regfile_x2_output[1] <= datapath:datapath_0.debug_regfile_x2_output[1]
debug_regfile_x2_output[2] <= datapath:datapath_0.debug_regfile_x2_output[2]
debug_regfile_x2_output[3] <= datapath:datapath_0.debug_regfile_x2_output[3]
debug_regfile_x2_output[4] <= datapath:datapath_0.debug_regfile_x2_output[4]
debug_regfile_x2_output[5] <= datapath:datapath_0.debug_regfile_x2_output[5]
debug_regfile_x2_output[6] <= datapath:datapath_0.debug_regfile_x2_output[6]
debug_regfile_x2_output[7] <= datapath:datapath_0.debug_regfile_x2_output[7]
debug_regfile_x2_output[8] <= datapath:datapath_0.debug_regfile_x2_output[8]
debug_regfile_x2_output[9] <= datapath:datapath_0.debug_regfile_x2_output[9]
debug_regfile_x2_output[10] <= datapath:datapath_0.debug_regfile_x2_output[10]
debug_regfile_x2_output[11] <= datapath:datapath_0.debug_regfile_x2_output[11]
debug_regfile_x2_output[12] <= datapath:datapath_0.debug_regfile_x2_output[12]
debug_regfile_x2_output[13] <= datapath:datapath_0.debug_regfile_x2_output[13]
debug_regfile_x2_output[14] <= datapath:datapath_0.debug_regfile_x2_output[14]
debug_regfile_x2_output[15] <= datapath:datapath_0.debug_regfile_x2_output[15]
debug_regfile_x2_output[16] <= datapath:datapath_0.debug_regfile_x2_output[16]
debug_regfile_x2_output[17] <= datapath:datapath_0.debug_regfile_x2_output[17]
debug_regfile_x2_output[18] <= datapath:datapath_0.debug_regfile_x2_output[18]
debug_regfile_x2_output[19] <= datapath:datapath_0.debug_regfile_x2_output[19]
debug_regfile_x2_output[20] <= datapath:datapath_0.debug_regfile_x2_output[20]
debug_regfile_x2_output[21] <= datapath:datapath_0.debug_regfile_x2_output[21]
debug_regfile_x2_output[22] <= datapath:datapath_0.debug_regfile_x2_output[22]
debug_regfile_x2_output[23] <= datapath:datapath_0.debug_regfile_x2_output[23]
debug_regfile_x2_output[24] <= datapath:datapath_0.debug_regfile_x2_output[24]
debug_regfile_x2_output[25] <= datapath:datapath_0.debug_regfile_x2_output[25]
debug_regfile_x2_output[26] <= datapath:datapath_0.debug_regfile_x2_output[26]
debug_regfile_x2_output[27] <= datapath:datapath_0.debug_regfile_x2_output[27]
debug_regfile_x2_output[28] <= datapath:datapath_0.debug_regfile_x2_output[28]
debug_regfile_x2_output[29] <= datapath:datapath_0.debug_regfile_x2_output[29]
debug_regfile_x2_output[30] <= datapath:datapath_0.debug_regfile_x2_output[30]
debug_regfile_x2_output[31] <= datapath:datapath_0.debug_regfile_x2_output[31]
debug_ALU_output[0] <= datapath:datapath_0.debug_ALU_output[0]
debug_ALU_output[1] <= datapath:datapath_0.debug_ALU_output[1]
debug_ALU_output[2] <= datapath:datapath_0.debug_ALU_output[2]
debug_ALU_output[3] <= datapath:datapath_0.debug_ALU_output[3]
debug_ALU_output[4] <= datapath:datapath_0.debug_ALU_output[4]
debug_ALU_output[5] <= datapath:datapath_0.debug_ALU_output[5]
debug_ALU_output[6] <= datapath:datapath_0.debug_ALU_output[6]
debug_ALU_output[7] <= datapath:datapath_0.debug_ALU_output[7]
debug_ALU_output[8] <= datapath:datapath_0.debug_ALU_output[8]
debug_ALU_output[9] <= datapath:datapath_0.debug_ALU_output[9]
debug_ALU_output[10] <= datapath:datapath_0.debug_ALU_output[10]
debug_ALU_output[11] <= datapath:datapath_0.debug_ALU_output[11]
debug_ALU_output[12] <= datapath:datapath_0.debug_ALU_output[12]
debug_ALU_output[13] <= datapath:datapath_0.debug_ALU_output[13]
debug_ALU_output[14] <= datapath:datapath_0.debug_ALU_output[14]
debug_ALU_output[15] <= datapath:datapath_0.debug_ALU_output[15]
debug_ALU_output[16] <= datapath:datapath_0.debug_ALU_output[16]
debug_ALU_output[17] <= datapath:datapath_0.debug_ALU_output[17]
debug_ALU_output[18] <= datapath:datapath_0.debug_ALU_output[18]
debug_ALU_output[19] <= datapath:datapath_0.debug_ALU_output[19]
debug_ALU_output[20] <= datapath:datapath_0.debug_ALU_output[20]
debug_ALU_output[21] <= datapath:datapath_0.debug_ALU_output[21]
debug_ALU_output[22] <= datapath:datapath_0.debug_ALU_output[22]
debug_ALU_output[23] <= datapath:datapath_0.debug_ALU_output[23]
debug_ALU_output[24] <= datapath:datapath_0.debug_ALU_output[24]
debug_ALU_output[25] <= datapath:datapath_0.debug_ALU_output[25]
debug_ALU_output[26] <= datapath:datapath_0.debug_ALU_output[26]
debug_ALU_output[27] <= datapath:datapath_0.debug_ALU_output[27]
debug_ALU_output[28] <= datapath:datapath_0.debug_ALU_output[28]
debug_ALU_output[29] <= datapath:datapath_0.debug_ALU_output[29]
debug_ALU_output[30] <= datapath:datapath_0.debug_ALU_output[30]
debug_ALU_output[31] <= datapath:datapath_0.debug_ALU_output[31]
debug_regfile_write <= controller:controller_0.reg_file_write
debug_ALU_input_0[0] <= datapath:datapath_0.debug_ALU_input_0[0]
debug_ALU_input_0[1] <= datapath:datapath_0.debug_ALU_input_0[1]
debug_ALU_input_0[2] <= datapath:datapath_0.debug_ALU_input_0[2]
debug_ALU_input_0[3] <= datapath:datapath_0.debug_ALU_input_0[3]
debug_ALU_input_0[4] <= datapath:datapath_0.debug_ALU_input_0[4]
debug_ALU_input_0[5] <= datapath:datapath_0.debug_ALU_input_0[5]
debug_ALU_input_0[6] <= datapath:datapath_0.debug_ALU_input_0[6]
debug_ALU_input_0[7] <= datapath:datapath_0.debug_ALU_input_0[7]
debug_ALU_input_0[8] <= datapath:datapath_0.debug_ALU_input_0[8]
debug_ALU_input_0[9] <= datapath:datapath_0.debug_ALU_input_0[9]
debug_ALU_input_0[10] <= datapath:datapath_0.debug_ALU_input_0[10]
debug_ALU_input_0[11] <= datapath:datapath_0.debug_ALU_input_0[11]
debug_ALU_input_0[12] <= datapath:datapath_0.debug_ALU_input_0[12]
debug_ALU_input_0[13] <= datapath:datapath_0.debug_ALU_input_0[13]
debug_ALU_input_0[14] <= datapath:datapath_0.debug_ALU_input_0[14]
debug_ALU_input_0[15] <= datapath:datapath_0.debug_ALU_input_0[15]
debug_ALU_input_0[16] <= datapath:datapath_0.debug_ALU_input_0[16]
debug_ALU_input_0[17] <= datapath:datapath_0.debug_ALU_input_0[17]
debug_ALU_input_0[18] <= datapath:datapath_0.debug_ALU_input_0[18]
debug_ALU_input_0[19] <= datapath:datapath_0.debug_ALU_input_0[19]
debug_ALU_input_0[20] <= datapath:datapath_0.debug_ALU_input_0[20]
debug_ALU_input_0[21] <= datapath:datapath_0.debug_ALU_input_0[21]
debug_ALU_input_0[22] <= datapath:datapath_0.debug_ALU_input_0[22]
debug_ALU_input_0[23] <= datapath:datapath_0.debug_ALU_input_0[23]
debug_ALU_input_0[24] <= datapath:datapath_0.debug_ALU_input_0[24]
debug_ALU_input_0[25] <= datapath:datapath_0.debug_ALU_input_0[25]
debug_ALU_input_0[26] <= datapath:datapath_0.debug_ALU_input_0[26]
debug_ALU_input_0[27] <= datapath:datapath_0.debug_ALU_input_0[27]
debug_ALU_input_0[28] <= datapath:datapath_0.debug_ALU_input_0[28]
debug_ALU_input_0[29] <= datapath:datapath_0.debug_ALU_input_0[29]
debug_ALU_input_0[30] <= datapath:datapath_0.debug_ALU_input_0[30]
debug_ALU_input_0[31] <= datapath:datapath_0.debug_ALU_input_0[31]
debug_ALU_input_1[0] <= datapath:datapath_0.debug_ALU_input_1[0]
debug_ALU_input_1[1] <= datapath:datapath_0.debug_ALU_input_1[1]
debug_ALU_input_1[2] <= datapath:datapath_0.debug_ALU_input_1[2]
debug_ALU_input_1[3] <= datapath:datapath_0.debug_ALU_input_1[3]
debug_ALU_input_1[4] <= datapath:datapath_0.debug_ALU_input_1[4]
debug_ALU_input_1[5] <= datapath:datapath_0.debug_ALU_input_1[5]
debug_ALU_input_1[6] <= datapath:datapath_0.debug_ALU_input_1[6]
debug_ALU_input_1[7] <= datapath:datapath_0.debug_ALU_input_1[7]
debug_ALU_input_1[8] <= datapath:datapath_0.debug_ALU_input_1[8]
debug_ALU_input_1[9] <= datapath:datapath_0.debug_ALU_input_1[9]
debug_ALU_input_1[10] <= datapath:datapath_0.debug_ALU_input_1[10]
debug_ALU_input_1[11] <= datapath:datapath_0.debug_ALU_input_1[11]
debug_ALU_input_1[12] <= datapath:datapath_0.debug_ALU_input_1[12]
debug_ALU_input_1[13] <= datapath:datapath_0.debug_ALU_input_1[13]
debug_ALU_input_1[14] <= datapath:datapath_0.debug_ALU_input_1[14]
debug_ALU_input_1[15] <= datapath:datapath_0.debug_ALU_input_1[15]
debug_ALU_input_1[16] <= datapath:datapath_0.debug_ALU_input_1[16]
debug_ALU_input_1[17] <= datapath:datapath_0.debug_ALU_input_1[17]
debug_ALU_input_1[18] <= datapath:datapath_0.debug_ALU_input_1[18]
debug_ALU_input_1[19] <= datapath:datapath_0.debug_ALU_input_1[19]
debug_ALU_input_1[20] <= datapath:datapath_0.debug_ALU_input_1[20]
debug_ALU_input_1[21] <= datapath:datapath_0.debug_ALU_input_1[21]
debug_ALU_input_1[22] <= datapath:datapath_0.debug_ALU_input_1[22]
debug_ALU_input_1[23] <= datapath:datapath_0.debug_ALU_input_1[23]
debug_ALU_input_1[24] <= datapath:datapath_0.debug_ALU_input_1[24]
debug_ALU_input_1[25] <= datapath:datapath_0.debug_ALU_input_1[25]
debug_ALU_input_1[26] <= datapath:datapath_0.debug_ALU_input_1[26]
debug_ALU_input_1[27] <= datapath:datapath_0.debug_ALU_input_1[27]
debug_ALU_input_1[28] <= datapath:datapath_0.debug_ALU_input_1[28]
debug_ALU_input_1[29] <= datapath:datapath_0.debug_ALU_input_1[29]
debug_ALU_input_1[30] <= datapath:datapath_0.debug_ALU_input_1[30]
debug_ALU_input_1[31] <= datapath:datapath_0.debug_ALU_input_1[31]
debug_reg_file_read_address_0[0] <= controller:controller_0.reg_file_read_address_0[0]
debug_reg_file_read_address_0[1] <= controller:controller_0.reg_file_read_address_0[1]
debug_reg_file_read_address_0[2] <= controller:controller_0.reg_file_read_address_0[2]
debug_reg_file_read_address_0[3] <= controller:controller_0.reg_file_read_address_0[3]
debug_reg_file_read_address_0[4] <= controller:controller_0.reg_file_read_address_0[4]
debug_reg_file_read_address_1[0] <= controller:controller_0.reg_file_read_address_1[0]
debug_reg_file_read_address_1[1] <= controller:controller_0.reg_file_read_address_1[1]
debug_reg_file_read_address_1[2] <= controller:controller_0.reg_file_read_address_1[2]
debug_reg_file_read_address_1[3] <= controller:controller_0.reg_file_read_address_1[3]
debug_reg_file_read_address_1[4] <= controller:controller_0.reg_file_read_address_1[4]
debug_mux0_sel[0] <= controller:controller_0.mux0_sel[0]
debug_mux0_sel[1] <= controller:controller_0.mux0_sel[1]
debug_immediate[0] <= controller:controller_0.immediate[0]
debug_immediate[1] <= controller:controller_0.immediate[1]
debug_immediate[2] <= controller:controller_0.immediate[2]
debug_immediate[3] <= controller:controller_0.immediate[3]
debug_immediate[4] <= controller:controller_0.immediate[4]
debug_immediate[5] <= controller:controller_0.immediate[5]
debug_immediate[6] <= controller:controller_0.immediate[6]
debug_immediate[7] <= controller:controller_0.immediate[7]
debug_immediate[8] <= controller:controller_0.immediate[8]
debug_immediate[9] <= controller:controller_0.immediate[9]
debug_immediate[10] <= controller:controller_0.immediate[10]
debug_immediate[11] <= controller:controller_0.immediate[11]
debug_immediate[12] <= controller:controller_0.immediate[12]
debug_immediate[13] <= controller:controller_0.immediate[13]
debug_immediate[14] <= controller:controller_0.immediate[14]
debug_immediate[15] <= controller:controller_0.immediate[15]
debug_immediate[16] <= controller:controller_0.immediate[16]
debug_immediate[17] <= controller:controller_0.immediate[17]
debug_immediate[18] <= controller:controller_0.immediate[18]
debug_immediate[19] <= controller:controller_0.immediate[19]
debug_immediate[20] <= controller:controller_0.immediate[20]
debug_immediate[21] <= controller:controller_0.immediate[21]
debug_immediate[22] <= controller:controller_0.immediate[22]
debug_immediate[23] <= controller:controller_0.immediate[23]
debug_immediate[24] <= controller:controller_0.immediate[24]
debug_immediate[25] <= controller:controller_0.immediate[25]
debug_immediate[26] <= controller:controller_0.immediate[26]
debug_immediate[27] <= controller:controller_0.immediate[27]
debug_immediate[28] <= controller:controller_0.immediate[28]
debug_immediate[29] <= controller:controller_0.immediate[29]
debug_immediate[30] <= controller:controller_0.immediate[30]
debug_immediate[31] <= controller:controller_0.immediate[31]
debug_ALU_operation[0] <= controller:controller_0.ALU_operation[0]
debug_ALU_operation[1] <= controller:controller_0.ALU_operation[1]
debug_ALU_operation[2] <= controller:controller_0.ALU_operation[2]
debug_ALU_operation[3] <= controller:controller_0.ALU_operation[3]


|riscv_microcontroller|controller:controller_0
clock => current_state~1.DATAIN
reset => current_state~3.DATAIN
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => fetched_instruction[2].DATAIN
instruction[3] => fetched_instruction[3].DATAIN
instruction[4] => fetched_instruction[4].DATAIN
instruction[5] => fetched_instruction[5].DATAIN
instruction[6] => fetched_instruction[6].DATAIN
instruction[7] => fetched_instruction[7].DATAIN
instruction[8] => fetched_instruction[8].DATAIN
instruction[9] => fetched_instruction[9].DATAIN
instruction[10] => fetched_instruction[10].DATAIN
instruction[11] => fetched_instruction[11].DATAIN
instruction[12] => fetched_instruction[12].DATAIN
instruction[13] => fetched_instruction[13].DATAIN
instruction[14] => fetched_instruction[14].DATAIN
instruction[15] => fetched_instruction[15].DATAIN
instruction[16] => fetched_instruction[16].DATAIN
instruction[17] => fetched_instruction[17].DATAIN
instruction[18] => fetched_instruction[18].DATAIN
instruction[19] => fetched_instruction[19].DATAIN
instruction[20] => fetched_instruction[20].DATAIN
instruction[21] => fetched_instruction[21].DATAIN
instruction[22] => fetched_instruction[22].DATAIN
instruction[23] => fetched_instruction[23].DATAIN
instruction[24] => fetched_instruction[24].DATAIN
instruction[25] => fetched_instruction[25].DATAIN
instruction[26] => fetched_instruction[26].DATAIN
instruction[27] => fetched_instruction[27].DATAIN
instruction[28] => fetched_instruction[28].DATAIN
instruction[29] => fetched_instruction[29].DATAIN
instruction[30] => fetched_instruction[30].DATAIN
instruction[31] => fetched_instruction[31].DATAIN
reg_file_read_address_0[0] <= reg_file_read_address_0[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_file_read_address_0[1] <= reg_file_read_address_0[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_file_read_address_0[2] <= reg_file_read_address_0[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_file_read_address_0[3] <= reg_file_read_address_0[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_file_read_address_0[4] <= reg_file_read_address_0[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_file_read_address_1[0] <= reg_file_read_address_1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_file_read_address_1[1] <= reg_file_read_address_1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_file_read_address_1[2] <= reg_file_read_address_1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_file_read_address_1[3] <= reg_file_read_address_1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_file_read_address_1[4] <= reg_file_read_address_1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_file_write <= reg_file_write$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_file_write_address[0] <= reg_file_write_address[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_file_write_address[1] <= reg_file_write_address[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_file_write_address[2] <= reg_file_write_address[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_file_write_address[3] <= reg_file_write_address[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_file_write_address[4] <= reg_file_write_address[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[0] <= immediate[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[1] <= immediate[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[2] <= immediate[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[3] <= immediate[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[4] <= immediate[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[5] <= immediate[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[6] <= immediate[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[7] <= immediate[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[8] <= immediate[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[9] <= immediate[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[10] <= immediate[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[11] <= immediate[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[12] <= immediate[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[13] <= immediate[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[14] <= immediate[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[15] <= immediate[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[16] <= immediate[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[17] <= immediate[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[18] <= immediate[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[19] <= immediate[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[20] <= immediate[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[21] <= immediate[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[22] <= immediate[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[23] <= immediate[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[24] <= immediate[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[25] <= immediate[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[26] <= immediate[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[27] <= immediate[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[28] <= immediate[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[29] <= immediate[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[30] <= immediate[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
immediate[31] <= immediate[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
PC_operation[0] <= PC_operation[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
PC_operation[1] <= PC_operation[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
PC_operation[2] <= PC_operation[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_operation[0] <= ALU_operation[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_operation[1] <= ALU_operation[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_operation[2] <= ALU_operation[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_operation[3] <= ALU_operation[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_branch <= ALU_branch$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_branch_control[0] <= ALU_branch_control[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_branch_control[1] <= ALU_branch_control[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_branch_control[2] <= ALU_branch_control[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_format[0] <= data_format[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_format[1] <= data_format[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_format[2] <= data_format[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
datamem_write <= datamem_write$latch.DB_MAX_OUTPUT_PORT_TYPE
mux0_sel[0] <= mux0_sel[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
mux0_sel[1] <= mux0_sel[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
mux1_sel <= mux1_sel$latch.DB_MAX_OUTPUT_PORT_TYPE
mux2_sel <= <GND>
state_indicator_debug[0] <= WideOr35.DB_MAX_OUTPUT_PORT_TYPE
state_indicator_debug[1] <= state_indicator_debug.DB_MAX_OUTPUT_PORT_TYPE
state_indicator_debug[2] <= immediate.DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0
clock => program_counter:program_counter_0.clock
clock => register_file:register_file_0.clock
clock => progmem_interface:progmem_module_0.clock
clock => datamem_interface:datamem_module_0.clock
reset => program_counter:program_counter_0.clear
reset => register_file:register_file_0.clear
reset => datamem_interface:datamem_module_0.clear
reg_file_read_address_0[0] => register_file:register_file_0.read_address_0[0]
reg_file_read_address_0[1] => register_file:register_file_0.read_address_0[1]
reg_file_read_address_0[2] => register_file:register_file_0.read_address_0[2]
reg_file_read_address_0[3] => register_file:register_file_0.read_address_0[3]
reg_file_read_address_0[4] => register_file:register_file_0.read_address_0[4]
reg_file_read_address_1[0] => register_file:register_file_0.read_address_1[0]
reg_file_read_address_1[1] => register_file:register_file_0.read_address_1[1]
reg_file_read_address_1[2] => register_file:register_file_0.read_address_1[2]
reg_file_read_address_1[3] => register_file:register_file_0.read_address_1[3]
reg_file_read_address_1[4] => register_file:register_file_0.read_address_1[4]
reg_file_write => register_file:register_file_0.write_control
reg_file_write_address[0] => register_file:register_file_0.write_address[0]
reg_file_write_address[1] => register_file:register_file_0.write_address[1]
reg_file_write_address[2] => register_file:register_file_0.write_address[2]
reg_file_write_address[3] => register_file:register_file_0.write_address[3]
reg_file_write_address[4] => register_file:register_file_0.write_address[4]
immediate[0] => program_counter:program_counter_0.offset[0]
immediate[0] => mux_3_1:mux_0.input_1[0]
immediate[0] => mux_2_1:mux_1.input_1[0]
immediate[1] => program_counter:program_counter_0.offset[1]
immediate[1] => mux_3_1:mux_0.input_1[1]
immediate[1] => mux_2_1:mux_1.input_1[1]
immediate[2] => program_counter:program_counter_0.offset[2]
immediate[2] => mux_3_1:mux_0.input_1[2]
immediate[2] => mux_2_1:mux_1.input_1[2]
immediate[3] => program_counter:program_counter_0.offset[3]
immediate[3] => mux_3_1:mux_0.input_1[3]
immediate[3] => mux_2_1:mux_1.input_1[3]
immediate[4] => program_counter:program_counter_0.offset[4]
immediate[4] => mux_3_1:mux_0.input_1[4]
immediate[4] => mux_2_1:mux_1.input_1[4]
immediate[5] => program_counter:program_counter_0.offset[5]
immediate[5] => mux_3_1:mux_0.input_1[5]
immediate[5] => mux_2_1:mux_1.input_1[5]
immediate[6] => program_counter:program_counter_0.offset[6]
immediate[6] => mux_3_1:mux_0.input_1[6]
immediate[6] => mux_2_1:mux_1.input_1[6]
immediate[7] => program_counter:program_counter_0.offset[7]
immediate[7] => mux_3_1:mux_0.input_1[7]
immediate[7] => mux_2_1:mux_1.input_1[7]
immediate[8] => program_counter:program_counter_0.offset[8]
immediate[8] => mux_3_1:mux_0.input_1[8]
immediate[8] => mux_2_1:mux_1.input_1[8]
immediate[9] => program_counter:program_counter_0.offset[9]
immediate[9] => mux_3_1:mux_0.input_1[9]
immediate[9] => mux_2_1:mux_1.input_1[9]
immediate[10] => program_counter:program_counter_0.offset[10]
immediate[10] => mux_3_1:mux_0.input_1[10]
immediate[10] => mux_2_1:mux_1.input_1[10]
immediate[11] => program_counter:program_counter_0.offset[11]
immediate[11] => mux_3_1:mux_0.input_1[11]
immediate[11] => mux_2_1:mux_1.input_1[11]
immediate[12] => program_counter:program_counter_0.offset[12]
immediate[12] => mux_3_1:mux_0.input_1[12]
immediate[12] => mux_2_1:mux_1.input_1[12]
immediate[13] => program_counter:program_counter_0.offset[13]
immediate[13] => mux_3_1:mux_0.input_1[13]
immediate[13] => mux_2_1:mux_1.input_1[13]
immediate[14] => program_counter:program_counter_0.offset[14]
immediate[14] => mux_3_1:mux_0.input_1[14]
immediate[14] => mux_2_1:mux_1.input_1[14]
immediate[15] => program_counter:program_counter_0.offset[15]
immediate[15] => mux_3_1:mux_0.input_1[15]
immediate[15] => mux_2_1:mux_1.input_1[15]
immediate[16] => program_counter:program_counter_0.offset[16]
immediate[16] => mux_3_1:mux_0.input_1[16]
immediate[16] => mux_2_1:mux_1.input_1[16]
immediate[17] => program_counter:program_counter_0.offset[17]
immediate[17] => mux_3_1:mux_0.input_1[17]
immediate[17] => mux_2_1:mux_1.input_1[17]
immediate[18] => program_counter:program_counter_0.offset[18]
immediate[18] => mux_3_1:mux_0.input_1[18]
immediate[18] => mux_2_1:mux_1.input_1[18]
immediate[19] => program_counter:program_counter_0.offset[19]
immediate[19] => mux_3_1:mux_0.input_1[19]
immediate[19] => mux_2_1:mux_1.input_1[19]
immediate[20] => program_counter:program_counter_0.offset[20]
immediate[20] => mux_3_1:mux_0.input_1[20]
immediate[20] => mux_2_1:mux_1.input_1[20]
immediate[21] => program_counter:program_counter_0.offset[21]
immediate[21] => mux_3_1:mux_0.input_1[21]
immediate[21] => mux_2_1:mux_1.input_1[21]
immediate[22] => program_counter:program_counter_0.offset[22]
immediate[22] => mux_3_1:mux_0.input_1[22]
immediate[22] => mux_2_1:mux_1.input_1[22]
immediate[23] => program_counter:program_counter_0.offset[23]
immediate[23] => mux_3_1:mux_0.input_1[23]
immediate[23] => mux_2_1:mux_1.input_1[23]
immediate[24] => program_counter:program_counter_0.offset[24]
immediate[24] => mux_3_1:mux_0.input_1[24]
immediate[24] => mux_2_1:mux_1.input_1[24]
immediate[25] => program_counter:program_counter_0.offset[25]
immediate[25] => mux_3_1:mux_0.input_1[25]
immediate[25] => mux_2_1:mux_1.input_1[25]
immediate[26] => program_counter:program_counter_0.offset[26]
immediate[26] => mux_3_1:mux_0.input_1[26]
immediate[26] => mux_2_1:mux_1.input_1[26]
immediate[27] => program_counter:program_counter_0.offset[27]
immediate[27] => mux_3_1:mux_0.input_1[27]
immediate[27] => mux_2_1:mux_1.input_1[27]
immediate[28] => program_counter:program_counter_0.offset[28]
immediate[28] => mux_3_1:mux_0.input_1[28]
immediate[28] => mux_2_1:mux_1.input_1[28]
immediate[29] => program_counter:program_counter_0.offset[29]
immediate[29] => mux_3_1:mux_0.input_1[29]
immediate[29] => mux_2_1:mux_1.input_1[29]
immediate[30] => program_counter:program_counter_0.offset[30]
immediate[30] => mux_3_1:mux_0.input_1[30]
immediate[30] => mux_2_1:mux_1.input_1[30]
immediate[31] => program_counter:program_counter_0.offset[31]
immediate[31] => mux_3_1:mux_0.input_1[31]
immediate[31] => mux_2_1:mux_1.input_1[31]
PC_operation[0] => program_counter:program_counter_0.operation[0]
PC_operation[1] => program_counter:program_counter_0.operation[1]
PC_operation[2] => program_counter:program_counter_0.operation[2]
ALU_operation[0] => alu:ALU_0.operation[0]
ALU_operation[1] => alu:ALU_0.operation[1]
ALU_operation[2] => alu:ALU_0.operation[2]
ALU_operation[3] => alu:ALU_0.operation[3]
ALU_branch => alu:ALU_0.branch
ALU_branch_control[0] => alu:ALU_0.ALU_branch_control[0]
ALU_branch_control[1] => alu:ALU_0.ALU_branch_control[1]
ALU_branch_control[2] => alu:ALU_0.ALU_branch_control[2]
data_format[0] => datamem_interface:datamem_module_0.data_format[0]
data_format[1] => datamem_interface:datamem_module_0.data_format[1]
data_format[2] => datamem_interface:datamem_module_0.data_format[2]
datamem_write => datamem_interface:datamem_module_0.load
mux0_sel[0] => mux_3_1:mux_0.selection[0]
mux0_sel[1] => mux_3_1:mux_0.selection[1]
mux1_sel => mux_2_1:mux_1.selection
mux2_sel => mux_2_1:mux_2.selection
instruction[0] <= progmem_interface:progmem_module_0.output_data[0]
instruction[1] <= progmem_interface:progmem_module_0.output_data[1]
instruction[2] <= progmem_interface:progmem_module_0.output_data[2]
instruction[3] <= progmem_interface:progmem_module_0.output_data[3]
instruction[4] <= progmem_interface:progmem_module_0.output_data[4]
instruction[5] <= progmem_interface:progmem_module_0.output_data[5]
instruction[6] <= progmem_interface:progmem_module_0.output_data[6]
instruction[7] <= progmem_interface:progmem_module_0.output_data[7]
instruction[8] <= progmem_interface:progmem_module_0.output_data[8]
instruction[9] <= progmem_interface:progmem_module_0.output_data[9]
instruction[10] <= progmem_interface:progmem_module_0.output_data[10]
instruction[11] <= progmem_interface:progmem_module_0.output_data[11]
instruction[12] <= progmem_interface:progmem_module_0.output_data[12]
instruction[13] <= progmem_interface:progmem_module_0.output_data[13]
instruction[14] <= progmem_interface:progmem_module_0.output_data[14]
instruction[15] <= progmem_interface:progmem_module_0.output_data[15]
instruction[16] <= progmem_interface:progmem_module_0.output_data[16]
instruction[17] <= progmem_interface:progmem_module_0.output_data[17]
instruction[18] <= progmem_interface:progmem_module_0.output_data[18]
instruction[19] <= progmem_interface:progmem_module_0.output_data[19]
instruction[20] <= progmem_interface:progmem_module_0.output_data[20]
instruction[21] <= progmem_interface:progmem_module_0.output_data[21]
instruction[22] <= progmem_interface:progmem_module_0.output_data[22]
instruction[23] <= progmem_interface:progmem_module_0.output_data[23]
instruction[24] <= progmem_interface:progmem_module_0.output_data[24]
instruction[25] <= progmem_interface:progmem_module_0.output_data[25]
instruction[26] <= progmem_interface:progmem_module_0.output_data[26]
instruction[27] <= progmem_interface:progmem_module_0.output_data[27]
instruction[28] <= progmem_interface:progmem_module_0.output_data[28]
instruction[29] <= progmem_interface:progmem_module_0.output_data[29]
instruction[30] <= progmem_interface:progmem_module_0.output_data[30]
instruction[31] <= progmem_interface:progmem_module_0.output_data[31]
debug_instruction_address[0] <= program_counter:program_counter_0.instruction_address[0]
debug_instruction_address[1] <= program_counter:program_counter_0.instruction_address[1]
debug_instruction_address[2] <= program_counter:program_counter_0.instruction_address[2]
debug_instruction_address[3] <= program_counter:program_counter_0.instruction_address[3]
debug_instruction_address[4] <= program_counter:program_counter_0.instruction_address[4]
debug_instruction_address[5] <= program_counter:program_counter_0.instruction_address[5]
debug_instruction_address[6] <= program_counter:program_counter_0.instruction_address[6]
debug_instruction_address[7] <= program_counter:program_counter_0.instruction_address[7]
debug_instruction_address[8] <= program_counter:program_counter_0.instruction_address[8]
debug_instruction_address[9] <= program_counter:program_counter_0.instruction_address[9]
debug_instruction_address[10] <= program_counter:program_counter_0.instruction_address[10]
debug_instruction_address[11] <= program_counter:program_counter_0.instruction_address[11]
debug_instruction_address[12] <= program_counter:program_counter_0.instruction_address[12]
debug_instruction_address[13] <= program_counter:program_counter_0.instruction_address[13]
debug_instruction_address[14] <= program_counter:program_counter_0.instruction_address[14]
debug_instruction_address[15] <= program_counter:program_counter_0.instruction_address[15]
debug_instruction_address[16] <= program_counter:program_counter_0.instruction_address[16]
debug_instruction_address[17] <= program_counter:program_counter_0.instruction_address[17]
debug_instruction_address[18] <= program_counter:program_counter_0.instruction_address[18]
debug_instruction_address[19] <= program_counter:program_counter_0.instruction_address[19]
debug_instruction_address[20] <= program_counter:program_counter_0.instruction_address[20]
debug_instruction_address[21] <= program_counter:program_counter_0.instruction_address[21]
debug_instruction_address[22] <= program_counter:program_counter_0.instruction_address[22]
debug_instruction_address[23] <= program_counter:program_counter_0.instruction_address[23]
debug_instruction_address[24] <= program_counter:program_counter_0.instruction_address[24]
debug_instruction_address[25] <= program_counter:program_counter_0.instruction_address[25]
debug_instruction_address[26] <= program_counter:program_counter_0.instruction_address[26]
debug_instruction_address[27] <= program_counter:program_counter_0.instruction_address[27]
debug_instruction_address[28] <= program_counter:program_counter_0.instruction_address[28]
debug_instruction_address[29] <= program_counter:program_counter_0.instruction_address[29]
debug_instruction_address[30] <= program_counter:program_counter_0.instruction_address[30]
debug_instruction_address[31] <= program_counter:program_counter_0.instruction_address[31]
debug_regfile_x31_output[0] <= register_file:register_file_0.debug_x31_output[0]
debug_regfile_x31_output[1] <= register_file:register_file_0.debug_x31_output[1]
debug_regfile_x31_output[2] <= register_file:register_file_0.debug_x31_output[2]
debug_regfile_x31_output[3] <= register_file:register_file_0.debug_x31_output[3]
debug_regfile_x31_output[4] <= register_file:register_file_0.debug_x31_output[4]
debug_regfile_x31_output[5] <= register_file:register_file_0.debug_x31_output[5]
debug_regfile_x31_output[6] <= register_file:register_file_0.debug_x31_output[6]
debug_regfile_x31_output[7] <= register_file:register_file_0.debug_x31_output[7]
debug_regfile_x31_output[8] <= register_file:register_file_0.debug_x31_output[8]
debug_regfile_x31_output[9] <= register_file:register_file_0.debug_x31_output[9]
debug_regfile_x31_output[10] <= register_file:register_file_0.debug_x31_output[10]
debug_regfile_x31_output[11] <= register_file:register_file_0.debug_x31_output[11]
debug_regfile_x31_output[12] <= register_file:register_file_0.debug_x31_output[12]
debug_regfile_x31_output[13] <= register_file:register_file_0.debug_x31_output[13]
debug_regfile_x31_output[14] <= register_file:register_file_0.debug_x31_output[14]
debug_regfile_x31_output[15] <= register_file:register_file_0.debug_x31_output[15]
debug_regfile_x31_output[16] <= register_file:register_file_0.debug_x31_output[16]
debug_regfile_x31_output[17] <= register_file:register_file_0.debug_x31_output[17]
debug_regfile_x31_output[18] <= register_file:register_file_0.debug_x31_output[18]
debug_regfile_x31_output[19] <= register_file:register_file_0.debug_x31_output[19]
debug_regfile_x31_output[20] <= register_file:register_file_0.debug_x31_output[20]
debug_regfile_x31_output[21] <= register_file:register_file_0.debug_x31_output[21]
debug_regfile_x31_output[22] <= register_file:register_file_0.debug_x31_output[22]
debug_regfile_x31_output[23] <= register_file:register_file_0.debug_x31_output[23]
debug_regfile_x31_output[24] <= register_file:register_file_0.debug_x31_output[24]
debug_regfile_x31_output[25] <= register_file:register_file_0.debug_x31_output[25]
debug_regfile_x31_output[26] <= register_file:register_file_0.debug_x31_output[26]
debug_regfile_x31_output[27] <= register_file:register_file_0.debug_x31_output[27]
debug_regfile_x31_output[28] <= register_file:register_file_0.debug_x31_output[28]
debug_regfile_x31_output[29] <= register_file:register_file_0.debug_x31_output[29]
debug_regfile_x31_output[30] <= register_file:register_file_0.debug_x31_output[30]
debug_regfile_x31_output[31] <= register_file:register_file_0.debug_x31_output[31]
debug_regfile_x1_output[0] <= register_file:register_file_0.debug_x1_output[0]
debug_regfile_x1_output[1] <= register_file:register_file_0.debug_x1_output[1]
debug_regfile_x1_output[2] <= register_file:register_file_0.debug_x1_output[2]
debug_regfile_x1_output[3] <= register_file:register_file_0.debug_x1_output[3]
debug_regfile_x1_output[4] <= register_file:register_file_0.debug_x1_output[4]
debug_regfile_x1_output[5] <= register_file:register_file_0.debug_x1_output[5]
debug_regfile_x1_output[6] <= register_file:register_file_0.debug_x1_output[6]
debug_regfile_x1_output[7] <= register_file:register_file_0.debug_x1_output[7]
debug_regfile_x1_output[8] <= register_file:register_file_0.debug_x1_output[8]
debug_regfile_x1_output[9] <= register_file:register_file_0.debug_x1_output[9]
debug_regfile_x1_output[10] <= register_file:register_file_0.debug_x1_output[10]
debug_regfile_x1_output[11] <= register_file:register_file_0.debug_x1_output[11]
debug_regfile_x1_output[12] <= register_file:register_file_0.debug_x1_output[12]
debug_regfile_x1_output[13] <= register_file:register_file_0.debug_x1_output[13]
debug_regfile_x1_output[14] <= register_file:register_file_0.debug_x1_output[14]
debug_regfile_x1_output[15] <= register_file:register_file_0.debug_x1_output[15]
debug_regfile_x1_output[16] <= register_file:register_file_0.debug_x1_output[16]
debug_regfile_x1_output[17] <= register_file:register_file_0.debug_x1_output[17]
debug_regfile_x1_output[18] <= register_file:register_file_0.debug_x1_output[18]
debug_regfile_x1_output[19] <= register_file:register_file_0.debug_x1_output[19]
debug_regfile_x1_output[20] <= register_file:register_file_0.debug_x1_output[20]
debug_regfile_x1_output[21] <= register_file:register_file_0.debug_x1_output[21]
debug_regfile_x1_output[22] <= register_file:register_file_0.debug_x1_output[22]
debug_regfile_x1_output[23] <= register_file:register_file_0.debug_x1_output[23]
debug_regfile_x1_output[24] <= register_file:register_file_0.debug_x1_output[24]
debug_regfile_x1_output[25] <= register_file:register_file_0.debug_x1_output[25]
debug_regfile_x1_output[26] <= register_file:register_file_0.debug_x1_output[26]
debug_regfile_x1_output[27] <= register_file:register_file_0.debug_x1_output[27]
debug_regfile_x1_output[28] <= register_file:register_file_0.debug_x1_output[28]
debug_regfile_x1_output[29] <= register_file:register_file_0.debug_x1_output[29]
debug_regfile_x1_output[30] <= register_file:register_file_0.debug_x1_output[30]
debug_regfile_x1_output[31] <= register_file:register_file_0.debug_x1_output[31]
debug_regfile_x2_output[0] <= register_file:register_file_0.debug_x2_output[0]
debug_regfile_x2_output[1] <= register_file:register_file_0.debug_x2_output[1]
debug_regfile_x2_output[2] <= register_file:register_file_0.debug_x2_output[2]
debug_regfile_x2_output[3] <= register_file:register_file_0.debug_x2_output[3]
debug_regfile_x2_output[4] <= register_file:register_file_0.debug_x2_output[4]
debug_regfile_x2_output[5] <= register_file:register_file_0.debug_x2_output[5]
debug_regfile_x2_output[6] <= register_file:register_file_0.debug_x2_output[6]
debug_regfile_x2_output[7] <= register_file:register_file_0.debug_x2_output[7]
debug_regfile_x2_output[8] <= register_file:register_file_0.debug_x2_output[8]
debug_regfile_x2_output[9] <= register_file:register_file_0.debug_x2_output[9]
debug_regfile_x2_output[10] <= register_file:register_file_0.debug_x2_output[10]
debug_regfile_x2_output[11] <= register_file:register_file_0.debug_x2_output[11]
debug_regfile_x2_output[12] <= register_file:register_file_0.debug_x2_output[12]
debug_regfile_x2_output[13] <= register_file:register_file_0.debug_x2_output[13]
debug_regfile_x2_output[14] <= register_file:register_file_0.debug_x2_output[14]
debug_regfile_x2_output[15] <= register_file:register_file_0.debug_x2_output[15]
debug_regfile_x2_output[16] <= register_file:register_file_0.debug_x2_output[16]
debug_regfile_x2_output[17] <= register_file:register_file_0.debug_x2_output[17]
debug_regfile_x2_output[18] <= register_file:register_file_0.debug_x2_output[18]
debug_regfile_x2_output[19] <= register_file:register_file_0.debug_x2_output[19]
debug_regfile_x2_output[20] <= register_file:register_file_0.debug_x2_output[20]
debug_regfile_x2_output[21] <= register_file:register_file_0.debug_x2_output[21]
debug_regfile_x2_output[22] <= register_file:register_file_0.debug_x2_output[22]
debug_regfile_x2_output[23] <= register_file:register_file_0.debug_x2_output[23]
debug_regfile_x2_output[24] <= register_file:register_file_0.debug_x2_output[24]
debug_regfile_x2_output[25] <= register_file:register_file_0.debug_x2_output[25]
debug_regfile_x2_output[26] <= register_file:register_file_0.debug_x2_output[26]
debug_regfile_x2_output[27] <= register_file:register_file_0.debug_x2_output[27]
debug_regfile_x2_output[28] <= register_file:register_file_0.debug_x2_output[28]
debug_regfile_x2_output[29] <= register_file:register_file_0.debug_x2_output[29]
debug_regfile_x2_output[30] <= register_file:register_file_0.debug_x2_output[30]
debug_regfile_x2_output[31] <= register_file:register_file_0.debug_x2_output[31]
debug_ALU_output[0] <= alu:ALU_0.ALU_output[0]
debug_ALU_output[1] <= alu:ALU_0.ALU_output[1]
debug_ALU_output[2] <= alu:ALU_0.ALU_output[2]
debug_ALU_output[3] <= alu:ALU_0.ALU_output[3]
debug_ALU_output[4] <= alu:ALU_0.ALU_output[4]
debug_ALU_output[5] <= alu:ALU_0.ALU_output[5]
debug_ALU_output[6] <= alu:ALU_0.ALU_output[6]
debug_ALU_output[7] <= alu:ALU_0.ALU_output[7]
debug_ALU_output[8] <= alu:ALU_0.ALU_output[8]
debug_ALU_output[9] <= alu:ALU_0.ALU_output[9]
debug_ALU_output[10] <= alu:ALU_0.ALU_output[10]
debug_ALU_output[11] <= alu:ALU_0.ALU_output[11]
debug_ALU_output[12] <= alu:ALU_0.ALU_output[12]
debug_ALU_output[13] <= alu:ALU_0.ALU_output[13]
debug_ALU_output[14] <= alu:ALU_0.ALU_output[14]
debug_ALU_output[15] <= alu:ALU_0.ALU_output[15]
debug_ALU_output[16] <= alu:ALU_0.ALU_output[16]
debug_ALU_output[17] <= alu:ALU_0.ALU_output[17]
debug_ALU_output[18] <= alu:ALU_0.ALU_output[18]
debug_ALU_output[19] <= alu:ALU_0.ALU_output[19]
debug_ALU_output[20] <= alu:ALU_0.ALU_output[20]
debug_ALU_output[21] <= alu:ALU_0.ALU_output[21]
debug_ALU_output[22] <= alu:ALU_0.ALU_output[22]
debug_ALU_output[23] <= alu:ALU_0.ALU_output[23]
debug_ALU_output[24] <= alu:ALU_0.ALU_output[24]
debug_ALU_output[25] <= alu:ALU_0.ALU_output[25]
debug_ALU_output[26] <= alu:ALU_0.ALU_output[26]
debug_ALU_output[27] <= alu:ALU_0.ALU_output[27]
debug_ALU_output[28] <= alu:ALU_0.ALU_output[28]
debug_ALU_output[29] <= alu:ALU_0.ALU_output[29]
debug_ALU_output[30] <= alu:ALU_0.ALU_output[30]
debug_ALU_output[31] <= alu:ALU_0.ALU_output[31]
debug_ALU_input_0[0] <= register_file:register_file_0.output_data_0[0]
debug_ALU_input_0[1] <= register_file:register_file_0.output_data_0[1]
debug_ALU_input_0[2] <= register_file:register_file_0.output_data_0[2]
debug_ALU_input_0[3] <= register_file:register_file_0.output_data_0[3]
debug_ALU_input_0[4] <= register_file:register_file_0.output_data_0[4]
debug_ALU_input_0[5] <= register_file:register_file_0.output_data_0[5]
debug_ALU_input_0[6] <= register_file:register_file_0.output_data_0[6]
debug_ALU_input_0[7] <= register_file:register_file_0.output_data_0[7]
debug_ALU_input_0[8] <= register_file:register_file_0.output_data_0[8]
debug_ALU_input_0[9] <= register_file:register_file_0.output_data_0[9]
debug_ALU_input_0[10] <= register_file:register_file_0.output_data_0[10]
debug_ALU_input_0[11] <= register_file:register_file_0.output_data_0[11]
debug_ALU_input_0[12] <= register_file:register_file_0.output_data_0[12]
debug_ALU_input_0[13] <= register_file:register_file_0.output_data_0[13]
debug_ALU_input_0[14] <= register_file:register_file_0.output_data_0[14]
debug_ALU_input_0[15] <= register_file:register_file_0.output_data_0[15]
debug_ALU_input_0[16] <= register_file:register_file_0.output_data_0[16]
debug_ALU_input_0[17] <= register_file:register_file_0.output_data_0[17]
debug_ALU_input_0[18] <= register_file:register_file_0.output_data_0[18]
debug_ALU_input_0[19] <= register_file:register_file_0.output_data_0[19]
debug_ALU_input_0[20] <= register_file:register_file_0.output_data_0[20]
debug_ALU_input_0[21] <= register_file:register_file_0.output_data_0[21]
debug_ALU_input_0[22] <= register_file:register_file_0.output_data_0[22]
debug_ALU_input_0[23] <= register_file:register_file_0.output_data_0[23]
debug_ALU_input_0[24] <= register_file:register_file_0.output_data_0[24]
debug_ALU_input_0[25] <= register_file:register_file_0.output_data_0[25]
debug_ALU_input_0[26] <= register_file:register_file_0.output_data_0[26]
debug_ALU_input_0[27] <= register_file:register_file_0.output_data_0[27]
debug_ALU_input_0[28] <= register_file:register_file_0.output_data_0[28]
debug_ALU_input_0[29] <= register_file:register_file_0.output_data_0[29]
debug_ALU_input_0[30] <= register_file:register_file_0.output_data_0[30]
debug_ALU_input_0[31] <= register_file:register_file_0.output_data_0[31]
debug_ALU_input_1[0] <= mux_2_1:mux_1.output_0[0]
debug_ALU_input_1[1] <= mux_2_1:mux_1.output_0[1]
debug_ALU_input_1[2] <= mux_2_1:mux_1.output_0[2]
debug_ALU_input_1[3] <= mux_2_1:mux_1.output_0[3]
debug_ALU_input_1[4] <= mux_2_1:mux_1.output_0[4]
debug_ALU_input_1[5] <= mux_2_1:mux_1.output_0[5]
debug_ALU_input_1[6] <= mux_2_1:mux_1.output_0[6]
debug_ALU_input_1[7] <= mux_2_1:mux_1.output_0[7]
debug_ALU_input_1[8] <= mux_2_1:mux_1.output_0[8]
debug_ALU_input_1[9] <= mux_2_1:mux_1.output_0[9]
debug_ALU_input_1[10] <= mux_2_1:mux_1.output_0[10]
debug_ALU_input_1[11] <= mux_2_1:mux_1.output_0[11]
debug_ALU_input_1[12] <= mux_2_1:mux_1.output_0[12]
debug_ALU_input_1[13] <= mux_2_1:mux_1.output_0[13]
debug_ALU_input_1[14] <= mux_2_1:mux_1.output_0[14]
debug_ALU_input_1[15] <= mux_2_1:mux_1.output_0[15]
debug_ALU_input_1[16] <= mux_2_1:mux_1.output_0[16]
debug_ALU_input_1[17] <= mux_2_1:mux_1.output_0[17]
debug_ALU_input_1[18] <= mux_2_1:mux_1.output_0[18]
debug_ALU_input_1[19] <= mux_2_1:mux_1.output_0[19]
debug_ALU_input_1[20] <= mux_2_1:mux_1.output_0[20]
debug_ALU_input_1[21] <= mux_2_1:mux_1.output_0[21]
debug_ALU_input_1[22] <= mux_2_1:mux_1.output_0[22]
debug_ALU_input_1[23] <= mux_2_1:mux_1.output_0[23]
debug_ALU_input_1[24] <= mux_2_1:mux_1.output_0[24]
debug_ALU_input_1[25] <= mux_2_1:mux_1.output_0[25]
debug_ALU_input_1[26] <= mux_2_1:mux_1.output_0[26]
debug_ALU_input_1[27] <= mux_2_1:mux_1.output_0[27]
debug_ALU_input_1[28] <= mux_2_1:mux_1.output_0[28]
debug_ALU_input_1[29] <= mux_2_1:mux_1.output_0[29]
debug_ALU_input_1[30] <= mux_2_1:mux_1.output_0[30]
debug_ALU_input_1[31] <= mux_2_1:mux_1.output_0[31]


|riscv_microcontroller|datapath:datapath_0|program_counter:program_counter_0
offset[0] => Add1.IN32
offset[0] => Add2.IN32
offset[1] => Add1.IN31
offset[1] => Add2.IN31
offset[2] => Add1.IN30
offset[2] => Add2.IN30
offset[3] => Add1.IN29
offset[3] => Add2.IN29
offset[4] => Add1.IN28
offset[4] => Add2.IN28
offset[5] => Add1.IN27
offset[5] => Add2.IN27
offset[6] => Add1.IN26
offset[6] => Add2.IN26
offset[7] => Add1.IN25
offset[7] => Add2.IN25
offset[8] => Add1.IN24
offset[8] => Add2.IN24
offset[9] => Add1.IN23
offset[9] => Add2.IN23
offset[10] => Add1.IN22
offset[10] => Add2.IN22
offset[11] => Add1.IN21
offset[11] => Add2.IN21
offset[12] => Add1.IN20
offset[12] => Add2.IN20
offset[13] => Add1.IN19
offset[13] => Add2.IN19
offset[14] => Add1.IN18
offset[14] => Add2.IN18
offset[15] => Add1.IN17
offset[15] => Add2.IN17
offset[16] => Add1.IN16
offset[16] => Add2.IN16
offset[17] => Add1.IN15
offset[17] => Add2.IN15
offset[18] => Add1.IN14
offset[18] => Add2.IN14
offset[19] => Add1.IN13
offset[19] => Add2.IN13
offset[20] => Add1.IN12
offset[20] => Add2.IN12
offset[21] => Add1.IN11
offset[21] => Add2.IN11
offset[22] => Add1.IN10
offset[22] => Add2.IN10
offset[23] => Add1.IN9
offset[23] => Add2.IN9
offset[24] => Add1.IN8
offset[24] => Add2.IN8
offset[25] => Add1.IN7
offset[25] => Add2.IN7
offset[26] => Add1.IN6
offset[26] => Add2.IN6
offset[27] => Add1.IN5
offset[27] => Add2.IN5
offset[28] => Add1.IN4
offset[28] => Add2.IN4
offset[29] => Add1.IN3
offset[29] => Add2.IN3
offset[30] => Add1.IN2
offset[30] => Add2.IN2
offset[31] => Add1.IN1
offset[31] => Add2.IN1
register_input[0] => Add2.IN64
register_input[1] => Add2.IN63
register_input[2] => Add2.IN62
register_input[3] => Add2.IN61
register_input[4] => Add2.IN60
register_input[5] => Add2.IN59
register_input[6] => Add2.IN58
register_input[7] => Add2.IN57
register_input[8] => Add2.IN56
register_input[9] => Add2.IN55
register_input[10] => Add2.IN54
register_input[11] => Add2.IN53
register_input[12] => Add2.IN52
register_input[13] => Add2.IN51
register_input[14] => Add2.IN50
register_input[15] => Add2.IN49
register_input[16] => Add2.IN48
register_input[17] => Add2.IN47
register_input[18] => Add2.IN46
register_input[19] => Add2.IN45
register_input[20] => Add2.IN44
register_input[21] => Add2.IN43
register_input[22] => Add2.IN42
register_input[23] => Add2.IN41
register_input[24] => Add2.IN40
register_input[25] => Add2.IN39
register_input[26] => Add2.IN38
register_input[27] => Add2.IN37
register_input[28] => Add2.IN36
register_input[29] => Add2.IN35
register_input[30] => Add2.IN34
register_input[31] => Add2.IN33
operation[0] => Mux0.IN6
operation[0] => Mux1.IN6
operation[0] => Mux2.IN6
operation[0] => Mux3.IN6
operation[0] => Mux4.IN6
operation[0] => Mux5.IN6
operation[0] => Mux6.IN6
operation[0] => Mux7.IN6
operation[0] => Mux8.IN6
operation[0] => Mux9.IN6
operation[0] => Mux10.IN6
operation[0] => Mux11.IN6
operation[0] => Mux12.IN6
operation[0] => Mux13.IN6
operation[0] => Mux14.IN6
operation[0] => Mux15.IN6
operation[0] => Mux16.IN6
operation[0] => Mux17.IN6
operation[0] => Mux18.IN6
operation[0] => Mux19.IN6
operation[0] => Mux20.IN6
operation[0] => Mux21.IN6
operation[0] => Mux22.IN6
operation[0] => Mux23.IN6
operation[0] => Mux24.IN6
operation[0] => Mux25.IN6
operation[0] => Mux26.IN6
operation[0] => Mux27.IN6
operation[0] => Mux28.IN6
operation[0] => Mux29.IN6
operation[0] => Mux30.IN5
operation[0] => Mux31.IN5
operation[1] => Mux0.IN5
operation[1] => Mux1.IN5
operation[1] => Mux2.IN5
operation[1] => Mux3.IN5
operation[1] => Mux4.IN5
operation[1] => Mux5.IN5
operation[1] => Mux6.IN5
operation[1] => Mux7.IN5
operation[1] => Mux8.IN5
operation[1] => Mux9.IN5
operation[1] => Mux10.IN5
operation[1] => Mux11.IN5
operation[1] => Mux12.IN5
operation[1] => Mux13.IN5
operation[1] => Mux14.IN5
operation[1] => Mux15.IN5
operation[1] => Mux16.IN5
operation[1] => Mux17.IN5
operation[1] => Mux18.IN5
operation[1] => Mux19.IN5
operation[1] => Mux20.IN5
operation[1] => Mux21.IN5
operation[1] => Mux22.IN5
operation[1] => Mux23.IN5
operation[1] => Mux24.IN5
operation[1] => Mux25.IN5
operation[1] => Mux26.IN5
operation[1] => Mux27.IN5
operation[1] => Mux28.IN5
operation[1] => Mux29.IN5
operation[1] => Mux30.IN4
operation[1] => Mux31.IN4
operation[2] => Mux0.IN4
operation[2] => Mux1.IN4
operation[2] => Mux2.IN4
operation[2] => Mux3.IN4
operation[2] => Mux4.IN4
operation[2] => Mux5.IN4
operation[2] => Mux6.IN4
operation[2] => Mux7.IN4
operation[2] => Mux8.IN4
operation[2] => Mux9.IN4
operation[2] => Mux10.IN4
operation[2] => Mux11.IN4
operation[2] => Mux12.IN4
operation[2] => Mux13.IN4
operation[2] => Mux14.IN4
operation[2] => Mux15.IN4
operation[2] => Mux16.IN4
operation[2] => Mux17.IN4
operation[2] => Mux18.IN4
operation[2] => Mux19.IN4
operation[2] => Mux20.IN4
operation[2] => Mux21.IN4
operation[2] => Mux22.IN4
operation[2] => Mux23.IN4
operation[2] => Mux24.IN4
operation[2] => Mux25.IN4
operation[2] => Mux26.IN4
operation[2] => Mux27.IN4
operation[2] => Mux28.IN4
operation[2] => Mux29.IN4
operation[2] => Mux30.IN3
operation[2] => Mux31.IN3
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
ALU_branch_response => current_address.OUTPUTSELECT
clock => current_address[0].CLK
clock => current_address[1].CLK
clock => current_address[2].CLK
clock => current_address[3].CLK
clock => current_address[4].CLK
clock => current_address[5].CLK
clock => current_address[6].CLK
clock => current_address[7].CLK
clock => current_address[8].CLK
clock => current_address[9].CLK
clock => current_address[10].CLK
clock => current_address[11].CLK
clock => current_address[12].CLK
clock => current_address[13].CLK
clock => current_address[14].CLK
clock => current_address[15].CLK
clock => current_address[16].CLK
clock => current_address[17].CLK
clock => current_address[18].CLK
clock => current_address[19].CLK
clock => current_address[20].CLK
clock => current_address[21].CLK
clock => current_address[22].CLK
clock => current_address[23].CLK
clock => current_address[24].CLK
clock => current_address[25].CLK
clock => current_address[26].CLK
clock => current_address[27].CLK
clock => current_address[28].CLK
clock => current_address[29].CLK
clock => current_address[30].CLK
clock => current_address[31].CLK
clear => current_address[0].ACLR
clear => current_address[1].ACLR
clear => current_address[2].ACLR
clear => current_address[3].ACLR
clear => current_address[4].ACLR
clear => current_address[5].ACLR
clear => current_address[6].ACLR
clear => current_address[7].ACLR
clear => current_address[8].ACLR
clear => current_address[9].ACLR
clear => current_address[10].ACLR
clear => current_address[11].ACLR
clear => current_address[12].ACLR
clear => current_address[13].ACLR
clear => current_address[14].ACLR
clear => current_address[15].ACLR
clear => current_address[16].ACLR
clear => current_address[17].ACLR
clear => current_address[18].ACLR
clear => current_address[19].ACLR
clear => current_address[20].ACLR
clear => current_address[21].ACLR
clear => current_address[22].ACLR
clear => current_address[23].ACLR
clear => current_address[24].ACLR
clear => current_address[25].ACLR
clear => current_address[26].ACLR
clear => current_address[27].ACLR
clear => current_address[28].ACLR
clear => current_address[29].ACLR
clear => current_address[30].ACLR
clear => current_address[31].ACLR
instruction_address[0] <= current_address[0].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[1] <= current_address[1].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[2] <= current_address[2].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[3] <= current_address[3].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[4] <= current_address[4].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[5] <= current_address[5].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[6] <= current_address[6].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[7] <= current_address[7].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[8] <= current_address[8].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[9] <= current_address[9].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[10] <= current_address[10].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[11] <= current_address[11].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[12] <= current_address[12].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[13] <= current_address[13].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[14] <= current_address[14].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[15] <= current_address[15].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[16] <= current_address[16].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[17] <= current_address[17].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[18] <= current_address[18].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[19] <= current_address[19].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[20] <= current_address[20].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[21] <= current_address[21].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[22] <= current_address[22].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[23] <= current_address[23].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[24] <= current_address[24].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[25] <= current_address[25].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[26] <= current_address[26].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[27] <= current_address[27].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[28] <= current_address[28].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[29] <= current_address[29].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[30] <= current_address[30].DB_MAX_OUTPUT_PORT_TYPE
instruction_address[31] <= current_address[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|mux_3_1:mux_0
selection[0] => Mux0.IN2
selection[0] => Mux1.IN2
selection[0] => Mux2.IN2
selection[0] => Mux3.IN2
selection[0] => Mux4.IN2
selection[0] => Mux5.IN2
selection[0] => Mux6.IN2
selection[0] => Mux7.IN2
selection[0] => Mux8.IN2
selection[0] => Mux9.IN2
selection[0] => Mux10.IN2
selection[0] => Mux11.IN2
selection[0] => Mux12.IN2
selection[0] => Mux13.IN2
selection[0] => Mux14.IN2
selection[0] => Mux15.IN2
selection[0] => Mux16.IN2
selection[0] => Mux17.IN2
selection[0] => Mux18.IN2
selection[0] => Mux19.IN2
selection[0] => Mux20.IN2
selection[0] => Mux21.IN2
selection[0] => Mux22.IN2
selection[0] => Mux23.IN2
selection[0] => Mux24.IN2
selection[0] => Mux25.IN2
selection[0] => Mux26.IN2
selection[0] => Mux27.IN2
selection[0] => Mux28.IN2
selection[0] => Mux29.IN2
selection[0] => Mux30.IN2
selection[0] => Mux31.IN2
selection[1] => Mux0.IN1
selection[1] => Mux1.IN1
selection[1] => Mux2.IN1
selection[1] => Mux3.IN1
selection[1] => Mux4.IN1
selection[1] => Mux5.IN1
selection[1] => Mux6.IN1
selection[1] => Mux7.IN1
selection[1] => Mux8.IN1
selection[1] => Mux9.IN1
selection[1] => Mux10.IN1
selection[1] => Mux11.IN1
selection[1] => Mux12.IN1
selection[1] => Mux13.IN1
selection[1] => Mux14.IN1
selection[1] => Mux15.IN1
selection[1] => Mux16.IN1
selection[1] => Mux17.IN1
selection[1] => Mux18.IN1
selection[1] => Mux19.IN1
selection[1] => Mux20.IN1
selection[1] => Mux21.IN1
selection[1] => Mux22.IN1
selection[1] => Mux23.IN1
selection[1] => Mux24.IN1
selection[1] => Mux25.IN1
selection[1] => Mux26.IN1
selection[1] => Mux27.IN1
selection[1] => Mux28.IN1
selection[1] => Mux29.IN1
selection[1] => Mux30.IN1
selection[1] => Mux31.IN1
input_0[0] => Mux31.IN3
input_0[1] => Mux30.IN3
input_0[2] => Mux29.IN3
input_0[3] => Mux28.IN3
input_0[4] => Mux27.IN3
input_0[5] => Mux26.IN3
input_0[6] => Mux25.IN3
input_0[7] => Mux24.IN3
input_0[8] => Mux23.IN3
input_0[9] => Mux22.IN3
input_0[10] => Mux21.IN3
input_0[11] => Mux20.IN3
input_0[12] => Mux19.IN3
input_0[13] => Mux18.IN3
input_0[14] => Mux17.IN3
input_0[15] => Mux16.IN3
input_0[16] => Mux15.IN3
input_0[17] => Mux14.IN3
input_0[18] => Mux13.IN3
input_0[19] => Mux12.IN3
input_0[20] => Mux11.IN3
input_0[21] => Mux10.IN3
input_0[22] => Mux9.IN3
input_0[23] => Mux8.IN3
input_0[24] => Mux7.IN3
input_0[25] => Mux6.IN3
input_0[26] => Mux5.IN3
input_0[27] => Mux4.IN3
input_0[28] => Mux3.IN3
input_0[29] => Mux2.IN3
input_0[30] => Mux1.IN3
input_0[31] => Mux0.IN3
input_1[0] => Mux31.IN4
input_1[1] => Mux30.IN4
input_1[2] => Mux29.IN4
input_1[3] => Mux28.IN4
input_1[4] => Mux27.IN4
input_1[5] => Mux26.IN4
input_1[6] => Mux25.IN4
input_1[7] => Mux24.IN4
input_1[8] => Mux23.IN4
input_1[9] => Mux22.IN4
input_1[10] => Mux21.IN4
input_1[11] => Mux20.IN4
input_1[12] => Mux19.IN4
input_1[13] => Mux18.IN4
input_1[14] => Mux17.IN4
input_1[15] => Mux16.IN4
input_1[16] => Mux15.IN4
input_1[17] => Mux14.IN4
input_1[18] => Mux13.IN4
input_1[19] => Mux12.IN4
input_1[20] => Mux11.IN4
input_1[21] => Mux10.IN4
input_1[22] => Mux9.IN4
input_1[23] => Mux8.IN4
input_1[24] => Mux7.IN4
input_1[25] => Mux6.IN4
input_1[26] => Mux5.IN4
input_1[27] => Mux4.IN4
input_1[28] => Mux3.IN4
input_1[29] => Mux2.IN4
input_1[30] => Mux1.IN4
input_1[31] => Mux0.IN4
input_2[0] => Mux31.IN5
input_2[1] => Mux30.IN5
input_2[2] => Mux29.IN5
input_2[3] => Mux28.IN5
input_2[4] => Mux27.IN5
input_2[5] => Mux26.IN5
input_2[6] => Mux25.IN5
input_2[7] => Mux24.IN5
input_2[8] => Mux23.IN5
input_2[9] => Mux22.IN5
input_2[10] => Mux21.IN5
input_2[11] => Mux20.IN5
input_2[12] => Mux19.IN5
input_2[13] => Mux18.IN5
input_2[14] => Mux17.IN5
input_2[15] => Mux16.IN5
input_2[16] => Mux15.IN5
input_2[17] => Mux14.IN5
input_2[18] => Mux13.IN5
input_2[19] => Mux12.IN5
input_2[20] => Mux11.IN5
input_2[21] => Mux10.IN5
input_2[22] => Mux9.IN5
input_2[23] => Mux8.IN5
input_2[24] => Mux7.IN5
input_2[25] => Mux6.IN5
input_2[26] => Mux5.IN5
input_2[27] => Mux4.IN5
input_2[28] => Mux3.IN5
input_2[29] => Mux2.IN5
input_2[30] => Mux1.IN5
input_2[31] => Mux0.IN5
output_0[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|mux_2_1:mux_1
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
input_0[0] => output_0.DATAB
input_0[1] => output_0.DATAB
input_0[2] => output_0.DATAB
input_0[3] => output_0.DATAB
input_0[4] => output_0.DATAB
input_0[5] => output_0.DATAB
input_0[6] => output_0.DATAB
input_0[7] => output_0.DATAB
input_0[8] => output_0.DATAB
input_0[9] => output_0.DATAB
input_0[10] => output_0.DATAB
input_0[11] => output_0.DATAB
input_0[12] => output_0.DATAB
input_0[13] => output_0.DATAB
input_0[14] => output_0.DATAB
input_0[15] => output_0.DATAB
input_0[16] => output_0.DATAB
input_0[17] => output_0.DATAB
input_0[18] => output_0.DATAB
input_0[19] => output_0.DATAB
input_0[20] => output_0.DATAB
input_0[21] => output_0.DATAB
input_0[22] => output_0.DATAB
input_0[23] => output_0.DATAB
input_0[24] => output_0.DATAB
input_0[25] => output_0.DATAB
input_0[26] => output_0.DATAB
input_0[27] => output_0.DATAB
input_0[28] => output_0.DATAB
input_0[29] => output_0.DATAB
input_0[30] => output_0.DATAB
input_0[31] => output_0.DATAB
input_1[0] => output_0.DATAA
input_1[1] => output_0.DATAA
input_1[2] => output_0.DATAA
input_1[3] => output_0.DATAA
input_1[4] => output_0.DATAA
input_1[5] => output_0.DATAA
input_1[6] => output_0.DATAA
input_1[7] => output_0.DATAA
input_1[8] => output_0.DATAA
input_1[9] => output_0.DATAA
input_1[10] => output_0.DATAA
input_1[11] => output_0.DATAA
input_1[12] => output_0.DATAA
input_1[13] => output_0.DATAA
input_1[14] => output_0.DATAA
input_1[15] => output_0.DATAA
input_1[16] => output_0.DATAA
input_1[17] => output_0.DATAA
input_1[18] => output_0.DATAA
input_1[19] => output_0.DATAA
input_1[20] => output_0.DATAA
input_1[21] => output_0.DATAA
input_1[22] => output_0.DATAA
input_1[23] => output_0.DATAA
input_1[24] => output_0.DATAA
input_1[25] => output_0.DATAA
input_1[26] => output_0.DATAA
input_1[27] => output_0.DATAA
input_1[28] => output_0.DATAA
input_1[29] => output_0.DATAA
input_1[30] => output_0.DATAA
input_1[31] => output_0.DATAA
output_0[0] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= output_0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|mux_2_1:mux_2
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
selection => output_0.OUTPUTSELECT
input_0[0] => output_0.DATAB
input_0[1] => output_0.DATAB
input_0[2] => output_0.DATAB
input_0[3] => output_0.DATAB
input_0[4] => output_0.DATAB
input_0[5] => output_0.DATAB
input_0[6] => output_0.DATAB
input_0[7] => output_0.DATAB
input_0[8] => output_0.DATAB
input_0[9] => output_0.DATAB
input_0[10] => output_0.DATAB
input_0[11] => output_0.DATAB
input_0[12] => output_0.DATAB
input_0[13] => output_0.DATAB
input_0[14] => output_0.DATAB
input_0[15] => output_0.DATAB
input_0[16] => output_0.DATAB
input_0[17] => output_0.DATAB
input_0[18] => output_0.DATAB
input_0[19] => output_0.DATAB
input_0[20] => output_0.DATAB
input_0[21] => output_0.DATAB
input_0[22] => output_0.DATAB
input_0[23] => output_0.DATAB
input_0[24] => output_0.DATAB
input_0[25] => output_0.DATAB
input_0[26] => output_0.DATAB
input_0[27] => output_0.DATAB
input_0[28] => output_0.DATAB
input_0[29] => output_0.DATAB
input_0[30] => output_0.DATAB
input_0[31] => output_0.DATAB
input_1[0] => output_0.DATAA
input_1[1] => output_0.DATAA
input_1[2] => output_0.DATAA
input_1[3] => output_0.DATAA
input_1[4] => output_0.DATAA
input_1[5] => output_0.DATAA
input_1[6] => output_0.DATAA
input_1[7] => output_0.DATAA
input_1[8] => output_0.DATAA
input_1[9] => output_0.DATAA
input_1[10] => output_0.DATAA
input_1[11] => output_0.DATAA
input_1[12] => output_0.DATAA
input_1[13] => output_0.DATAA
input_1[14] => output_0.DATAA
input_1[15] => output_0.DATAA
input_1[16] => output_0.DATAA
input_1[17] => output_0.DATAA
input_1[18] => output_0.DATAA
input_1[19] => output_0.DATAA
input_1[20] => output_0.DATAA
input_1[21] => output_0.DATAA
input_1[22] => output_0.DATAA
input_1[23] => output_0.DATAA
input_1[24] => output_0.DATAA
input_1[25] => output_0.DATAA
input_1[26] => output_0.DATAA
input_1[27] => output_0.DATAA
input_1[28] => output_0.DATAA
input_1[29] => output_0.DATAA
input_1[30] => output_0.DATAA
input_1[31] => output_0.DATAA
output_0[0] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= output_0.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= output_0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0
write_data[0] => reg32b:reg_x1.reg_in[0]
write_data[0] => reg32b:reg_x2.reg_in[0]
write_data[0] => reg32b:reg_x3.reg_in[0]
write_data[0] => reg32b:reg_x4.reg_in[0]
write_data[0] => reg32b:reg_x5.reg_in[0]
write_data[0] => reg32b:reg_x6.reg_in[0]
write_data[0] => reg32b:reg_x7.reg_in[0]
write_data[0] => reg32b:reg_x8.reg_in[0]
write_data[0] => reg32b:reg_x9.reg_in[0]
write_data[0] => reg32b:reg_x10.reg_in[0]
write_data[0] => reg32b:reg_x11.reg_in[0]
write_data[0] => reg32b:reg_x12.reg_in[0]
write_data[0] => reg32b:reg_x13.reg_in[0]
write_data[0] => reg32b:reg_x14.reg_in[0]
write_data[0] => reg32b:reg_x15.reg_in[0]
write_data[0] => reg32b:reg_x16.reg_in[0]
write_data[0] => reg32b:reg_x17.reg_in[0]
write_data[0] => reg32b:reg_x18.reg_in[0]
write_data[0] => reg32b:reg_x19.reg_in[0]
write_data[0] => reg32b:reg_x20.reg_in[0]
write_data[0] => reg32b:reg_x21.reg_in[0]
write_data[0] => reg32b:reg_x22.reg_in[0]
write_data[0] => reg32b:reg_x23.reg_in[0]
write_data[0] => reg32b:reg_x24.reg_in[0]
write_data[0] => reg32b:reg_x25.reg_in[0]
write_data[0] => reg32b:reg_x26.reg_in[0]
write_data[0] => reg32b:reg_x27.reg_in[0]
write_data[0] => reg32b:reg_x28.reg_in[0]
write_data[0] => reg32b:reg_x29.reg_in[0]
write_data[0] => reg32b:reg_x30.reg_in[0]
write_data[0] => reg32b:reg_x31.reg_in[0]
write_data[1] => reg32b:reg_x1.reg_in[1]
write_data[1] => reg32b:reg_x2.reg_in[1]
write_data[1] => reg32b:reg_x3.reg_in[1]
write_data[1] => reg32b:reg_x4.reg_in[1]
write_data[1] => reg32b:reg_x5.reg_in[1]
write_data[1] => reg32b:reg_x6.reg_in[1]
write_data[1] => reg32b:reg_x7.reg_in[1]
write_data[1] => reg32b:reg_x8.reg_in[1]
write_data[1] => reg32b:reg_x9.reg_in[1]
write_data[1] => reg32b:reg_x10.reg_in[1]
write_data[1] => reg32b:reg_x11.reg_in[1]
write_data[1] => reg32b:reg_x12.reg_in[1]
write_data[1] => reg32b:reg_x13.reg_in[1]
write_data[1] => reg32b:reg_x14.reg_in[1]
write_data[1] => reg32b:reg_x15.reg_in[1]
write_data[1] => reg32b:reg_x16.reg_in[1]
write_data[1] => reg32b:reg_x17.reg_in[1]
write_data[1] => reg32b:reg_x18.reg_in[1]
write_data[1] => reg32b:reg_x19.reg_in[1]
write_data[1] => reg32b:reg_x20.reg_in[1]
write_data[1] => reg32b:reg_x21.reg_in[1]
write_data[1] => reg32b:reg_x22.reg_in[1]
write_data[1] => reg32b:reg_x23.reg_in[1]
write_data[1] => reg32b:reg_x24.reg_in[1]
write_data[1] => reg32b:reg_x25.reg_in[1]
write_data[1] => reg32b:reg_x26.reg_in[1]
write_data[1] => reg32b:reg_x27.reg_in[1]
write_data[1] => reg32b:reg_x28.reg_in[1]
write_data[1] => reg32b:reg_x29.reg_in[1]
write_data[1] => reg32b:reg_x30.reg_in[1]
write_data[1] => reg32b:reg_x31.reg_in[1]
write_data[2] => reg32b:reg_x1.reg_in[2]
write_data[2] => reg32b:reg_x2.reg_in[2]
write_data[2] => reg32b:reg_x3.reg_in[2]
write_data[2] => reg32b:reg_x4.reg_in[2]
write_data[2] => reg32b:reg_x5.reg_in[2]
write_data[2] => reg32b:reg_x6.reg_in[2]
write_data[2] => reg32b:reg_x7.reg_in[2]
write_data[2] => reg32b:reg_x8.reg_in[2]
write_data[2] => reg32b:reg_x9.reg_in[2]
write_data[2] => reg32b:reg_x10.reg_in[2]
write_data[2] => reg32b:reg_x11.reg_in[2]
write_data[2] => reg32b:reg_x12.reg_in[2]
write_data[2] => reg32b:reg_x13.reg_in[2]
write_data[2] => reg32b:reg_x14.reg_in[2]
write_data[2] => reg32b:reg_x15.reg_in[2]
write_data[2] => reg32b:reg_x16.reg_in[2]
write_data[2] => reg32b:reg_x17.reg_in[2]
write_data[2] => reg32b:reg_x18.reg_in[2]
write_data[2] => reg32b:reg_x19.reg_in[2]
write_data[2] => reg32b:reg_x20.reg_in[2]
write_data[2] => reg32b:reg_x21.reg_in[2]
write_data[2] => reg32b:reg_x22.reg_in[2]
write_data[2] => reg32b:reg_x23.reg_in[2]
write_data[2] => reg32b:reg_x24.reg_in[2]
write_data[2] => reg32b:reg_x25.reg_in[2]
write_data[2] => reg32b:reg_x26.reg_in[2]
write_data[2] => reg32b:reg_x27.reg_in[2]
write_data[2] => reg32b:reg_x28.reg_in[2]
write_data[2] => reg32b:reg_x29.reg_in[2]
write_data[2] => reg32b:reg_x30.reg_in[2]
write_data[2] => reg32b:reg_x31.reg_in[2]
write_data[3] => reg32b:reg_x1.reg_in[3]
write_data[3] => reg32b:reg_x2.reg_in[3]
write_data[3] => reg32b:reg_x3.reg_in[3]
write_data[3] => reg32b:reg_x4.reg_in[3]
write_data[3] => reg32b:reg_x5.reg_in[3]
write_data[3] => reg32b:reg_x6.reg_in[3]
write_data[3] => reg32b:reg_x7.reg_in[3]
write_data[3] => reg32b:reg_x8.reg_in[3]
write_data[3] => reg32b:reg_x9.reg_in[3]
write_data[3] => reg32b:reg_x10.reg_in[3]
write_data[3] => reg32b:reg_x11.reg_in[3]
write_data[3] => reg32b:reg_x12.reg_in[3]
write_data[3] => reg32b:reg_x13.reg_in[3]
write_data[3] => reg32b:reg_x14.reg_in[3]
write_data[3] => reg32b:reg_x15.reg_in[3]
write_data[3] => reg32b:reg_x16.reg_in[3]
write_data[3] => reg32b:reg_x17.reg_in[3]
write_data[3] => reg32b:reg_x18.reg_in[3]
write_data[3] => reg32b:reg_x19.reg_in[3]
write_data[3] => reg32b:reg_x20.reg_in[3]
write_data[3] => reg32b:reg_x21.reg_in[3]
write_data[3] => reg32b:reg_x22.reg_in[3]
write_data[3] => reg32b:reg_x23.reg_in[3]
write_data[3] => reg32b:reg_x24.reg_in[3]
write_data[3] => reg32b:reg_x25.reg_in[3]
write_data[3] => reg32b:reg_x26.reg_in[3]
write_data[3] => reg32b:reg_x27.reg_in[3]
write_data[3] => reg32b:reg_x28.reg_in[3]
write_data[3] => reg32b:reg_x29.reg_in[3]
write_data[3] => reg32b:reg_x30.reg_in[3]
write_data[3] => reg32b:reg_x31.reg_in[3]
write_data[4] => reg32b:reg_x1.reg_in[4]
write_data[4] => reg32b:reg_x2.reg_in[4]
write_data[4] => reg32b:reg_x3.reg_in[4]
write_data[4] => reg32b:reg_x4.reg_in[4]
write_data[4] => reg32b:reg_x5.reg_in[4]
write_data[4] => reg32b:reg_x6.reg_in[4]
write_data[4] => reg32b:reg_x7.reg_in[4]
write_data[4] => reg32b:reg_x8.reg_in[4]
write_data[4] => reg32b:reg_x9.reg_in[4]
write_data[4] => reg32b:reg_x10.reg_in[4]
write_data[4] => reg32b:reg_x11.reg_in[4]
write_data[4] => reg32b:reg_x12.reg_in[4]
write_data[4] => reg32b:reg_x13.reg_in[4]
write_data[4] => reg32b:reg_x14.reg_in[4]
write_data[4] => reg32b:reg_x15.reg_in[4]
write_data[4] => reg32b:reg_x16.reg_in[4]
write_data[4] => reg32b:reg_x17.reg_in[4]
write_data[4] => reg32b:reg_x18.reg_in[4]
write_data[4] => reg32b:reg_x19.reg_in[4]
write_data[4] => reg32b:reg_x20.reg_in[4]
write_data[4] => reg32b:reg_x21.reg_in[4]
write_data[4] => reg32b:reg_x22.reg_in[4]
write_data[4] => reg32b:reg_x23.reg_in[4]
write_data[4] => reg32b:reg_x24.reg_in[4]
write_data[4] => reg32b:reg_x25.reg_in[4]
write_data[4] => reg32b:reg_x26.reg_in[4]
write_data[4] => reg32b:reg_x27.reg_in[4]
write_data[4] => reg32b:reg_x28.reg_in[4]
write_data[4] => reg32b:reg_x29.reg_in[4]
write_data[4] => reg32b:reg_x30.reg_in[4]
write_data[4] => reg32b:reg_x31.reg_in[4]
write_data[5] => reg32b:reg_x1.reg_in[5]
write_data[5] => reg32b:reg_x2.reg_in[5]
write_data[5] => reg32b:reg_x3.reg_in[5]
write_data[5] => reg32b:reg_x4.reg_in[5]
write_data[5] => reg32b:reg_x5.reg_in[5]
write_data[5] => reg32b:reg_x6.reg_in[5]
write_data[5] => reg32b:reg_x7.reg_in[5]
write_data[5] => reg32b:reg_x8.reg_in[5]
write_data[5] => reg32b:reg_x9.reg_in[5]
write_data[5] => reg32b:reg_x10.reg_in[5]
write_data[5] => reg32b:reg_x11.reg_in[5]
write_data[5] => reg32b:reg_x12.reg_in[5]
write_data[5] => reg32b:reg_x13.reg_in[5]
write_data[5] => reg32b:reg_x14.reg_in[5]
write_data[5] => reg32b:reg_x15.reg_in[5]
write_data[5] => reg32b:reg_x16.reg_in[5]
write_data[5] => reg32b:reg_x17.reg_in[5]
write_data[5] => reg32b:reg_x18.reg_in[5]
write_data[5] => reg32b:reg_x19.reg_in[5]
write_data[5] => reg32b:reg_x20.reg_in[5]
write_data[5] => reg32b:reg_x21.reg_in[5]
write_data[5] => reg32b:reg_x22.reg_in[5]
write_data[5] => reg32b:reg_x23.reg_in[5]
write_data[5] => reg32b:reg_x24.reg_in[5]
write_data[5] => reg32b:reg_x25.reg_in[5]
write_data[5] => reg32b:reg_x26.reg_in[5]
write_data[5] => reg32b:reg_x27.reg_in[5]
write_data[5] => reg32b:reg_x28.reg_in[5]
write_data[5] => reg32b:reg_x29.reg_in[5]
write_data[5] => reg32b:reg_x30.reg_in[5]
write_data[5] => reg32b:reg_x31.reg_in[5]
write_data[6] => reg32b:reg_x1.reg_in[6]
write_data[6] => reg32b:reg_x2.reg_in[6]
write_data[6] => reg32b:reg_x3.reg_in[6]
write_data[6] => reg32b:reg_x4.reg_in[6]
write_data[6] => reg32b:reg_x5.reg_in[6]
write_data[6] => reg32b:reg_x6.reg_in[6]
write_data[6] => reg32b:reg_x7.reg_in[6]
write_data[6] => reg32b:reg_x8.reg_in[6]
write_data[6] => reg32b:reg_x9.reg_in[6]
write_data[6] => reg32b:reg_x10.reg_in[6]
write_data[6] => reg32b:reg_x11.reg_in[6]
write_data[6] => reg32b:reg_x12.reg_in[6]
write_data[6] => reg32b:reg_x13.reg_in[6]
write_data[6] => reg32b:reg_x14.reg_in[6]
write_data[6] => reg32b:reg_x15.reg_in[6]
write_data[6] => reg32b:reg_x16.reg_in[6]
write_data[6] => reg32b:reg_x17.reg_in[6]
write_data[6] => reg32b:reg_x18.reg_in[6]
write_data[6] => reg32b:reg_x19.reg_in[6]
write_data[6] => reg32b:reg_x20.reg_in[6]
write_data[6] => reg32b:reg_x21.reg_in[6]
write_data[6] => reg32b:reg_x22.reg_in[6]
write_data[6] => reg32b:reg_x23.reg_in[6]
write_data[6] => reg32b:reg_x24.reg_in[6]
write_data[6] => reg32b:reg_x25.reg_in[6]
write_data[6] => reg32b:reg_x26.reg_in[6]
write_data[6] => reg32b:reg_x27.reg_in[6]
write_data[6] => reg32b:reg_x28.reg_in[6]
write_data[6] => reg32b:reg_x29.reg_in[6]
write_data[6] => reg32b:reg_x30.reg_in[6]
write_data[6] => reg32b:reg_x31.reg_in[6]
write_data[7] => reg32b:reg_x1.reg_in[7]
write_data[7] => reg32b:reg_x2.reg_in[7]
write_data[7] => reg32b:reg_x3.reg_in[7]
write_data[7] => reg32b:reg_x4.reg_in[7]
write_data[7] => reg32b:reg_x5.reg_in[7]
write_data[7] => reg32b:reg_x6.reg_in[7]
write_data[7] => reg32b:reg_x7.reg_in[7]
write_data[7] => reg32b:reg_x8.reg_in[7]
write_data[7] => reg32b:reg_x9.reg_in[7]
write_data[7] => reg32b:reg_x10.reg_in[7]
write_data[7] => reg32b:reg_x11.reg_in[7]
write_data[7] => reg32b:reg_x12.reg_in[7]
write_data[7] => reg32b:reg_x13.reg_in[7]
write_data[7] => reg32b:reg_x14.reg_in[7]
write_data[7] => reg32b:reg_x15.reg_in[7]
write_data[7] => reg32b:reg_x16.reg_in[7]
write_data[7] => reg32b:reg_x17.reg_in[7]
write_data[7] => reg32b:reg_x18.reg_in[7]
write_data[7] => reg32b:reg_x19.reg_in[7]
write_data[7] => reg32b:reg_x20.reg_in[7]
write_data[7] => reg32b:reg_x21.reg_in[7]
write_data[7] => reg32b:reg_x22.reg_in[7]
write_data[7] => reg32b:reg_x23.reg_in[7]
write_data[7] => reg32b:reg_x24.reg_in[7]
write_data[7] => reg32b:reg_x25.reg_in[7]
write_data[7] => reg32b:reg_x26.reg_in[7]
write_data[7] => reg32b:reg_x27.reg_in[7]
write_data[7] => reg32b:reg_x28.reg_in[7]
write_data[7] => reg32b:reg_x29.reg_in[7]
write_data[7] => reg32b:reg_x30.reg_in[7]
write_data[7] => reg32b:reg_x31.reg_in[7]
write_data[8] => reg32b:reg_x1.reg_in[8]
write_data[8] => reg32b:reg_x2.reg_in[8]
write_data[8] => reg32b:reg_x3.reg_in[8]
write_data[8] => reg32b:reg_x4.reg_in[8]
write_data[8] => reg32b:reg_x5.reg_in[8]
write_data[8] => reg32b:reg_x6.reg_in[8]
write_data[8] => reg32b:reg_x7.reg_in[8]
write_data[8] => reg32b:reg_x8.reg_in[8]
write_data[8] => reg32b:reg_x9.reg_in[8]
write_data[8] => reg32b:reg_x10.reg_in[8]
write_data[8] => reg32b:reg_x11.reg_in[8]
write_data[8] => reg32b:reg_x12.reg_in[8]
write_data[8] => reg32b:reg_x13.reg_in[8]
write_data[8] => reg32b:reg_x14.reg_in[8]
write_data[8] => reg32b:reg_x15.reg_in[8]
write_data[8] => reg32b:reg_x16.reg_in[8]
write_data[8] => reg32b:reg_x17.reg_in[8]
write_data[8] => reg32b:reg_x18.reg_in[8]
write_data[8] => reg32b:reg_x19.reg_in[8]
write_data[8] => reg32b:reg_x20.reg_in[8]
write_data[8] => reg32b:reg_x21.reg_in[8]
write_data[8] => reg32b:reg_x22.reg_in[8]
write_data[8] => reg32b:reg_x23.reg_in[8]
write_data[8] => reg32b:reg_x24.reg_in[8]
write_data[8] => reg32b:reg_x25.reg_in[8]
write_data[8] => reg32b:reg_x26.reg_in[8]
write_data[8] => reg32b:reg_x27.reg_in[8]
write_data[8] => reg32b:reg_x28.reg_in[8]
write_data[8] => reg32b:reg_x29.reg_in[8]
write_data[8] => reg32b:reg_x30.reg_in[8]
write_data[8] => reg32b:reg_x31.reg_in[8]
write_data[9] => reg32b:reg_x1.reg_in[9]
write_data[9] => reg32b:reg_x2.reg_in[9]
write_data[9] => reg32b:reg_x3.reg_in[9]
write_data[9] => reg32b:reg_x4.reg_in[9]
write_data[9] => reg32b:reg_x5.reg_in[9]
write_data[9] => reg32b:reg_x6.reg_in[9]
write_data[9] => reg32b:reg_x7.reg_in[9]
write_data[9] => reg32b:reg_x8.reg_in[9]
write_data[9] => reg32b:reg_x9.reg_in[9]
write_data[9] => reg32b:reg_x10.reg_in[9]
write_data[9] => reg32b:reg_x11.reg_in[9]
write_data[9] => reg32b:reg_x12.reg_in[9]
write_data[9] => reg32b:reg_x13.reg_in[9]
write_data[9] => reg32b:reg_x14.reg_in[9]
write_data[9] => reg32b:reg_x15.reg_in[9]
write_data[9] => reg32b:reg_x16.reg_in[9]
write_data[9] => reg32b:reg_x17.reg_in[9]
write_data[9] => reg32b:reg_x18.reg_in[9]
write_data[9] => reg32b:reg_x19.reg_in[9]
write_data[9] => reg32b:reg_x20.reg_in[9]
write_data[9] => reg32b:reg_x21.reg_in[9]
write_data[9] => reg32b:reg_x22.reg_in[9]
write_data[9] => reg32b:reg_x23.reg_in[9]
write_data[9] => reg32b:reg_x24.reg_in[9]
write_data[9] => reg32b:reg_x25.reg_in[9]
write_data[9] => reg32b:reg_x26.reg_in[9]
write_data[9] => reg32b:reg_x27.reg_in[9]
write_data[9] => reg32b:reg_x28.reg_in[9]
write_data[9] => reg32b:reg_x29.reg_in[9]
write_data[9] => reg32b:reg_x30.reg_in[9]
write_data[9] => reg32b:reg_x31.reg_in[9]
write_data[10] => reg32b:reg_x1.reg_in[10]
write_data[10] => reg32b:reg_x2.reg_in[10]
write_data[10] => reg32b:reg_x3.reg_in[10]
write_data[10] => reg32b:reg_x4.reg_in[10]
write_data[10] => reg32b:reg_x5.reg_in[10]
write_data[10] => reg32b:reg_x6.reg_in[10]
write_data[10] => reg32b:reg_x7.reg_in[10]
write_data[10] => reg32b:reg_x8.reg_in[10]
write_data[10] => reg32b:reg_x9.reg_in[10]
write_data[10] => reg32b:reg_x10.reg_in[10]
write_data[10] => reg32b:reg_x11.reg_in[10]
write_data[10] => reg32b:reg_x12.reg_in[10]
write_data[10] => reg32b:reg_x13.reg_in[10]
write_data[10] => reg32b:reg_x14.reg_in[10]
write_data[10] => reg32b:reg_x15.reg_in[10]
write_data[10] => reg32b:reg_x16.reg_in[10]
write_data[10] => reg32b:reg_x17.reg_in[10]
write_data[10] => reg32b:reg_x18.reg_in[10]
write_data[10] => reg32b:reg_x19.reg_in[10]
write_data[10] => reg32b:reg_x20.reg_in[10]
write_data[10] => reg32b:reg_x21.reg_in[10]
write_data[10] => reg32b:reg_x22.reg_in[10]
write_data[10] => reg32b:reg_x23.reg_in[10]
write_data[10] => reg32b:reg_x24.reg_in[10]
write_data[10] => reg32b:reg_x25.reg_in[10]
write_data[10] => reg32b:reg_x26.reg_in[10]
write_data[10] => reg32b:reg_x27.reg_in[10]
write_data[10] => reg32b:reg_x28.reg_in[10]
write_data[10] => reg32b:reg_x29.reg_in[10]
write_data[10] => reg32b:reg_x30.reg_in[10]
write_data[10] => reg32b:reg_x31.reg_in[10]
write_data[11] => reg32b:reg_x1.reg_in[11]
write_data[11] => reg32b:reg_x2.reg_in[11]
write_data[11] => reg32b:reg_x3.reg_in[11]
write_data[11] => reg32b:reg_x4.reg_in[11]
write_data[11] => reg32b:reg_x5.reg_in[11]
write_data[11] => reg32b:reg_x6.reg_in[11]
write_data[11] => reg32b:reg_x7.reg_in[11]
write_data[11] => reg32b:reg_x8.reg_in[11]
write_data[11] => reg32b:reg_x9.reg_in[11]
write_data[11] => reg32b:reg_x10.reg_in[11]
write_data[11] => reg32b:reg_x11.reg_in[11]
write_data[11] => reg32b:reg_x12.reg_in[11]
write_data[11] => reg32b:reg_x13.reg_in[11]
write_data[11] => reg32b:reg_x14.reg_in[11]
write_data[11] => reg32b:reg_x15.reg_in[11]
write_data[11] => reg32b:reg_x16.reg_in[11]
write_data[11] => reg32b:reg_x17.reg_in[11]
write_data[11] => reg32b:reg_x18.reg_in[11]
write_data[11] => reg32b:reg_x19.reg_in[11]
write_data[11] => reg32b:reg_x20.reg_in[11]
write_data[11] => reg32b:reg_x21.reg_in[11]
write_data[11] => reg32b:reg_x22.reg_in[11]
write_data[11] => reg32b:reg_x23.reg_in[11]
write_data[11] => reg32b:reg_x24.reg_in[11]
write_data[11] => reg32b:reg_x25.reg_in[11]
write_data[11] => reg32b:reg_x26.reg_in[11]
write_data[11] => reg32b:reg_x27.reg_in[11]
write_data[11] => reg32b:reg_x28.reg_in[11]
write_data[11] => reg32b:reg_x29.reg_in[11]
write_data[11] => reg32b:reg_x30.reg_in[11]
write_data[11] => reg32b:reg_x31.reg_in[11]
write_data[12] => reg32b:reg_x1.reg_in[12]
write_data[12] => reg32b:reg_x2.reg_in[12]
write_data[12] => reg32b:reg_x3.reg_in[12]
write_data[12] => reg32b:reg_x4.reg_in[12]
write_data[12] => reg32b:reg_x5.reg_in[12]
write_data[12] => reg32b:reg_x6.reg_in[12]
write_data[12] => reg32b:reg_x7.reg_in[12]
write_data[12] => reg32b:reg_x8.reg_in[12]
write_data[12] => reg32b:reg_x9.reg_in[12]
write_data[12] => reg32b:reg_x10.reg_in[12]
write_data[12] => reg32b:reg_x11.reg_in[12]
write_data[12] => reg32b:reg_x12.reg_in[12]
write_data[12] => reg32b:reg_x13.reg_in[12]
write_data[12] => reg32b:reg_x14.reg_in[12]
write_data[12] => reg32b:reg_x15.reg_in[12]
write_data[12] => reg32b:reg_x16.reg_in[12]
write_data[12] => reg32b:reg_x17.reg_in[12]
write_data[12] => reg32b:reg_x18.reg_in[12]
write_data[12] => reg32b:reg_x19.reg_in[12]
write_data[12] => reg32b:reg_x20.reg_in[12]
write_data[12] => reg32b:reg_x21.reg_in[12]
write_data[12] => reg32b:reg_x22.reg_in[12]
write_data[12] => reg32b:reg_x23.reg_in[12]
write_data[12] => reg32b:reg_x24.reg_in[12]
write_data[12] => reg32b:reg_x25.reg_in[12]
write_data[12] => reg32b:reg_x26.reg_in[12]
write_data[12] => reg32b:reg_x27.reg_in[12]
write_data[12] => reg32b:reg_x28.reg_in[12]
write_data[12] => reg32b:reg_x29.reg_in[12]
write_data[12] => reg32b:reg_x30.reg_in[12]
write_data[12] => reg32b:reg_x31.reg_in[12]
write_data[13] => reg32b:reg_x1.reg_in[13]
write_data[13] => reg32b:reg_x2.reg_in[13]
write_data[13] => reg32b:reg_x3.reg_in[13]
write_data[13] => reg32b:reg_x4.reg_in[13]
write_data[13] => reg32b:reg_x5.reg_in[13]
write_data[13] => reg32b:reg_x6.reg_in[13]
write_data[13] => reg32b:reg_x7.reg_in[13]
write_data[13] => reg32b:reg_x8.reg_in[13]
write_data[13] => reg32b:reg_x9.reg_in[13]
write_data[13] => reg32b:reg_x10.reg_in[13]
write_data[13] => reg32b:reg_x11.reg_in[13]
write_data[13] => reg32b:reg_x12.reg_in[13]
write_data[13] => reg32b:reg_x13.reg_in[13]
write_data[13] => reg32b:reg_x14.reg_in[13]
write_data[13] => reg32b:reg_x15.reg_in[13]
write_data[13] => reg32b:reg_x16.reg_in[13]
write_data[13] => reg32b:reg_x17.reg_in[13]
write_data[13] => reg32b:reg_x18.reg_in[13]
write_data[13] => reg32b:reg_x19.reg_in[13]
write_data[13] => reg32b:reg_x20.reg_in[13]
write_data[13] => reg32b:reg_x21.reg_in[13]
write_data[13] => reg32b:reg_x22.reg_in[13]
write_data[13] => reg32b:reg_x23.reg_in[13]
write_data[13] => reg32b:reg_x24.reg_in[13]
write_data[13] => reg32b:reg_x25.reg_in[13]
write_data[13] => reg32b:reg_x26.reg_in[13]
write_data[13] => reg32b:reg_x27.reg_in[13]
write_data[13] => reg32b:reg_x28.reg_in[13]
write_data[13] => reg32b:reg_x29.reg_in[13]
write_data[13] => reg32b:reg_x30.reg_in[13]
write_data[13] => reg32b:reg_x31.reg_in[13]
write_data[14] => reg32b:reg_x1.reg_in[14]
write_data[14] => reg32b:reg_x2.reg_in[14]
write_data[14] => reg32b:reg_x3.reg_in[14]
write_data[14] => reg32b:reg_x4.reg_in[14]
write_data[14] => reg32b:reg_x5.reg_in[14]
write_data[14] => reg32b:reg_x6.reg_in[14]
write_data[14] => reg32b:reg_x7.reg_in[14]
write_data[14] => reg32b:reg_x8.reg_in[14]
write_data[14] => reg32b:reg_x9.reg_in[14]
write_data[14] => reg32b:reg_x10.reg_in[14]
write_data[14] => reg32b:reg_x11.reg_in[14]
write_data[14] => reg32b:reg_x12.reg_in[14]
write_data[14] => reg32b:reg_x13.reg_in[14]
write_data[14] => reg32b:reg_x14.reg_in[14]
write_data[14] => reg32b:reg_x15.reg_in[14]
write_data[14] => reg32b:reg_x16.reg_in[14]
write_data[14] => reg32b:reg_x17.reg_in[14]
write_data[14] => reg32b:reg_x18.reg_in[14]
write_data[14] => reg32b:reg_x19.reg_in[14]
write_data[14] => reg32b:reg_x20.reg_in[14]
write_data[14] => reg32b:reg_x21.reg_in[14]
write_data[14] => reg32b:reg_x22.reg_in[14]
write_data[14] => reg32b:reg_x23.reg_in[14]
write_data[14] => reg32b:reg_x24.reg_in[14]
write_data[14] => reg32b:reg_x25.reg_in[14]
write_data[14] => reg32b:reg_x26.reg_in[14]
write_data[14] => reg32b:reg_x27.reg_in[14]
write_data[14] => reg32b:reg_x28.reg_in[14]
write_data[14] => reg32b:reg_x29.reg_in[14]
write_data[14] => reg32b:reg_x30.reg_in[14]
write_data[14] => reg32b:reg_x31.reg_in[14]
write_data[15] => reg32b:reg_x1.reg_in[15]
write_data[15] => reg32b:reg_x2.reg_in[15]
write_data[15] => reg32b:reg_x3.reg_in[15]
write_data[15] => reg32b:reg_x4.reg_in[15]
write_data[15] => reg32b:reg_x5.reg_in[15]
write_data[15] => reg32b:reg_x6.reg_in[15]
write_data[15] => reg32b:reg_x7.reg_in[15]
write_data[15] => reg32b:reg_x8.reg_in[15]
write_data[15] => reg32b:reg_x9.reg_in[15]
write_data[15] => reg32b:reg_x10.reg_in[15]
write_data[15] => reg32b:reg_x11.reg_in[15]
write_data[15] => reg32b:reg_x12.reg_in[15]
write_data[15] => reg32b:reg_x13.reg_in[15]
write_data[15] => reg32b:reg_x14.reg_in[15]
write_data[15] => reg32b:reg_x15.reg_in[15]
write_data[15] => reg32b:reg_x16.reg_in[15]
write_data[15] => reg32b:reg_x17.reg_in[15]
write_data[15] => reg32b:reg_x18.reg_in[15]
write_data[15] => reg32b:reg_x19.reg_in[15]
write_data[15] => reg32b:reg_x20.reg_in[15]
write_data[15] => reg32b:reg_x21.reg_in[15]
write_data[15] => reg32b:reg_x22.reg_in[15]
write_data[15] => reg32b:reg_x23.reg_in[15]
write_data[15] => reg32b:reg_x24.reg_in[15]
write_data[15] => reg32b:reg_x25.reg_in[15]
write_data[15] => reg32b:reg_x26.reg_in[15]
write_data[15] => reg32b:reg_x27.reg_in[15]
write_data[15] => reg32b:reg_x28.reg_in[15]
write_data[15] => reg32b:reg_x29.reg_in[15]
write_data[15] => reg32b:reg_x30.reg_in[15]
write_data[15] => reg32b:reg_x31.reg_in[15]
write_data[16] => reg32b:reg_x1.reg_in[16]
write_data[16] => reg32b:reg_x2.reg_in[16]
write_data[16] => reg32b:reg_x3.reg_in[16]
write_data[16] => reg32b:reg_x4.reg_in[16]
write_data[16] => reg32b:reg_x5.reg_in[16]
write_data[16] => reg32b:reg_x6.reg_in[16]
write_data[16] => reg32b:reg_x7.reg_in[16]
write_data[16] => reg32b:reg_x8.reg_in[16]
write_data[16] => reg32b:reg_x9.reg_in[16]
write_data[16] => reg32b:reg_x10.reg_in[16]
write_data[16] => reg32b:reg_x11.reg_in[16]
write_data[16] => reg32b:reg_x12.reg_in[16]
write_data[16] => reg32b:reg_x13.reg_in[16]
write_data[16] => reg32b:reg_x14.reg_in[16]
write_data[16] => reg32b:reg_x15.reg_in[16]
write_data[16] => reg32b:reg_x16.reg_in[16]
write_data[16] => reg32b:reg_x17.reg_in[16]
write_data[16] => reg32b:reg_x18.reg_in[16]
write_data[16] => reg32b:reg_x19.reg_in[16]
write_data[16] => reg32b:reg_x20.reg_in[16]
write_data[16] => reg32b:reg_x21.reg_in[16]
write_data[16] => reg32b:reg_x22.reg_in[16]
write_data[16] => reg32b:reg_x23.reg_in[16]
write_data[16] => reg32b:reg_x24.reg_in[16]
write_data[16] => reg32b:reg_x25.reg_in[16]
write_data[16] => reg32b:reg_x26.reg_in[16]
write_data[16] => reg32b:reg_x27.reg_in[16]
write_data[16] => reg32b:reg_x28.reg_in[16]
write_data[16] => reg32b:reg_x29.reg_in[16]
write_data[16] => reg32b:reg_x30.reg_in[16]
write_data[16] => reg32b:reg_x31.reg_in[16]
write_data[17] => reg32b:reg_x1.reg_in[17]
write_data[17] => reg32b:reg_x2.reg_in[17]
write_data[17] => reg32b:reg_x3.reg_in[17]
write_data[17] => reg32b:reg_x4.reg_in[17]
write_data[17] => reg32b:reg_x5.reg_in[17]
write_data[17] => reg32b:reg_x6.reg_in[17]
write_data[17] => reg32b:reg_x7.reg_in[17]
write_data[17] => reg32b:reg_x8.reg_in[17]
write_data[17] => reg32b:reg_x9.reg_in[17]
write_data[17] => reg32b:reg_x10.reg_in[17]
write_data[17] => reg32b:reg_x11.reg_in[17]
write_data[17] => reg32b:reg_x12.reg_in[17]
write_data[17] => reg32b:reg_x13.reg_in[17]
write_data[17] => reg32b:reg_x14.reg_in[17]
write_data[17] => reg32b:reg_x15.reg_in[17]
write_data[17] => reg32b:reg_x16.reg_in[17]
write_data[17] => reg32b:reg_x17.reg_in[17]
write_data[17] => reg32b:reg_x18.reg_in[17]
write_data[17] => reg32b:reg_x19.reg_in[17]
write_data[17] => reg32b:reg_x20.reg_in[17]
write_data[17] => reg32b:reg_x21.reg_in[17]
write_data[17] => reg32b:reg_x22.reg_in[17]
write_data[17] => reg32b:reg_x23.reg_in[17]
write_data[17] => reg32b:reg_x24.reg_in[17]
write_data[17] => reg32b:reg_x25.reg_in[17]
write_data[17] => reg32b:reg_x26.reg_in[17]
write_data[17] => reg32b:reg_x27.reg_in[17]
write_data[17] => reg32b:reg_x28.reg_in[17]
write_data[17] => reg32b:reg_x29.reg_in[17]
write_data[17] => reg32b:reg_x30.reg_in[17]
write_data[17] => reg32b:reg_x31.reg_in[17]
write_data[18] => reg32b:reg_x1.reg_in[18]
write_data[18] => reg32b:reg_x2.reg_in[18]
write_data[18] => reg32b:reg_x3.reg_in[18]
write_data[18] => reg32b:reg_x4.reg_in[18]
write_data[18] => reg32b:reg_x5.reg_in[18]
write_data[18] => reg32b:reg_x6.reg_in[18]
write_data[18] => reg32b:reg_x7.reg_in[18]
write_data[18] => reg32b:reg_x8.reg_in[18]
write_data[18] => reg32b:reg_x9.reg_in[18]
write_data[18] => reg32b:reg_x10.reg_in[18]
write_data[18] => reg32b:reg_x11.reg_in[18]
write_data[18] => reg32b:reg_x12.reg_in[18]
write_data[18] => reg32b:reg_x13.reg_in[18]
write_data[18] => reg32b:reg_x14.reg_in[18]
write_data[18] => reg32b:reg_x15.reg_in[18]
write_data[18] => reg32b:reg_x16.reg_in[18]
write_data[18] => reg32b:reg_x17.reg_in[18]
write_data[18] => reg32b:reg_x18.reg_in[18]
write_data[18] => reg32b:reg_x19.reg_in[18]
write_data[18] => reg32b:reg_x20.reg_in[18]
write_data[18] => reg32b:reg_x21.reg_in[18]
write_data[18] => reg32b:reg_x22.reg_in[18]
write_data[18] => reg32b:reg_x23.reg_in[18]
write_data[18] => reg32b:reg_x24.reg_in[18]
write_data[18] => reg32b:reg_x25.reg_in[18]
write_data[18] => reg32b:reg_x26.reg_in[18]
write_data[18] => reg32b:reg_x27.reg_in[18]
write_data[18] => reg32b:reg_x28.reg_in[18]
write_data[18] => reg32b:reg_x29.reg_in[18]
write_data[18] => reg32b:reg_x30.reg_in[18]
write_data[18] => reg32b:reg_x31.reg_in[18]
write_data[19] => reg32b:reg_x1.reg_in[19]
write_data[19] => reg32b:reg_x2.reg_in[19]
write_data[19] => reg32b:reg_x3.reg_in[19]
write_data[19] => reg32b:reg_x4.reg_in[19]
write_data[19] => reg32b:reg_x5.reg_in[19]
write_data[19] => reg32b:reg_x6.reg_in[19]
write_data[19] => reg32b:reg_x7.reg_in[19]
write_data[19] => reg32b:reg_x8.reg_in[19]
write_data[19] => reg32b:reg_x9.reg_in[19]
write_data[19] => reg32b:reg_x10.reg_in[19]
write_data[19] => reg32b:reg_x11.reg_in[19]
write_data[19] => reg32b:reg_x12.reg_in[19]
write_data[19] => reg32b:reg_x13.reg_in[19]
write_data[19] => reg32b:reg_x14.reg_in[19]
write_data[19] => reg32b:reg_x15.reg_in[19]
write_data[19] => reg32b:reg_x16.reg_in[19]
write_data[19] => reg32b:reg_x17.reg_in[19]
write_data[19] => reg32b:reg_x18.reg_in[19]
write_data[19] => reg32b:reg_x19.reg_in[19]
write_data[19] => reg32b:reg_x20.reg_in[19]
write_data[19] => reg32b:reg_x21.reg_in[19]
write_data[19] => reg32b:reg_x22.reg_in[19]
write_data[19] => reg32b:reg_x23.reg_in[19]
write_data[19] => reg32b:reg_x24.reg_in[19]
write_data[19] => reg32b:reg_x25.reg_in[19]
write_data[19] => reg32b:reg_x26.reg_in[19]
write_data[19] => reg32b:reg_x27.reg_in[19]
write_data[19] => reg32b:reg_x28.reg_in[19]
write_data[19] => reg32b:reg_x29.reg_in[19]
write_data[19] => reg32b:reg_x30.reg_in[19]
write_data[19] => reg32b:reg_x31.reg_in[19]
write_data[20] => reg32b:reg_x1.reg_in[20]
write_data[20] => reg32b:reg_x2.reg_in[20]
write_data[20] => reg32b:reg_x3.reg_in[20]
write_data[20] => reg32b:reg_x4.reg_in[20]
write_data[20] => reg32b:reg_x5.reg_in[20]
write_data[20] => reg32b:reg_x6.reg_in[20]
write_data[20] => reg32b:reg_x7.reg_in[20]
write_data[20] => reg32b:reg_x8.reg_in[20]
write_data[20] => reg32b:reg_x9.reg_in[20]
write_data[20] => reg32b:reg_x10.reg_in[20]
write_data[20] => reg32b:reg_x11.reg_in[20]
write_data[20] => reg32b:reg_x12.reg_in[20]
write_data[20] => reg32b:reg_x13.reg_in[20]
write_data[20] => reg32b:reg_x14.reg_in[20]
write_data[20] => reg32b:reg_x15.reg_in[20]
write_data[20] => reg32b:reg_x16.reg_in[20]
write_data[20] => reg32b:reg_x17.reg_in[20]
write_data[20] => reg32b:reg_x18.reg_in[20]
write_data[20] => reg32b:reg_x19.reg_in[20]
write_data[20] => reg32b:reg_x20.reg_in[20]
write_data[20] => reg32b:reg_x21.reg_in[20]
write_data[20] => reg32b:reg_x22.reg_in[20]
write_data[20] => reg32b:reg_x23.reg_in[20]
write_data[20] => reg32b:reg_x24.reg_in[20]
write_data[20] => reg32b:reg_x25.reg_in[20]
write_data[20] => reg32b:reg_x26.reg_in[20]
write_data[20] => reg32b:reg_x27.reg_in[20]
write_data[20] => reg32b:reg_x28.reg_in[20]
write_data[20] => reg32b:reg_x29.reg_in[20]
write_data[20] => reg32b:reg_x30.reg_in[20]
write_data[20] => reg32b:reg_x31.reg_in[20]
write_data[21] => reg32b:reg_x1.reg_in[21]
write_data[21] => reg32b:reg_x2.reg_in[21]
write_data[21] => reg32b:reg_x3.reg_in[21]
write_data[21] => reg32b:reg_x4.reg_in[21]
write_data[21] => reg32b:reg_x5.reg_in[21]
write_data[21] => reg32b:reg_x6.reg_in[21]
write_data[21] => reg32b:reg_x7.reg_in[21]
write_data[21] => reg32b:reg_x8.reg_in[21]
write_data[21] => reg32b:reg_x9.reg_in[21]
write_data[21] => reg32b:reg_x10.reg_in[21]
write_data[21] => reg32b:reg_x11.reg_in[21]
write_data[21] => reg32b:reg_x12.reg_in[21]
write_data[21] => reg32b:reg_x13.reg_in[21]
write_data[21] => reg32b:reg_x14.reg_in[21]
write_data[21] => reg32b:reg_x15.reg_in[21]
write_data[21] => reg32b:reg_x16.reg_in[21]
write_data[21] => reg32b:reg_x17.reg_in[21]
write_data[21] => reg32b:reg_x18.reg_in[21]
write_data[21] => reg32b:reg_x19.reg_in[21]
write_data[21] => reg32b:reg_x20.reg_in[21]
write_data[21] => reg32b:reg_x21.reg_in[21]
write_data[21] => reg32b:reg_x22.reg_in[21]
write_data[21] => reg32b:reg_x23.reg_in[21]
write_data[21] => reg32b:reg_x24.reg_in[21]
write_data[21] => reg32b:reg_x25.reg_in[21]
write_data[21] => reg32b:reg_x26.reg_in[21]
write_data[21] => reg32b:reg_x27.reg_in[21]
write_data[21] => reg32b:reg_x28.reg_in[21]
write_data[21] => reg32b:reg_x29.reg_in[21]
write_data[21] => reg32b:reg_x30.reg_in[21]
write_data[21] => reg32b:reg_x31.reg_in[21]
write_data[22] => reg32b:reg_x1.reg_in[22]
write_data[22] => reg32b:reg_x2.reg_in[22]
write_data[22] => reg32b:reg_x3.reg_in[22]
write_data[22] => reg32b:reg_x4.reg_in[22]
write_data[22] => reg32b:reg_x5.reg_in[22]
write_data[22] => reg32b:reg_x6.reg_in[22]
write_data[22] => reg32b:reg_x7.reg_in[22]
write_data[22] => reg32b:reg_x8.reg_in[22]
write_data[22] => reg32b:reg_x9.reg_in[22]
write_data[22] => reg32b:reg_x10.reg_in[22]
write_data[22] => reg32b:reg_x11.reg_in[22]
write_data[22] => reg32b:reg_x12.reg_in[22]
write_data[22] => reg32b:reg_x13.reg_in[22]
write_data[22] => reg32b:reg_x14.reg_in[22]
write_data[22] => reg32b:reg_x15.reg_in[22]
write_data[22] => reg32b:reg_x16.reg_in[22]
write_data[22] => reg32b:reg_x17.reg_in[22]
write_data[22] => reg32b:reg_x18.reg_in[22]
write_data[22] => reg32b:reg_x19.reg_in[22]
write_data[22] => reg32b:reg_x20.reg_in[22]
write_data[22] => reg32b:reg_x21.reg_in[22]
write_data[22] => reg32b:reg_x22.reg_in[22]
write_data[22] => reg32b:reg_x23.reg_in[22]
write_data[22] => reg32b:reg_x24.reg_in[22]
write_data[22] => reg32b:reg_x25.reg_in[22]
write_data[22] => reg32b:reg_x26.reg_in[22]
write_data[22] => reg32b:reg_x27.reg_in[22]
write_data[22] => reg32b:reg_x28.reg_in[22]
write_data[22] => reg32b:reg_x29.reg_in[22]
write_data[22] => reg32b:reg_x30.reg_in[22]
write_data[22] => reg32b:reg_x31.reg_in[22]
write_data[23] => reg32b:reg_x1.reg_in[23]
write_data[23] => reg32b:reg_x2.reg_in[23]
write_data[23] => reg32b:reg_x3.reg_in[23]
write_data[23] => reg32b:reg_x4.reg_in[23]
write_data[23] => reg32b:reg_x5.reg_in[23]
write_data[23] => reg32b:reg_x6.reg_in[23]
write_data[23] => reg32b:reg_x7.reg_in[23]
write_data[23] => reg32b:reg_x8.reg_in[23]
write_data[23] => reg32b:reg_x9.reg_in[23]
write_data[23] => reg32b:reg_x10.reg_in[23]
write_data[23] => reg32b:reg_x11.reg_in[23]
write_data[23] => reg32b:reg_x12.reg_in[23]
write_data[23] => reg32b:reg_x13.reg_in[23]
write_data[23] => reg32b:reg_x14.reg_in[23]
write_data[23] => reg32b:reg_x15.reg_in[23]
write_data[23] => reg32b:reg_x16.reg_in[23]
write_data[23] => reg32b:reg_x17.reg_in[23]
write_data[23] => reg32b:reg_x18.reg_in[23]
write_data[23] => reg32b:reg_x19.reg_in[23]
write_data[23] => reg32b:reg_x20.reg_in[23]
write_data[23] => reg32b:reg_x21.reg_in[23]
write_data[23] => reg32b:reg_x22.reg_in[23]
write_data[23] => reg32b:reg_x23.reg_in[23]
write_data[23] => reg32b:reg_x24.reg_in[23]
write_data[23] => reg32b:reg_x25.reg_in[23]
write_data[23] => reg32b:reg_x26.reg_in[23]
write_data[23] => reg32b:reg_x27.reg_in[23]
write_data[23] => reg32b:reg_x28.reg_in[23]
write_data[23] => reg32b:reg_x29.reg_in[23]
write_data[23] => reg32b:reg_x30.reg_in[23]
write_data[23] => reg32b:reg_x31.reg_in[23]
write_data[24] => reg32b:reg_x1.reg_in[24]
write_data[24] => reg32b:reg_x2.reg_in[24]
write_data[24] => reg32b:reg_x3.reg_in[24]
write_data[24] => reg32b:reg_x4.reg_in[24]
write_data[24] => reg32b:reg_x5.reg_in[24]
write_data[24] => reg32b:reg_x6.reg_in[24]
write_data[24] => reg32b:reg_x7.reg_in[24]
write_data[24] => reg32b:reg_x8.reg_in[24]
write_data[24] => reg32b:reg_x9.reg_in[24]
write_data[24] => reg32b:reg_x10.reg_in[24]
write_data[24] => reg32b:reg_x11.reg_in[24]
write_data[24] => reg32b:reg_x12.reg_in[24]
write_data[24] => reg32b:reg_x13.reg_in[24]
write_data[24] => reg32b:reg_x14.reg_in[24]
write_data[24] => reg32b:reg_x15.reg_in[24]
write_data[24] => reg32b:reg_x16.reg_in[24]
write_data[24] => reg32b:reg_x17.reg_in[24]
write_data[24] => reg32b:reg_x18.reg_in[24]
write_data[24] => reg32b:reg_x19.reg_in[24]
write_data[24] => reg32b:reg_x20.reg_in[24]
write_data[24] => reg32b:reg_x21.reg_in[24]
write_data[24] => reg32b:reg_x22.reg_in[24]
write_data[24] => reg32b:reg_x23.reg_in[24]
write_data[24] => reg32b:reg_x24.reg_in[24]
write_data[24] => reg32b:reg_x25.reg_in[24]
write_data[24] => reg32b:reg_x26.reg_in[24]
write_data[24] => reg32b:reg_x27.reg_in[24]
write_data[24] => reg32b:reg_x28.reg_in[24]
write_data[24] => reg32b:reg_x29.reg_in[24]
write_data[24] => reg32b:reg_x30.reg_in[24]
write_data[24] => reg32b:reg_x31.reg_in[24]
write_data[25] => reg32b:reg_x1.reg_in[25]
write_data[25] => reg32b:reg_x2.reg_in[25]
write_data[25] => reg32b:reg_x3.reg_in[25]
write_data[25] => reg32b:reg_x4.reg_in[25]
write_data[25] => reg32b:reg_x5.reg_in[25]
write_data[25] => reg32b:reg_x6.reg_in[25]
write_data[25] => reg32b:reg_x7.reg_in[25]
write_data[25] => reg32b:reg_x8.reg_in[25]
write_data[25] => reg32b:reg_x9.reg_in[25]
write_data[25] => reg32b:reg_x10.reg_in[25]
write_data[25] => reg32b:reg_x11.reg_in[25]
write_data[25] => reg32b:reg_x12.reg_in[25]
write_data[25] => reg32b:reg_x13.reg_in[25]
write_data[25] => reg32b:reg_x14.reg_in[25]
write_data[25] => reg32b:reg_x15.reg_in[25]
write_data[25] => reg32b:reg_x16.reg_in[25]
write_data[25] => reg32b:reg_x17.reg_in[25]
write_data[25] => reg32b:reg_x18.reg_in[25]
write_data[25] => reg32b:reg_x19.reg_in[25]
write_data[25] => reg32b:reg_x20.reg_in[25]
write_data[25] => reg32b:reg_x21.reg_in[25]
write_data[25] => reg32b:reg_x22.reg_in[25]
write_data[25] => reg32b:reg_x23.reg_in[25]
write_data[25] => reg32b:reg_x24.reg_in[25]
write_data[25] => reg32b:reg_x25.reg_in[25]
write_data[25] => reg32b:reg_x26.reg_in[25]
write_data[25] => reg32b:reg_x27.reg_in[25]
write_data[25] => reg32b:reg_x28.reg_in[25]
write_data[25] => reg32b:reg_x29.reg_in[25]
write_data[25] => reg32b:reg_x30.reg_in[25]
write_data[25] => reg32b:reg_x31.reg_in[25]
write_data[26] => reg32b:reg_x1.reg_in[26]
write_data[26] => reg32b:reg_x2.reg_in[26]
write_data[26] => reg32b:reg_x3.reg_in[26]
write_data[26] => reg32b:reg_x4.reg_in[26]
write_data[26] => reg32b:reg_x5.reg_in[26]
write_data[26] => reg32b:reg_x6.reg_in[26]
write_data[26] => reg32b:reg_x7.reg_in[26]
write_data[26] => reg32b:reg_x8.reg_in[26]
write_data[26] => reg32b:reg_x9.reg_in[26]
write_data[26] => reg32b:reg_x10.reg_in[26]
write_data[26] => reg32b:reg_x11.reg_in[26]
write_data[26] => reg32b:reg_x12.reg_in[26]
write_data[26] => reg32b:reg_x13.reg_in[26]
write_data[26] => reg32b:reg_x14.reg_in[26]
write_data[26] => reg32b:reg_x15.reg_in[26]
write_data[26] => reg32b:reg_x16.reg_in[26]
write_data[26] => reg32b:reg_x17.reg_in[26]
write_data[26] => reg32b:reg_x18.reg_in[26]
write_data[26] => reg32b:reg_x19.reg_in[26]
write_data[26] => reg32b:reg_x20.reg_in[26]
write_data[26] => reg32b:reg_x21.reg_in[26]
write_data[26] => reg32b:reg_x22.reg_in[26]
write_data[26] => reg32b:reg_x23.reg_in[26]
write_data[26] => reg32b:reg_x24.reg_in[26]
write_data[26] => reg32b:reg_x25.reg_in[26]
write_data[26] => reg32b:reg_x26.reg_in[26]
write_data[26] => reg32b:reg_x27.reg_in[26]
write_data[26] => reg32b:reg_x28.reg_in[26]
write_data[26] => reg32b:reg_x29.reg_in[26]
write_data[26] => reg32b:reg_x30.reg_in[26]
write_data[26] => reg32b:reg_x31.reg_in[26]
write_data[27] => reg32b:reg_x1.reg_in[27]
write_data[27] => reg32b:reg_x2.reg_in[27]
write_data[27] => reg32b:reg_x3.reg_in[27]
write_data[27] => reg32b:reg_x4.reg_in[27]
write_data[27] => reg32b:reg_x5.reg_in[27]
write_data[27] => reg32b:reg_x6.reg_in[27]
write_data[27] => reg32b:reg_x7.reg_in[27]
write_data[27] => reg32b:reg_x8.reg_in[27]
write_data[27] => reg32b:reg_x9.reg_in[27]
write_data[27] => reg32b:reg_x10.reg_in[27]
write_data[27] => reg32b:reg_x11.reg_in[27]
write_data[27] => reg32b:reg_x12.reg_in[27]
write_data[27] => reg32b:reg_x13.reg_in[27]
write_data[27] => reg32b:reg_x14.reg_in[27]
write_data[27] => reg32b:reg_x15.reg_in[27]
write_data[27] => reg32b:reg_x16.reg_in[27]
write_data[27] => reg32b:reg_x17.reg_in[27]
write_data[27] => reg32b:reg_x18.reg_in[27]
write_data[27] => reg32b:reg_x19.reg_in[27]
write_data[27] => reg32b:reg_x20.reg_in[27]
write_data[27] => reg32b:reg_x21.reg_in[27]
write_data[27] => reg32b:reg_x22.reg_in[27]
write_data[27] => reg32b:reg_x23.reg_in[27]
write_data[27] => reg32b:reg_x24.reg_in[27]
write_data[27] => reg32b:reg_x25.reg_in[27]
write_data[27] => reg32b:reg_x26.reg_in[27]
write_data[27] => reg32b:reg_x27.reg_in[27]
write_data[27] => reg32b:reg_x28.reg_in[27]
write_data[27] => reg32b:reg_x29.reg_in[27]
write_data[27] => reg32b:reg_x30.reg_in[27]
write_data[27] => reg32b:reg_x31.reg_in[27]
write_data[28] => reg32b:reg_x1.reg_in[28]
write_data[28] => reg32b:reg_x2.reg_in[28]
write_data[28] => reg32b:reg_x3.reg_in[28]
write_data[28] => reg32b:reg_x4.reg_in[28]
write_data[28] => reg32b:reg_x5.reg_in[28]
write_data[28] => reg32b:reg_x6.reg_in[28]
write_data[28] => reg32b:reg_x7.reg_in[28]
write_data[28] => reg32b:reg_x8.reg_in[28]
write_data[28] => reg32b:reg_x9.reg_in[28]
write_data[28] => reg32b:reg_x10.reg_in[28]
write_data[28] => reg32b:reg_x11.reg_in[28]
write_data[28] => reg32b:reg_x12.reg_in[28]
write_data[28] => reg32b:reg_x13.reg_in[28]
write_data[28] => reg32b:reg_x14.reg_in[28]
write_data[28] => reg32b:reg_x15.reg_in[28]
write_data[28] => reg32b:reg_x16.reg_in[28]
write_data[28] => reg32b:reg_x17.reg_in[28]
write_data[28] => reg32b:reg_x18.reg_in[28]
write_data[28] => reg32b:reg_x19.reg_in[28]
write_data[28] => reg32b:reg_x20.reg_in[28]
write_data[28] => reg32b:reg_x21.reg_in[28]
write_data[28] => reg32b:reg_x22.reg_in[28]
write_data[28] => reg32b:reg_x23.reg_in[28]
write_data[28] => reg32b:reg_x24.reg_in[28]
write_data[28] => reg32b:reg_x25.reg_in[28]
write_data[28] => reg32b:reg_x26.reg_in[28]
write_data[28] => reg32b:reg_x27.reg_in[28]
write_data[28] => reg32b:reg_x28.reg_in[28]
write_data[28] => reg32b:reg_x29.reg_in[28]
write_data[28] => reg32b:reg_x30.reg_in[28]
write_data[28] => reg32b:reg_x31.reg_in[28]
write_data[29] => reg32b:reg_x1.reg_in[29]
write_data[29] => reg32b:reg_x2.reg_in[29]
write_data[29] => reg32b:reg_x3.reg_in[29]
write_data[29] => reg32b:reg_x4.reg_in[29]
write_data[29] => reg32b:reg_x5.reg_in[29]
write_data[29] => reg32b:reg_x6.reg_in[29]
write_data[29] => reg32b:reg_x7.reg_in[29]
write_data[29] => reg32b:reg_x8.reg_in[29]
write_data[29] => reg32b:reg_x9.reg_in[29]
write_data[29] => reg32b:reg_x10.reg_in[29]
write_data[29] => reg32b:reg_x11.reg_in[29]
write_data[29] => reg32b:reg_x12.reg_in[29]
write_data[29] => reg32b:reg_x13.reg_in[29]
write_data[29] => reg32b:reg_x14.reg_in[29]
write_data[29] => reg32b:reg_x15.reg_in[29]
write_data[29] => reg32b:reg_x16.reg_in[29]
write_data[29] => reg32b:reg_x17.reg_in[29]
write_data[29] => reg32b:reg_x18.reg_in[29]
write_data[29] => reg32b:reg_x19.reg_in[29]
write_data[29] => reg32b:reg_x20.reg_in[29]
write_data[29] => reg32b:reg_x21.reg_in[29]
write_data[29] => reg32b:reg_x22.reg_in[29]
write_data[29] => reg32b:reg_x23.reg_in[29]
write_data[29] => reg32b:reg_x24.reg_in[29]
write_data[29] => reg32b:reg_x25.reg_in[29]
write_data[29] => reg32b:reg_x26.reg_in[29]
write_data[29] => reg32b:reg_x27.reg_in[29]
write_data[29] => reg32b:reg_x28.reg_in[29]
write_data[29] => reg32b:reg_x29.reg_in[29]
write_data[29] => reg32b:reg_x30.reg_in[29]
write_data[29] => reg32b:reg_x31.reg_in[29]
write_data[30] => reg32b:reg_x1.reg_in[30]
write_data[30] => reg32b:reg_x2.reg_in[30]
write_data[30] => reg32b:reg_x3.reg_in[30]
write_data[30] => reg32b:reg_x4.reg_in[30]
write_data[30] => reg32b:reg_x5.reg_in[30]
write_data[30] => reg32b:reg_x6.reg_in[30]
write_data[30] => reg32b:reg_x7.reg_in[30]
write_data[30] => reg32b:reg_x8.reg_in[30]
write_data[30] => reg32b:reg_x9.reg_in[30]
write_data[30] => reg32b:reg_x10.reg_in[30]
write_data[30] => reg32b:reg_x11.reg_in[30]
write_data[30] => reg32b:reg_x12.reg_in[30]
write_data[30] => reg32b:reg_x13.reg_in[30]
write_data[30] => reg32b:reg_x14.reg_in[30]
write_data[30] => reg32b:reg_x15.reg_in[30]
write_data[30] => reg32b:reg_x16.reg_in[30]
write_data[30] => reg32b:reg_x17.reg_in[30]
write_data[30] => reg32b:reg_x18.reg_in[30]
write_data[30] => reg32b:reg_x19.reg_in[30]
write_data[30] => reg32b:reg_x20.reg_in[30]
write_data[30] => reg32b:reg_x21.reg_in[30]
write_data[30] => reg32b:reg_x22.reg_in[30]
write_data[30] => reg32b:reg_x23.reg_in[30]
write_data[30] => reg32b:reg_x24.reg_in[30]
write_data[30] => reg32b:reg_x25.reg_in[30]
write_data[30] => reg32b:reg_x26.reg_in[30]
write_data[30] => reg32b:reg_x27.reg_in[30]
write_data[30] => reg32b:reg_x28.reg_in[30]
write_data[30] => reg32b:reg_x29.reg_in[30]
write_data[30] => reg32b:reg_x30.reg_in[30]
write_data[30] => reg32b:reg_x31.reg_in[30]
write_data[31] => reg32b:reg_x1.reg_in[31]
write_data[31] => reg32b:reg_x2.reg_in[31]
write_data[31] => reg32b:reg_x3.reg_in[31]
write_data[31] => reg32b:reg_x4.reg_in[31]
write_data[31] => reg32b:reg_x5.reg_in[31]
write_data[31] => reg32b:reg_x6.reg_in[31]
write_data[31] => reg32b:reg_x7.reg_in[31]
write_data[31] => reg32b:reg_x8.reg_in[31]
write_data[31] => reg32b:reg_x9.reg_in[31]
write_data[31] => reg32b:reg_x10.reg_in[31]
write_data[31] => reg32b:reg_x11.reg_in[31]
write_data[31] => reg32b:reg_x12.reg_in[31]
write_data[31] => reg32b:reg_x13.reg_in[31]
write_data[31] => reg32b:reg_x14.reg_in[31]
write_data[31] => reg32b:reg_x15.reg_in[31]
write_data[31] => reg32b:reg_x16.reg_in[31]
write_data[31] => reg32b:reg_x17.reg_in[31]
write_data[31] => reg32b:reg_x18.reg_in[31]
write_data[31] => reg32b:reg_x19.reg_in[31]
write_data[31] => reg32b:reg_x20.reg_in[31]
write_data[31] => reg32b:reg_x21.reg_in[31]
write_data[31] => reg32b:reg_x22.reg_in[31]
write_data[31] => reg32b:reg_x23.reg_in[31]
write_data[31] => reg32b:reg_x24.reg_in[31]
write_data[31] => reg32b:reg_x25.reg_in[31]
write_data[31] => reg32b:reg_x26.reg_in[31]
write_data[31] => reg32b:reg_x27.reg_in[31]
write_data[31] => reg32b:reg_x28.reg_in[31]
write_data[31] => reg32b:reg_x29.reg_in[31]
write_data[31] => reg32b:reg_x30.reg_in[31]
write_data[31] => reg32b:reg_x31.reg_in[31]
write_address[0] => Ram0.RADDR
write_address[1] => Ram0.RADDR1
write_address[2] => Ram0.RADDR2
write_address[3] => Ram0.RADDR3
write_address[4] => Ram0.RADDR4
read_address_0[0] => mux_32_1:output_1_mux.selection[0]
read_address_0[1] => mux_32_1:output_1_mux.selection[1]
read_address_0[2] => mux_32_1:output_1_mux.selection[2]
read_address_0[3] => mux_32_1:output_1_mux.selection[3]
read_address_0[4] => mux_32_1:output_1_mux.selection[4]
read_address_1[0] => mux_32_1:output_2_mux.selection[0]
read_address_1[1] => mux_32_1:output_2_mux.selection[1]
read_address_1[2] => mux_32_1:output_2_mux.selection[2]
read_address_1[3] => mux_32_1:output_2_mux.selection[3]
read_address_1[4] => mux_32_1:output_2_mux.selection[4]
write_control => internal_reg_load[31].OUTPUTSELECT
write_control => internal_reg_load[30].OUTPUTSELECT
write_control => internal_reg_load[29].OUTPUTSELECT
write_control => internal_reg_load[28].OUTPUTSELECT
write_control => internal_reg_load[27].OUTPUTSELECT
write_control => internal_reg_load[26].OUTPUTSELECT
write_control => internal_reg_load[25].OUTPUTSELECT
write_control => internal_reg_load[24].OUTPUTSELECT
write_control => internal_reg_load[23].OUTPUTSELECT
write_control => internal_reg_load[22].OUTPUTSELECT
write_control => internal_reg_load[21].OUTPUTSELECT
write_control => internal_reg_load[20].OUTPUTSELECT
write_control => internal_reg_load[19].OUTPUTSELECT
write_control => internal_reg_load[18].OUTPUTSELECT
write_control => internal_reg_load[17].OUTPUTSELECT
write_control => internal_reg_load[16].OUTPUTSELECT
write_control => internal_reg_load[15].OUTPUTSELECT
write_control => internal_reg_load[14].OUTPUTSELECT
write_control => internal_reg_load[13].OUTPUTSELECT
write_control => internal_reg_load[12].OUTPUTSELECT
write_control => internal_reg_load[11].OUTPUTSELECT
write_control => internal_reg_load[10].OUTPUTSELECT
write_control => internal_reg_load[9].OUTPUTSELECT
write_control => internal_reg_load[8].OUTPUTSELECT
write_control => internal_reg_load[7].OUTPUTSELECT
write_control => internal_reg_load[6].OUTPUTSELECT
write_control => internal_reg_load[5].OUTPUTSELECT
write_control => internal_reg_load[4].OUTPUTSELECT
write_control => internal_reg_load[3].OUTPUTSELECT
write_control => internal_reg_load[2].OUTPUTSELECT
write_control => internal_reg_load[1].OUTPUTSELECT
clock => reg32b:reg_x0.clock
clock => reg32b:reg_x1.clock
clock => reg32b:reg_x2.clock
clock => reg32b:reg_x3.clock
clock => reg32b:reg_x4.clock
clock => reg32b:reg_x5.clock
clock => reg32b:reg_x6.clock
clock => reg32b:reg_x7.clock
clock => reg32b:reg_x8.clock
clock => reg32b:reg_x9.clock
clock => reg32b:reg_x10.clock
clock => reg32b:reg_x11.clock
clock => reg32b:reg_x12.clock
clock => reg32b:reg_x13.clock
clock => reg32b:reg_x14.clock
clock => reg32b:reg_x15.clock
clock => reg32b:reg_x16.clock
clock => reg32b:reg_x17.clock
clock => reg32b:reg_x18.clock
clock => reg32b:reg_x19.clock
clock => reg32b:reg_x20.clock
clock => reg32b:reg_x21.clock
clock => reg32b:reg_x22.clock
clock => reg32b:reg_x23.clock
clock => reg32b:reg_x24.clock
clock => reg32b:reg_x25.clock
clock => reg32b:reg_x26.clock
clock => reg32b:reg_x27.clock
clock => reg32b:reg_x28.clock
clock => reg32b:reg_x29.clock
clock => reg32b:reg_x30.clock
clock => reg32b:reg_x31.clock
clear => reg32b:reg_x0.clear
clear => reg32b:reg_x1.clear
clear => reg32b:reg_x2.clear
clear => reg32b:reg_x3.clear
clear => reg32b:reg_x4.clear
clear => reg32b:reg_x5.clear
clear => reg32b:reg_x6.clear
clear => reg32b:reg_x7.clear
clear => reg32b:reg_x8.clear
clear => reg32b:reg_x9.clear
clear => reg32b:reg_x10.clear
clear => reg32b:reg_x11.clear
clear => reg32b:reg_x12.clear
clear => reg32b:reg_x13.clear
clear => reg32b:reg_x14.clear
clear => reg32b:reg_x15.clear
clear => reg32b:reg_x16.clear
clear => reg32b:reg_x17.clear
clear => reg32b:reg_x18.clear
clear => reg32b:reg_x19.clear
clear => reg32b:reg_x20.clear
clear => reg32b:reg_x21.clear
clear => reg32b:reg_x22.clear
clear => reg32b:reg_x23.clear
clear => reg32b:reg_x24.clear
clear => reg32b:reg_x25.clear
clear => reg32b:reg_x26.clear
clear => reg32b:reg_x27.clear
clear => reg32b:reg_x28.clear
clear => reg32b:reg_x29.clear
clear => reg32b:reg_x30.clear
clear => reg32b:reg_x31.clear
output_data_0[0] <= mux_32_1:output_1_mux.output_0[0]
output_data_0[1] <= mux_32_1:output_1_mux.output_0[1]
output_data_0[2] <= mux_32_1:output_1_mux.output_0[2]
output_data_0[3] <= mux_32_1:output_1_mux.output_0[3]
output_data_0[4] <= mux_32_1:output_1_mux.output_0[4]
output_data_0[5] <= mux_32_1:output_1_mux.output_0[5]
output_data_0[6] <= mux_32_1:output_1_mux.output_0[6]
output_data_0[7] <= mux_32_1:output_1_mux.output_0[7]
output_data_0[8] <= mux_32_1:output_1_mux.output_0[8]
output_data_0[9] <= mux_32_1:output_1_mux.output_0[9]
output_data_0[10] <= mux_32_1:output_1_mux.output_0[10]
output_data_0[11] <= mux_32_1:output_1_mux.output_0[11]
output_data_0[12] <= mux_32_1:output_1_mux.output_0[12]
output_data_0[13] <= mux_32_1:output_1_mux.output_0[13]
output_data_0[14] <= mux_32_1:output_1_mux.output_0[14]
output_data_0[15] <= mux_32_1:output_1_mux.output_0[15]
output_data_0[16] <= mux_32_1:output_1_mux.output_0[16]
output_data_0[17] <= mux_32_1:output_1_mux.output_0[17]
output_data_0[18] <= mux_32_1:output_1_mux.output_0[18]
output_data_0[19] <= mux_32_1:output_1_mux.output_0[19]
output_data_0[20] <= mux_32_1:output_1_mux.output_0[20]
output_data_0[21] <= mux_32_1:output_1_mux.output_0[21]
output_data_0[22] <= mux_32_1:output_1_mux.output_0[22]
output_data_0[23] <= mux_32_1:output_1_mux.output_0[23]
output_data_0[24] <= mux_32_1:output_1_mux.output_0[24]
output_data_0[25] <= mux_32_1:output_1_mux.output_0[25]
output_data_0[26] <= mux_32_1:output_1_mux.output_0[26]
output_data_0[27] <= mux_32_1:output_1_mux.output_0[27]
output_data_0[28] <= mux_32_1:output_1_mux.output_0[28]
output_data_0[29] <= mux_32_1:output_1_mux.output_0[29]
output_data_0[30] <= mux_32_1:output_1_mux.output_0[30]
output_data_0[31] <= mux_32_1:output_1_mux.output_0[31]
output_data_1[0] <= mux_32_1:output_2_mux.output_0[0]
output_data_1[1] <= mux_32_1:output_2_mux.output_0[1]
output_data_1[2] <= mux_32_1:output_2_mux.output_0[2]
output_data_1[3] <= mux_32_1:output_2_mux.output_0[3]
output_data_1[4] <= mux_32_1:output_2_mux.output_0[4]
output_data_1[5] <= mux_32_1:output_2_mux.output_0[5]
output_data_1[6] <= mux_32_1:output_2_mux.output_0[6]
output_data_1[7] <= mux_32_1:output_2_mux.output_0[7]
output_data_1[8] <= mux_32_1:output_2_mux.output_0[8]
output_data_1[9] <= mux_32_1:output_2_mux.output_0[9]
output_data_1[10] <= mux_32_1:output_2_mux.output_0[10]
output_data_1[11] <= mux_32_1:output_2_mux.output_0[11]
output_data_1[12] <= mux_32_1:output_2_mux.output_0[12]
output_data_1[13] <= mux_32_1:output_2_mux.output_0[13]
output_data_1[14] <= mux_32_1:output_2_mux.output_0[14]
output_data_1[15] <= mux_32_1:output_2_mux.output_0[15]
output_data_1[16] <= mux_32_1:output_2_mux.output_0[16]
output_data_1[17] <= mux_32_1:output_2_mux.output_0[17]
output_data_1[18] <= mux_32_1:output_2_mux.output_0[18]
output_data_1[19] <= mux_32_1:output_2_mux.output_0[19]
output_data_1[20] <= mux_32_1:output_2_mux.output_0[20]
output_data_1[21] <= mux_32_1:output_2_mux.output_0[21]
output_data_1[22] <= mux_32_1:output_2_mux.output_0[22]
output_data_1[23] <= mux_32_1:output_2_mux.output_0[23]
output_data_1[24] <= mux_32_1:output_2_mux.output_0[24]
output_data_1[25] <= mux_32_1:output_2_mux.output_0[25]
output_data_1[26] <= mux_32_1:output_2_mux.output_0[26]
output_data_1[27] <= mux_32_1:output_2_mux.output_0[27]
output_data_1[28] <= mux_32_1:output_2_mux.output_0[28]
output_data_1[29] <= mux_32_1:output_2_mux.output_0[29]
output_data_1[30] <= mux_32_1:output_2_mux.output_0[30]
output_data_1[31] <= mux_32_1:output_2_mux.output_0[31]
debug_x31_output[0] <= reg32b:reg_x31.reg_out[0]
debug_x31_output[1] <= reg32b:reg_x31.reg_out[1]
debug_x31_output[2] <= reg32b:reg_x31.reg_out[2]
debug_x31_output[3] <= reg32b:reg_x31.reg_out[3]
debug_x31_output[4] <= reg32b:reg_x31.reg_out[4]
debug_x31_output[5] <= reg32b:reg_x31.reg_out[5]
debug_x31_output[6] <= reg32b:reg_x31.reg_out[6]
debug_x31_output[7] <= reg32b:reg_x31.reg_out[7]
debug_x31_output[8] <= reg32b:reg_x31.reg_out[8]
debug_x31_output[9] <= reg32b:reg_x31.reg_out[9]
debug_x31_output[10] <= reg32b:reg_x31.reg_out[10]
debug_x31_output[11] <= reg32b:reg_x31.reg_out[11]
debug_x31_output[12] <= reg32b:reg_x31.reg_out[12]
debug_x31_output[13] <= reg32b:reg_x31.reg_out[13]
debug_x31_output[14] <= reg32b:reg_x31.reg_out[14]
debug_x31_output[15] <= reg32b:reg_x31.reg_out[15]
debug_x31_output[16] <= reg32b:reg_x31.reg_out[16]
debug_x31_output[17] <= reg32b:reg_x31.reg_out[17]
debug_x31_output[18] <= reg32b:reg_x31.reg_out[18]
debug_x31_output[19] <= reg32b:reg_x31.reg_out[19]
debug_x31_output[20] <= reg32b:reg_x31.reg_out[20]
debug_x31_output[21] <= reg32b:reg_x31.reg_out[21]
debug_x31_output[22] <= reg32b:reg_x31.reg_out[22]
debug_x31_output[23] <= reg32b:reg_x31.reg_out[23]
debug_x31_output[24] <= reg32b:reg_x31.reg_out[24]
debug_x31_output[25] <= reg32b:reg_x31.reg_out[25]
debug_x31_output[26] <= reg32b:reg_x31.reg_out[26]
debug_x31_output[27] <= reg32b:reg_x31.reg_out[27]
debug_x31_output[28] <= reg32b:reg_x31.reg_out[28]
debug_x31_output[29] <= reg32b:reg_x31.reg_out[29]
debug_x31_output[30] <= reg32b:reg_x31.reg_out[30]
debug_x31_output[31] <= reg32b:reg_x31.reg_out[31]
debug_x1_output[0] <= reg32b:reg_x1.reg_out[0]
debug_x1_output[1] <= reg32b:reg_x1.reg_out[1]
debug_x1_output[2] <= reg32b:reg_x1.reg_out[2]
debug_x1_output[3] <= reg32b:reg_x1.reg_out[3]
debug_x1_output[4] <= reg32b:reg_x1.reg_out[4]
debug_x1_output[5] <= reg32b:reg_x1.reg_out[5]
debug_x1_output[6] <= reg32b:reg_x1.reg_out[6]
debug_x1_output[7] <= reg32b:reg_x1.reg_out[7]
debug_x1_output[8] <= reg32b:reg_x1.reg_out[8]
debug_x1_output[9] <= reg32b:reg_x1.reg_out[9]
debug_x1_output[10] <= reg32b:reg_x1.reg_out[10]
debug_x1_output[11] <= reg32b:reg_x1.reg_out[11]
debug_x1_output[12] <= reg32b:reg_x1.reg_out[12]
debug_x1_output[13] <= reg32b:reg_x1.reg_out[13]
debug_x1_output[14] <= reg32b:reg_x1.reg_out[14]
debug_x1_output[15] <= reg32b:reg_x1.reg_out[15]
debug_x1_output[16] <= reg32b:reg_x1.reg_out[16]
debug_x1_output[17] <= reg32b:reg_x1.reg_out[17]
debug_x1_output[18] <= reg32b:reg_x1.reg_out[18]
debug_x1_output[19] <= reg32b:reg_x1.reg_out[19]
debug_x1_output[20] <= reg32b:reg_x1.reg_out[20]
debug_x1_output[21] <= reg32b:reg_x1.reg_out[21]
debug_x1_output[22] <= reg32b:reg_x1.reg_out[22]
debug_x1_output[23] <= reg32b:reg_x1.reg_out[23]
debug_x1_output[24] <= reg32b:reg_x1.reg_out[24]
debug_x1_output[25] <= reg32b:reg_x1.reg_out[25]
debug_x1_output[26] <= reg32b:reg_x1.reg_out[26]
debug_x1_output[27] <= reg32b:reg_x1.reg_out[27]
debug_x1_output[28] <= reg32b:reg_x1.reg_out[28]
debug_x1_output[29] <= reg32b:reg_x1.reg_out[29]
debug_x1_output[30] <= reg32b:reg_x1.reg_out[30]
debug_x1_output[31] <= reg32b:reg_x1.reg_out[31]
debug_x2_output[0] <= reg32b:reg_x2.reg_out[0]
debug_x2_output[1] <= reg32b:reg_x2.reg_out[1]
debug_x2_output[2] <= reg32b:reg_x2.reg_out[2]
debug_x2_output[3] <= reg32b:reg_x2.reg_out[3]
debug_x2_output[4] <= reg32b:reg_x2.reg_out[4]
debug_x2_output[5] <= reg32b:reg_x2.reg_out[5]
debug_x2_output[6] <= reg32b:reg_x2.reg_out[6]
debug_x2_output[7] <= reg32b:reg_x2.reg_out[7]
debug_x2_output[8] <= reg32b:reg_x2.reg_out[8]
debug_x2_output[9] <= reg32b:reg_x2.reg_out[9]
debug_x2_output[10] <= reg32b:reg_x2.reg_out[10]
debug_x2_output[11] <= reg32b:reg_x2.reg_out[11]
debug_x2_output[12] <= reg32b:reg_x2.reg_out[12]
debug_x2_output[13] <= reg32b:reg_x2.reg_out[13]
debug_x2_output[14] <= reg32b:reg_x2.reg_out[14]
debug_x2_output[15] <= reg32b:reg_x2.reg_out[15]
debug_x2_output[16] <= reg32b:reg_x2.reg_out[16]
debug_x2_output[17] <= reg32b:reg_x2.reg_out[17]
debug_x2_output[18] <= reg32b:reg_x2.reg_out[18]
debug_x2_output[19] <= reg32b:reg_x2.reg_out[19]
debug_x2_output[20] <= reg32b:reg_x2.reg_out[20]
debug_x2_output[21] <= reg32b:reg_x2.reg_out[21]
debug_x2_output[22] <= reg32b:reg_x2.reg_out[22]
debug_x2_output[23] <= reg32b:reg_x2.reg_out[23]
debug_x2_output[24] <= reg32b:reg_x2.reg_out[24]
debug_x2_output[25] <= reg32b:reg_x2.reg_out[25]
debug_x2_output[26] <= reg32b:reg_x2.reg_out[26]
debug_x2_output[27] <= reg32b:reg_x2.reg_out[27]
debug_x2_output[28] <= reg32b:reg_x2.reg_out[28]
debug_x2_output[29] <= reg32b:reg_x2.reg_out[29]
debug_x2_output[30] <= reg32b:reg_x2.reg_out[30]
debug_x2_output[31] <= reg32b:reg_x2.reg_out[31]


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x0
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x1
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x2
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x3
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x4
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x5
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x6
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x7
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x8
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x9
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x10
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x11
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x12
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x13
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x14
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x15
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x16
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x17
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x18
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x19
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x20
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x21
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x22
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x23
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x24
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x25
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x26
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x27
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x28
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x29
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x30
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|reg32b:reg_x31
reg_in[0] => internal_value[0].DATAIN
reg_in[1] => internal_value[1].DATAIN
reg_in[2] => internal_value[2].DATAIN
reg_in[3] => internal_value[3].DATAIN
reg_in[4] => internal_value[4].DATAIN
reg_in[5] => internal_value[5].DATAIN
reg_in[6] => internal_value[6].DATAIN
reg_in[7] => internal_value[7].DATAIN
reg_in[8] => internal_value[8].DATAIN
reg_in[9] => internal_value[9].DATAIN
reg_in[10] => internal_value[10].DATAIN
reg_in[11] => internal_value[11].DATAIN
reg_in[12] => internal_value[12].DATAIN
reg_in[13] => internal_value[13].DATAIN
reg_in[14] => internal_value[14].DATAIN
reg_in[15] => internal_value[15].DATAIN
reg_in[16] => internal_value[16].DATAIN
reg_in[17] => internal_value[17].DATAIN
reg_in[18] => internal_value[18].DATAIN
reg_in[19] => internal_value[19].DATAIN
reg_in[20] => internal_value[20].DATAIN
reg_in[21] => internal_value[21].DATAIN
reg_in[22] => internal_value[22].DATAIN
reg_in[23] => internal_value[23].DATAIN
reg_in[24] => internal_value[24].DATAIN
reg_in[25] => internal_value[25].DATAIN
reg_in[26] => internal_value[26].DATAIN
reg_in[27] => internal_value[27].DATAIN
reg_in[28] => internal_value[28].DATAIN
reg_in[29] => internal_value[29].DATAIN
reg_in[30] => internal_value[30].DATAIN
reg_in[31] => internal_value[31].DATAIN
load => internal_value[31].ENA
load => internal_value[30].ENA
load => internal_value[29].ENA
load => internal_value[28].ENA
load => internal_value[27].ENA
load => internal_value[26].ENA
load => internal_value[25].ENA
load => internal_value[24].ENA
load => internal_value[23].ENA
load => internal_value[22].ENA
load => internal_value[21].ENA
load => internal_value[20].ENA
load => internal_value[19].ENA
load => internal_value[18].ENA
load => internal_value[17].ENA
load => internal_value[16].ENA
load => internal_value[15].ENA
load => internal_value[14].ENA
load => internal_value[13].ENA
load => internal_value[12].ENA
load => internal_value[11].ENA
load => internal_value[10].ENA
load => internal_value[9].ENA
load => internal_value[8].ENA
load => internal_value[7].ENA
load => internal_value[6].ENA
load => internal_value[5].ENA
load => internal_value[4].ENA
load => internal_value[3].ENA
load => internal_value[2].ENA
load => internal_value[1].ENA
load => internal_value[0].ENA
clock => internal_value[0].CLK
clock => internal_value[1].CLK
clock => internal_value[2].CLK
clock => internal_value[3].CLK
clock => internal_value[4].CLK
clock => internal_value[5].CLK
clock => internal_value[6].CLK
clock => internal_value[7].CLK
clock => internal_value[8].CLK
clock => internal_value[9].CLK
clock => internal_value[10].CLK
clock => internal_value[11].CLK
clock => internal_value[12].CLK
clock => internal_value[13].CLK
clock => internal_value[14].CLK
clock => internal_value[15].CLK
clock => internal_value[16].CLK
clock => internal_value[17].CLK
clock => internal_value[18].CLK
clock => internal_value[19].CLK
clock => internal_value[20].CLK
clock => internal_value[21].CLK
clock => internal_value[22].CLK
clock => internal_value[23].CLK
clock => internal_value[24].CLK
clock => internal_value[25].CLK
clock => internal_value[26].CLK
clock => internal_value[27].CLK
clock => internal_value[28].CLK
clock => internal_value[29].CLK
clock => internal_value[30].CLK
clock => internal_value[31].CLK
clear => internal_value[0].ACLR
clear => internal_value[1].ACLR
clear => internal_value[2].ACLR
clear => internal_value[3].ACLR
clear => internal_value[4].ACLR
clear => internal_value[5].ACLR
clear => internal_value[6].ACLR
clear => internal_value[7].ACLR
clear => internal_value[8].ACLR
clear => internal_value[9].ACLR
clear => internal_value[10].ACLR
clear => internal_value[11].ACLR
clear => internal_value[12].ACLR
clear => internal_value[13].ACLR
clear => internal_value[14].ACLR
clear => internal_value[15].ACLR
clear => internal_value[16].ACLR
clear => internal_value[17].ACLR
clear => internal_value[18].ACLR
clear => internal_value[19].ACLR
clear => internal_value[20].ACLR
clear => internal_value[21].ACLR
clear => internal_value[22].ACLR
clear => internal_value[23].ACLR
clear => internal_value[24].ACLR
clear => internal_value[25].ACLR
clear => internal_value[26].ACLR
clear => internal_value[27].ACLR
clear => internal_value[28].ACLR
clear => internal_value[29].ACLR
clear => internal_value[30].ACLR
clear => internal_value[31].ACLR
reg_out[0] <= internal_value[0].DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= internal_value[1].DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= internal_value[2].DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= internal_value[3].DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= internal_value[4].DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= internal_value[5].DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= internal_value[6].DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= internal_value[7].DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= internal_value[8].DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= internal_value[9].DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= internal_value[10].DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= internal_value[11].DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= internal_value[12].DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= internal_value[13].DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= internal_value[14].DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= internal_value[15].DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= internal_value[16].DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= internal_value[17].DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= internal_value[18].DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= internal_value[19].DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= internal_value[20].DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= internal_value[21].DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= internal_value[22].DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= internal_value[23].DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= internal_value[24].DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= internal_value[25].DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= internal_value[26].DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= internal_value[27].DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= internal_value[28].DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= internal_value[29].DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= internal_value[30].DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= internal_value[31].DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|mux_32_1:output_1_mux
selection[0] => Mux0.IN4
selection[0] => Mux1.IN4
selection[0] => Mux2.IN4
selection[0] => Mux3.IN4
selection[0] => Mux4.IN4
selection[0] => Mux5.IN4
selection[0] => Mux6.IN4
selection[0] => Mux7.IN4
selection[0] => Mux8.IN4
selection[0] => Mux9.IN4
selection[0] => Mux10.IN4
selection[0] => Mux11.IN4
selection[0] => Mux12.IN4
selection[0] => Mux13.IN4
selection[0] => Mux14.IN4
selection[0] => Mux15.IN4
selection[0] => Mux16.IN4
selection[0] => Mux17.IN4
selection[0] => Mux18.IN4
selection[0] => Mux19.IN4
selection[0] => Mux20.IN4
selection[0] => Mux21.IN4
selection[0] => Mux22.IN4
selection[0] => Mux23.IN4
selection[0] => Mux24.IN4
selection[0] => Mux25.IN4
selection[0] => Mux26.IN4
selection[0] => Mux27.IN4
selection[0] => Mux28.IN4
selection[0] => Mux29.IN4
selection[0] => Mux30.IN4
selection[0] => Mux31.IN4
selection[1] => Mux0.IN3
selection[1] => Mux1.IN3
selection[1] => Mux2.IN3
selection[1] => Mux3.IN3
selection[1] => Mux4.IN3
selection[1] => Mux5.IN3
selection[1] => Mux6.IN3
selection[1] => Mux7.IN3
selection[1] => Mux8.IN3
selection[1] => Mux9.IN3
selection[1] => Mux10.IN3
selection[1] => Mux11.IN3
selection[1] => Mux12.IN3
selection[1] => Mux13.IN3
selection[1] => Mux14.IN3
selection[1] => Mux15.IN3
selection[1] => Mux16.IN3
selection[1] => Mux17.IN3
selection[1] => Mux18.IN3
selection[1] => Mux19.IN3
selection[1] => Mux20.IN3
selection[1] => Mux21.IN3
selection[1] => Mux22.IN3
selection[1] => Mux23.IN3
selection[1] => Mux24.IN3
selection[1] => Mux25.IN3
selection[1] => Mux26.IN3
selection[1] => Mux27.IN3
selection[1] => Mux28.IN3
selection[1] => Mux29.IN3
selection[1] => Mux30.IN3
selection[1] => Mux31.IN3
selection[2] => Mux0.IN2
selection[2] => Mux1.IN2
selection[2] => Mux2.IN2
selection[2] => Mux3.IN2
selection[2] => Mux4.IN2
selection[2] => Mux5.IN2
selection[2] => Mux6.IN2
selection[2] => Mux7.IN2
selection[2] => Mux8.IN2
selection[2] => Mux9.IN2
selection[2] => Mux10.IN2
selection[2] => Mux11.IN2
selection[2] => Mux12.IN2
selection[2] => Mux13.IN2
selection[2] => Mux14.IN2
selection[2] => Mux15.IN2
selection[2] => Mux16.IN2
selection[2] => Mux17.IN2
selection[2] => Mux18.IN2
selection[2] => Mux19.IN2
selection[2] => Mux20.IN2
selection[2] => Mux21.IN2
selection[2] => Mux22.IN2
selection[2] => Mux23.IN2
selection[2] => Mux24.IN2
selection[2] => Mux25.IN2
selection[2] => Mux26.IN2
selection[2] => Mux27.IN2
selection[2] => Mux28.IN2
selection[2] => Mux29.IN2
selection[2] => Mux30.IN2
selection[2] => Mux31.IN2
selection[3] => Mux0.IN1
selection[3] => Mux1.IN1
selection[3] => Mux2.IN1
selection[3] => Mux3.IN1
selection[3] => Mux4.IN1
selection[3] => Mux5.IN1
selection[3] => Mux6.IN1
selection[3] => Mux7.IN1
selection[3] => Mux8.IN1
selection[3] => Mux9.IN1
selection[3] => Mux10.IN1
selection[3] => Mux11.IN1
selection[3] => Mux12.IN1
selection[3] => Mux13.IN1
selection[3] => Mux14.IN1
selection[3] => Mux15.IN1
selection[3] => Mux16.IN1
selection[3] => Mux17.IN1
selection[3] => Mux18.IN1
selection[3] => Mux19.IN1
selection[3] => Mux20.IN1
selection[3] => Mux21.IN1
selection[3] => Mux22.IN1
selection[3] => Mux23.IN1
selection[3] => Mux24.IN1
selection[3] => Mux25.IN1
selection[3] => Mux26.IN1
selection[3] => Mux27.IN1
selection[3] => Mux28.IN1
selection[3] => Mux29.IN1
selection[3] => Mux30.IN1
selection[3] => Mux31.IN1
selection[4] => Mux0.IN0
selection[4] => Mux1.IN0
selection[4] => Mux2.IN0
selection[4] => Mux3.IN0
selection[4] => Mux4.IN0
selection[4] => Mux5.IN0
selection[4] => Mux6.IN0
selection[4] => Mux7.IN0
selection[4] => Mux8.IN0
selection[4] => Mux9.IN0
selection[4] => Mux10.IN0
selection[4] => Mux11.IN0
selection[4] => Mux12.IN0
selection[4] => Mux13.IN0
selection[4] => Mux14.IN0
selection[4] => Mux15.IN0
selection[4] => Mux16.IN0
selection[4] => Mux17.IN0
selection[4] => Mux18.IN0
selection[4] => Mux19.IN0
selection[4] => Mux20.IN0
selection[4] => Mux21.IN0
selection[4] => Mux22.IN0
selection[4] => Mux23.IN0
selection[4] => Mux24.IN0
selection[4] => Mux25.IN0
selection[4] => Mux26.IN0
selection[4] => Mux27.IN0
selection[4] => Mux28.IN0
selection[4] => Mux29.IN0
selection[4] => Mux30.IN0
selection[4] => Mux31.IN0
input_0[0] => Mux31.IN5
input_0[1] => Mux30.IN5
input_0[2] => Mux29.IN5
input_0[3] => Mux28.IN5
input_0[4] => Mux27.IN5
input_0[5] => Mux26.IN5
input_0[6] => Mux25.IN5
input_0[7] => Mux24.IN5
input_0[8] => Mux23.IN5
input_0[9] => Mux22.IN5
input_0[10] => Mux21.IN5
input_0[11] => Mux20.IN5
input_0[12] => Mux19.IN5
input_0[13] => Mux18.IN5
input_0[14] => Mux17.IN5
input_0[15] => Mux16.IN5
input_0[16] => Mux15.IN5
input_0[17] => Mux14.IN5
input_0[18] => Mux13.IN5
input_0[19] => Mux12.IN5
input_0[20] => Mux11.IN5
input_0[21] => Mux10.IN5
input_0[22] => Mux9.IN5
input_0[23] => Mux8.IN5
input_0[24] => Mux7.IN5
input_0[25] => Mux6.IN5
input_0[26] => Mux5.IN5
input_0[27] => Mux4.IN5
input_0[28] => Mux3.IN5
input_0[29] => Mux2.IN5
input_0[30] => Mux1.IN5
input_0[31] => Mux0.IN5
input_1[0] => Mux31.IN6
input_1[1] => Mux30.IN6
input_1[2] => Mux29.IN6
input_1[3] => Mux28.IN6
input_1[4] => Mux27.IN6
input_1[5] => Mux26.IN6
input_1[6] => Mux25.IN6
input_1[7] => Mux24.IN6
input_1[8] => Mux23.IN6
input_1[9] => Mux22.IN6
input_1[10] => Mux21.IN6
input_1[11] => Mux20.IN6
input_1[12] => Mux19.IN6
input_1[13] => Mux18.IN6
input_1[14] => Mux17.IN6
input_1[15] => Mux16.IN6
input_1[16] => Mux15.IN6
input_1[17] => Mux14.IN6
input_1[18] => Mux13.IN6
input_1[19] => Mux12.IN6
input_1[20] => Mux11.IN6
input_1[21] => Mux10.IN6
input_1[22] => Mux9.IN6
input_1[23] => Mux8.IN6
input_1[24] => Mux7.IN6
input_1[25] => Mux6.IN6
input_1[26] => Mux5.IN6
input_1[27] => Mux4.IN6
input_1[28] => Mux3.IN6
input_1[29] => Mux2.IN6
input_1[30] => Mux1.IN6
input_1[31] => Mux0.IN6
input_2[0] => Mux31.IN7
input_2[1] => Mux30.IN7
input_2[2] => Mux29.IN7
input_2[3] => Mux28.IN7
input_2[4] => Mux27.IN7
input_2[5] => Mux26.IN7
input_2[6] => Mux25.IN7
input_2[7] => Mux24.IN7
input_2[8] => Mux23.IN7
input_2[9] => Mux22.IN7
input_2[10] => Mux21.IN7
input_2[11] => Mux20.IN7
input_2[12] => Mux19.IN7
input_2[13] => Mux18.IN7
input_2[14] => Mux17.IN7
input_2[15] => Mux16.IN7
input_2[16] => Mux15.IN7
input_2[17] => Mux14.IN7
input_2[18] => Mux13.IN7
input_2[19] => Mux12.IN7
input_2[20] => Mux11.IN7
input_2[21] => Mux10.IN7
input_2[22] => Mux9.IN7
input_2[23] => Mux8.IN7
input_2[24] => Mux7.IN7
input_2[25] => Mux6.IN7
input_2[26] => Mux5.IN7
input_2[27] => Mux4.IN7
input_2[28] => Mux3.IN7
input_2[29] => Mux2.IN7
input_2[30] => Mux1.IN7
input_2[31] => Mux0.IN7
input_3[0] => Mux31.IN8
input_3[1] => Mux30.IN8
input_3[2] => Mux29.IN8
input_3[3] => Mux28.IN8
input_3[4] => Mux27.IN8
input_3[5] => Mux26.IN8
input_3[6] => Mux25.IN8
input_3[7] => Mux24.IN8
input_3[8] => Mux23.IN8
input_3[9] => Mux22.IN8
input_3[10] => Mux21.IN8
input_3[11] => Mux20.IN8
input_3[12] => Mux19.IN8
input_3[13] => Mux18.IN8
input_3[14] => Mux17.IN8
input_3[15] => Mux16.IN8
input_3[16] => Mux15.IN8
input_3[17] => Mux14.IN8
input_3[18] => Mux13.IN8
input_3[19] => Mux12.IN8
input_3[20] => Mux11.IN8
input_3[21] => Mux10.IN8
input_3[22] => Mux9.IN8
input_3[23] => Mux8.IN8
input_3[24] => Mux7.IN8
input_3[25] => Mux6.IN8
input_3[26] => Mux5.IN8
input_3[27] => Mux4.IN8
input_3[28] => Mux3.IN8
input_3[29] => Mux2.IN8
input_3[30] => Mux1.IN8
input_3[31] => Mux0.IN8
input_4[0] => Mux31.IN9
input_4[1] => Mux30.IN9
input_4[2] => Mux29.IN9
input_4[3] => Mux28.IN9
input_4[4] => Mux27.IN9
input_4[5] => Mux26.IN9
input_4[6] => Mux25.IN9
input_4[7] => Mux24.IN9
input_4[8] => Mux23.IN9
input_4[9] => Mux22.IN9
input_4[10] => Mux21.IN9
input_4[11] => Mux20.IN9
input_4[12] => Mux19.IN9
input_4[13] => Mux18.IN9
input_4[14] => Mux17.IN9
input_4[15] => Mux16.IN9
input_4[16] => Mux15.IN9
input_4[17] => Mux14.IN9
input_4[18] => Mux13.IN9
input_4[19] => Mux12.IN9
input_4[20] => Mux11.IN9
input_4[21] => Mux10.IN9
input_4[22] => Mux9.IN9
input_4[23] => Mux8.IN9
input_4[24] => Mux7.IN9
input_4[25] => Mux6.IN9
input_4[26] => Mux5.IN9
input_4[27] => Mux4.IN9
input_4[28] => Mux3.IN9
input_4[29] => Mux2.IN9
input_4[30] => Mux1.IN9
input_4[31] => Mux0.IN9
input_5[0] => Mux31.IN10
input_5[1] => Mux30.IN10
input_5[2] => Mux29.IN10
input_5[3] => Mux28.IN10
input_5[4] => Mux27.IN10
input_5[5] => Mux26.IN10
input_5[6] => Mux25.IN10
input_5[7] => Mux24.IN10
input_5[8] => Mux23.IN10
input_5[9] => Mux22.IN10
input_5[10] => Mux21.IN10
input_5[11] => Mux20.IN10
input_5[12] => Mux19.IN10
input_5[13] => Mux18.IN10
input_5[14] => Mux17.IN10
input_5[15] => Mux16.IN10
input_5[16] => Mux15.IN10
input_5[17] => Mux14.IN10
input_5[18] => Mux13.IN10
input_5[19] => Mux12.IN10
input_5[20] => Mux11.IN10
input_5[21] => Mux10.IN10
input_5[22] => Mux9.IN10
input_5[23] => Mux8.IN10
input_5[24] => Mux7.IN10
input_5[25] => Mux6.IN10
input_5[26] => Mux5.IN10
input_5[27] => Mux4.IN10
input_5[28] => Mux3.IN10
input_5[29] => Mux2.IN10
input_5[30] => Mux1.IN10
input_5[31] => Mux0.IN10
input_6[0] => Mux31.IN11
input_6[1] => Mux30.IN11
input_6[2] => Mux29.IN11
input_6[3] => Mux28.IN11
input_6[4] => Mux27.IN11
input_6[5] => Mux26.IN11
input_6[6] => Mux25.IN11
input_6[7] => Mux24.IN11
input_6[8] => Mux23.IN11
input_6[9] => Mux22.IN11
input_6[10] => Mux21.IN11
input_6[11] => Mux20.IN11
input_6[12] => Mux19.IN11
input_6[13] => Mux18.IN11
input_6[14] => Mux17.IN11
input_6[15] => Mux16.IN11
input_6[16] => Mux15.IN11
input_6[17] => Mux14.IN11
input_6[18] => Mux13.IN11
input_6[19] => Mux12.IN11
input_6[20] => Mux11.IN11
input_6[21] => Mux10.IN11
input_6[22] => Mux9.IN11
input_6[23] => Mux8.IN11
input_6[24] => Mux7.IN11
input_6[25] => Mux6.IN11
input_6[26] => Mux5.IN11
input_6[27] => Mux4.IN11
input_6[28] => Mux3.IN11
input_6[29] => Mux2.IN11
input_6[30] => Mux1.IN11
input_6[31] => Mux0.IN11
input_7[0] => Mux31.IN12
input_7[1] => Mux30.IN12
input_7[2] => Mux29.IN12
input_7[3] => Mux28.IN12
input_7[4] => Mux27.IN12
input_7[5] => Mux26.IN12
input_7[6] => Mux25.IN12
input_7[7] => Mux24.IN12
input_7[8] => Mux23.IN12
input_7[9] => Mux22.IN12
input_7[10] => Mux21.IN12
input_7[11] => Mux20.IN12
input_7[12] => Mux19.IN12
input_7[13] => Mux18.IN12
input_7[14] => Mux17.IN12
input_7[15] => Mux16.IN12
input_7[16] => Mux15.IN12
input_7[17] => Mux14.IN12
input_7[18] => Mux13.IN12
input_7[19] => Mux12.IN12
input_7[20] => Mux11.IN12
input_7[21] => Mux10.IN12
input_7[22] => Mux9.IN12
input_7[23] => Mux8.IN12
input_7[24] => Mux7.IN12
input_7[25] => Mux6.IN12
input_7[26] => Mux5.IN12
input_7[27] => Mux4.IN12
input_7[28] => Mux3.IN12
input_7[29] => Mux2.IN12
input_7[30] => Mux1.IN12
input_7[31] => Mux0.IN12
input_8[0] => Mux31.IN13
input_8[1] => Mux30.IN13
input_8[2] => Mux29.IN13
input_8[3] => Mux28.IN13
input_8[4] => Mux27.IN13
input_8[5] => Mux26.IN13
input_8[6] => Mux25.IN13
input_8[7] => Mux24.IN13
input_8[8] => Mux23.IN13
input_8[9] => Mux22.IN13
input_8[10] => Mux21.IN13
input_8[11] => Mux20.IN13
input_8[12] => Mux19.IN13
input_8[13] => Mux18.IN13
input_8[14] => Mux17.IN13
input_8[15] => Mux16.IN13
input_8[16] => Mux15.IN13
input_8[17] => Mux14.IN13
input_8[18] => Mux13.IN13
input_8[19] => Mux12.IN13
input_8[20] => Mux11.IN13
input_8[21] => Mux10.IN13
input_8[22] => Mux9.IN13
input_8[23] => Mux8.IN13
input_8[24] => Mux7.IN13
input_8[25] => Mux6.IN13
input_8[26] => Mux5.IN13
input_8[27] => Mux4.IN13
input_8[28] => Mux3.IN13
input_8[29] => Mux2.IN13
input_8[30] => Mux1.IN13
input_8[31] => Mux0.IN13
input_9[0] => Mux31.IN14
input_9[1] => Mux30.IN14
input_9[2] => Mux29.IN14
input_9[3] => Mux28.IN14
input_9[4] => Mux27.IN14
input_9[5] => Mux26.IN14
input_9[6] => Mux25.IN14
input_9[7] => Mux24.IN14
input_9[8] => Mux23.IN14
input_9[9] => Mux22.IN14
input_9[10] => Mux21.IN14
input_9[11] => Mux20.IN14
input_9[12] => Mux19.IN14
input_9[13] => Mux18.IN14
input_9[14] => Mux17.IN14
input_9[15] => Mux16.IN14
input_9[16] => Mux15.IN14
input_9[17] => Mux14.IN14
input_9[18] => Mux13.IN14
input_9[19] => Mux12.IN14
input_9[20] => Mux11.IN14
input_9[21] => Mux10.IN14
input_9[22] => Mux9.IN14
input_9[23] => Mux8.IN14
input_9[24] => Mux7.IN14
input_9[25] => Mux6.IN14
input_9[26] => Mux5.IN14
input_9[27] => Mux4.IN14
input_9[28] => Mux3.IN14
input_9[29] => Mux2.IN14
input_9[30] => Mux1.IN14
input_9[31] => Mux0.IN14
input_10[0] => Mux31.IN15
input_10[1] => Mux30.IN15
input_10[2] => Mux29.IN15
input_10[3] => Mux28.IN15
input_10[4] => Mux27.IN15
input_10[5] => Mux26.IN15
input_10[6] => Mux25.IN15
input_10[7] => Mux24.IN15
input_10[8] => Mux23.IN15
input_10[9] => Mux22.IN15
input_10[10] => Mux21.IN15
input_10[11] => Mux20.IN15
input_10[12] => Mux19.IN15
input_10[13] => Mux18.IN15
input_10[14] => Mux17.IN15
input_10[15] => Mux16.IN15
input_10[16] => Mux15.IN15
input_10[17] => Mux14.IN15
input_10[18] => Mux13.IN15
input_10[19] => Mux12.IN15
input_10[20] => Mux11.IN15
input_10[21] => Mux10.IN15
input_10[22] => Mux9.IN15
input_10[23] => Mux8.IN15
input_10[24] => Mux7.IN15
input_10[25] => Mux6.IN15
input_10[26] => Mux5.IN15
input_10[27] => Mux4.IN15
input_10[28] => Mux3.IN15
input_10[29] => Mux2.IN15
input_10[30] => Mux1.IN15
input_10[31] => Mux0.IN15
input_11[0] => Mux31.IN16
input_11[1] => Mux30.IN16
input_11[2] => Mux29.IN16
input_11[3] => Mux28.IN16
input_11[4] => Mux27.IN16
input_11[5] => Mux26.IN16
input_11[6] => Mux25.IN16
input_11[7] => Mux24.IN16
input_11[8] => Mux23.IN16
input_11[9] => Mux22.IN16
input_11[10] => Mux21.IN16
input_11[11] => Mux20.IN16
input_11[12] => Mux19.IN16
input_11[13] => Mux18.IN16
input_11[14] => Mux17.IN16
input_11[15] => Mux16.IN16
input_11[16] => Mux15.IN16
input_11[17] => Mux14.IN16
input_11[18] => Mux13.IN16
input_11[19] => Mux12.IN16
input_11[20] => Mux11.IN16
input_11[21] => Mux10.IN16
input_11[22] => Mux9.IN16
input_11[23] => Mux8.IN16
input_11[24] => Mux7.IN16
input_11[25] => Mux6.IN16
input_11[26] => Mux5.IN16
input_11[27] => Mux4.IN16
input_11[28] => Mux3.IN16
input_11[29] => Mux2.IN16
input_11[30] => Mux1.IN16
input_11[31] => Mux0.IN16
input_12[0] => Mux31.IN17
input_12[1] => Mux30.IN17
input_12[2] => Mux29.IN17
input_12[3] => Mux28.IN17
input_12[4] => Mux27.IN17
input_12[5] => Mux26.IN17
input_12[6] => Mux25.IN17
input_12[7] => Mux24.IN17
input_12[8] => Mux23.IN17
input_12[9] => Mux22.IN17
input_12[10] => Mux21.IN17
input_12[11] => Mux20.IN17
input_12[12] => Mux19.IN17
input_12[13] => Mux18.IN17
input_12[14] => Mux17.IN17
input_12[15] => Mux16.IN17
input_12[16] => Mux15.IN17
input_12[17] => Mux14.IN17
input_12[18] => Mux13.IN17
input_12[19] => Mux12.IN17
input_12[20] => Mux11.IN17
input_12[21] => Mux10.IN17
input_12[22] => Mux9.IN17
input_12[23] => Mux8.IN17
input_12[24] => Mux7.IN17
input_12[25] => Mux6.IN17
input_12[26] => Mux5.IN17
input_12[27] => Mux4.IN17
input_12[28] => Mux3.IN17
input_12[29] => Mux2.IN17
input_12[30] => Mux1.IN17
input_12[31] => Mux0.IN17
input_13[0] => Mux31.IN18
input_13[1] => Mux30.IN18
input_13[2] => Mux29.IN18
input_13[3] => Mux28.IN18
input_13[4] => Mux27.IN18
input_13[5] => Mux26.IN18
input_13[6] => Mux25.IN18
input_13[7] => Mux24.IN18
input_13[8] => Mux23.IN18
input_13[9] => Mux22.IN18
input_13[10] => Mux21.IN18
input_13[11] => Mux20.IN18
input_13[12] => Mux19.IN18
input_13[13] => Mux18.IN18
input_13[14] => Mux17.IN18
input_13[15] => Mux16.IN18
input_13[16] => Mux15.IN18
input_13[17] => Mux14.IN18
input_13[18] => Mux13.IN18
input_13[19] => Mux12.IN18
input_13[20] => Mux11.IN18
input_13[21] => Mux10.IN18
input_13[22] => Mux9.IN18
input_13[23] => Mux8.IN18
input_13[24] => Mux7.IN18
input_13[25] => Mux6.IN18
input_13[26] => Mux5.IN18
input_13[27] => Mux4.IN18
input_13[28] => Mux3.IN18
input_13[29] => Mux2.IN18
input_13[30] => Mux1.IN18
input_13[31] => Mux0.IN18
input_14[0] => Mux31.IN19
input_14[1] => Mux30.IN19
input_14[2] => Mux29.IN19
input_14[3] => Mux28.IN19
input_14[4] => Mux27.IN19
input_14[5] => Mux26.IN19
input_14[6] => Mux25.IN19
input_14[7] => Mux24.IN19
input_14[8] => Mux23.IN19
input_14[9] => Mux22.IN19
input_14[10] => Mux21.IN19
input_14[11] => Mux20.IN19
input_14[12] => Mux19.IN19
input_14[13] => Mux18.IN19
input_14[14] => Mux17.IN19
input_14[15] => Mux16.IN19
input_14[16] => Mux15.IN19
input_14[17] => Mux14.IN19
input_14[18] => Mux13.IN19
input_14[19] => Mux12.IN19
input_14[20] => Mux11.IN19
input_14[21] => Mux10.IN19
input_14[22] => Mux9.IN19
input_14[23] => Mux8.IN19
input_14[24] => Mux7.IN19
input_14[25] => Mux6.IN19
input_14[26] => Mux5.IN19
input_14[27] => Mux4.IN19
input_14[28] => Mux3.IN19
input_14[29] => Mux2.IN19
input_14[30] => Mux1.IN19
input_14[31] => Mux0.IN19
input_15[0] => Mux31.IN20
input_15[1] => Mux30.IN20
input_15[2] => Mux29.IN20
input_15[3] => Mux28.IN20
input_15[4] => Mux27.IN20
input_15[5] => Mux26.IN20
input_15[6] => Mux25.IN20
input_15[7] => Mux24.IN20
input_15[8] => Mux23.IN20
input_15[9] => Mux22.IN20
input_15[10] => Mux21.IN20
input_15[11] => Mux20.IN20
input_15[12] => Mux19.IN20
input_15[13] => Mux18.IN20
input_15[14] => Mux17.IN20
input_15[15] => Mux16.IN20
input_15[16] => Mux15.IN20
input_15[17] => Mux14.IN20
input_15[18] => Mux13.IN20
input_15[19] => Mux12.IN20
input_15[20] => Mux11.IN20
input_15[21] => Mux10.IN20
input_15[22] => Mux9.IN20
input_15[23] => Mux8.IN20
input_15[24] => Mux7.IN20
input_15[25] => Mux6.IN20
input_15[26] => Mux5.IN20
input_15[27] => Mux4.IN20
input_15[28] => Mux3.IN20
input_15[29] => Mux2.IN20
input_15[30] => Mux1.IN20
input_15[31] => Mux0.IN20
input_16[0] => Mux31.IN21
input_16[1] => Mux30.IN21
input_16[2] => Mux29.IN21
input_16[3] => Mux28.IN21
input_16[4] => Mux27.IN21
input_16[5] => Mux26.IN21
input_16[6] => Mux25.IN21
input_16[7] => Mux24.IN21
input_16[8] => Mux23.IN21
input_16[9] => Mux22.IN21
input_16[10] => Mux21.IN21
input_16[11] => Mux20.IN21
input_16[12] => Mux19.IN21
input_16[13] => Mux18.IN21
input_16[14] => Mux17.IN21
input_16[15] => Mux16.IN21
input_16[16] => Mux15.IN21
input_16[17] => Mux14.IN21
input_16[18] => Mux13.IN21
input_16[19] => Mux12.IN21
input_16[20] => Mux11.IN21
input_16[21] => Mux10.IN21
input_16[22] => Mux9.IN21
input_16[23] => Mux8.IN21
input_16[24] => Mux7.IN21
input_16[25] => Mux6.IN21
input_16[26] => Mux5.IN21
input_16[27] => Mux4.IN21
input_16[28] => Mux3.IN21
input_16[29] => Mux2.IN21
input_16[30] => Mux1.IN21
input_16[31] => Mux0.IN21
input_17[0] => Mux31.IN22
input_17[1] => Mux30.IN22
input_17[2] => Mux29.IN22
input_17[3] => Mux28.IN22
input_17[4] => Mux27.IN22
input_17[5] => Mux26.IN22
input_17[6] => Mux25.IN22
input_17[7] => Mux24.IN22
input_17[8] => Mux23.IN22
input_17[9] => Mux22.IN22
input_17[10] => Mux21.IN22
input_17[11] => Mux20.IN22
input_17[12] => Mux19.IN22
input_17[13] => Mux18.IN22
input_17[14] => Mux17.IN22
input_17[15] => Mux16.IN22
input_17[16] => Mux15.IN22
input_17[17] => Mux14.IN22
input_17[18] => Mux13.IN22
input_17[19] => Mux12.IN22
input_17[20] => Mux11.IN22
input_17[21] => Mux10.IN22
input_17[22] => Mux9.IN22
input_17[23] => Mux8.IN22
input_17[24] => Mux7.IN22
input_17[25] => Mux6.IN22
input_17[26] => Mux5.IN22
input_17[27] => Mux4.IN22
input_17[28] => Mux3.IN22
input_17[29] => Mux2.IN22
input_17[30] => Mux1.IN22
input_17[31] => Mux0.IN22
input_18[0] => Mux31.IN23
input_18[1] => Mux30.IN23
input_18[2] => Mux29.IN23
input_18[3] => Mux28.IN23
input_18[4] => Mux27.IN23
input_18[5] => Mux26.IN23
input_18[6] => Mux25.IN23
input_18[7] => Mux24.IN23
input_18[8] => Mux23.IN23
input_18[9] => Mux22.IN23
input_18[10] => Mux21.IN23
input_18[11] => Mux20.IN23
input_18[12] => Mux19.IN23
input_18[13] => Mux18.IN23
input_18[14] => Mux17.IN23
input_18[15] => Mux16.IN23
input_18[16] => Mux15.IN23
input_18[17] => Mux14.IN23
input_18[18] => Mux13.IN23
input_18[19] => Mux12.IN23
input_18[20] => Mux11.IN23
input_18[21] => Mux10.IN23
input_18[22] => Mux9.IN23
input_18[23] => Mux8.IN23
input_18[24] => Mux7.IN23
input_18[25] => Mux6.IN23
input_18[26] => Mux5.IN23
input_18[27] => Mux4.IN23
input_18[28] => Mux3.IN23
input_18[29] => Mux2.IN23
input_18[30] => Mux1.IN23
input_18[31] => Mux0.IN23
input_19[0] => Mux31.IN24
input_19[1] => Mux30.IN24
input_19[2] => Mux29.IN24
input_19[3] => Mux28.IN24
input_19[4] => Mux27.IN24
input_19[5] => Mux26.IN24
input_19[6] => Mux25.IN24
input_19[7] => Mux24.IN24
input_19[8] => Mux23.IN24
input_19[9] => Mux22.IN24
input_19[10] => Mux21.IN24
input_19[11] => Mux20.IN24
input_19[12] => Mux19.IN24
input_19[13] => Mux18.IN24
input_19[14] => Mux17.IN24
input_19[15] => Mux16.IN24
input_19[16] => Mux15.IN24
input_19[17] => Mux14.IN24
input_19[18] => Mux13.IN24
input_19[19] => Mux12.IN24
input_19[20] => Mux11.IN24
input_19[21] => Mux10.IN24
input_19[22] => Mux9.IN24
input_19[23] => Mux8.IN24
input_19[24] => Mux7.IN24
input_19[25] => Mux6.IN24
input_19[26] => Mux5.IN24
input_19[27] => Mux4.IN24
input_19[28] => Mux3.IN24
input_19[29] => Mux2.IN24
input_19[30] => Mux1.IN24
input_19[31] => Mux0.IN24
input_20[0] => Mux31.IN25
input_20[1] => Mux30.IN25
input_20[2] => Mux29.IN25
input_20[3] => Mux28.IN25
input_20[4] => Mux27.IN25
input_20[5] => Mux26.IN25
input_20[6] => Mux25.IN25
input_20[7] => Mux24.IN25
input_20[8] => Mux23.IN25
input_20[9] => Mux22.IN25
input_20[10] => Mux21.IN25
input_20[11] => Mux20.IN25
input_20[12] => Mux19.IN25
input_20[13] => Mux18.IN25
input_20[14] => Mux17.IN25
input_20[15] => Mux16.IN25
input_20[16] => Mux15.IN25
input_20[17] => Mux14.IN25
input_20[18] => Mux13.IN25
input_20[19] => Mux12.IN25
input_20[20] => Mux11.IN25
input_20[21] => Mux10.IN25
input_20[22] => Mux9.IN25
input_20[23] => Mux8.IN25
input_20[24] => Mux7.IN25
input_20[25] => Mux6.IN25
input_20[26] => Mux5.IN25
input_20[27] => Mux4.IN25
input_20[28] => Mux3.IN25
input_20[29] => Mux2.IN25
input_20[30] => Mux1.IN25
input_20[31] => Mux0.IN25
input_21[0] => Mux31.IN26
input_21[1] => Mux30.IN26
input_21[2] => Mux29.IN26
input_21[3] => Mux28.IN26
input_21[4] => Mux27.IN26
input_21[5] => Mux26.IN26
input_21[6] => Mux25.IN26
input_21[7] => Mux24.IN26
input_21[8] => Mux23.IN26
input_21[9] => Mux22.IN26
input_21[10] => Mux21.IN26
input_21[11] => Mux20.IN26
input_21[12] => Mux19.IN26
input_21[13] => Mux18.IN26
input_21[14] => Mux17.IN26
input_21[15] => Mux16.IN26
input_21[16] => Mux15.IN26
input_21[17] => Mux14.IN26
input_21[18] => Mux13.IN26
input_21[19] => Mux12.IN26
input_21[20] => Mux11.IN26
input_21[21] => Mux10.IN26
input_21[22] => Mux9.IN26
input_21[23] => Mux8.IN26
input_21[24] => Mux7.IN26
input_21[25] => Mux6.IN26
input_21[26] => Mux5.IN26
input_21[27] => Mux4.IN26
input_21[28] => Mux3.IN26
input_21[29] => Mux2.IN26
input_21[30] => Mux1.IN26
input_21[31] => Mux0.IN26
input_22[0] => Mux31.IN27
input_22[1] => Mux30.IN27
input_22[2] => Mux29.IN27
input_22[3] => Mux28.IN27
input_22[4] => Mux27.IN27
input_22[5] => Mux26.IN27
input_22[6] => Mux25.IN27
input_22[7] => Mux24.IN27
input_22[8] => Mux23.IN27
input_22[9] => Mux22.IN27
input_22[10] => Mux21.IN27
input_22[11] => Mux20.IN27
input_22[12] => Mux19.IN27
input_22[13] => Mux18.IN27
input_22[14] => Mux17.IN27
input_22[15] => Mux16.IN27
input_22[16] => Mux15.IN27
input_22[17] => Mux14.IN27
input_22[18] => Mux13.IN27
input_22[19] => Mux12.IN27
input_22[20] => Mux11.IN27
input_22[21] => Mux10.IN27
input_22[22] => Mux9.IN27
input_22[23] => Mux8.IN27
input_22[24] => Mux7.IN27
input_22[25] => Mux6.IN27
input_22[26] => Mux5.IN27
input_22[27] => Mux4.IN27
input_22[28] => Mux3.IN27
input_22[29] => Mux2.IN27
input_22[30] => Mux1.IN27
input_22[31] => Mux0.IN27
input_23[0] => Mux31.IN28
input_23[1] => Mux30.IN28
input_23[2] => Mux29.IN28
input_23[3] => Mux28.IN28
input_23[4] => Mux27.IN28
input_23[5] => Mux26.IN28
input_23[6] => Mux25.IN28
input_23[7] => Mux24.IN28
input_23[8] => Mux23.IN28
input_23[9] => Mux22.IN28
input_23[10] => Mux21.IN28
input_23[11] => Mux20.IN28
input_23[12] => Mux19.IN28
input_23[13] => Mux18.IN28
input_23[14] => Mux17.IN28
input_23[15] => Mux16.IN28
input_23[16] => Mux15.IN28
input_23[17] => Mux14.IN28
input_23[18] => Mux13.IN28
input_23[19] => Mux12.IN28
input_23[20] => Mux11.IN28
input_23[21] => Mux10.IN28
input_23[22] => Mux9.IN28
input_23[23] => Mux8.IN28
input_23[24] => Mux7.IN28
input_23[25] => Mux6.IN28
input_23[26] => Mux5.IN28
input_23[27] => Mux4.IN28
input_23[28] => Mux3.IN28
input_23[29] => Mux2.IN28
input_23[30] => Mux1.IN28
input_23[31] => Mux0.IN28
input_24[0] => Mux31.IN29
input_24[1] => Mux30.IN29
input_24[2] => Mux29.IN29
input_24[3] => Mux28.IN29
input_24[4] => Mux27.IN29
input_24[5] => Mux26.IN29
input_24[6] => Mux25.IN29
input_24[7] => Mux24.IN29
input_24[8] => Mux23.IN29
input_24[9] => Mux22.IN29
input_24[10] => Mux21.IN29
input_24[11] => Mux20.IN29
input_24[12] => Mux19.IN29
input_24[13] => Mux18.IN29
input_24[14] => Mux17.IN29
input_24[15] => Mux16.IN29
input_24[16] => Mux15.IN29
input_24[17] => Mux14.IN29
input_24[18] => Mux13.IN29
input_24[19] => Mux12.IN29
input_24[20] => Mux11.IN29
input_24[21] => Mux10.IN29
input_24[22] => Mux9.IN29
input_24[23] => Mux8.IN29
input_24[24] => Mux7.IN29
input_24[25] => Mux6.IN29
input_24[26] => Mux5.IN29
input_24[27] => Mux4.IN29
input_24[28] => Mux3.IN29
input_24[29] => Mux2.IN29
input_24[30] => Mux1.IN29
input_24[31] => Mux0.IN29
input_25[0] => Mux31.IN30
input_25[1] => Mux30.IN30
input_25[2] => Mux29.IN30
input_25[3] => Mux28.IN30
input_25[4] => Mux27.IN30
input_25[5] => Mux26.IN30
input_25[6] => Mux25.IN30
input_25[7] => Mux24.IN30
input_25[8] => Mux23.IN30
input_25[9] => Mux22.IN30
input_25[10] => Mux21.IN30
input_25[11] => Mux20.IN30
input_25[12] => Mux19.IN30
input_25[13] => Mux18.IN30
input_25[14] => Mux17.IN30
input_25[15] => Mux16.IN30
input_25[16] => Mux15.IN30
input_25[17] => Mux14.IN30
input_25[18] => Mux13.IN30
input_25[19] => Mux12.IN30
input_25[20] => Mux11.IN30
input_25[21] => Mux10.IN30
input_25[22] => Mux9.IN30
input_25[23] => Mux8.IN30
input_25[24] => Mux7.IN30
input_25[25] => Mux6.IN30
input_25[26] => Mux5.IN30
input_25[27] => Mux4.IN30
input_25[28] => Mux3.IN30
input_25[29] => Mux2.IN30
input_25[30] => Mux1.IN30
input_25[31] => Mux0.IN30
input_26[0] => Mux31.IN31
input_26[1] => Mux30.IN31
input_26[2] => Mux29.IN31
input_26[3] => Mux28.IN31
input_26[4] => Mux27.IN31
input_26[5] => Mux26.IN31
input_26[6] => Mux25.IN31
input_26[7] => Mux24.IN31
input_26[8] => Mux23.IN31
input_26[9] => Mux22.IN31
input_26[10] => Mux21.IN31
input_26[11] => Mux20.IN31
input_26[12] => Mux19.IN31
input_26[13] => Mux18.IN31
input_26[14] => Mux17.IN31
input_26[15] => Mux16.IN31
input_26[16] => Mux15.IN31
input_26[17] => Mux14.IN31
input_26[18] => Mux13.IN31
input_26[19] => Mux12.IN31
input_26[20] => Mux11.IN31
input_26[21] => Mux10.IN31
input_26[22] => Mux9.IN31
input_26[23] => Mux8.IN31
input_26[24] => Mux7.IN31
input_26[25] => Mux6.IN31
input_26[26] => Mux5.IN31
input_26[27] => Mux4.IN31
input_26[28] => Mux3.IN31
input_26[29] => Mux2.IN31
input_26[30] => Mux1.IN31
input_26[31] => Mux0.IN31
input_27[0] => Mux31.IN32
input_27[1] => Mux30.IN32
input_27[2] => Mux29.IN32
input_27[3] => Mux28.IN32
input_27[4] => Mux27.IN32
input_27[5] => Mux26.IN32
input_27[6] => Mux25.IN32
input_27[7] => Mux24.IN32
input_27[8] => Mux23.IN32
input_27[9] => Mux22.IN32
input_27[10] => Mux21.IN32
input_27[11] => Mux20.IN32
input_27[12] => Mux19.IN32
input_27[13] => Mux18.IN32
input_27[14] => Mux17.IN32
input_27[15] => Mux16.IN32
input_27[16] => Mux15.IN32
input_27[17] => Mux14.IN32
input_27[18] => Mux13.IN32
input_27[19] => Mux12.IN32
input_27[20] => Mux11.IN32
input_27[21] => Mux10.IN32
input_27[22] => Mux9.IN32
input_27[23] => Mux8.IN32
input_27[24] => Mux7.IN32
input_27[25] => Mux6.IN32
input_27[26] => Mux5.IN32
input_27[27] => Mux4.IN32
input_27[28] => Mux3.IN32
input_27[29] => Mux2.IN32
input_27[30] => Mux1.IN32
input_27[31] => Mux0.IN32
input_28[0] => Mux31.IN33
input_28[1] => Mux30.IN33
input_28[2] => Mux29.IN33
input_28[3] => Mux28.IN33
input_28[4] => Mux27.IN33
input_28[5] => Mux26.IN33
input_28[6] => Mux25.IN33
input_28[7] => Mux24.IN33
input_28[8] => Mux23.IN33
input_28[9] => Mux22.IN33
input_28[10] => Mux21.IN33
input_28[11] => Mux20.IN33
input_28[12] => Mux19.IN33
input_28[13] => Mux18.IN33
input_28[14] => Mux17.IN33
input_28[15] => Mux16.IN33
input_28[16] => Mux15.IN33
input_28[17] => Mux14.IN33
input_28[18] => Mux13.IN33
input_28[19] => Mux12.IN33
input_28[20] => Mux11.IN33
input_28[21] => Mux10.IN33
input_28[22] => Mux9.IN33
input_28[23] => Mux8.IN33
input_28[24] => Mux7.IN33
input_28[25] => Mux6.IN33
input_28[26] => Mux5.IN33
input_28[27] => Mux4.IN33
input_28[28] => Mux3.IN33
input_28[29] => Mux2.IN33
input_28[30] => Mux1.IN33
input_28[31] => Mux0.IN33
input_29[0] => Mux31.IN34
input_29[1] => Mux30.IN34
input_29[2] => Mux29.IN34
input_29[3] => Mux28.IN34
input_29[4] => Mux27.IN34
input_29[5] => Mux26.IN34
input_29[6] => Mux25.IN34
input_29[7] => Mux24.IN34
input_29[8] => Mux23.IN34
input_29[9] => Mux22.IN34
input_29[10] => Mux21.IN34
input_29[11] => Mux20.IN34
input_29[12] => Mux19.IN34
input_29[13] => Mux18.IN34
input_29[14] => Mux17.IN34
input_29[15] => Mux16.IN34
input_29[16] => Mux15.IN34
input_29[17] => Mux14.IN34
input_29[18] => Mux13.IN34
input_29[19] => Mux12.IN34
input_29[20] => Mux11.IN34
input_29[21] => Mux10.IN34
input_29[22] => Mux9.IN34
input_29[23] => Mux8.IN34
input_29[24] => Mux7.IN34
input_29[25] => Mux6.IN34
input_29[26] => Mux5.IN34
input_29[27] => Mux4.IN34
input_29[28] => Mux3.IN34
input_29[29] => Mux2.IN34
input_29[30] => Mux1.IN34
input_29[31] => Mux0.IN34
input_30[0] => Mux31.IN35
input_30[1] => Mux30.IN35
input_30[2] => Mux29.IN35
input_30[3] => Mux28.IN35
input_30[4] => Mux27.IN35
input_30[5] => Mux26.IN35
input_30[6] => Mux25.IN35
input_30[7] => Mux24.IN35
input_30[8] => Mux23.IN35
input_30[9] => Mux22.IN35
input_30[10] => Mux21.IN35
input_30[11] => Mux20.IN35
input_30[12] => Mux19.IN35
input_30[13] => Mux18.IN35
input_30[14] => Mux17.IN35
input_30[15] => Mux16.IN35
input_30[16] => Mux15.IN35
input_30[17] => Mux14.IN35
input_30[18] => Mux13.IN35
input_30[19] => Mux12.IN35
input_30[20] => Mux11.IN35
input_30[21] => Mux10.IN35
input_30[22] => Mux9.IN35
input_30[23] => Mux8.IN35
input_30[24] => Mux7.IN35
input_30[25] => Mux6.IN35
input_30[26] => Mux5.IN35
input_30[27] => Mux4.IN35
input_30[28] => Mux3.IN35
input_30[29] => Mux2.IN35
input_30[30] => Mux1.IN35
input_30[31] => Mux0.IN35
input_31[0] => Mux31.IN36
input_31[1] => Mux30.IN36
input_31[2] => Mux29.IN36
input_31[3] => Mux28.IN36
input_31[4] => Mux27.IN36
input_31[5] => Mux26.IN36
input_31[6] => Mux25.IN36
input_31[7] => Mux24.IN36
input_31[8] => Mux23.IN36
input_31[9] => Mux22.IN36
input_31[10] => Mux21.IN36
input_31[11] => Mux20.IN36
input_31[12] => Mux19.IN36
input_31[13] => Mux18.IN36
input_31[14] => Mux17.IN36
input_31[15] => Mux16.IN36
input_31[16] => Mux15.IN36
input_31[17] => Mux14.IN36
input_31[18] => Mux13.IN36
input_31[19] => Mux12.IN36
input_31[20] => Mux11.IN36
input_31[21] => Mux10.IN36
input_31[22] => Mux9.IN36
input_31[23] => Mux8.IN36
input_31[24] => Mux7.IN36
input_31[25] => Mux6.IN36
input_31[26] => Mux5.IN36
input_31[27] => Mux4.IN36
input_31[28] => Mux3.IN36
input_31[29] => Mux2.IN36
input_31[30] => Mux1.IN36
input_31[31] => Mux0.IN36
output_0[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0|mux_32_1:output_2_mux
selection[0] => Mux0.IN4
selection[0] => Mux1.IN4
selection[0] => Mux2.IN4
selection[0] => Mux3.IN4
selection[0] => Mux4.IN4
selection[0] => Mux5.IN4
selection[0] => Mux6.IN4
selection[0] => Mux7.IN4
selection[0] => Mux8.IN4
selection[0] => Mux9.IN4
selection[0] => Mux10.IN4
selection[0] => Mux11.IN4
selection[0] => Mux12.IN4
selection[0] => Mux13.IN4
selection[0] => Mux14.IN4
selection[0] => Mux15.IN4
selection[0] => Mux16.IN4
selection[0] => Mux17.IN4
selection[0] => Mux18.IN4
selection[0] => Mux19.IN4
selection[0] => Mux20.IN4
selection[0] => Mux21.IN4
selection[0] => Mux22.IN4
selection[0] => Mux23.IN4
selection[0] => Mux24.IN4
selection[0] => Mux25.IN4
selection[0] => Mux26.IN4
selection[0] => Mux27.IN4
selection[0] => Mux28.IN4
selection[0] => Mux29.IN4
selection[0] => Mux30.IN4
selection[0] => Mux31.IN4
selection[1] => Mux0.IN3
selection[1] => Mux1.IN3
selection[1] => Mux2.IN3
selection[1] => Mux3.IN3
selection[1] => Mux4.IN3
selection[1] => Mux5.IN3
selection[1] => Mux6.IN3
selection[1] => Mux7.IN3
selection[1] => Mux8.IN3
selection[1] => Mux9.IN3
selection[1] => Mux10.IN3
selection[1] => Mux11.IN3
selection[1] => Mux12.IN3
selection[1] => Mux13.IN3
selection[1] => Mux14.IN3
selection[1] => Mux15.IN3
selection[1] => Mux16.IN3
selection[1] => Mux17.IN3
selection[1] => Mux18.IN3
selection[1] => Mux19.IN3
selection[1] => Mux20.IN3
selection[1] => Mux21.IN3
selection[1] => Mux22.IN3
selection[1] => Mux23.IN3
selection[1] => Mux24.IN3
selection[1] => Mux25.IN3
selection[1] => Mux26.IN3
selection[1] => Mux27.IN3
selection[1] => Mux28.IN3
selection[1] => Mux29.IN3
selection[1] => Mux30.IN3
selection[1] => Mux31.IN3
selection[2] => Mux0.IN2
selection[2] => Mux1.IN2
selection[2] => Mux2.IN2
selection[2] => Mux3.IN2
selection[2] => Mux4.IN2
selection[2] => Mux5.IN2
selection[2] => Mux6.IN2
selection[2] => Mux7.IN2
selection[2] => Mux8.IN2
selection[2] => Mux9.IN2
selection[2] => Mux10.IN2
selection[2] => Mux11.IN2
selection[2] => Mux12.IN2
selection[2] => Mux13.IN2
selection[2] => Mux14.IN2
selection[2] => Mux15.IN2
selection[2] => Mux16.IN2
selection[2] => Mux17.IN2
selection[2] => Mux18.IN2
selection[2] => Mux19.IN2
selection[2] => Mux20.IN2
selection[2] => Mux21.IN2
selection[2] => Mux22.IN2
selection[2] => Mux23.IN2
selection[2] => Mux24.IN2
selection[2] => Mux25.IN2
selection[2] => Mux26.IN2
selection[2] => Mux27.IN2
selection[2] => Mux28.IN2
selection[2] => Mux29.IN2
selection[2] => Mux30.IN2
selection[2] => Mux31.IN2
selection[3] => Mux0.IN1
selection[3] => Mux1.IN1
selection[3] => Mux2.IN1
selection[3] => Mux3.IN1
selection[3] => Mux4.IN1
selection[3] => Mux5.IN1
selection[3] => Mux6.IN1
selection[3] => Mux7.IN1
selection[3] => Mux8.IN1
selection[3] => Mux9.IN1
selection[3] => Mux10.IN1
selection[3] => Mux11.IN1
selection[3] => Mux12.IN1
selection[3] => Mux13.IN1
selection[3] => Mux14.IN1
selection[3] => Mux15.IN1
selection[3] => Mux16.IN1
selection[3] => Mux17.IN1
selection[3] => Mux18.IN1
selection[3] => Mux19.IN1
selection[3] => Mux20.IN1
selection[3] => Mux21.IN1
selection[3] => Mux22.IN1
selection[3] => Mux23.IN1
selection[3] => Mux24.IN1
selection[3] => Mux25.IN1
selection[3] => Mux26.IN1
selection[3] => Mux27.IN1
selection[3] => Mux28.IN1
selection[3] => Mux29.IN1
selection[3] => Mux30.IN1
selection[3] => Mux31.IN1
selection[4] => Mux0.IN0
selection[4] => Mux1.IN0
selection[4] => Mux2.IN0
selection[4] => Mux3.IN0
selection[4] => Mux4.IN0
selection[4] => Mux5.IN0
selection[4] => Mux6.IN0
selection[4] => Mux7.IN0
selection[4] => Mux8.IN0
selection[4] => Mux9.IN0
selection[4] => Mux10.IN0
selection[4] => Mux11.IN0
selection[4] => Mux12.IN0
selection[4] => Mux13.IN0
selection[4] => Mux14.IN0
selection[4] => Mux15.IN0
selection[4] => Mux16.IN0
selection[4] => Mux17.IN0
selection[4] => Mux18.IN0
selection[4] => Mux19.IN0
selection[4] => Mux20.IN0
selection[4] => Mux21.IN0
selection[4] => Mux22.IN0
selection[4] => Mux23.IN0
selection[4] => Mux24.IN0
selection[4] => Mux25.IN0
selection[4] => Mux26.IN0
selection[4] => Mux27.IN0
selection[4] => Mux28.IN0
selection[4] => Mux29.IN0
selection[4] => Mux30.IN0
selection[4] => Mux31.IN0
input_0[0] => Mux31.IN5
input_0[1] => Mux30.IN5
input_0[2] => Mux29.IN5
input_0[3] => Mux28.IN5
input_0[4] => Mux27.IN5
input_0[5] => Mux26.IN5
input_0[6] => Mux25.IN5
input_0[7] => Mux24.IN5
input_0[8] => Mux23.IN5
input_0[9] => Mux22.IN5
input_0[10] => Mux21.IN5
input_0[11] => Mux20.IN5
input_0[12] => Mux19.IN5
input_0[13] => Mux18.IN5
input_0[14] => Mux17.IN5
input_0[15] => Mux16.IN5
input_0[16] => Mux15.IN5
input_0[17] => Mux14.IN5
input_0[18] => Mux13.IN5
input_0[19] => Mux12.IN5
input_0[20] => Mux11.IN5
input_0[21] => Mux10.IN5
input_0[22] => Mux9.IN5
input_0[23] => Mux8.IN5
input_0[24] => Mux7.IN5
input_0[25] => Mux6.IN5
input_0[26] => Mux5.IN5
input_0[27] => Mux4.IN5
input_0[28] => Mux3.IN5
input_0[29] => Mux2.IN5
input_0[30] => Mux1.IN5
input_0[31] => Mux0.IN5
input_1[0] => Mux31.IN6
input_1[1] => Mux30.IN6
input_1[2] => Mux29.IN6
input_1[3] => Mux28.IN6
input_1[4] => Mux27.IN6
input_1[5] => Mux26.IN6
input_1[6] => Mux25.IN6
input_1[7] => Mux24.IN6
input_1[8] => Mux23.IN6
input_1[9] => Mux22.IN6
input_1[10] => Mux21.IN6
input_1[11] => Mux20.IN6
input_1[12] => Mux19.IN6
input_1[13] => Mux18.IN6
input_1[14] => Mux17.IN6
input_1[15] => Mux16.IN6
input_1[16] => Mux15.IN6
input_1[17] => Mux14.IN6
input_1[18] => Mux13.IN6
input_1[19] => Mux12.IN6
input_1[20] => Mux11.IN6
input_1[21] => Mux10.IN6
input_1[22] => Mux9.IN6
input_1[23] => Mux8.IN6
input_1[24] => Mux7.IN6
input_1[25] => Mux6.IN6
input_1[26] => Mux5.IN6
input_1[27] => Mux4.IN6
input_1[28] => Mux3.IN6
input_1[29] => Mux2.IN6
input_1[30] => Mux1.IN6
input_1[31] => Mux0.IN6
input_2[0] => Mux31.IN7
input_2[1] => Mux30.IN7
input_2[2] => Mux29.IN7
input_2[3] => Mux28.IN7
input_2[4] => Mux27.IN7
input_2[5] => Mux26.IN7
input_2[6] => Mux25.IN7
input_2[7] => Mux24.IN7
input_2[8] => Mux23.IN7
input_2[9] => Mux22.IN7
input_2[10] => Mux21.IN7
input_2[11] => Mux20.IN7
input_2[12] => Mux19.IN7
input_2[13] => Mux18.IN7
input_2[14] => Mux17.IN7
input_2[15] => Mux16.IN7
input_2[16] => Mux15.IN7
input_2[17] => Mux14.IN7
input_2[18] => Mux13.IN7
input_2[19] => Mux12.IN7
input_2[20] => Mux11.IN7
input_2[21] => Mux10.IN7
input_2[22] => Mux9.IN7
input_2[23] => Mux8.IN7
input_2[24] => Mux7.IN7
input_2[25] => Mux6.IN7
input_2[26] => Mux5.IN7
input_2[27] => Mux4.IN7
input_2[28] => Mux3.IN7
input_2[29] => Mux2.IN7
input_2[30] => Mux1.IN7
input_2[31] => Mux0.IN7
input_3[0] => Mux31.IN8
input_3[1] => Mux30.IN8
input_3[2] => Mux29.IN8
input_3[3] => Mux28.IN8
input_3[4] => Mux27.IN8
input_3[5] => Mux26.IN8
input_3[6] => Mux25.IN8
input_3[7] => Mux24.IN8
input_3[8] => Mux23.IN8
input_3[9] => Mux22.IN8
input_3[10] => Mux21.IN8
input_3[11] => Mux20.IN8
input_3[12] => Mux19.IN8
input_3[13] => Mux18.IN8
input_3[14] => Mux17.IN8
input_3[15] => Mux16.IN8
input_3[16] => Mux15.IN8
input_3[17] => Mux14.IN8
input_3[18] => Mux13.IN8
input_3[19] => Mux12.IN8
input_3[20] => Mux11.IN8
input_3[21] => Mux10.IN8
input_3[22] => Mux9.IN8
input_3[23] => Mux8.IN8
input_3[24] => Mux7.IN8
input_3[25] => Mux6.IN8
input_3[26] => Mux5.IN8
input_3[27] => Mux4.IN8
input_3[28] => Mux3.IN8
input_3[29] => Mux2.IN8
input_3[30] => Mux1.IN8
input_3[31] => Mux0.IN8
input_4[0] => Mux31.IN9
input_4[1] => Mux30.IN9
input_4[2] => Mux29.IN9
input_4[3] => Mux28.IN9
input_4[4] => Mux27.IN9
input_4[5] => Mux26.IN9
input_4[6] => Mux25.IN9
input_4[7] => Mux24.IN9
input_4[8] => Mux23.IN9
input_4[9] => Mux22.IN9
input_4[10] => Mux21.IN9
input_4[11] => Mux20.IN9
input_4[12] => Mux19.IN9
input_4[13] => Mux18.IN9
input_4[14] => Mux17.IN9
input_4[15] => Mux16.IN9
input_4[16] => Mux15.IN9
input_4[17] => Mux14.IN9
input_4[18] => Mux13.IN9
input_4[19] => Mux12.IN9
input_4[20] => Mux11.IN9
input_4[21] => Mux10.IN9
input_4[22] => Mux9.IN9
input_4[23] => Mux8.IN9
input_4[24] => Mux7.IN9
input_4[25] => Mux6.IN9
input_4[26] => Mux5.IN9
input_4[27] => Mux4.IN9
input_4[28] => Mux3.IN9
input_4[29] => Mux2.IN9
input_4[30] => Mux1.IN9
input_4[31] => Mux0.IN9
input_5[0] => Mux31.IN10
input_5[1] => Mux30.IN10
input_5[2] => Mux29.IN10
input_5[3] => Mux28.IN10
input_5[4] => Mux27.IN10
input_5[5] => Mux26.IN10
input_5[6] => Mux25.IN10
input_5[7] => Mux24.IN10
input_5[8] => Mux23.IN10
input_5[9] => Mux22.IN10
input_5[10] => Mux21.IN10
input_5[11] => Mux20.IN10
input_5[12] => Mux19.IN10
input_5[13] => Mux18.IN10
input_5[14] => Mux17.IN10
input_5[15] => Mux16.IN10
input_5[16] => Mux15.IN10
input_5[17] => Mux14.IN10
input_5[18] => Mux13.IN10
input_5[19] => Mux12.IN10
input_5[20] => Mux11.IN10
input_5[21] => Mux10.IN10
input_5[22] => Mux9.IN10
input_5[23] => Mux8.IN10
input_5[24] => Mux7.IN10
input_5[25] => Mux6.IN10
input_5[26] => Mux5.IN10
input_5[27] => Mux4.IN10
input_5[28] => Mux3.IN10
input_5[29] => Mux2.IN10
input_5[30] => Mux1.IN10
input_5[31] => Mux0.IN10
input_6[0] => Mux31.IN11
input_6[1] => Mux30.IN11
input_6[2] => Mux29.IN11
input_6[3] => Mux28.IN11
input_6[4] => Mux27.IN11
input_6[5] => Mux26.IN11
input_6[6] => Mux25.IN11
input_6[7] => Mux24.IN11
input_6[8] => Mux23.IN11
input_6[9] => Mux22.IN11
input_6[10] => Mux21.IN11
input_6[11] => Mux20.IN11
input_6[12] => Mux19.IN11
input_6[13] => Mux18.IN11
input_6[14] => Mux17.IN11
input_6[15] => Mux16.IN11
input_6[16] => Mux15.IN11
input_6[17] => Mux14.IN11
input_6[18] => Mux13.IN11
input_6[19] => Mux12.IN11
input_6[20] => Mux11.IN11
input_6[21] => Mux10.IN11
input_6[22] => Mux9.IN11
input_6[23] => Mux8.IN11
input_6[24] => Mux7.IN11
input_6[25] => Mux6.IN11
input_6[26] => Mux5.IN11
input_6[27] => Mux4.IN11
input_6[28] => Mux3.IN11
input_6[29] => Mux2.IN11
input_6[30] => Mux1.IN11
input_6[31] => Mux0.IN11
input_7[0] => Mux31.IN12
input_7[1] => Mux30.IN12
input_7[2] => Mux29.IN12
input_7[3] => Mux28.IN12
input_7[4] => Mux27.IN12
input_7[5] => Mux26.IN12
input_7[6] => Mux25.IN12
input_7[7] => Mux24.IN12
input_7[8] => Mux23.IN12
input_7[9] => Mux22.IN12
input_7[10] => Mux21.IN12
input_7[11] => Mux20.IN12
input_7[12] => Mux19.IN12
input_7[13] => Mux18.IN12
input_7[14] => Mux17.IN12
input_7[15] => Mux16.IN12
input_7[16] => Mux15.IN12
input_7[17] => Mux14.IN12
input_7[18] => Mux13.IN12
input_7[19] => Mux12.IN12
input_7[20] => Mux11.IN12
input_7[21] => Mux10.IN12
input_7[22] => Mux9.IN12
input_7[23] => Mux8.IN12
input_7[24] => Mux7.IN12
input_7[25] => Mux6.IN12
input_7[26] => Mux5.IN12
input_7[27] => Mux4.IN12
input_7[28] => Mux3.IN12
input_7[29] => Mux2.IN12
input_7[30] => Mux1.IN12
input_7[31] => Mux0.IN12
input_8[0] => Mux31.IN13
input_8[1] => Mux30.IN13
input_8[2] => Mux29.IN13
input_8[3] => Mux28.IN13
input_8[4] => Mux27.IN13
input_8[5] => Mux26.IN13
input_8[6] => Mux25.IN13
input_8[7] => Mux24.IN13
input_8[8] => Mux23.IN13
input_8[9] => Mux22.IN13
input_8[10] => Mux21.IN13
input_8[11] => Mux20.IN13
input_8[12] => Mux19.IN13
input_8[13] => Mux18.IN13
input_8[14] => Mux17.IN13
input_8[15] => Mux16.IN13
input_8[16] => Mux15.IN13
input_8[17] => Mux14.IN13
input_8[18] => Mux13.IN13
input_8[19] => Mux12.IN13
input_8[20] => Mux11.IN13
input_8[21] => Mux10.IN13
input_8[22] => Mux9.IN13
input_8[23] => Mux8.IN13
input_8[24] => Mux7.IN13
input_8[25] => Mux6.IN13
input_8[26] => Mux5.IN13
input_8[27] => Mux4.IN13
input_8[28] => Mux3.IN13
input_8[29] => Mux2.IN13
input_8[30] => Mux1.IN13
input_8[31] => Mux0.IN13
input_9[0] => Mux31.IN14
input_9[1] => Mux30.IN14
input_9[2] => Mux29.IN14
input_9[3] => Mux28.IN14
input_9[4] => Mux27.IN14
input_9[5] => Mux26.IN14
input_9[6] => Mux25.IN14
input_9[7] => Mux24.IN14
input_9[8] => Mux23.IN14
input_9[9] => Mux22.IN14
input_9[10] => Mux21.IN14
input_9[11] => Mux20.IN14
input_9[12] => Mux19.IN14
input_9[13] => Mux18.IN14
input_9[14] => Mux17.IN14
input_9[15] => Mux16.IN14
input_9[16] => Mux15.IN14
input_9[17] => Mux14.IN14
input_9[18] => Mux13.IN14
input_9[19] => Mux12.IN14
input_9[20] => Mux11.IN14
input_9[21] => Mux10.IN14
input_9[22] => Mux9.IN14
input_9[23] => Mux8.IN14
input_9[24] => Mux7.IN14
input_9[25] => Mux6.IN14
input_9[26] => Mux5.IN14
input_9[27] => Mux4.IN14
input_9[28] => Mux3.IN14
input_9[29] => Mux2.IN14
input_9[30] => Mux1.IN14
input_9[31] => Mux0.IN14
input_10[0] => Mux31.IN15
input_10[1] => Mux30.IN15
input_10[2] => Mux29.IN15
input_10[3] => Mux28.IN15
input_10[4] => Mux27.IN15
input_10[5] => Mux26.IN15
input_10[6] => Mux25.IN15
input_10[7] => Mux24.IN15
input_10[8] => Mux23.IN15
input_10[9] => Mux22.IN15
input_10[10] => Mux21.IN15
input_10[11] => Mux20.IN15
input_10[12] => Mux19.IN15
input_10[13] => Mux18.IN15
input_10[14] => Mux17.IN15
input_10[15] => Mux16.IN15
input_10[16] => Mux15.IN15
input_10[17] => Mux14.IN15
input_10[18] => Mux13.IN15
input_10[19] => Mux12.IN15
input_10[20] => Mux11.IN15
input_10[21] => Mux10.IN15
input_10[22] => Mux9.IN15
input_10[23] => Mux8.IN15
input_10[24] => Mux7.IN15
input_10[25] => Mux6.IN15
input_10[26] => Mux5.IN15
input_10[27] => Mux4.IN15
input_10[28] => Mux3.IN15
input_10[29] => Mux2.IN15
input_10[30] => Mux1.IN15
input_10[31] => Mux0.IN15
input_11[0] => Mux31.IN16
input_11[1] => Mux30.IN16
input_11[2] => Mux29.IN16
input_11[3] => Mux28.IN16
input_11[4] => Mux27.IN16
input_11[5] => Mux26.IN16
input_11[6] => Mux25.IN16
input_11[7] => Mux24.IN16
input_11[8] => Mux23.IN16
input_11[9] => Mux22.IN16
input_11[10] => Mux21.IN16
input_11[11] => Mux20.IN16
input_11[12] => Mux19.IN16
input_11[13] => Mux18.IN16
input_11[14] => Mux17.IN16
input_11[15] => Mux16.IN16
input_11[16] => Mux15.IN16
input_11[17] => Mux14.IN16
input_11[18] => Mux13.IN16
input_11[19] => Mux12.IN16
input_11[20] => Mux11.IN16
input_11[21] => Mux10.IN16
input_11[22] => Mux9.IN16
input_11[23] => Mux8.IN16
input_11[24] => Mux7.IN16
input_11[25] => Mux6.IN16
input_11[26] => Mux5.IN16
input_11[27] => Mux4.IN16
input_11[28] => Mux3.IN16
input_11[29] => Mux2.IN16
input_11[30] => Mux1.IN16
input_11[31] => Mux0.IN16
input_12[0] => Mux31.IN17
input_12[1] => Mux30.IN17
input_12[2] => Mux29.IN17
input_12[3] => Mux28.IN17
input_12[4] => Mux27.IN17
input_12[5] => Mux26.IN17
input_12[6] => Mux25.IN17
input_12[7] => Mux24.IN17
input_12[8] => Mux23.IN17
input_12[9] => Mux22.IN17
input_12[10] => Mux21.IN17
input_12[11] => Mux20.IN17
input_12[12] => Mux19.IN17
input_12[13] => Mux18.IN17
input_12[14] => Mux17.IN17
input_12[15] => Mux16.IN17
input_12[16] => Mux15.IN17
input_12[17] => Mux14.IN17
input_12[18] => Mux13.IN17
input_12[19] => Mux12.IN17
input_12[20] => Mux11.IN17
input_12[21] => Mux10.IN17
input_12[22] => Mux9.IN17
input_12[23] => Mux8.IN17
input_12[24] => Mux7.IN17
input_12[25] => Mux6.IN17
input_12[26] => Mux5.IN17
input_12[27] => Mux4.IN17
input_12[28] => Mux3.IN17
input_12[29] => Mux2.IN17
input_12[30] => Mux1.IN17
input_12[31] => Mux0.IN17
input_13[0] => Mux31.IN18
input_13[1] => Mux30.IN18
input_13[2] => Mux29.IN18
input_13[3] => Mux28.IN18
input_13[4] => Mux27.IN18
input_13[5] => Mux26.IN18
input_13[6] => Mux25.IN18
input_13[7] => Mux24.IN18
input_13[8] => Mux23.IN18
input_13[9] => Mux22.IN18
input_13[10] => Mux21.IN18
input_13[11] => Mux20.IN18
input_13[12] => Mux19.IN18
input_13[13] => Mux18.IN18
input_13[14] => Mux17.IN18
input_13[15] => Mux16.IN18
input_13[16] => Mux15.IN18
input_13[17] => Mux14.IN18
input_13[18] => Mux13.IN18
input_13[19] => Mux12.IN18
input_13[20] => Mux11.IN18
input_13[21] => Mux10.IN18
input_13[22] => Mux9.IN18
input_13[23] => Mux8.IN18
input_13[24] => Mux7.IN18
input_13[25] => Mux6.IN18
input_13[26] => Mux5.IN18
input_13[27] => Mux4.IN18
input_13[28] => Mux3.IN18
input_13[29] => Mux2.IN18
input_13[30] => Mux1.IN18
input_13[31] => Mux0.IN18
input_14[0] => Mux31.IN19
input_14[1] => Mux30.IN19
input_14[2] => Mux29.IN19
input_14[3] => Mux28.IN19
input_14[4] => Mux27.IN19
input_14[5] => Mux26.IN19
input_14[6] => Mux25.IN19
input_14[7] => Mux24.IN19
input_14[8] => Mux23.IN19
input_14[9] => Mux22.IN19
input_14[10] => Mux21.IN19
input_14[11] => Mux20.IN19
input_14[12] => Mux19.IN19
input_14[13] => Mux18.IN19
input_14[14] => Mux17.IN19
input_14[15] => Mux16.IN19
input_14[16] => Mux15.IN19
input_14[17] => Mux14.IN19
input_14[18] => Mux13.IN19
input_14[19] => Mux12.IN19
input_14[20] => Mux11.IN19
input_14[21] => Mux10.IN19
input_14[22] => Mux9.IN19
input_14[23] => Mux8.IN19
input_14[24] => Mux7.IN19
input_14[25] => Mux6.IN19
input_14[26] => Mux5.IN19
input_14[27] => Mux4.IN19
input_14[28] => Mux3.IN19
input_14[29] => Mux2.IN19
input_14[30] => Mux1.IN19
input_14[31] => Mux0.IN19
input_15[0] => Mux31.IN20
input_15[1] => Mux30.IN20
input_15[2] => Mux29.IN20
input_15[3] => Mux28.IN20
input_15[4] => Mux27.IN20
input_15[5] => Mux26.IN20
input_15[6] => Mux25.IN20
input_15[7] => Mux24.IN20
input_15[8] => Mux23.IN20
input_15[9] => Mux22.IN20
input_15[10] => Mux21.IN20
input_15[11] => Mux20.IN20
input_15[12] => Mux19.IN20
input_15[13] => Mux18.IN20
input_15[14] => Mux17.IN20
input_15[15] => Mux16.IN20
input_15[16] => Mux15.IN20
input_15[17] => Mux14.IN20
input_15[18] => Mux13.IN20
input_15[19] => Mux12.IN20
input_15[20] => Mux11.IN20
input_15[21] => Mux10.IN20
input_15[22] => Mux9.IN20
input_15[23] => Mux8.IN20
input_15[24] => Mux7.IN20
input_15[25] => Mux6.IN20
input_15[26] => Mux5.IN20
input_15[27] => Mux4.IN20
input_15[28] => Mux3.IN20
input_15[29] => Mux2.IN20
input_15[30] => Mux1.IN20
input_15[31] => Mux0.IN20
input_16[0] => Mux31.IN21
input_16[1] => Mux30.IN21
input_16[2] => Mux29.IN21
input_16[3] => Mux28.IN21
input_16[4] => Mux27.IN21
input_16[5] => Mux26.IN21
input_16[6] => Mux25.IN21
input_16[7] => Mux24.IN21
input_16[8] => Mux23.IN21
input_16[9] => Mux22.IN21
input_16[10] => Mux21.IN21
input_16[11] => Mux20.IN21
input_16[12] => Mux19.IN21
input_16[13] => Mux18.IN21
input_16[14] => Mux17.IN21
input_16[15] => Mux16.IN21
input_16[16] => Mux15.IN21
input_16[17] => Mux14.IN21
input_16[18] => Mux13.IN21
input_16[19] => Mux12.IN21
input_16[20] => Mux11.IN21
input_16[21] => Mux10.IN21
input_16[22] => Mux9.IN21
input_16[23] => Mux8.IN21
input_16[24] => Mux7.IN21
input_16[25] => Mux6.IN21
input_16[26] => Mux5.IN21
input_16[27] => Mux4.IN21
input_16[28] => Mux3.IN21
input_16[29] => Mux2.IN21
input_16[30] => Mux1.IN21
input_16[31] => Mux0.IN21
input_17[0] => Mux31.IN22
input_17[1] => Mux30.IN22
input_17[2] => Mux29.IN22
input_17[3] => Mux28.IN22
input_17[4] => Mux27.IN22
input_17[5] => Mux26.IN22
input_17[6] => Mux25.IN22
input_17[7] => Mux24.IN22
input_17[8] => Mux23.IN22
input_17[9] => Mux22.IN22
input_17[10] => Mux21.IN22
input_17[11] => Mux20.IN22
input_17[12] => Mux19.IN22
input_17[13] => Mux18.IN22
input_17[14] => Mux17.IN22
input_17[15] => Mux16.IN22
input_17[16] => Mux15.IN22
input_17[17] => Mux14.IN22
input_17[18] => Mux13.IN22
input_17[19] => Mux12.IN22
input_17[20] => Mux11.IN22
input_17[21] => Mux10.IN22
input_17[22] => Mux9.IN22
input_17[23] => Mux8.IN22
input_17[24] => Mux7.IN22
input_17[25] => Mux6.IN22
input_17[26] => Mux5.IN22
input_17[27] => Mux4.IN22
input_17[28] => Mux3.IN22
input_17[29] => Mux2.IN22
input_17[30] => Mux1.IN22
input_17[31] => Mux0.IN22
input_18[0] => Mux31.IN23
input_18[1] => Mux30.IN23
input_18[2] => Mux29.IN23
input_18[3] => Mux28.IN23
input_18[4] => Mux27.IN23
input_18[5] => Mux26.IN23
input_18[6] => Mux25.IN23
input_18[7] => Mux24.IN23
input_18[8] => Mux23.IN23
input_18[9] => Mux22.IN23
input_18[10] => Mux21.IN23
input_18[11] => Mux20.IN23
input_18[12] => Mux19.IN23
input_18[13] => Mux18.IN23
input_18[14] => Mux17.IN23
input_18[15] => Mux16.IN23
input_18[16] => Mux15.IN23
input_18[17] => Mux14.IN23
input_18[18] => Mux13.IN23
input_18[19] => Mux12.IN23
input_18[20] => Mux11.IN23
input_18[21] => Mux10.IN23
input_18[22] => Mux9.IN23
input_18[23] => Mux8.IN23
input_18[24] => Mux7.IN23
input_18[25] => Mux6.IN23
input_18[26] => Mux5.IN23
input_18[27] => Mux4.IN23
input_18[28] => Mux3.IN23
input_18[29] => Mux2.IN23
input_18[30] => Mux1.IN23
input_18[31] => Mux0.IN23
input_19[0] => Mux31.IN24
input_19[1] => Mux30.IN24
input_19[2] => Mux29.IN24
input_19[3] => Mux28.IN24
input_19[4] => Mux27.IN24
input_19[5] => Mux26.IN24
input_19[6] => Mux25.IN24
input_19[7] => Mux24.IN24
input_19[8] => Mux23.IN24
input_19[9] => Mux22.IN24
input_19[10] => Mux21.IN24
input_19[11] => Mux20.IN24
input_19[12] => Mux19.IN24
input_19[13] => Mux18.IN24
input_19[14] => Mux17.IN24
input_19[15] => Mux16.IN24
input_19[16] => Mux15.IN24
input_19[17] => Mux14.IN24
input_19[18] => Mux13.IN24
input_19[19] => Mux12.IN24
input_19[20] => Mux11.IN24
input_19[21] => Mux10.IN24
input_19[22] => Mux9.IN24
input_19[23] => Mux8.IN24
input_19[24] => Mux7.IN24
input_19[25] => Mux6.IN24
input_19[26] => Mux5.IN24
input_19[27] => Mux4.IN24
input_19[28] => Mux3.IN24
input_19[29] => Mux2.IN24
input_19[30] => Mux1.IN24
input_19[31] => Mux0.IN24
input_20[0] => Mux31.IN25
input_20[1] => Mux30.IN25
input_20[2] => Mux29.IN25
input_20[3] => Mux28.IN25
input_20[4] => Mux27.IN25
input_20[5] => Mux26.IN25
input_20[6] => Mux25.IN25
input_20[7] => Mux24.IN25
input_20[8] => Mux23.IN25
input_20[9] => Mux22.IN25
input_20[10] => Mux21.IN25
input_20[11] => Mux20.IN25
input_20[12] => Mux19.IN25
input_20[13] => Mux18.IN25
input_20[14] => Mux17.IN25
input_20[15] => Mux16.IN25
input_20[16] => Mux15.IN25
input_20[17] => Mux14.IN25
input_20[18] => Mux13.IN25
input_20[19] => Mux12.IN25
input_20[20] => Mux11.IN25
input_20[21] => Mux10.IN25
input_20[22] => Mux9.IN25
input_20[23] => Mux8.IN25
input_20[24] => Mux7.IN25
input_20[25] => Mux6.IN25
input_20[26] => Mux5.IN25
input_20[27] => Mux4.IN25
input_20[28] => Mux3.IN25
input_20[29] => Mux2.IN25
input_20[30] => Mux1.IN25
input_20[31] => Mux0.IN25
input_21[0] => Mux31.IN26
input_21[1] => Mux30.IN26
input_21[2] => Mux29.IN26
input_21[3] => Mux28.IN26
input_21[4] => Mux27.IN26
input_21[5] => Mux26.IN26
input_21[6] => Mux25.IN26
input_21[7] => Mux24.IN26
input_21[8] => Mux23.IN26
input_21[9] => Mux22.IN26
input_21[10] => Mux21.IN26
input_21[11] => Mux20.IN26
input_21[12] => Mux19.IN26
input_21[13] => Mux18.IN26
input_21[14] => Mux17.IN26
input_21[15] => Mux16.IN26
input_21[16] => Mux15.IN26
input_21[17] => Mux14.IN26
input_21[18] => Mux13.IN26
input_21[19] => Mux12.IN26
input_21[20] => Mux11.IN26
input_21[21] => Mux10.IN26
input_21[22] => Mux9.IN26
input_21[23] => Mux8.IN26
input_21[24] => Mux7.IN26
input_21[25] => Mux6.IN26
input_21[26] => Mux5.IN26
input_21[27] => Mux4.IN26
input_21[28] => Mux3.IN26
input_21[29] => Mux2.IN26
input_21[30] => Mux1.IN26
input_21[31] => Mux0.IN26
input_22[0] => Mux31.IN27
input_22[1] => Mux30.IN27
input_22[2] => Mux29.IN27
input_22[3] => Mux28.IN27
input_22[4] => Mux27.IN27
input_22[5] => Mux26.IN27
input_22[6] => Mux25.IN27
input_22[7] => Mux24.IN27
input_22[8] => Mux23.IN27
input_22[9] => Mux22.IN27
input_22[10] => Mux21.IN27
input_22[11] => Mux20.IN27
input_22[12] => Mux19.IN27
input_22[13] => Mux18.IN27
input_22[14] => Mux17.IN27
input_22[15] => Mux16.IN27
input_22[16] => Mux15.IN27
input_22[17] => Mux14.IN27
input_22[18] => Mux13.IN27
input_22[19] => Mux12.IN27
input_22[20] => Mux11.IN27
input_22[21] => Mux10.IN27
input_22[22] => Mux9.IN27
input_22[23] => Mux8.IN27
input_22[24] => Mux7.IN27
input_22[25] => Mux6.IN27
input_22[26] => Mux5.IN27
input_22[27] => Mux4.IN27
input_22[28] => Mux3.IN27
input_22[29] => Mux2.IN27
input_22[30] => Mux1.IN27
input_22[31] => Mux0.IN27
input_23[0] => Mux31.IN28
input_23[1] => Mux30.IN28
input_23[2] => Mux29.IN28
input_23[3] => Mux28.IN28
input_23[4] => Mux27.IN28
input_23[5] => Mux26.IN28
input_23[6] => Mux25.IN28
input_23[7] => Mux24.IN28
input_23[8] => Mux23.IN28
input_23[9] => Mux22.IN28
input_23[10] => Mux21.IN28
input_23[11] => Mux20.IN28
input_23[12] => Mux19.IN28
input_23[13] => Mux18.IN28
input_23[14] => Mux17.IN28
input_23[15] => Mux16.IN28
input_23[16] => Mux15.IN28
input_23[17] => Mux14.IN28
input_23[18] => Mux13.IN28
input_23[19] => Mux12.IN28
input_23[20] => Mux11.IN28
input_23[21] => Mux10.IN28
input_23[22] => Mux9.IN28
input_23[23] => Mux8.IN28
input_23[24] => Mux7.IN28
input_23[25] => Mux6.IN28
input_23[26] => Mux5.IN28
input_23[27] => Mux4.IN28
input_23[28] => Mux3.IN28
input_23[29] => Mux2.IN28
input_23[30] => Mux1.IN28
input_23[31] => Mux0.IN28
input_24[0] => Mux31.IN29
input_24[1] => Mux30.IN29
input_24[2] => Mux29.IN29
input_24[3] => Mux28.IN29
input_24[4] => Mux27.IN29
input_24[5] => Mux26.IN29
input_24[6] => Mux25.IN29
input_24[7] => Mux24.IN29
input_24[8] => Mux23.IN29
input_24[9] => Mux22.IN29
input_24[10] => Mux21.IN29
input_24[11] => Mux20.IN29
input_24[12] => Mux19.IN29
input_24[13] => Mux18.IN29
input_24[14] => Mux17.IN29
input_24[15] => Mux16.IN29
input_24[16] => Mux15.IN29
input_24[17] => Mux14.IN29
input_24[18] => Mux13.IN29
input_24[19] => Mux12.IN29
input_24[20] => Mux11.IN29
input_24[21] => Mux10.IN29
input_24[22] => Mux9.IN29
input_24[23] => Mux8.IN29
input_24[24] => Mux7.IN29
input_24[25] => Mux6.IN29
input_24[26] => Mux5.IN29
input_24[27] => Mux4.IN29
input_24[28] => Mux3.IN29
input_24[29] => Mux2.IN29
input_24[30] => Mux1.IN29
input_24[31] => Mux0.IN29
input_25[0] => Mux31.IN30
input_25[1] => Mux30.IN30
input_25[2] => Mux29.IN30
input_25[3] => Mux28.IN30
input_25[4] => Mux27.IN30
input_25[5] => Mux26.IN30
input_25[6] => Mux25.IN30
input_25[7] => Mux24.IN30
input_25[8] => Mux23.IN30
input_25[9] => Mux22.IN30
input_25[10] => Mux21.IN30
input_25[11] => Mux20.IN30
input_25[12] => Mux19.IN30
input_25[13] => Mux18.IN30
input_25[14] => Mux17.IN30
input_25[15] => Mux16.IN30
input_25[16] => Mux15.IN30
input_25[17] => Mux14.IN30
input_25[18] => Mux13.IN30
input_25[19] => Mux12.IN30
input_25[20] => Mux11.IN30
input_25[21] => Mux10.IN30
input_25[22] => Mux9.IN30
input_25[23] => Mux8.IN30
input_25[24] => Mux7.IN30
input_25[25] => Mux6.IN30
input_25[26] => Mux5.IN30
input_25[27] => Mux4.IN30
input_25[28] => Mux3.IN30
input_25[29] => Mux2.IN30
input_25[30] => Mux1.IN30
input_25[31] => Mux0.IN30
input_26[0] => Mux31.IN31
input_26[1] => Mux30.IN31
input_26[2] => Mux29.IN31
input_26[3] => Mux28.IN31
input_26[4] => Mux27.IN31
input_26[5] => Mux26.IN31
input_26[6] => Mux25.IN31
input_26[7] => Mux24.IN31
input_26[8] => Mux23.IN31
input_26[9] => Mux22.IN31
input_26[10] => Mux21.IN31
input_26[11] => Mux20.IN31
input_26[12] => Mux19.IN31
input_26[13] => Mux18.IN31
input_26[14] => Mux17.IN31
input_26[15] => Mux16.IN31
input_26[16] => Mux15.IN31
input_26[17] => Mux14.IN31
input_26[18] => Mux13.IN31
input_26[19] => Mux12.IN31
input_26[20] => Mux11.IN31
input_26[21] => Mux10.IN31
input_26[22] => Mux9.IN31
input_26[23] => Mux8.IN31
input_26[24] => Mux7.IN31
input_26[25] => Mux6.IN31
input_26[26] => Mux5.IN31
input_26[27] => Mux4.IN31
input_26[28] => Mux3.IN31
input_26[29] => Mux2.IN31
input_26[30] => Mux1.IN31
input_26[31] => Mux0.IN31
input_27[0] => Mux31.IN32
input_27[1] => Mux30.IN32
input_27[2] => Mux29.IN32
input_27[3] => Mux28.IN32
input_27[4] => Mux27.IN32
input_27[5] => Mux26.IN32
input_27[6] => Mux25.IN32
input_27[7] => Mux24.IN32
input_27[8] => Mux23.IN32
input_27[9] => Mux22.IN32
input_27[10] => Mux21.IN32
input_27[11] => Mux20.IN32
input_27[12] => Mux19.IN32
input_27[13] => Mux18.IN32
input_27[14] => Mux17.IN32
input_27[15] => Mux16.IN32
input_27[16] => Mux15.IN32
input_27[17] => Mux14.IN32
input_27[18] => Mux13.IN32
input_27[19] => Mux12.IN32
input_27[20] => Mux11.IN32
input_27[21] => Mux10.IN32
input_27[22] => Mux9.IN32
input_27[23] => Mux8.IN32
input_27[24] => Mux7.IN32
input_27[25] => Mux6.IN32
input_27[26] => Mux5.IN32
input_27[27] => Mux4.IN32
input_27[28] => Mux3.IN32
input_27[29] => Mux2.IN32
input_27[30] => Mux1.IN32
input_27[31] => Mux0.IN32
input_28[0] => Mux31.IN33
input_28[1] => Mux30.IN33
input_28[2] => Mux29.IN33
input_28[3] => Mux28.IN33
input_28[4] => Mux27.IN33
input_28[5] => Mux26.IN33
input_28[6] => Mux25.IN33
input_28[7] => Mux24.IN33
input_28[8] => Mux23.IN33
input_28[9] => Mux22.IN33
input_28[10] => Mux21.IN33
input_28[11] => Mux20.IN33
input_28[12] => Mux19.IN33
input_28[13] => Mux18.IN33
input_28[14] => Mux17.IN33
input_28[15] => Mux16.IN33
input_28[16] => Mux15.IN33
input_28[17] => Mux14.IN33
input_28[18] => Mux13.IN33
input_28[19] => Mux12.IN33
input_28[20] => Mux11.IN33
input_28[21] => Mux10.IN33
input_28[22] => Mux9.IN33
input_28[23] => Mux8.IN33
input_28[24] => Mux7.IN33
input_28[25] => Mux6.IN33
input_28[26] => Mux5.IN33
input_28[27] => Mux4.IN33
input_28[28] => Mux3.IN33
input_28[29] => Mux2.IN33
input_28[30] => Mux1.IN33
input_28[31] => Mux0.IN33
input_29[0] => Mux31.IN34
input_29[1] => Mux30.IN34
input_29[2] => Mux29.IN34
input_29[3] => Mux28.IN34
input_29[4] => Mux27.IN34
input_29[5] => Mux26.IN34
input_29[6] => Mux25.IN34
input_29[7] => Mux24.IN34
input_29[8] => Mux23.IN34
input_29[9] => Mux22.IN34
input_29[10] => Mux21.IN34
input_29[11] => Mux20.IN34
input_29[12] => Mux19.IN34
input_29[13] => Mux18.IN34
input_29[14] => Mux17.IN34
input_29[15] => Mux16.IN34
input_29[16] => Mux15.IN34
input_29[17] => Mux14.IN34
input_29[18] => Mux13.IN34
input_29[19] => Mux12.IN34
input_29[20] => Mux11.IN34
input_29[21] => Mux10.IN34
input_29[22] => Mux9.IN34
input_29[23] => Mux8.IN34
input_29[24] => Mux7.IN34
input_29[25] => Mux6.IN34
input_29[26] => Mux5.IN34
input_29[27] => Mux4.IN34
input_29[28] => Mux3.IN34
input_29[29] => Mux2.IN34
input_29[30] => Mux1.IN34
input_29[31] => Mux0.IN34
input_30[0] => Mux31.IN35
input_30[1] => Mux30.IN35
input_30[2] => Mux29.IN35
input_30[3] => Mux28.IN35
input_30[4] => Mux27.IN35
input_30[5] => Mux26.IN35
input_30[6] => Mux25.IN35
input_30[7] => Mux24.IN35
input_30[8] => Mux23.IN35
input_30[9] => Mux22.IN35
input_30[10] => Mux21.IN35
input_30[11] => Mux20.IN35
input_30[12] => Mux19.IN35
input_30[13] => Mux18.IN35
input_30[14] => Mux17.IN35
input_30[15] => Mux16.IN35
input_30[16] => Mux15.IN35
input_30[17] => Mux14.IN35
input_30[18] => Mux13.IN35
input_30[19] => Mux12.IN35
input_30[20] => Mux11.IN35
input_30[21] => Mux10.IN35
input_30[22] => Mux9.IN35
input_30[23] => Mux8.IN35
input_30[24] => Mux7.IN35
input_30[25] => Mux6.IN35
input_30[26] => Mux5.IN35
input_30[27] => Mux4.IN35
input_30[28] => Mux3.IN35
input_30[29] => Mux2.IN35
input_30[30] => Mux1.IN35
input_30[31] => Mux0.IN35
input_31[0] => Mux31.IN36
input_31[1] => Mux30.IN36
input_31[2] => Mux29.IN36
input_31[3] => Mux28.IN36
input_31[4] => Mux27.IN36
input_31[5] => Mux26.IN36
input_31[6] => Mux25.IN36
input_31[7] => Mux24.IN36
input_31[8] => Mux23.IN36
input_31[9] => Mux22.IN36
input_31[10] => Mux21.IN36
input_31[11] => Mux20.IN36
input_31[12] => Mux19.IN36
input_31[13] => Mux18.IN36
input_31[14] => Mux17.IN36
input_31[15] => Mux16.IN36
input_31[16] => Mux15.IN36
input_31[17] => Mux14.IN36
input_31[18] => Mux13.IN36
input_31[19] => Mux12.IN36
input_31[20] => Mux11.IN36
input_31[21] => Mux10.IN36
input_31[22] => Mux9.IN36
input_31[23] => Mux8.IN36
input_31[24] => Mux7.IN36
input_31[25] => Mux6.IN36
input_31[26] => Mux5.IN36
input_31[27] => Mux4.IN36
input_31[28] => Mux3.IN36
input_31[29] => Mux2.IN36
input_31[30] => Mux1.IN36
input_31[31] => Mux0.IN36
output_0[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
output_0[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
output_0[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
output_0[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
output_0[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
output_0[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
output_0[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
output_0[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
output_0[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
output_0[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
output_0[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
output_0[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
output_0[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
output_0[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
output_0[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
output_0[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
output_0[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output_0[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output_0[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output_0[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output_0[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output_0[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output_0[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output_0[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output_0[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output_0[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output_0[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output_0[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output_0[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output_0[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output_0[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output_0[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0
input_0[0] => Add0.IN33
input_0[0] => Add1.IN66
input_0[0] => ShiftLeft0.IN32
input_0[0] => Add2.IN64
input_0[0] => ALU_output.IN0
input_0[0] => ShiftRight0.IN32
input_0[0] => ShiftRight1.IN32
input_0[0] => ALU_output.IN0
input_0[0] => ALU_output.IN0
input_0[1] => Add0.IN32
input_0[1] => Add1.IN65
input_0[1] => ShiftLeft0.IN31
input_0[1] => Add2.IN63
input_0[1] => ALU_output.IN0
input_0[1] => ShiftRight0.IN31
input_0[1] => ShiftRight1.IN31
input_0[1] => ALU_output.IN0
input_0[1] => ALU_output.IN0
input_0[2] => Add0.IN31
input_0[2] => Add1.IN64
input_0[2] => ShiftLeft0.IN30
input_0[2] => Add2.IN62
input_0[2] => ALU_output.IN0
input_0[2] => ShiftRight0.IN30
input_0[2] => ShiftRight1.IN30
input_0[2] => ALU_output.IN0
input_0[2] => ALU_output.IN0
input_0[3] => Add0.IN30
input_0[3] => Add1.IN63
input_0[3] => ShiftLeft0.IN29
input_0[3] => Add2.IN61
input_0[3] => ALU_output.IN0
input_0[3] => ShiftRight0.IN29
input_0[3] => ShiftRight1.IN29
input_0[3] => ALU_output.IN0
input_0[3] => ALU_output.IN0
input_0[4] => Add0.IN29
input_0[4] => Add1.IN62
input_0[4] => ShiftLeft0.IN28
input_0[4] => Add2.IN60
input_0[4] => ALU_output.IN0
input_0[4] => ShiftRight0.IN28
input_0[4] => ShiftRight1.IN28
input_0[4] => ALU_output.IN0
input_0[4] => ALU_output.IN0
input_0[5] => Add0.IN28
input_0[5] => Add1.IN61
input_0[5] => ShiftLeft0.IN27
input_0[5] => Add2.IN59
input_0[5] => ALU_output.IN0
input_0[5] => ShiftRight0.IN27
input_0[5] => ShiftRight1.IN27
input_0[5] => ALU_output.IN0
input_0[5] => ALU_output.IN0
input_0[6] => Add0.IN27
input_0[6] => Add1.IN60
input_0[6] => ShiftLeft0.IN26
input_0[6] => Add2.IN58
input_0[6] => ALU_output.IN0
input_0[6] => ShiftRight0.IN26
input_0[6] => ShiftRight1.IN26
input_0[6] => ALU_output.IN0
input_0[6] => ALU_output.IN0
input_0[7] => Add0.IN26
input_0[7] => Add1.IN59
input_0[7] => ShiftLeft0.IN25
input_0[7] => Add2.IN57
input_0[7] => ALU_output.IN0
input_0[7] => ShiftRight0.IN25
input_0[7] => ShiftRight1.IN25
input_0[7] => ALU_output.IN0
input_0[7] => ALU_output.IN0
input_0[8] => Add0.IN25
input_0[8] => Add1.IN58
input_0[8] => ShiftLeft0.IN24
input_0[8] => Add2.IN56
input_0[8] => ALU_output.IN0
input_0[8] => ShiftRight0.IN24
input_0[8] => ShiftRight1.IN24
input_0[8] => ALU_output.IN0
input_0[8] => ALU_output.IN0
input_0[9] => Add0.IN24
input_0[9] => Add1.IN57
input_0[9] => ShiftLeft0.IN23
input_0[9] => Add2.IN55
input_0[9] => ALU_output.IN0
input_0[9] => ShiftRight0.IN23
input_0[9] => ShiftRight1.IN23
input_0[9] => ALU_output.IN0
input_0[9] => ALU_output.IN0
input_0[10] => Add0.IN23
input_0[10] => Add1.IN56
input_0[10] => ShiftLeft0.IN22
input_0[10] => Add2.IN54
input_0[10] => ALU_output.IN0
input_0[10] => ShiftRight0.IN22
input_0[10] => ShiftRight1.IN22
input_0[10] => ALU_output.IN0
input_0[10] => ALU_output.IN0
input_0[11] => Add0.IN22
input_0[11] => Add1.IN55
input_0[11] => ShiftLeft0.IN21
input_0[11] => Add2.IN53
input_0[11] => ALU_output.IN0
input_0[11] => ShiftRight0.IN21
input_0[11] => ShiftRight1.IN21
input_0[11] => ALU_output.IN0
input_0[11] => ALU_output.IN0
input_0[12] => Add0.IN21
input_0[12] => Add1.IN54
input_0[12] => ShiftLeft0.IN20
input_0[12] => Add2.IN52
input_0[12] => ALU_output.IN0
input_0[12] => ShiftRight0.IN20
input_0[12] => ShiftRight1.IN20
input_0[12] => ALU_output.IN0
input_0[12] => ALU_output.IN0
input_0[13] => Add0.IN20
input_0[13] => Add1.IN53
input_0[13] => ShiftLeft0.IN19
input_0[13] => Add2.IN51
input_0[13] => ALU_output.IN0
input_0[13] => ShiftRight0.IN19
input_0[13] => ShiftRight1.IN19
input_0[13] => ALU_output.IN0
input_0[13] => ALU_output.IN0
input_0[14] => Add0.IN19
input_0[14] => Add1.IN52
input_0[14] => ShiftLeft0.IN18
input_0[14] => Add2.IN50
input_0[14] => ALU_output.IN0
input_0[14] => ShiftRight0.IN18
input_0[14] => ShiftRight1.IN18
input_0[14] => ALU_output.IN0
input_0[14] => ALU_output.IN0
input_0[15] => Add0.IN18
input_0[15] => Add1.IN51
input_0[15] => ShiftLeft0.IN17
input_0[15] => Add2.IN49
input_0[15] => ALU_output.IN0
input_0[15] => ShiftRight0.IN17
input_0[15] => ShiftRight1.IN17
input_0[15] => ALU_output.IN0
input_0[15] => ALU_output.IN0
input_0[16] => Add0.IN17
input_0[16] => Add1.IN50
input_0[16] => ShiftLeft0.IN16
input_0[16] => Add2.IN48
input_0[16] => ALU_output.IN0
input_0[16] => ShiftRight0.IN16
input_0[16] => ShiftRight1.IN16
input_0[16] => ALU_output.IN0
input_0[16] => ALU_output.IN0
input_0[17] => Add0.IN16
input_0[17] => Add1.IN49
input_0[17] => ShiftLeft0.IN15
input_0[17] => Add2.IN47
input_0[17] => ALU_output.IN0
input_0[17] => ShiftRight0.IN15
input_0[17] => ShiftRight1.IN15
input_0[17] => ALU_output.IN0
input_0[17] => ALU_output.IN0
input_0[18] => Add0.IN15
input_0[18] => Add1.IN48
input_0[18] => ShiftLeft0.IN14
input_0[18] => Add2.IN46
input_0[18] => ALU_output.IN0
input_0[18] => ShiftRight0.IN14
input_0[18] => ShiftRight1.IN14
input_0[18] => ALU_output.IN0
input_0[18] => ALU_output.IN0
input_0[19] => Add0.IN14
input_0[19] => Add1.IN47
input_0[19] => ShiftLeft0.IN13
input_0[19] => Add2.IN45
input_0[19] => ALU_output.IN0
input_0[19] => ShiftRight0.IN13
input_0[19] => ShiftRight1.IN13
input_0[19] => ALU_output.IN0
input_0[19] => ALU_output.IN0
input_0[20] => Add0.IN13
input_0[20] => Add1.IN46
input_0[20] => ShiftLeft0.IN12
input_0[20] => Add2.IN44
input_0[20] => ALU_output.IN0
input_0[20] => ShiftRight0.IN12
input_0[20] => ShiftRight1.IN12
input_0[20] => ALU_output.IN0
input_0[20] => ALU_output.IN0
input_0[21] => Add0.IN12
input_0[21] => Add1.IN45
input_0[21] => ShiftLeft0.IN11
input_0[21] => Add2.IN43
input_0[21] => ALU_output.IN0
input_0[21] => ShiftRight0.IN11
input_0[21] => ShiftRight1.IN11
input_0[21] => ALU_output.IN0
input_0[21] => ALU_output.IN0
input_0[22] => Add0.IN11
input_0[22] => Add1.IN44
input_0[22] => ShiftLeft0.IN10
input_0[22] => Add2.IN42
input_0[22] => ALU_output.IN0
input_0[22] => ShiftRight0.IN10
input_0[22] => ShiftRight1.IN10
input_0[22] => ALU_output.IN0
input_0[22] => ALU_output.IN0
input_0[23] => Add0.IN10
input_0[23] => Add1.IN43
input_0[23] => ShiftLeft0.IN9
input_0[23] => Add2.IN41
input_0[23] => ALU_output.IN0
input_0[23] => ShiftRight0.IN9
input_0[23] => ShiftRight1.IN9
input_0[23] => ALU_output.IN0
input_0[23] => ALU_output.IN0
input_0[24] => Add0.IN9
input_0[24] => Add1.IN42
input_0[24] => ShiftLeft0.IN8
input_0[24] => Add2.IN40
input_0[24] => ALU_output.IN0
input_0[24] => ShiftRight0.IN8
input_0[24] => ShiftRight1.IN8
input_0[24] => ALU_output.IN0
input_0[24] => ALU_output.IN0
input_0[25] => Add0.IN8
input_0[25] => Add1.IN41
input_0[25] => ShiftLeft0.IN7
input_0[25] => Add2.IN39
input_0[25] => ALU_output.IN0
input_0[25] => ShiftRight0.IN7
input_0[25] => ShiftRight1.IN7
input_0[25] => ALU_output.IN0
input_0[25] => ALU_output.IN0
input_0[26] => Add0.IN7
input_0[26] => Add1.IN40
input_0[26] => ShiftLeft0.IN6
input_0[26] => Add2.IN38
input_0[26] => ALU_output.IN0
input_0[26] => ShiftRight0.IN6
input_0[26] => ShiftRight1.IN6
input_0[26] => ALU_output.IN0
input_0[26] => ALU_output.IN0
input_0[27] => Add0.IN6
input_0[27] => Add1.IN39
input_0[27] => ShiftLeft0.IN5
input_0[27] => Add2.IN37
input_0[27] => ALU_output.IN0
input_0[27] => ShiftRight0.IN5
input_0[27] => ShiftRight1.IN5
input_0[27] => ALU_output.IN0
input_0[27] => ALU_output.IN0
input_0[28] => Add0.IN5
input_0[28] => Add1.IN38
input_0[28] => ShiftLeft0.IN4
input_0[28] => Add2.IN36
input_0[28] => ALU_output.IN0
input_0[28] => ShiftRight0.IN4
input_0[28] => ShiftRight1.IN4
input_0[28] => ALU_output.IN0
input_0[28] => ALU_output.IN0
input_0[29] => Add0.IN4
input_0[29] => Add1.IN37
input_0[29] => ShiftLeft0.IN3
input_0[29] => Add2.IN35
input_0[29] => ALU_output.IN0
input_0[29] => ShiftRight0.IN3
input_0[29] => ShiftRight1.IN3
input_0[29] => ALU_output.IN0
input_0[29] => ALU_output.IN0
input_0[30] => Add0.IN3
input_0[30] => Add1.IN36
input_0[30] => ShiftLeft0.IN2
input_0[30] => Add2.IN34
input_0[30] => ALU_output.IN0
input_0[30] => ShiftRight0.IN2
input_0[30] => ShiftRight1.IN2
input_0[30] => ALU_output.IN0
input_0[30] => ALU_output.IN0
input_0[31] => Add0.IN1
input_0[31] => Add0.IN2
input_0[31] => Add1.IN34
input_0[31] => Add1.IN35
input_0[31] => ShiftLeft0.IN1
input_0[31] => Add2.IN33
input_0[31] => ALU_output.IN0
input_0[31] => ShiftRight0.IN1
input_0[31] => ShiftRight1.IN0
input_0[31] => ShiftRight1.IN1
input_0[31] => ALU_output.IN0
input_0[31] => ALU_output.IN0
input_1[0] => Add0.IN66
input_1[0] => ShiftLeft0.IN63
input_1[0] => ALU_output.IN1
input_1[0] => ShiftRight0.IN63
input_1[0] => ShiftRight1.IN63
input_1[0] => ALU_output.IN1
input_1[0] => ALU_output.IN1
input_1[0] => Add1.IN33
input_1[0] => Add2.IN32
input_1[1] => Add0.IN65
input_1[1] => ShiftLeft0.IN62
input_1[1] => ALU_output.IN1
input_1[1] => ShiftRight0.IN62
input_1[1] => ShiftRight1.IN62
input_1[1] => ALU_output.IN1
input_1[1] => ALU_output.IN1
input_1[1] => Add1.IN32
input_1[1] => Add2.IN31
input_1[2] => Add0.IN64
input_1[2] => ShiftLeft0.IN61
input_1[2] => ALU_output.IN1
input_1[2] => ShiftRight0.IN61
input_1[2] => ShiftRight1.IN61
input_1[2] => ALU_output.IN1
input_1[2] => ALU_output.IN1
input_1[2] => Add1.IN31
input_1[2] => Add2.IN30
input_1[3] => Add0.IN63
input_1[3] => ShiftLeft0.IN60
input_1[3] => ALU_output.IN1
input_1[3] => ShiftRight0.IN60
input_1[3] => ShiftRight1.IN60
input_1[3] => ALU_output.IN1
input_1[3] => ALU_output.IN1
input_1[3] => Add1.IN30
input_1[3] => Add2.IN29
input_1[4] => Add0.IN62
input_1[4] => ShiftLeft0.IN59
input_1[4] => ALU_output.IN1
input_1[4] => ShiftRight0.IN59
input_1[4] => ShiftRight1.IN59
input_1[4] => ALU_output.IN1
input_1[4] => ALU_output.IN1
input_1[4] => Add1.IN29
input_1[4] => Add2.IN28
input_1[5] => Add0.IN61
input_1[5] => ShiftLeft0.IN58
input_1[5] => ALU_output.IN1
input_1[5] => ShiftRight0.IN58
input_1[5] => ShiftRight1.IN58
input_1[5] => ALU_output.IN1
input_1[5] => ALU_output.IN1
input_1[5] => Add1.IN28
input_1[5] => Add2.IN27
input_1[6] => Add0.IN60
input_1[6] => ShiftLeft0.IN57
input_1[6] => ALU_output.IN1
input_1[6] => ShiftRight0.IN57
input_1[6] => ShiftRight1.IN57
input_1[6] => ALU_output.IN1
input_1[6] => ALU_output.IN1
input_1[6] => Add1.IN27
input_1[6] => Add2.IN26
input_1[7] => Add0.IN59
input_1[7] => ShiftLeft0.IN56
input_1[7] => ALU_output.IN1
input_1[7] => ShiftRight0.IN56
input_1[7] => ShiftRight1.IN56
input_1[7] => ALU_output.IN1
input_1[7] => ALU_output.IN1
input_1[7] => Add1.IN26
input_1[7] => Add2.IN25
input_1[8] => Add0.IN58
input_1[8] => ShiftLeft0.IN55
input_1[8] => ALU_output.IN1
input_1[8] => ShiftRight0.IN55
input_1[8] => ShiftRight1.IN55
input_1[8] => ALU_output.IN1
input_1[8] => ALU_output.IN1
input_1[8] => Add1.IN25
input_1[8] => Add2.IN24
input_1[9] => Add0.IN57
input_1[9] => ShiftLeft0.IN54
input_1[9] => ALU_output.IN1
input_1[9] => ShiftRight0.IN54
input_1[9] => ShiftRight1.IN54
input_1[9] => ALU_output.IN1
input_1[9] => ALU_output.IN1
input_1[9] => Add1.IN24
input_1[9] => Add2.IN23
input_1[10] => Add0.IN56
input_1[10] => ShiftLeft0.IN53
input_1[10] => ALU_output.IN1
input_1[10] => ShiftRight0.IN53
input_1[10] => ShiftRight1.IN53
input_1[10] => ALU_output.IN1
input_1[10] => ALU_output.IN1
input_1[10] => Add1.IN23
input_1[10] => Add2.IN22
input_1[11] => Add0.IN55
input_1[11] => ShiftLeft0.IN52
input_1[11] => ALU_output.IN1
input_1[11] => ShiftRight0.IN52
input_1[11] => ShiftRight1.IN52
input_1[11] => ALU_output.IN1
input_1[11] => ALU_output.IN1
input_1[11] => Add1.IN22
input_1[11] => Add2.IN21
input_1[12] => Add0.IN54
input_1[12] => ShiftLeft0.IN51
input_1[12] => ALU_output.IN1
input_1[12] => ShiftRight0.IN51
input_1[12] => ShiftRight1.IN51
input_1[12] => ALU_output.IN1
input_1[12] => ALU_output.IN1
input_1[12] => Add1.IN21
input_1[12] => Add2.IN20
input_1[13] => Add0.IN53
input_1[13] => ShiftLeft0.IN50
input_1[13] => ALU_output.IN1
input_1[13] => ShiftRight0.IN50
input_1[13] => ShiftRight1.IN50
input_1[13] => ALU_output.IN1
input_1[13] => ALU_output.IN1
input_1[13] => Add1.IN20
input_1[13] => Add2.IN19
input_1[14] => Add0.IN52
input_1[14] => ShiftLeft0.IN49
input_1[14] => ALU_output.IN1
input_1[14] => ShiftRight0.IN49
input_1[14] => ShiftRight1.IN49
input_1[14] => ALU_output.IN1
input_1[14] => ALU_output.IN1
input_1[14] => Add1.IN19
input_1[14] => Add2.IN18
input_1[15] => Add0.IN51
input_1[15] => ShiftLeft0.IN48
input_1[15] => ALU_output.IN1
input_1[15] => ShiftRight0.IN48
input_1[15] => ShiftRight1.IN48
input_1[15] => ALU_output.IN1
input_1[15] => ALU_output.IN1
input_1[15] => Add1.IN18
input_1[15] => Add2.IN17
input_1[16] => Add0.IN50
input_1[16] => ShiftLeft0.IN47
input_1[16] => ALU_output.IN1
input_1[16] => ShiftRight0.IN47
input_1[16] => ShiftRight1.IN47
input_1[16] => ALU_output.IN1
input_1[16] => ALU_output.IN1
input_1[16] => Add1.IN17
input_1[16] => Add2.IN16
input_1[17] => Add0.IN49
input_1[17] => ShiftLeft0.IN46
input_1[17] => ALU_output.IN1
input_1[17] => ShiftRight0.IN46
input_1[17] => ShiftRight1.IN46
input_1[17] => ALU_output.IN1
input_1[17] => ALU_output.IN1
input_1[17] => Add1.IN16
input_1[17] => Add2.IN15
input_1[18] => Add0.IN48
input_1[18] => ShiftLeft0.IN45
input_1[18] => ALU_output.IN1
input_1[18] => ShiftRight0.IN45
input_1[18] => ShiftRight1.IN45
input_1[18] => ALU_output.IN1
input_1[18] => ALU_output.IN1
input_1[18] => Add1.IN15
input_1[18] => Add2.IN14
input_1[19] => Add0.IN47
input_1[19] => ShiftLeft0.IN44
input_1[19] => ALU_output.IN1
input_1[19] => ShiftRight0.IN44
input_1[19] => ShiftRight1.IN44
input_1[19] => ALU_output.IN1
input_1[19] => ALU_output.IN1
input_1[19] => Add1.IN14
input_1[19] => Add2.IN13
input_1[20] => Add0.IN46
input_1[20] => ShiftLeft0.IN43
input_1[20] => ALU_output.IN1
input_1[20] => ShiftRight0.IN43
input_1[20] => ShiftRight1.IN43
input_1[20] => ALU_output.IN1
input_1[20] => ALU_output.IN1
input_1[20] => Add1.IN13
input_1[20] => Add2.IN12
input_1[21] => Add0.IN45
input_1[21] => ShiftLeft0.IN42
input_1[21] => ALU_output.IN1
input_1[21] => ShiftRight0.IN42
input_1[21] => ShiftRight1.IN42
input_1[21] => ALU_output.IN1
input_1[21] => ALU_output.IN1
input_1[21] => Add1.IN12
input_1[21] => Add2.IN11
input_1[22] => Add0.IN44
input_1[22] => ShiftLeft0.IN41
input_1[22] => ALU_output.IN1
input_1[22] => ShiftRight0.IN41
input_1[22] => ShiftRight1.IN41
input_1[22] => ALU_output.IN1
input_1[22] => ALU_output.IN1
input_1[22] => Add1.IN11
input_1[22] => Add2.IN10
input_1[23] => Add0.IN43
input_1[23] => ShiftLeft0.IN40
input_1[23] => ALU_output.IN1
input_1[23] => ShiftRight0.IN40
input_1[23] => ShiftRight1.IN40
input_1[23] => ALU_output.IN1
input_1[23] => ALU_output.IN1
input_1[23] => Add1.IN10
input_1[23] => Add2.IN9
input_1[24] => Add0.IN42
input_1[24] => ShiftLeft0.IN39
input_1[24] => ALU_output.IN1
input_1[24] => ShiftRight0.IN39
input_1[24] => ShiftRight1.IN39
input_1[24] => ALU_output.IN1
input_1[24] => ALU_output.IN1
input_1[24] => Add1.IN9
input_1[24] => Add2.IN8
input_1[25] => Add0.IN41
input_1[25] => ShiftLeft0.IN38
input_1[25] => ALU_output.IN1
input_1[25] => ShiftRight0.IN38
input_1[25] => ShiftRight1.IN38
input_1[25] => ALU_output.IN1
input_1[25] => ALU_output.IN1
input_1[25] => Add1.IN8
input_1[25] => Add2.IN7
input_1[26] => Add0.IN40
input_1[26] => ShiftLeft0.IN37
input_1[26] => ALU_output.IN1
input_1[26] => ShiftRight0.IN37
input_1[26] => ShiftRight1.IN37
input_1[26] => ALU_output.IN1
input_1[26] => ALU_output.IN1
input_1[26] => Add1.IN7
input_1[26] => Add2.IN6
input_1[27] => Add0.IN39
input_1[27] => ShiftLeft0.IN36
input_1[27] => ALU_output.IN1
input_1[27] => ShiftRight0.IN36
input_1[27] => ShiftRight1.IN36
input_1[27] => ALU_output.IN1
input_1[27] => ALU_output.IN1
input_1[27] => Add1.IN6
input_1[27] => Add2.IN5
input_1[28] => Add0.IN38
input_1[28] => ShiftLeft0.IN35
input_1[28] => ALU_output.IN1
input_1[28] => ShiftRight0.IN35
input_1[28] => ShiftRight1.IN35
input_1[28] => ALU_output.IN1
input_1[28] => ALU_output.IN1
input_1[28] => Add1.IN5
input_1[28] => Add2.IN4
input_1[29] => Add0.IN37
input_1[29] => ShiftLeft0.IN34
input_1[29] => ALU_output.IN1
input_1[29] => ShiftRight0.IN34
input_1[29] => ShiftRight1.IN34
input_1[29] => ALU_output.IN1
input_1[29] => ALU_output.IN1
input_1[29] => Add1.IN4
input_1[29] => Add2.IN3
input_1[30] => Add0.IN36
input_1[30] => ShiftLeft0.IN33
input_1[30] => ALU_output.IN1
input_1[30] => ShiftRight0.IN33
input_1[30] => ShiftRight1.IN33
input_1[30] => ALU_output.IN1
input_1[30] => ALU_output.IN1
input_1[30] => Add1.IN3
input_1[30] => Add2.IN2
input_1[31] => Add0.IN34
input_1[31] => Add0.IN35
input_1[31] => ALU_output.IN1
input_1[31] => ALU_output.IN1
input_1[31] => ALU_output.IN1
input_1[31] => Add1.IN1
input_1[31] => Add1.IN2
input_1[31] => Add2.IN1
operation[0] => Mux34.IN19
operation[0] => Mux35.IN19
operation[0] => Mux36.IN19
operation[0] => Mux37.IN19
operation[0] => Mux38.IN19
operation[0] => Mux39.IN19
operation[0] => Mux40.IN19
operation[0] => Mux41.IN19
operation[0] => Mux42.IN19
operation[0] => Mux43.IN19
operation[0] => Mux44.IN19
operation[0] => Mux45.IN19
operation[0] => Mux46.IN19
operation[0] => Mux47.IN19
operation[0] => Mux48.IN19
operation[0] => Mux49.IN19
operation[0] => Mux50.IN19
operation[0] => Mux51.IN19
operation[0] => Mux52.IN19
operation[0] => Mux53.IN19
operation[0] => Mux54.IN19
operation[0] => Mux55.IN19
operation[0] => Mux56.IN19
operation[0] => Mux57.IN19
operation[0] => Mux58.IN19
operation[0] => Mux59.IN19
operation[0] => Mux60.IN19
operation[0] => Mux61.IN19
operation[0] => Mux62.IN19
operation[0] => Mux63.IN19
operation[0] => Mux64.IN19
operation[0] => Mux65.IN19
operation[0] => Mux66.IN19
operation[0] => Mux67.IN11
operation[0] => Mux68.IN11
operation[0] => Mux69.IN11
operation[0] => Mux70.IN11
operation[0] => Mux71.IN11
operation[0] => Mux72.IN11
operation[0] => Mux73.IN11
operation[0] => Mux74.IN11
operation[0] => Mux75.IN11
operation[0] => Mux76.IN11
operation[0] => Mux77.IN11
operation[0] => Mux78.IN11
operation[0] => Mux79.IN11
operation[0] => Mux80.IN11
operation[0] => Mux81.IN11
operation[0] => Mux82.IN11
operation[0] => Mux83.IN11
operation[0] => Mux84.IN11
operation[0] => Mux85.IN11
operation[0] => Mux86.IN11
operation[0] => Mux87.IN11
operation[0] => Mux88.IN11
operation[0] => Mux89.IN11
operation[0] => Mux90.IN11
operation[0] => Mux91.IN11
operation[0] => Mux92.IN11
operation[0] => Mux93.IN11
operation[0] => Mux94.IN11
operation[0] => Mux95.IN11
operation[0] => Mux96.IN11
operation[0] => Mux97.IN11
operation[0] => Mux98.IN9
operation[1] => Mux34.IN18
operation[1] => Mux35.IN18
operation[1] => Mux36.IN18
operation[1] => Mux37.IN18
operation[1] => Mux38.IN18
operation[1] => Mux39.IN18
operation[1] => Mux40.IN18
operation[1] => Mux41.IN18
operation[1] => Mux42.IN18
operation[1] => Mux43.IN18
operation[1] => Mux44.IN18
operation[1] => Mux45.IN18
operation[1] => Mux46.IN18
operation[1] => Mux47.IN18
operation[1] => Mux48.IN18
operation[1] => Mux49.IN18
operation[1] => Mux50.IN18
operation[1] => Mux51.IN18
operation[1] => Mux52.IN18
operation[1] => Mux53.IN18
operation[1] => Mux54.IN18
operation[1] => Mux55.IN18
operation[1] => Mux56.IN18
operation[1] => Mux57.IN18
operation[1] => Mux58.IN18
operation[1] => Mux59.IN18
operation[1] => Mux60.IN18
operation[1] => Mux61.IN18
operation[1] => Mux62.IN18
operation[1] => Mux63.IN18
operation[1] => Mux64.IN18
operation[1] => Mux65.IN18
operation[1] => Mux66.IN18
operation[1] => Mux67.IN10
operation[1] => Mux68.IN10
operation[1] => Mux69.IN10
operation[1] => Mux70.IN10
operation[1] => Mux71.IN10
operation[1] => Mux72.IN10
operation[1] => Mux73.IN10
operation[1] => Mux74.IN10
operation[1] => Mux75.IN10
operation[1] => Mux76.IN10
operation[1] => Mux77.IN10
operation[1] => Mux78.IN10
operation[1] => Mux79.IN10
operation[1] => Mux80.IN10
operation[1] => Mux81.IN10
operation[1] => Mux82.IN10
operation[1] => Mux83.IN10
operation[1] => Mux84.IN10
operation[1] => Mux85.IN10
operation[1] => Mux86.IN10
operation[1] => Mux87.IN10
operation[1] => Mux88.IN10
operation[1] => Mux89.IN10
operation[1] => Mux90.IN10
operation[1] => Mux91.IN10
operation[1] => Mux92.IN10
operation[1] => Mux93.IN10
operation[1] => Mux94.IN10
operation[1] => Mux95.IN10
operation[1] => Mux96.IN10
operation[1] => Mux97.IN10
operation[1] => Mux98.IN8
operation[2] => Mux34.IN17
operation[2] => Mux35.IN17
operation[2] => Mux36.IN17
operation[2] => Mux37.IN17
operation[2] => Mux38.IN17
operation[2] => Mux39.IN17
operation[2] => Mux40.IN17
operation[2] => Mux41.IN17
operation[2] => Mux42.IN17
operation[2] => Mux43.IN17
operation[2] => Mux44.IN17
operation[2] => Mux45.IN17
operation[2] => Mux46.IN17
operation[2] => Mux47.IN17
operation[2] => Mux48.IN17
operation[2] => Mux49.IN17
operation[2] => Mux50.IN17
operation[2] => Mux51.IN17
operation[2] => Mux52.IN17
operation[2] => Mux53.IN17
operation[2] => Mux54.IN17
operation[2] => Mux55.IN17
operation[2] => Mux56.IN17
operation[2] => Mux57.IN17
operation[2] => Mux58.IN17
operation[2] => Mux59.IN17
operation[2] => Mux60.IN17
operation[2] => Mux61.IN17
operation[2] => Mux62.IN17
operation[2] => Mux63.IN17
operation[2] => Mux64.IN17
operation[2] => Mux65.IN17
operation[2] => Mux66.IN17
operation[2] => Mux67.IN9
operation[2] => Mux68.IN9
operation[2] => Mux69.IN9
operation[2] => Mux70.IN9
operation[2] => Mux71.IN9
operation[2] => Mux72.IN9
operation[2] => Mux73.IN9
operation[2] => Mux74.IN9
operation[2] => Mux75.IN9
operation[2] => Mux76.IN9
operation[2] => Mux77.IN9
operation[2] => Mux78.IN9
operation[2] => Mux79.IN9
operation[2] => Mux80.IN9
operation[2] => Mux81.IN9
operation[2] => Mux82.IN9
operation[2] => Mux83.IN9
operation[2] => Mux84.IN9
operation[2] => Mux85.IN9
operation[2] => Mux86.IN9
operation[2] => Mux87.IN9
operation[2] => Mux88.IN9
operation[2] => Mux89.IN9
operation[2] => Mux90.IN9
operation[2] => Mux91.IN9
operation[2] => Mux92.IN9
operation[2] => Mux93.IN9
operation[2] => Mux94.IN9
operation[2] => Mux95.IN9
operation[2] => Mux96.IN9
operation[2] => Mux97.IN9
operation[2] => Mux98.IN7
operation[3] => Mux34.IN16
operation[3] => Mux35.IN16
operation[3] => Mux36.IN16
operation[3] => Mux37.IN16
operation[3] => Mux38.IN16
operation[3] => Mux39.IN16
operation[3] => Mux40.IN16
operation[3] => Mux41.IN16
operation[3] => Mux42.IN16
operation[3] => Mux43.IN16
operation[3] => Mux44.IN16
operation[3] => Mux45.IN16
operation[3] => Mux46.IN16
operation[3] => Mux47.IN16
operation[3] => Mux48.IN16
operation[3] => Mux49.IN16
operation[3] => Mux50.IN16
operation[3] => Mux51.IN16
operation[3] => Mux52.IN16
operation[3] => Mux53.IN16
operation[3] => Mux54.IN16
operation[3] => Mux55.IN16
operation[3] => Mux56.IN16
operation[3] => Mux57.IN16
operation[3] => Mux58.IN16
operation[3] => Mux59.IN16
operation[3] => Mux60.IN16
operation[3] => Mux61.IN16
operation[3] => Mux62.IN16
operation[3] => Mux63.IN16
operation[3] => Mux64.IN16
operation[3] => Mux65.IN16
operation[3] => Mux66.IN16
operation[3] => Mux67.IN8
operation[3] => Mux68.IN8
operation[3] => Mux69.IN8
operation[3] => Mux70.IN8
operation[3] => Mux71.IN8
operation[3] => Mux72.IN8
operation[3] => Mux73.IN8
operation[3] => Mux74.IN8
operation[3] => Mux75.IN8
operation[3] => Mux76.IN8
operation[3] => Mux77.IN8
operation[3] => Mux78.IN8
operation[3] => Mux79.IN8
operation[3] => Mux80.IN8
operation[3] => Mux81.IN8
operation[3] => Mux82.IN8
operation[3] => Mux83.IN8
operation[3] => Mux84.IN8
operation[3] => Mux85.IN8
operation[3] => Mux86.IN8
operation[3] => Mux87.IN8
operation[3] => Mux88.IN8
operation[3] => Mux89.IN8
operation[3] => Mux90.IN8
operation[3] => Mux91.IN8
operation[3] => Mux92.IN8
operation[3] => Mux93.IN8
operation[3] => Mux94.IN8
operation[3] => Mux95.IN8
operation[3] => Mux96.IN8
operation[3] => Mux97.IN8
operation[3] => Mux98.IN6
branch => result_temp[32].OUTPUTSELECT
branch => result_temp[31].OUTPUTSELECT
branch => result_temp[30].OUTPUTSELECT
branch => result_temp[29].OUTPUTSELECT
branch => result_temp[28].OUTPUTSELECT
branch => result_temp[27].OUTPUTSELECT
branch => result_temp[26].OUTPUTSELECT
branch => result_temp[25].OUTPUTSELECT
branch => result_temp[24].OUTPUTSELECT
branch => result_temp[23].OUTPUTSELECT
branch => result_temp[22].OUTPUTSELECT
branch => result_temp[21].OUTPUTSELECT
branch => result_temp[20].OUTPUTSELECT
branch => result_temp[19].OUTPUTSELECT
branch => result_temp[18].OUTPUTSELECT
branch => result_temp[17].OUTPUTSELECT
branch => result_temp[16].OUTPUTSELECT
branch => result_temp[15].OUTPUTSELECT
branch => result_temp[14].OUTPUTSELECT
branch => result_temp[13].OUTPUTSELECT
branch => result_temp[12].OUTPUTSELECT
branch => result_temp[11].OUTPUTSELECT
branch => result_temp[10].OUTPUTSELECT
branch => result_temp[9].OUTPUTSELECT
branch => result_temp[8].OUTPUTSELECT
branch => result_temp[7].OUTPUTSELECT
branch => result_temp[6].OUTPUTSELECT
branch => result_temp[5].OUTPUTSELECT
branch => result_temp[4].OUTPUTSELECT
branch => result_temp[3].OUTPUTSELECT
branch => result_temp[2].OUTPUTSELECT
branch => result_temp[1].OUTPUTSELECT
branch => result_temp[0].OUTPUTSELECT
branch => ALU_branch_response.OUTPUTSELECT
branch => ALU_output[31]$latch.LATCH_ENABLE
branch => ALU_output[30]$latch.LATCH_ENABLE
branch => ALU_output[29]$latch.LATCH_ENABLE
branch => ALU_output[28]$latch.LATCH_ENABLE
branch => ALU_output[27]$latch.LATCH_ENABLE
branch => ALU_output[26]$latch.LATCH_ENABLE
branch => ALU_output[25]$latch.LATCH_ENABLE
branch => ALU_output[24]$latch.LATCH_ENABLE
branch => ALU_output[23]$latch.LATCH_ENABLE
branch => ALU_output[22]$latch.LATCH_ENABLE
branch => ALU_output[21]$latch.LATCH_ENABLE
branch => ALU_output[20]$latch.LATCH_ENABLE
branch => ALU_output[19]$latch.LATCH_ENABLE
branch => ALU_output[18]$latch.LATCH_ENABLE
branch => ALU_output[17]$latch.LATCH_ENABLE
branch => ALU_output[16]$latch.LATCH_ENABLE
branch => ALU_output[15]$latch.LATCH_ENABLE
branch => ALU_output[14]$latch.LATCH_ENABLE
branch => ALU_output[13]$latch.LATCH_ENABLE
branch => ALU_output[12]$latch.LATCH_ENABLE
branch => ALU_output[11]$latch.LATCH_ENABLE
branch => ALU_output[10]$latch.LATCH_ENABLE
branch => ALU_output[9]$latch.LATCH_ENABLE
branch => ALU_output[8]$latch.LATCH_ENABLE
branch => ALU_output[7]$latch.LATCH_ENABLE
branch => ALU_output[6]$latch.LATCH_ENABLE
branch => ALU_output[5]$latch.LATCH_ENABLE
branch => ALU_output[4]$latch.LATCH_ENABLE
branch => ALU_output[3]$latch.LATCH_ENABLE
branch => ALU_output[2]$latch.LATCH_ENABLE
branch => ALU_output[1]$latch.LATCH_ENABLE
branch => ALU_output[0]$latch.LATCH_ENABLE
ALU_branch_control[0] => Mux0.IN10
ALU_branch_control[0] => Mux1.IN10
ALU_branch_control[0] => Mux2.IN10
ALU_branch_control[0] => Mux3.IN10
ALU_branch_control[0] => Mux4.IN10
ALU_branch_control[0] => Mux5.IN10
ALU_branch_control[0] => Mux6.IN10
ALU_branch_control[0] => Mux7.IN10
ALU_branch_control[0] => Mux8.IN10
ALU_branch_control[0] => Mux9.IN10
ALU_branch_control[0] => Mux10.IN10
ALU_branch_control[0] => Mux11.IN10
ALU_branch_control[0] => Mux12.IN10
ALU_branch_control[0] => Mux13.IN10
ALU_branch_control[0] => Mux14.IN10
ALU_branch_control[0] => Mux15.IN10
ALU_branch_control[0] => Mux16.IN10
ALU_branch_control[0] => Mux17.IN10
ALU_branch_control[0] => Mux18.IN10
ALU_branch_control[0] => Mux19.IN10
ALU_branch_control[0] => Mux20.IN10
ALU_branch_control[0] => Mux21.IN10
ALU_branch_control[0] => Mux22.IN10
ALU_branch_control[0] => Mux23.IN10
ALU_branch_control[0] => Mux24.IN10
ALU_branch_control[0] => Mux25.IN10
ALU_branch_control[0] => Mux26.IN10
ALU_branch_control[0] => Mux27.IN10
ALU_branch_control[0] => Mux28.IN10
ALU_branch_control[0] => Mux29.IN10
ALU_branch_control[0] => Mux30.IN10
ALU_branch_control[0] => Mux31.IN10
ALU_branch_control[0] => Mux32.IN10
ALU_branch_control[0] => Mux33.IN8
ALU_branch_control[1] => Mux0.IN9
ALU_branch_control[1] => Mux1.IN9
ALU_branch_control[1] => Mux2.IN9
ALU_branch_control[1] => Mux3.IN9
ALU_branch_control[1] => Mux4.IN9
ALU_branch_control[1] => Mux5.IN9
ALU_branch_control[1] => Mux6.IN9
ALU_branch_control[1] => Mux7.IN9
ALU_branch_control[1] => Mux8.IN9
ALU_branch_control[1] => Mux9.IN9
ALU_branch_control[1] => Mux10.IN9
ALU_branch_control[1] => Mux11.IN9
ALU_branch_control[1] => Mux12.IN9
ALU_branch_control[1] => Mux13.IN9
ALU_branch_control[1] => Mux14.IN9
ALU_branch_control[1] => Mux15.IN9
ALU_branch_control[1] => Mux16.IN9
ALU_branch_control[1] => Mux17.IN9
ALU_branch_control[1] => Mux18.IN9
ALU_branch_control[1] => Mux19.IN9
ALU_branch_control[1] => Mux20.IN9
ALU_branch_control[1] => Mux21.IN9
ALU_branch_control[1] => Mux22.IN9
ALU_branch_control[1] => Mux23.IN9
ALU_branch_control[1] => Mux24.IN9
ALU_branch_control[1] => Mux25.IN9
ALU_branch_control[1] => Mux26.IN9
ALU_branch_control[1] => Mux27.IN9
ALU_branch_control[1] => Mux28.IN9
ALU_branch_control[1] => Mux29.IN9
ALU_branch_control[1] => Mux30.IN9
ALU_branch_control[1] => Mux31.IN9
ALU_branch_control[1] => Mux32.IN9
ALU_branch_control[1] => Mux33.IN7
ALU_branch_control[2] => Mux0.IN8
ALU_branch_control[2] => Mux1.IN8
ALU_branch_control[2] => Mux2.IN8
ALU_branch_control[2] => Mux3.IN8
ALU_branch_control[2] => Mux4.IN8
ALU_branch_control[2] => Mux5.IN8
ALU_branch_control[2] => Mux6.IN8
ALU_branch_control[2] => Mux7.IN8
ALU_branch_control[2] => Mux8.IN8
ALU_branch_control[2] => Mux9.IN8
ALU_branch_control[2] => Mux10.IN8
ALU_branch_control[2] => Mux11.IN8
ALU_branch_control[2] => Mux12.IN8
ALU_branch_control[2] => Mux13.IN8
ALU_branch_control[2] => Mux14.IN8
ALU_branch_control[2] => Mux15.IN8
ALU_branch_control[2] => Mux16.IN8
ALU_branch_control[2] => Mux17.IN8
ALU_branch_control[2] => Mux18.IN8
ALU_branch_control[2] => Mux19.IN8
ALU_branch_control[2] => Mux20.IN8
ALU_branch_control[2] => Mux21.IN8
ALU_branch_control[2] => Mux22.IN8
ALU_branch_control[2] => Mux23.IN8
ALU_branch_control[2] => Mux24.IN8
ALU_branch_control[2] => Mux25.IN8
ALU_branch_control[2] => Mux26.IN8
ALU_branch_control[2] => Mux27.IN8
ALU_branch_control[2] => Mux28.IN8
ALU_branch_control[2] => Mux29.IN8
ALU_branch_control[2] => Mux30.IN8
ALU_branch_control[2] => Mux31.IN8
ALU_branch_control[2] => Mux32.IN8
ALU_branch_control[2] => Mux33.IN6
ALU_branch_response <= ALU_branch_response.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[0] <= ALU_output[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[1] <= ALU_output[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[2] <= ALU_output[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[3] <= ALU_output[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[4] <= ALU_output[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[5] <= ALU_output[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[6] <= ALU_output[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[7] <= ALU_output[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[8] <= ALU_output[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[9] <= ALU_output[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[10] <= ALU_output[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[11] <= ALU_output[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[12] <= ALU_output[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[13] <= ALU_output[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[14] <= ALU_output[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[15] <= ALU_output[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[16] <= ALU_output[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[17] <= ALU_output[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[18] <= ALU_output[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[19] <= ALU_output[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[20] <= ALU_output[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[21] <= ALU_output[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[22] <= ALU_output[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[23] <= ALU_output[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[24] <= ALU_output[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[25] <= ALU_output[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[26] <= ALU_output[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[27] <= ALU_output[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[28] <= ALU_output[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[29] <= ALU_output[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[30] <= ALU_output[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_output[31] <= ALU_output[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|progmem_interface:progmem_module_0
byte_address[0] => ~NO_FANOUT~
byte_address[1] => ~NO_FANOUT~
byte_address[2] => progmem:progmem_0.address[0]
byte_address[3] => progmem:progmem_0.address[1]
byte_address[4] => progmem:progmem_0.address[2]
byte_address[5] => progmem:progmem_0.address[3]
byte_address[6] => progmem:progmem_0.address[4]
byte_address[7] => progmem:progmem_0.address[5]
byte_address[8] => progmem:progmem_0.address[6]
byte_address[9] => progmem:progmem_0.address[7]
byte_address[10] => ~NO_FANOUT~
byte_address[11] => ~NO_FANOUT~
byte_address[12] => ~NO_FANOUT~
byte_address[13] => ~NO_FANOUT~
byte_address[14] => ~NO_FANOUT~
byte_address[15] => ~NO_FANOUT~
byte_address[16] => ~NO_FANOUT~
byte_address[17] => ~NO_FANOUT~
byte_address[18] => ~NO_FANOUT~
byte_address[19] => ~NO_FANOUT~
byte_address[20] => ~NO_FANOUT~
byte_address[21] => ~NO_FANOUT~
byte_address[22] => ~NO_FANOUT~
byte_address[23] => ~NO_FANOUT~
byte_address[24] => ~NO_FANOUT~
byte_address[25] => ~NO_FANOUT~
byte_address[26] => ~NO_FANOUT~
byte_address[27] => ~NO_FANOUT~
byte_address[28] => ~NO_FANOUT~
byte_address[29] => ~NO_FANOUT~
byte_address[30] => ~NO_FANOUT~
byte_address[31] => ~NO_FANOUT~
clock => progmem:progmem_0.clock
output_data[0] <= progmem:progmem_0.q[0]
output_data[1] <= progmem:progmem_0.q[1]
output_data[2] <= progmem:progmem_0.q[2]
output_data[3] <= progmem:progmem_0.q[3]
output_data[4] <= progmem:progmem_0.q[4]
output_data[5] <= progmem:progmem_0.q[5]
output_data[6] <= progmem:progmem_0.q[6]
output_data[7] <= progmem:progmem_0.q[7]
output_data[8] <= progmem:progmem_0.q[8]
output_data[9] <= progmem:progmem_0.q[9]
output_data[10] <= progmem:progmem_0.q[10]
output_data[11] <= progmem:progmem_0.q[11]
output_data[12] <= progmem:progmem_0.q[12]
output_data[13] <= progmem:progmem_0.q[13]
output_data[14] <= progmem:progmem_0.q[14]
output_data[15] <= progmem:progmem_0.q[15]
output_data[16] <= progmem:progmem_0.q[16]
output_data[17] <= progmem:progmem_0.q[17]
output_data[18] <= progmem:progmem_0.q[18]
output_data[19] <= progmem:progmem_0.q[19]
output_data[20] <= progmem:progmem_0.q[20]
output_data[21] <= progmem:progmem_0.q[21]
output_data[22] <= progmem:progmem_0.q[22]
output_data[23] <= progmem:progmem_0.q[23]
output_data[24] <= progmem:progmem_0.q[24]
output_data[25] <= progmem:progmem_0.q[25]
output_data[26] <= progmem:progmem_0.q[26]
output_data[27] <= progmem:progmem_0.q[27]
output_data[28] <= progmem:progmem_0.q[28]
output_data[29] <= progmem:progmem_0.q[29]
output_data[30] <= progmem:progmem_0.q[30]
output_data[31] <= progmem:progmem_0.q[31]


|riscv_microcontroller|datapath:datapath_0|progmem_interface:progmem_module_0|progmem:progmem_0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|riscv_microcontroller|datapath:datapath_0|progmem_interface:progmem_module_0|progmem:progmem_0|altsyncram:altsyncram_component
wren_a => altsyncram_d9h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_d9h1:auto_generated.data_a[0]
data_a[1] => altsyncram_d9h1:auto_generated.data_a[1]
data_a[2] => altsyncram_d9h1:auto_generated.data_a[2]
data_a[3] => altsyncram_d9h1:auto_generated.data_a[3]
data_a[4] => altsyncram_d9h1:auto_generated.data_a[4]
data_a[5] => altsyncram_d9h1:auto_generated.data_a[5]
data_a[6] => altsyncram_d9h1:auto_generated.data_a[6]
data_a[7] => altsyncram_d9h1:auto_generated.data_a[7]
data_a[8] => altsyncram_d9h1:auto_generated.data_a[8]
data_a[9] => altsyncram_d9h1:auto_generated.data_a[9]
data_a[10] => altsyncram_d9h1:auto_generated.data_a[10]
data_a[11] => altsyncram_d9h1:auto_generated.data_a[11]
data_a[12] => altsyncram_d9h1:auto_generated.data_a[12]
data_a[13] => altsyncram_d9h1:auto_generated.data_a[13]
data_a[14] => altsyncram_d9h1:auto_generated.data_a[14]
data_a[15] => altsyncram_d9h1:auto_generated.data_a[15]
data_a[16] => altsyncram_d9h1:auto_generated.data_a[16]
data_a[17] => altsyncram_d9h1:auto_generated.data_a[17]
data_a[18] => altsyncram_d9h1:auto_generated.data_a[18]
data_a[19] => altsyncram_d9h1:auto_generated.data_a[19]
data_a[20] => altsyncram_d9h1:auto_generated.data_a[20]
data_a[21] => altsyncram_d9h1:auto_generated.data_a[21]
data_a[22] => altsyncram_d9h1:auto_generated.data_a[22]
data_a[23] => altsyncram_d9h1:auto_generated.data_a[23]
data_a[24] => altsyncram_d9h1:auto_generated.data_a[24]
data_a[25] => altsyncram_d9h1:auto_generated.data_a[25]
data_a[26] => altsyncram_d9h1:auto_generated.data_a[26]
data_a[27] => altsyncram_d9h1:auto_generated.data_a[27]
data_a[28] => altsyncram_d9h1:auto_generated.data_a[28]
data_a[29] => altsyncram_d9h1:auto_generated.data_a[29]
data_a[30] => altsyncram_d9h1:auto_generated.data_a[30]
data_a[31] => altsyncram_d9h1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d9h1:auto_generated.address_a[0]
address_a[1] => altsyncram_d9h1:auto_generated.address_a[1]
address_a[2] => altsyncram_d9h1:auto_generated.address_a[2]
address_a[3] => altsyncram_d9h1:auto_generated.address_a[3]
address_a[4] => altsyncram_d9h1:auto_generated.address_a[4]
address_a[5] => altsyncram_d9h1:auto_generated.address_a[5]
address_a[6] => altsyncram_d9h1:auto_generated.address_a[6]
address_a[7] => altsyncram_d9h1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d9h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d9h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d9h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d9h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d9h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d9h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d9h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d9h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d9h1:auto_generated.q_a[7]
q_a[8] <= altsyncram_d9h1:auto_generated.q_a[8]
q_a[9] <= altsyncram_d9h1:auto_generated.q_a[9]
q_a[10] <= altsyncram_d9h1:auto_generated.q_a[10]
q_a[11] <= altsyncram_d9h1:auto_generated.q_a[11]
q_a[12] <= altsyncram_d9h1:auto_generated.q_a[12]
q_a[13] <= altsyncram_d9h1:auto_generated.q_a[13]
q_a[14] <= altsyncram_d9h1:auto_generated.q_a[14]
q_a[15] <= altsyncram_d9h1:auto_generated.q_a[15]
q_a[16] <= altsyncram_d9h1:auto_generated.q_a[16]
q_a[17] <= altsyncram_d9h1:auto_generated.q_a[17]
q_a[18] <= altsyncram_d9h1:auto_generated.q_a[18]
q_a[19] <= altsyncram_d9h1:auto_generated.q_a[19]
q_a[20] <= altsyncram_d9h1:auto_generated.q_a[20]
q_a[21] <= altsyncram_d9h1:auto_generated.q_a[21]
q_a[22] <= altsyncram_d9h1:auto_generated.q_a[22]
q_a[23] <= altsyncram_d9h1:auto_generated.q_a[23]
q_a[24] <= altsyncram_d9h1:auto_generated.q_a[24]
q_a[25] <= altsyncram_d9h1:auto_generated.q_a[25]
q_a[26] <= altsyncram_d9h1:auto_generated.q_a[26]
q_a[27] <= altsyncram_d9h1:auto_generated.q_a[27]
q_a[28] <= altsyncram_d9h1:auto_generated.q_a[28]
q_a[29] <= altsyncram_d9h1:auto_generated.q_a[29]
q_a[30] <= altsyncram_d9h1:auto_generated.q_a[30]
q_a[31] <= altsyncram_d9h1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|riscv_microcontroller|datapath:datapath_0|progmem_interface:progmem_module_0|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_d9h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0
input_data[0] => memory_input_0[0].DATAB
input_data[1] => memory_input_0[1].DATAB
input_data[2] => memory_input_0[2].DATAB
input_data[3] => memory_input_0[3].DATAB
input_data[4] => memory_input_0[4].DATAB
input_data[5] => memory_input_0[5].DATAB
input_data[6] => memory_input_0[6].DATAB
input_data[7] => memory_input_0[7].DATAB
input_data[8] => memory_input_1.DATAB
input_data[8] => memory_input_1[0].DATAB
input_data[9] => memory_input_1.DATAB
input_data[9] => memory_input_1[1].DATAB
input_data[10] => memory_input_1.DATAB
input_data[10] => memory_input_1[2].DATAB
input_data[11] => memory_input_1.DATAB
input_data[11] => memory_input_1[3].DATAB
input_data[12] => memory_input_1.DATAB
input_data[12] => memory_input_1[4].DATAB
input_data[13] => memory_input_1.DATAB
input_data[13] => memory_input_1[5].DATAB
input_data[14] => memory_input_1.DATAB
input_data[14] => memory_input_1[6].DATAB
input_data[15] => memory_input_1.DATAB
input_data[15] => memory_input_1[7].DATAB
input_data[16] => memory_input_2.DATAB
input_data[16] => memory_input_2[0].DATAB
input_data[17] => memory_input_2.DATAB
input_data[17] => memory_input_2[1].DATAB
input_data[18] => memory_input_2.DATAB
input_data[18] => memory_input_2[2].DATAB
input_data[19] => memory_input_2.DATAB
input_data[19] => memory_input_2[3].DATAB
input_data[20] => memory_input_2.DATAB
input_data[20] => memory_input_2[4].DATAB
input_data[21] => memory_input_2.DATAB
input_data[21] => memory_input_2[5].DATAB
input_data[22] => memory_input_2.DATAB
input_data[22] => memory_input_2[6].DATAB
input_data[23] => memory_input_2.DATAB
input_data[23] => memory_input_2[7].DATAB
input_data[24] => memory_input_3.DATAB
input_data[24] => memory_input_3.DATAB
input_data[24] => memory_input_3[0].DATAA
input_data[25] => memory_input_3.DATAB
input_data[25] => memory_input_3.DATAB
input_data[25] => memory_input_3[1].DATAA
input_data[26] => memory_input_3.DATAB
input_data[26] => memory_input_3.DATAB
input_data[26] => memory_input_3[2].DATAA
input_data[27] => memory_input_3.DATAB
input_data[27] => memory_input_3.DATAB
input_data[27] => memory_input_3[3].DATAA
input_data[28] => memory_input_3.DATAB
input_data[28] => memory_input_3.DATAB
input_data[28] => memory_input_3[4].DATAA
input_data[29] => memory_input_3.DATAB
input_data[29] => memory_input_3.DATAB
input_data[29] => memory_input_3[5].DATAA
input_data[30] => memory_input_3.DATAB
input_data[30] => memory_input_3.DATAB
input_data[30] => memory_input_3[6].DATAA
input_data[31] => memory_input_3.DATAB
input_data[31] => memory_input_3.DATAB
input_data[31] => memory_input_3[7].DATAA
byte_address[0] => Equal0.IN1
byte_address[0] => Equal1.IN1
byte_address[0] => Equal2.IN0
byte_address[0] => Equal3.IN1
byte_address[1] => Equal0.IN0
byte_address[1] => Equal1.IN0
byte_address[1] => Equal2.IN1
byte_address[1] => Equal3.IN0
byte_address[2] => datamem:datamem_3.address[0]
byte_address[2] => datamem:datamem_2.address[0]
byte_address[2] => datamem:datamem_1.address[0]
byte_address[2] => datamem:datamem_0.address[0]
byte_address[3] => datamem:datamem_3.address[1]
byte_address[3] => datamem:datamem_2.address[1]
byte_address[3] => datamem:datamem_1.address[1]
byte_address[3] => datamem:datamem_0.address[1]
byte_address[4] => datamem:datamem_3.address[2]
byte_address[4] => datamem:datamem_2.address[2]
byte_address[4] => datamem:datamem_1.address[2]
byte_address[4] => datamem:datamem_0.address[2]
byte_address[5] => datamem:datamem_3.address[3]
byte_address[5] => datamem:datamem_2.address[3]
byte_address[5] => datamem:datamem_1.address[3]
byte_address[5] => datamem:datamem_0.address[3]
byte_address[6] => datamem:datamem_3.address[4]
byte_address[6] => datamem:datamem_2.address[4]
byte_address[6] => datamem:datamem_1.address[4]
byte_address[6] => datamem:datamem_0.address[4]
byte_address[7] => datamem:datamem_3.address[5]
byte_address[7] => datamem:datamem_2.address[5]
byte_address[7] => datamem:datamem_1.address[5]
byte_address[7] => datamem:datamem_0.address[5]
byte_address[8] => datamem:datamem_3.address[6]
byte_address[8] => datamem:datamem_2.address[6]
byte_address[8] => datamem:datamem_1.address[6]
byte_address[8] => datamem:datamem_0.address[6]
byte_address[9] => datamem:datamem_3.address[7]
byte_address[9] => datamem:datamem_2.address[7]
byte_address[9] => datamem:datamem_1.address[7]
byte_address[9] => datamem:datamem_0.address[7]
byte_address[10] => ~NO_FANOUT~
byte_address[11] => ~NO_FANOUT~
byte_address[12] => ~NO_FANOUT~
byte_address[13] => ~NO_FANOUT~
byte_address[14] => ~NO_FANOUT~
byte_address[15] => ~NO_FANOUT~
byte_address[16] => ~NO_FANOUT~
byte_address[17] => ~NO_FANOUT~
byte_address[18] => ~NO_FANOUT~
byte_address[19] => ~NO_FANOUT~
byte_address[20] => ~NO_FANOUT~
byte_address[21] => ~NO_FANOUT~
byte_address[22] => ~NO_FANOUT~
byte_address[23] => ~NO_FANOUT~
byte_address[24] => ~NO_FANOUT~
byte_address[25] => ~NO_FANOUT~
byte_address[26] => ~NO_FANOUT~
byte_address[27] => ~NO_FANOUT~
byte_address[28] => ~NO_FANOUT~
byte_address[29] => ~NO_FANOUT~
byte_address[30] => ~NO_FANOUT~
byte_address[31] => ~NO_FANOUT~
data_format[0] => Mux4.IN10
data_format[0] => Mux3.IN10
data_format[0] => Mux2.IN10
data_format[0] => Mux1.IN10
data_format[0] => Mux0.IN10
data_format[0] => Mux9.IN10
data_format[0] => Mux10.IN10
data_format[0] => Mux11.IN10
data_format[0] => Mux12.IN10
data_format[0] => Mux13.IN10
data_format[0] => Mux14.IN10
data_format[0] => Mux15.IN10
data_format[0] => Mux16.IN10
data_format[0] => Mux17.IN10
data_format[0] => Mux18.IN10
data_format[0] => Mux19.IN10
data_format[0] => Mux20.IN10
data_format[0] => Mux21.IN10
data_format[0] => Mux22.IN10
data_format[0] => Mux23.IN10
data_format[0] => Mux24.IN10
data_format[0] => Mux25.IN10
data_format[0] => Mux26.IN10
data_format[0] => Mux27.IN10
data_format[0] => Mux28.IN10
data_format[0] => Mux29.IN10
data_format[0] => Mux30.IN10
data_format[0] => Mux31.IN10
data_format[0] => Mux32.IN10
data_format[0] => Mux33.IN10
data_format[0] => Mux34.IN10
data_format[0] => Mux35.IN10
data_format[0] => Mux36.IN10
data_format[0] => Mux37.IN10
data_format[0] => Mux38.IN10
data_format[0] => Mux39.IN10
data_format[0] => Mux40.IN10
data_format[0] => Mux41.IN10
data_format[0] => Mux42.IN10
data_format[0] => Mux43.IN10
data_format[0] => Mux44.IN10
data_format[0] => Mux45.IN10
data_format[0] => Mux46.IN10
data_format[0] => Mux47.IN10
data_format[0] => Mux48.IN10
data_format[0] => Mux49.IN10
data_format[0] => Mux50.IN10
data_format[0] => Mux51.IN10
data_format[0] => Mux52.IN10
data_format[0] => Mux53.IN10
data_format[0] => Mux54.IN10
data_format[0] => Mux55.IN10
data_format[0] => Mux56.IN10
data_format[0] => Mux57.IN10
data_format[0] => Mux58.IN10
data_format[0] => Mux59.IN10
data_format[0] => Mux60.IN10
data_format[0] => Mux61.IN10
data_format[0] => Mux62.IN10
data_format[0] => Mux63.IN10
data_format[0] => Mux64.IN10
data_format[0] => Mux65.IN10
data_format[0] => Mux66.IN10
data_format[0] => Mux67.IN10
data_format[0] => Mux68.IN10
data_format[0] => Mux69.IN10
data_format[0] => Mux8.IN10
data_format[0] => Mux7.IN10
data_format[0] => Mux6.IN10
data_format[0] => Mux5.IN10
data_format[1] => Mux4.IN9
data_format[1] => Mux3.IN9
data_format[1] => Mux2.IN9
data_format[1] => Mux1.IN9
data_format[1] => Mux0.IN9
data_format[1] => Mux9.IN9
data_format[1] => Mux10.IN9
data_format[1] => Mux11.IN9
data_format[1] => Mux12.IN9
data_format[1] => Mux13.IN9
data_format[1] => Mux14.IN9
data_format[1] => Mux15.IN9
data_format[1] => Mux16.IN9
data_format[1] => Mux17.IN9
data_format[1] => Mux18.IN9
data_format[1] => Mux19.IN9
data_format[1] => Mux20.IN9
data_format[1] => Mux21.IN9
data_format[1] => Mux22.IN9
data_format[1] => Mux23.IN9
data_format[1] => Mux24.IN9
data_format[1] => Mux25.IN9
data_format[1] => Mux26.IN9
data_format[1] => Mux27.IN9
data_format[1] => Mux28.IN9
data_format[1] => Mux29.IN9
data_format[1] => Mux30.IN9
data_format[1] => Mux31.IN9
data_format[1] => Mux32.IN9
data_format[1] => Mux33.IN9
data_format[1] => Mux34.IN9
data_format[1] => Mux35.IN9
data_format[1] => Mux36.IN9
data_format[1] => Mux37.IN9
data_format[1] => Mux38.IN9
data_format[1] => Mux39.IN9
data_format[1] => Mux40.IN9
data_format[1] => Mux41.IN9
data_format[1] => Mux42.IN9
data_format[1] => Mux43.IN9
data_format[1] => Mux44.IN9
data_format[1] => Mux45.IN9
data_format[1] => Mux46.IN9
data_format[1] => Mux47.IN9
data_format[1] => Mux48.IN9
data_format[1] => Mux49.IN9
data_format[1] => Mux50.IN9
data_format[1] => Mux51.IN9
data_format[1] => Mux52.IN9
data_format[1] => Mux53.IN9
data_format[1] => Mux54.IN9
data_format[1] => Mux55.IN9
data_format[1] => Mux56.IN9
data_format[1] => Mux57.IN9
data_format[1] => Mux58.IN9
data_format[1] => Mux59.IN9
data_format[1] => Mux60.IN9
data_format[1] => Mux61.IN9
data_format[1] => Mux62.IN9
data_format[1] => Mux63.IN9
data_format[1] => Mux64.IN9
data_format[1] => Mux65.IN9
data_format[1] => Mux66.IN9
data_format[1] => Mux67.IN9
data_format[1] => Mux68.IN9
data_format[1] => Mux69.IN9
data_format[1] => Mux8.IN9
data_format[1] => Mux7.IN9
data_format[1] => Mux6.IN9
data_format[1] => Mux5.IN9
data_format[2] => Mux4.IN8
data_format[2] => Mux3.IN8
data_format[2] => Mux2.IN8
data_format[2] => Mux1.IN8
data_format[2] => Mux0.IN8
data_format[2] => Mux9.IN8
data_format[2] => Mux10.IN8
data_format[2] => Mux11.IN8
data_format[2] => Mux12.IN8
data_format[2] => Mux13.IN8
data_format[2] => Mux14.IN8
data_format[2] => Mux15.IN8
data_format[2] => Mux16.IN8
data_format[2] => Mux17.IN8
data_format[2] => Mux18.IN8
data_format[2] => Mux19.IN8
data_format[2] => Mux20.IN8
data_format[2] => Mux21.IN8
data_format[2] => Mux22.IN8
data_format[2] => Mux23.IN8
data_format[2] => Mux24.IN8
data_format[2] => Mux25.IN8
data_format[2] => Mux26.IN8
data_format[2] => Mux27.IN8
data_format[2] => Mux28.IN8
data_format[2] => Mux29.IN8
data_format[2] => Mux30.IN8
data_format[2] => Mux31.IN8
data_format[2] => Mux32.IN8
data_format[2] => Mux33.IN8
data_format[2] => Mux34.IN8
data_format[2] => Mux35.IN8
data_format[2] => Mux36.IN8
data_format[2] => Mux37.IN8
data_format[2] => Mux38.IN8
data_format[2] => Mux39.IN8
data_format[2] => Mux40.IN8
data_format[2] => Mux41.IN8
data_format[2] => Mux42.IN8
data_format[2] => Mux43.IN8
data_format[2] => Mux44.IN8
data_format[2] => Mux45.IN8
data_format[2] => Mux46.IN8
data_format[2] => Mux47.IN8
data_format[2] => Mux48.IN8
data_format[2] => Mux49.IN8
data_format[2] => Mux50.IN8
data_format[2] => Mux51.IN8
data_format[2] => Mux52.IN8
data_format[2] => Mux53.IN8
data_format[2] => Mux54.IN8
data_format[2] => Mux55.IN8
data_format[2] => Mux56.IN8
data_format[2] => Mux57.IN8
data_format[2] => Mux58.IN8
data_format[2] => Mux59.IN8
data_format[2] => Mux60.IN8
data_format[2] => Mux61.IN8
data_format[2] => Mux62.IN8
data_format[2] => Mux63.IN8
data_format[2] => Mux64.IN8
data_format[2] => Mux65.IN8
data_format[2] => Mux66.IN8
data_format[2] => Mux67.IN8
data_format[2] => Mux68.IN8
data_format[2] => Mux69.IN8
data_format[2] => Mux8.IN8
data_format[2] => Mux7.IN8
data_format[2] => Mux6.IN8
data_format[2] => Mux5.IN8
clock => datamem:datamem_3.clock
clock => datamem:datamem_2.clock
clock => datamem:datamem_1.clock
clock => datamem:datamem_0.clock
load => memory_input_0[0].IN1
load => output_data[31].IN1
load => internal_load[0].ACLR
load => internal_load[1].ACLR
load => internal_load[2].ACLR
load => internal_load[3].ACLR
clear => ~NO_FANOUT~
output_data[0] <= output_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[16] <= output_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[17] <= output_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[18] <= output_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[19] <= output_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[20] <= output_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[21] <= output_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[22] <= output_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[23] <= output_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[24] <= output_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[25] <= output_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[26] <= output_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[27] <= output_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[28] <= output_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[29] <= output_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[30] <= output_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_data[31] <= output_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_3|altsyncram:altsyncram_component
wren_a => altsyncram_b2f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b2f1:auto_generated.data_a[0]
data_a[1] => altsyncram_b2f1:auto_generated.data_a[1]
data_a[2] => altsyncram_b2f1:auto_generated.data_a[2]
data_a[3] => altsyncram_b2f1:auto_generated.data_a[3]
data_a[4] => altsyncram_b2f1:auto_generated.data_a[4]
data_a[5] => altsyncram_b2f1:auto_generated.data_a[5]
data_a[6] => altsyncram_b2f1:auto_generated.data_a[6]
data_a[7] => altsyncram_b2f1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b2f1:auto_generated.address_a[0]
address_a[1] => altsyncram_b2f1:auto_generated.address_a[1]
address_a[2] => altsyncram_b2f1:auto_generated.address_a[2]
address_a[3] => altsyncram_b2f1:auto_generated.address_a[3]
address_a[4] => altsyncram_b2f1:auto_generated.address_a[4]
address_a[5] => altsyncram_b2f1:auto_generated.address_a[5]
address_a[6] => altsyncram_b2f1:auto_generated.address_a[6]
address_a[7] => altsyncram_b2f1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b2f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b2f1:auto_generated.q_a[0]
q_a[1] <= altsyncram_b2f1:auto_generated.q_a[1]
q_a[2] <= altsyncram_b2f1:auto_generated.q_a[2]
q_a[3] <= altsyncram_b2f1:auto_generated.q_a[3]
q_a[4] <= altsyncram_b2f1:auto_generated.q_a[4]
q_a[5] <= altsyncram_b2f1:auto_generated.q_a[5]
q_a[6] <= altsyncram_b2f1:auto_generated.q_a[6]
q_a[7] <= altsyncram_b2f1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_3|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_2|altsyncram:altsyncram_component
wren_a => altsyncram_b2f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b2f1:auto_generated.data_a[0]
data_a[1] => altsyncram_b2f1:auto_generated.data_a[1]
data_a[2] => altsyncram_b2f1:auto_generated.data_a[2]
data_a[3] => altsyncram_b2f1:auto_generated.data_a[3]
data_a[4] => altsyncram_b2f1:auto_generated.data_a[4]
data_a[5] => altsyncram_b2f1:auto_generated.data_a[5]
data_a[6] => altsyncram_b2f1:auto_generated.data_a[6]
data_a[7] => altsyncram_b2f1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b2f1:auto_generated.address_a[0]
address_a[1] => altsyncram_b2f1:auto_generated.address_a[1]
address_a[2] => altsyncram_b2f1:auto_generated.address_a[2]
address_a[3] => altsyncram_b2f1:auto_generated.address_a[3]
address_a[4] => altsyncram_b2f1:auto_generated.address_a[4]
address_a[5] => altsyncram_b2f1:auto_generated.address_a[5]
address_a[6] => altsyncram_b2f1:auto_generated.address_a[6]
address_a[7] => altsyncram_b2f1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b2f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b2f1:auto_generated.q_a[0]
q_a[1] <= altsyncram_b2f1:auto_generated.q_a[1]
q_a[2] <= altsyncram_b2f1:auto_generated.q_a[2]
q_a[3] <= altsyncram_b2f1:auto_generated.q_a[3]
q_a[4] <= altsyncram_b2f1:auto_generated.q_a[4]
q_a[5] <= altsyncram_b2f1:auto_generated.q_a[5]
q_a[6] <= altsyncram_b2f1:auto_generated.q_a[6]
q_a[7] <= altsyncram_b2f1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_2|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_1|altsyncram:altsyncram_component
wren_a => altsyncram_b2f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b2f1:auto_generated.data_a[0]
data_a[1] => altsyncram_b2f1:auto_generated.data_a[1]
data_a[2] => altsyncram_b2f1:auto_generated.data_a[2]
data_a[3] => altsyncram_b2f1:auto_generated.data_a[3]
data_a[4] => altsyncram_b2f1:auto_generated.data_a[4]
data_a[5] => altsyncram_b2f1:auto_generated.data_a[5]
data_a[6] => altsyncram_b2f1:auto_generated.data_a[6]
data_a[7] => altsyncram_b2f1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b2f1:auto_generated.address_a[0]
address_a[1] => altsyncram_b2f1:auto_generated.address_a[1]
address_a[2] => altsyncram_b2f1:auto_generated.address_a[2]
address_a[3] => altsyncram_b2f1:auto_generated.address_a[3]
address_a[4] => altsyncram_b2f1:auto_generated.address_a[4]
address_a[5] => altsyncram_b2f1:auto_generated.address_a[5]
address_a[6] => altsyncram_b2f1:auto_generated.address_a[6]
address_a[7] => altsyncram_b2f1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b2f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b2f1:auto_generated.q_a[0]
q_a[1] <= altsyncram_b2f1:auto_generated.q_a[1]
q_a[2] <= altsyncram_b2f1:auto_generated.q_a[2]
q_a[3] <= altsyncram_b2f1:auto_generated.q_a[3]
q_a[4] <= altsyncram_b2f1:auto_generated.q_a[4]
q_a[5] <= altsyncram_b2f1:auto_generated.q_a[5]
q_a[6] <= altsyncram_b2f1:auto_generated.q_a[6]
q_a[7] <= altsyncram_b2f1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_1|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_0|altsyncram:altsyncram_component
wren_a => altsyncram_b2f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b2f1:auto_generated.data_a[0]
data_a[1] => altsyncram_b2f1:auto_generated.data_a[1]
data_a[2] => altsyncram_b2f1:auto_generated.data_a[2]
data_a[3] => altsyncram_b2f1:auto_generated.data_a[3]
data_a[4] => altsyncram_b2f1:auto_generated.data_a[4]
data_a[5] => altsyncram_b2f1:auto_generated.data_a[5]
data_a[6] => altsyncram_b2f1:auto_generated.data_a[6]
data_a[7] => altsyncram_b2f1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b2f1:auto_generated.address_a[0]
address_a[1] => altsyncram_b2f1:auto_generated.address_a[1]
address_a[2] => altsyncram_b2f1:auto_generated.address_a[2]
address_a[3] => altsyncram_b2f1:auto_generated.address_a[3]
address_a[4] => altsyncram_b2f1:auto_generated.address_a[4]
address_a[5] => altsyncram_b2f1:auto_generated.address_a[5]
address_a[6] => altsyncram_b2f1:auto_generated.address_a[6]
address_a[7] => altsyncram_b2f1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b2f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b2f1:auto_generated.q_a[0]
q_a[1] <= altsyncram_b2f1:auto_generated.q_a[1]
q_a[2] <= altsyncram_b2f1:auto_generated.q_a[2]
q_a[3] <= altsyncram_b2f1:auto_generated.q_a[3]
q_a[4] <= altsyncram_b2f1:auto_generated.q_a[4]
q_a[5] <= altsyncram_b2f1:auto_generated.q_a[5]
q_a[6] <= altsyncram_b2f1:auto_generated.q_a[6]
q_a[7] <= altsyncram_b2f1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_0|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


