var searchData=
[
  ['pccard_5fdevice_5fpath',['PCCARD_DEVICE_PATH',['../struct_p_c_c_a_r_d___d_e_v_i_c_e___p_a_t_h.html',1,'']]],
  ['pcd_5finfo',['PCD_INFO',['../struct_p_c_d___i_n_f_o.html',1,'']]],
  ['pcd_5fppi',['PCD_PPI',['../struct_p_c_d___p_p_i.html',1,'']]],
  ['pcd_5fprotocol',['PCD_PROTOCOL',['../struct_p_c_d___p_r_o_t_o_c_o_l.html',1,'']]],
  ['pci_5f3_5f0_5fdata_5fstructure',['PCI_3_0_DATA_STRUCTURE',['../struct_p_c_i__3__0___d_a_t_a___s_t_r_u_c_t_u_r_e.html',1,'']]],
  ['pci_5fbridge_5fcontrol_5fregister',['PCI_BRIDGE_CONTROL_REGISTER',['../struct_p_c_i___b_r_i_d_g_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html',1,'']]],
  ['pci_5fcapability_5fpciexp',['PCI_CAPABILITY_PCIEXP',['../struct_p_c_i___c_a_p_a_b_i_l_i_t_y___p_c_i_e_x_p.html',1,'']]],
  ['pci_5fcardbus_5fcontrol_5fregister',['PCI_CARDBUS_CONTROL_REGISTER',['../struct_p_c_i___c_a_r_d_b_u_s___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html',1,'']]],
  ['pci_5fconfig_5faccess_5fcf8',['PCI_CONFIG_ACCESS_CF8',['../union_p_c_i___c_o_n_f_i_g___a_c_c_e_s_s___c_f8.html',1,'']]],
  ['pci_5fdata_5fstructure',['PCI_DATA_STRUCTURE',['../struct_p_c_i___d_a_t_a___s_t_r_u_c_t_u_r_e.html',1,'']]],
  ['pci_5fdevice_5fheader_5ftype_5fregion',['PCI_DEVICE_HEADER_TYPE_REGION',['../struct_p_c_i___d_e_v_i_c_e___h_e_a_d_e_r___t_y_p_e___r_e_g_i_o_n.html',1,'']]],
  ['pci_5fdevice_5findependent_5fregion',['PCI_DEVICE_INDEPENDENT_REGION',['../struct_p_c_i___d_e_v_i_c_e___i_n_d_e_p_e_n_d_e_n_t___r_e_g_i_o_n.html',1,'']]],
  ['pci_5fdevice_5fpath',['PCI_DEVICE_PATH',['../struct_p_c_i___d_e_v_i_c_e___p_a_t_h.html',1,'']]],
  ['pci_5fexpansion_5from_5fheader',['PCI_EXPANSION_ROM_HEADER',['../struct_p_c_i___e_x_p_a_n_s_i_o_n___r_o_m___h_e_a_d_e_r.html',1,'']]],
  ['pci_5fexpress_5fdesignated_5fvendor_5fspecific_5fheader_5f1',['PCI_EXPRESS_DESIGNATED_VENDOR_SPECIFIC_HEADER_1',['../union_p_c_i___e_x_p_r_e_s_s___d_e_s_i_g_n_a_t_e_d___v_e_n_d_o_r___s_p_e_c_i_f_i_c___h_e_a_d_e_r__1.html',1,'']]],
  ['pci_5fexpress_5fdesignated_5fvendor_5fspecific_5fheader_5f2',['PCI_EXPRESS_DESIGNATED_VENDOR_SPECIFIC_HEADER_2',['../union_p_c_i___e_x_p_r_e_s_s___d_e_s_i_g_n_a_t_e_d___v_e_n_d_o_r___s_p_e_c_i_f_i_c___h_e_a_d_e_r__2.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5facs_5fextended',['PCI_EXPRESS_EXTENDED_CAPABILITIES_ACS_EXTENDED',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___a_c_s___e_x_t_e_n_d_e_d.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5fadvanced_5ferror_5freporting',['PCI_EXPRESS_EXTENDED_CAPABILITIES_ADVANCED_ERROR_REPORTING',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___a_d_v_a_n_c_e_d___e_r_r_o_r___r_e_p_o_r_t_i_n_g.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5fari_5fcapability',['PCI_EXPRESS_EXTENDED_CAPABILITIES_ARI_CAPABILITY',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___a_r_i___c_a_p_a_b_i_l_i_t_y.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5fdesignated_5fvendor_5fspecific',['PCI_EXPRESS_EXTENDED_CAPABILITIES_DESIGNATED_VENDOR_SPECIFIC',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___d_e_s_i_g_n_a_t_e_d___v_e_n_d_o_r___s_p_e_c_i_f_i_c.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5fdynamic_5fpower_5fallocation',['PCI_EXPRESS_EXTENDED_CAPABILITIES_DYNAMIC_POWER_ALLOCATION',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___d_y_n_a_m_i_c___p_o_w_e_r___a_l_l_o_c_a_t_i_o_n.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5fevent_5fcollector_5fendpoint_5fassociation',['PCI_EXPRESS_EXTENDED_CAPABILITIES_EVENT_COLLECTOR_ENDPOINT_ASSOCIATION',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___e_v_e_n_t___c_o_l_l_e5f56fa2011ffb349db158b6f6f45e551.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5fheader',['PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___h_e_a_d_e_r.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5finternal_5flink_5fcontrol',['PCI_EXPRESS_EXTENDED_CAPABILITIES_INTERNAL_LINK_CONTROL',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___i_n_t_e_r_n_a_l___l_i_n_k___c_o_n_t_r_o_l.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5fl1_5fpm_5fsubstates',['PCI_EXPRESS_EXTENDED_CAPABILITIES_L1_PM_SUBSTATES',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___l1___p_m___s_u_b_s_t_a_t_e_s.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5flatence_5ftolerance_5freporting',['PCI_EXPRESS_EXTENDED_CAPABILITIES_LATENCE_TOLERANCE_REPORTING',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___l_a_t_e_n_c_e___t_o_l953d1c15c2502f1def669d68de0e3313.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5flink_5fdeclaration',['PCI_EXPRESS_EXTENDED_CAPABILITIES_LINK_DECLARATION',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___l_i_n_k___d_e_c_l_a_r_a_t_i_o_n.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5fmulticast',['PCI_EXPRESS_EXTENDED_CAPABILITIES_MULTICAST',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___m_u_l_t_i_c_a_s_t.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5fphysical_5flayer_5f16_5f0',['PCI_EXPRESS_EXTENDED_CAPABILITIES_PHYSICAL_LAYER_16_0',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___p_h_y_s_i_c_a_l___l_a_y_e_r__16__0.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5fphysical_5flayer_5f32_5f0',['PCI_EXPRESS_EXTENDED_CAPABILITIES_PHYSICAL_LAYER_32_0',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___p_h_y_s_i_c_a_l___l_a_y_e_r__32__0.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5fpower_5fbudgeting',['PCI_EXPRESS_EXTENDED_CAPABILITIES_POWER_BUDGETING',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___p_o_w_e_r___b_u_d_g_e_t_i_n_g.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5frcrb_5fheader',['PCI_EXPRESS_EXTENDED_CAPABILITIES_RCRB_HEADER',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___r_c_r_b___h_e_a_d_e_r.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5fresizable_5fbar',['PCI_EXPRESS_EXTENDED_CAPABILITIES_RESIZABLE_BAR',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___r_e_s_i_z_a_b_l_e___b_a_r.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5fresizable_5fbar_5fcapability',['PCI_EXPRESS_EXTENDED_CAPABILITIES_RESIZABLE_BAR_CAPABILITY',['../union_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___r_e_s_i_z_a_b_l_e___b_a_r___c_a_p_a_b_i_l_i_t_y.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5fresizable_5fbar_5fcontrol',['PCI_EXPRESS_EXTENDED_CAPABILITIES_RESIZABLE_BAR_CONTROL',['../union_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___r_e_s_i_z_a_b_l_e___b_a_r___c_o_n_t_r_o_l.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5fresizable_5fbar_5fentry',['PCI_EXPRESS_EXTENDED_CAPABILITIES_RESIZABLE_BAR_ENTRY',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___r_e_s_i_z_a_b_l_e___b_a_r___e_n_t_r_y.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5fsecondary_5fpcie',['PCI_EXPRESS_EXTENDED_CAPABILITIES_SECONDARY_PCIE',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___s_e_c_o_n_d_a_r_y___p_c_i_e.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5fserial_5fnumber',['PCI_EXPRESS_EXTENDED_CAPABILITIES_SERIAL_NUMBER',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___s_e_r_i_a_l___n_u_m_b_e_r.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5ftph',['PCI_EXPRESS_EXTENDED_CAPABILITIES_TPH',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___t_p_h.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5fvendor_5fspecific',['PCI_EXPRESS_EXTENDED_CAPABILITIES_VENDOR_SPECIFIC',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___v_e_n_d_o_r___s_p_e_c_i_f_i_c.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5fvirtual_5fchannel_5fcapability',['PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_CAPABILITY',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___v_i_r_t_u_a_l___c_h_a_n_n_e_l___c_a_p_a_b_i_l_i_t_y.html',1,'']]],
  ['pci_5fexpress_5fextended_5fcapabilities_5fvirtual_5fchannel_5fvc',['PCI_EXPRESS_EXTENDED_CAPABILITIES_VIRTUAL_CHANNEL_VC',['../struct_p_c_i___e_x_p_r_e_s_s___e_x_t_e_n_d_e_d___c_a_p_a_b_i_l_i_t_i_e_s___v_i_r_t_u_a_l___c_h_a_n_n_e_l___v_c.html',1,'']]],
  ['pci_5fexpress_5freg_5fl1_5fpm_5fsubstates_5fcapability',['PCI_EXPRESS_REG_L1_PM_SUBSTATES_CAPABILITY',['../union_p_c_i___e_x_p_r_e_s_s___r_e_g___l1___p_m___s_u_b_s_t_a_t_e_s___c_a_p_a_b_i_l_i_t_y.html',1,'']]],
  ['pci_5fexpress_5freg_5fl1_5fpm_5fsubstates_5fcontrol1',['PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL1',['../union_p_c_i___e_x_p_r_e_s_s___r_e_g___l1___p_m___s_u_b_s_t_a_t_e_s___c_o_n_t_r_o_l1.html',1,'']]],
  ['pci_5fexpress_5freg_5fl1_5fpm_5fsubstates_5fcontrol2',['PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL2',['../union_p_c_i___e_x_p_r_e_s_s___r_e_g___l1___p_m___s_u_b_s_t_a_t_e_s___c_o_n_t_r_o_l2.html',1,'']]],
  ['pci_5fexpress_5freg_5flane_5fequalization_5fcontrol',['PCI_EXPRESS_REG_LANE_EQUALIZATION_CONTROL',['../union_p_c_i___e_x_p_r_e_s_s___r_e_g___l_a_n_e___e_q_u_a_l_i_z_a_t_i_o_n___c_o_n_t_r_o_l.html',1,'']]],
  ['pci_5fexpress_5freg_5flink_5fcontrol3',['PCI_EXPRESS_REG_LINK_CONTROL3',['../union_p_c_i___e_x_p_r_e_s_s___r_e_g___l_i_n_k___c_o_n_t_r_o_l3.html',1,'']]],
  ['pci_5fexpress_5freg_5fphysical_5flayer_5f16_5f0_5fcapabilities',['PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_CAPABILITIES',['../union_p_c_i___e_x_p_r_e_s_s___r_e_g___p_h_y_s_i_c_a_l___l_a_y_e_r__16__0___c_a_p_a_b_i_l_i_t_i_e_s.html',1,'']]],
  ['pci_5fexpress_5freg_5fphysical_5flayer_5f16_5f0_5fcontrol',['PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_CONTROL',['../union_p_c_i___e_x_p_r_e_s_s___r_e_g___p_h_y_s_i_c_a_l___l_a_y_e_r__16__0___c_o_n_t_r_o_l.html',1,'']]],
  ['pci_5fexpress_5freg_5fphysical_5flayer_5f16_5f0_5flane_5fequalization_5fcontrol',['PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_LANE_EQUALIZATION_CONTROL',['../union_p_c_i___e_x_p_r_e_s_s___r_e_g___p_h_y_s_i_c_a_l___l_a_y_e_r__16__0___l_a_n_e___e_q_u_a_l_i_z_a_t_i_o_n___c_o_n_t_r_o_l.html',1,'']]],
  ['pci_5fexpress_5freg_5fphysical_5flayer_5f16_5f0_5fstatus',['PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_STATUS',['../union_p_c_i___e_x_p_r_e_s_s___r_e_g___p_h_y_s_i_c_a_l___l_a_y_e_r__16__0___s_t_a_t_u_s.html',1,'']]],
  ['pci_5fexpress_5freg_5fphysical_5flayer_5f32_5f0_5fcapabilities',['PCI_EXPRESS_REG_PHYSICAL_LAYER_32_0_CAPABILITIES',['../union_p_c_i___e_x_p_r_e_s_s___r_e_g___p_h_y_s_i_c_a_l___l_a_y_e_r__32__0___c_a_p_a_b_i_l_i_t_i_e_s.html',1,'']]],
  ['pci_5fexpress_5freg_5fphysical_5flayer_5f32_5f0_5fcontrol',['PCI_EXPRESS_REG_PHYSICAL_LAYER_32_0_CONTROL',['../union_p_c_i___e_x_p_r_e_s_s___r_e_g___p_h_y_s_i_c_a_l___l_a_y_e_r__32__0___c_o_n_t_r_o_l.html',1,'']]],
  ['pci_5fexpress_5freg_5fphysical_5flayer_5f32_5f0_5flane_5fequalization_5fcontrol',['PCI_EXPRESS_REG_PHYSICAL_LAYER_32_0_LANE_EQUALIZATION_CONTROL',['../union_p_c_i___e_x_p_r_e_s_s___r_e_g___p_h_y_s_i_c_a_l___l_a_y_e_r__32__0___l_a_n_e___e_q_u_a_l_i_z_a_t_i_o_n___c_o_n_t_r_o_l.html',1,'']]],
  ['pci_5fexpress_5freg_5fphysical_5flayer_5f32_5f0_5frcvd_5fmodified_5fts_5fdata1',['PCI_EXPRESS_REG_PHYSICAL_LAYER_32_0_RCVD_MODIFIED_TS_DATA1',['../union_p_c_i___e_x_p_r_e_s_s___r_e_g___p_h_y_s_i_c_a_l___l_a_y_e_r__32__0___r_c_v_d___m_o_d_i_f_i_e_d___t_s___d_a_t_a1.html',1,'']]],
  ['pci_5fexpress_5freg_5fphysical_5flayer_5f32_5f0_5frcvd_5fmodified_5fts_5fdata2',['PCI_EXPRESS_REG_PHYSICAL_LAYER_32_0_RCVD_MODIFIED_TS_DATA2',['../union_p_c_i___e_x_p_r_e_s_s___r_e_g___p_h_y_s_i_c_a_l___l_a_y_e_r__32__0___r_c_v_d___m_o_d_i_f_i_e_d___t_s___d_a_t_a2.html',1,'']]],
  ['pci_5fexpress_5freg_5fphysical_5flayer_5f32_5f0_5fstatus',['PCI_EXPRESS_REG_PHYSICAL_LAYER_32_0_STATUS',['../union_p_c_i___e_x_p_r_e_s_s___r_e_g___p_h_y_s_i_c_a_l___l_a_y_e_r__32__0___s_t_a_t_u_s.html',1,'']]],
  ['pci_5fexpress_5freg_5fphysical_5flayer_5f32_5f0_5ftrans_5fmodified_5fts_5fdata1',['PCI_EXPRESS_REG_PHYSICAL_LAYER_32_0_TRANS_MODIFIED_TS_DATA1',['../union_p_c_i___e_x_p_r_e_s_s___r_e_g___p_h_y_s_i_c_a_l___l_a_y_e_r__32__0___t_r_a_n_s___m_o_d_i_f_i_e_d___t_s___d_a_t_a1.html',1,'']]],
  ['pci_5fexpress_5freg_5fphysical_5flayer_5f32_5f0_5ftrans_5fmodified_5fts_5fdata2',['PCI_EXPRESS_REG_PHYSICAL_LAYER_32_0_TRANS_MODIFIED_TS_DATA2',['../union_p_c_i___e_x_p_r_e_s_s___r_e_g___p_h_y_s_i_c_a_l___l_a_y_e_r__32__0___t_r_a_n_s___m_o_d_i_f_i_e_d___t_s___d_a_t_a2.html',1,'']]],
  ['pci_5fexpress_5freg_5funcorrectable_5ferror',['PCI_EXPRESS_REG_UNCORRECTABLE_ERROR',['../union_p_c_i___e_x_p_r_e_s_s___r_e_g___u_n_c_o_r_r_e_c_t_a_b_l_e___e_r_r_o_r.html',1,'']]],
  ['pci_5freg_5fpcie_5fcapability',['PCI_REG_PCIE_CAPABILITY',['../union_p_c_i___r_e_g___p_c_i_e___c_a_p_a_b_i_l_i_t_y.html',1,'']]],
  ['pci_5freg_5fpcie_5fdevice_5fcapability',['PCI_REG_PCIE_DEVICE_CAPABILITY',['../union_p_c_i___r_e_g___p_c_i_e___d_e_v_i_c_e___c_a_p_a_b_i_l_i_t_y.html',1,'']]],
  ['pci_5freg_5fpcie_5fdevice_5fcapability2',['PCI_REG_PCIE_DEVICE_CAPABILITY2',['../union_p_c_i___r_e_g___p_c_i_e___d_e_v_i_c_e___c_a_p_a_b_i_l_i_t_y2.html',1,'']]],
  ['pci_5freg_5fpcie_5fdevice_5fcontrol',['PCI_REG_PCIE_DEVICE_CONTROL',['../union_p_c_i___r_e_g___p_c_i_e___d_e_v_i_c_e___c_o_n_t_r_o_l.html',1,'']]],
  ['pci_5freg_5fpcie_5fdevice_5fcontrol2',['PCI_REG_PCIE_DEVICE_CONTROL2',['../union_p_c_i___r_e_g___p_c_i_e___d_e_v_i_c_e___c_o_n_t_r_o_l2.html',1,'']]],
  ['pci_5freg_5fpcie_5fdevice_5fstatus',['PCI_REG_PCIE_DEVICE_STATUS',['../union_p_c_i___r_e_g___p_c_i_e___d_e_v_i_c_e___s_t_a_t_u_s.html',1,'']]],
  ['pci_5freg_5fpcie_5flink_5fcapability',['PCI_REG_PCIE_LINK_CAPABILITY',['../union_p_c_i___r_e_g___p_c_i_e___l_i_n_k___c_a_p_a_b_i_l_i_t_y.html',1,'']]],
  ['pci_5freg_5fpcie_5flink_5fcapability2',['PCI_REG_PCIE_LINK_CAPABILITY2',['../union_p_c_i___r_e_g___p_c_i_e___l_i_n_k___c_a_p_a_b_i_l_i_t_y2.html',1,'']]],
  ['pci_5freg_5fpcie_5flink_5fcontrol',['PCI_REG_PCIE_LINK_CONTROL',['../union_p_c_i___r_e_g___p_c_i_e___l_i_n_k___c_o_n_t_r_o_l.html',1,'']]],
  ['pci_5freg_5fpcie_5flink_5fcontrol2',['PCI_REG_PCIE_LINK_CONTROL2',['../union_p_c_i___r_e_g___p_c_i_e___l_i_n_k___c_o_n_t_r_o_l2.html',1,'']]],
  ['pci_5freg_5fpcie_5flink_5fstatus',['PCI_REG_PCIE_LINK_STATUS',['../union_p_c_i___r_e_g___p_c_i_e___l_i_n_k___s_t_a_t_u_s.html',1,'']]],
  ['pci_5freg_5fpcie_5flink_5fstatus2',['PCI_REG_PCIE_LINK_STATUS2',['../union_p_c_i___r_e_g___p_c_i_e___l_i_n_k___s_t_a_t_u_s2.html',1,'']]],
  ['pci_5freg_5fpcie_5froot_5fcapability',['PCI_REG_PCIE_ROOT_CAPABILITY',['../union_p_c_i___r_e_g___p_c_i_e___r_o_o_t___c_a_p_a_b_i_l_i_t_y.html',1,'']]],
  ['pci_5freg_5fpcie_5froot_5fcontrol',['PCI_REG_PCIE_ROOT_CONTROL',['../union_p_c_i___r_e_g___p_c_i_e___r_o_o_t___c_o_n_t_r_o_l.html',1,'']]],
  ['pci_5freg_5fpcie_5froot_5fstatus',['PCI_REG_PCIE_ROOT_STATUS',['../union_p_c_i___r_e_g___p_c_i_e___r_o_o_t___s_t_a_t_u_s.html',1,'']]],
  ['pci_5freg_5fpcie_5fslot_5fcapability',['PCI_REG_PCIE_SLOT_CAPABILITY',['../union_p_c_i___r_e_g___p_c_i_e___s_l_o_t___c_a_p_a_b_i_l_i_t_y.html',1,'']]],
  ['pci_5freg_5fpcie_5fslot_5fcontrol',['PCI_REG_PCIE_SLOT_CONTROL',['../union_p_c_i___r_e_g___p_c_i_e___s_l_o_t___c_o_n_t_r_o_l.html',1,'']]],
  ['pci_5freg_5fpcie_5fslot_5fstatus',['PCI_REG_PCIE_SLOT_STATUS',['../union_p_c_i___r_e_g___p_c_i_e___s_l_o_t___s_t_a_t_u_s.html',1,'']]],
  ['pci_5fsegment_5finfo',['PCI_SEGMENT_INFO',['../struct_p_c_i___s_e_g_m_e_n_t___i_n_f_o.html',1,'']]],
  ['pci_5ftype00',['PCI_TYPE00',['../struct_p_c_i___t_y_p_e00.html',1,'']]],
  ['pci_5ftype01',['PCI_TYPE01',['../struct_p_c_i___t_y_p_e01.html',1,'']]],
  ['pci_5ftype_5fgeneric',['PCI_TYPE_GENERIC',['../union_p_c_i___t_y_p_e___g_e_n_e_r_i_c.html',1,'']]],
  ['pe_5fcoff_5floader_5fimage_5fcontext',['PE_COFF_LOADER_IMAGE_CONTEXT',['../struct_p_e___c_o_f_f___l_o_a_d_e_r___i_m_a_g_e___c_o_n_t_e_x_t.html',1,'']]],
  ['pei_5fapriori_5ffile_5fcontents',['PEI_APRIORI_FILE_CONTENTS',['../struct_p_e_i___a_p_r_i_o_r_i___f_i_l_e___c_o_n_t_e_n_t_s.html',1,'']]],
  ['processor_5fcharacteristic_5fflags',['PROCESSOR_CHARACTERISTIC_FLAGS',['../struct_p_r_o_c_e_s_s_o_r___c_h_a_r_a_c_t_e_r_i_s_t_i_c___f_l_a_g_s.html',1,'']]],
  ['processor_5ffeature_5fflags',['PROCESSOR_FEATURE_FLAGS',['../struct_p_r_o_c_e_s_s_o_r___f_e_a_t_u_r_e___f_l_a_g_s.html',1,'']]],
  ['processor_5fid_5fdata',['PROCESSOR_ID_DATA',['../struct_p_r_o_c_e_s_s_o_r___i_d___d_a_t_a.html',1,'']]],
  ['processor_5fsignature',['PROCESSOR_SIGNATURE',['../struct_p_r_o_c_e_s_s_o_r___s_i_g_n_a_t_u_r_e.html',1,'']]],
  ['processor_5fspecific_5fblock',['PROCESSOR_SPECIFIC_BLOCK',['../struct_p_r_o_c_e_s_s_o_r___s_p_e_c_i_f_i_c___b_l_o_c_k.html',1,'']]],
  ['processor_5fstatus_5fdata',['PROCESSOR_STATUS_DATA',['../union_p_r_o_c_e_s_s_o_r___s_t_a_t_u_s___d_a_t_a.html',1,'']]],
  ['processor_5fvoltage',['PROCESSOR_VOLTAGE',['../struct_p_r_o_c_e_s_s_o_r___v_o_l_t_a_g_e.html',1,'']]],
  ['ptp_5fcrb_5finterface_5fidentifier',['PTP_CRB_INTERFACE_IDENTIFIER',['../union_p_t_p___c_r_b___i_n_t_e_r_f_a_c_e___i_d_e_n_t_i_f_i_e_r.html',1,'']]],
  ['ptp_5fcrb_5fregisters',['PTP_CRB_REGISTERS',['../struct_p_t_p___c_r_b___r_e_g_i_s_t_e_r_s.html',1,'']]],
  ['ptp_5ffifo_5finterface_5fcapability',['PTP_FIFO_INTERFACE_CAPABILITY',['../union_p_t_p___f_i_f_o___i_n_t_e_r_f_a_c_e___c_a_p_a_b_i_l_i_t_y.html',1,'']]],
  ['ptp_5ffifo_5finterface_5fidentifier',['PTP_FIFO_INTERFACE_IDENTIFIER',['../union_p_t_p___f_i_f_o___i_n_t_e_r_f_a_c_e___i_d_e_n_t_i_f_i_e_r.html',1,'']]],
  ['ptp_5ffifo_5fregisters',['PTP_FIFO_REGISTERS',['../struct_p_t_p___f_i_f_o___r_e_g_i_s_t_e_r_s.html',1,'']]],
  ['pxe_5fdevice',['pxe_device',['../unionpxe__device.html',1,'']]]
];
