Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/GitHub/VHDL_Modules/UART_test/UART_test_repeat_tbench_isim_beh.exe -prj D:/GitHub/VHDL_Modules/UART_test/UART_test_repeat_tbench_beh.prj work.UART_test_repeat_tbench 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/GitHub/VHDL_Modules/UART_test/UART_TX.vhd" into library work
Parsing VHDL file "D:/GitHub/VHDL_Modules/UART_test/UART_RX.vhd" into library work
Parsing VHDL file "D:/GitHub/VHDL_Modules/UART_test/mod_m_counter.vhd" into library work
Parsing VHDL file "D:/GitHub/VHDL_Modules/UART_test/FIFO.vhd" into library work
Parsing VHDL file "D:/GitHub/VHDL_Modules/UART_test/UART.vhd" into library work
Parsing VHDL file "D:/GitHub/VHDL_Modules/UART_test/UART_test_repeat.vhd" into library work
Parsing VHDL file "D:/GitHub/VHDL_Modules/UART_test/UART_test_repeat_tbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity mod_m_counter [\mod_m_counter(8,208)\]
Compiling architecture behavioral of entity UART_RX [\UART_RX(8,16)\]
Compiling architecture behavioral of entity FIFO [\FIFO(8,2)\]
Compiling architecture behavioral of entity UART_TX [\UART_TX(8,16)\]
Compiling architecture behavioral of entity UART [uart_default]
Compiling architecture behavioral of entity UART_test_repeat [uart_test_repeat_default]
Compiling architecture behavior of entity uart_test_repeat_tbench
Time Resolution for simulation is 1ps.
Compiled 16 VHDL Units
Built simulation executable D:/GitHub/VHDL_Modules/UART_test/UART_test_repeat_tbench_isim_beh.exe
Fuse Memory Usage: 38308 KB
Fuse CPU Usage: 733 ms
