Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec  9 02:30:32 2019
| Host         : LAPTOP-9CDK2BBH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/r_reg[7]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: pclk_in_reg/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1587 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 7332 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.340        0.000                      0                16861        0.031        0.000                      0                16861        3.000        0.000                       0                  7319  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         26.340        0.000                      0                16861        0.129        0.000                      0                16861       19.230        0.000                       0                  7315  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       26.344        0.000                      0                16861        0.129        0.000                      0                16861       19.230        0.000                       0                  7315  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         26.340        0.000                      0                16861        0.031        0.000                      0                16861  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       26.340        0.000                      0                16861        0.031        0.000                      0                16861  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.340ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.322ns  (logic 1.943ns (14.585%)  route 11.379ns (85.415%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 39.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.225    11.155    bin_maze_filt/genblk1[16].inst/doutb[6]
    SLICE_X73Y103        LUT4 (Prop_lut4_I0_O)        0.097    11.252 r  bin_maze_filt/genblk1[16].inst/min[7]_i_18__16/O
                         net (fo=1, routed)           0.000    11.252    bin_maze_filt/genblk1[16].inst/min[7]_i_18__16_n_1
    SLICE_X73Y103        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.619 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.215    11.835    bin_maze_filt/genblk1[16].inst/min24_in
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.249    12.084 r  bin_maze_filt/genblk1[16].inst/min[7]_i_3__15/O
                         net (fo=4, routed)           0.921    13.004    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.097    13.101 r  bin_maze_filt/genblk1[16].inst/min[4]_i_1__15/O
                         net (fo=1, routed)           0.000    13.101    bin_maze_filt/genblk1[16].inst/min[4]_i_1__15_n_1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.126    39.222    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[4]/C
                         clock pessimism              0.287    39.509    
                         clock uncertainty           -0.098    39.412    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.030    39.442    bin_maze_filt/genblk1[16].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.442    
                         arrival time                         -13.101    
  -------------------------------------------------------------------
                         slack                                 26.340    

Slack (MET) :             26.350ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.314ns  (logic 1.943ns (14.594%)  route 11.371ns (85.406%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 39.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.225    11.155    bin_maze_filt/genblk1[16].inst/doutb[6]
    SLICE_X73Y103        LUT4 (Prop_lut4_I0_O)        0.097    11.252 r  bin_maze_filt/genblk1[16].inst/min[7]_i_18__16/O
                         net (fo=1, routed)           0.000    11.252    bin_maze_filt/genblk1[16].inst/min[7]_i_18__16_n_1
    SLICE_X73Y103        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.619 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.215    11.835    bin_maze_filt/genblk1[16].inst/min24_in
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.249    12.084 r  bin_maze_filt/genblk1[16].inst/min[7]_i_3__15/O
                         net (fo=4, routed)           0.913    12.997    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.097    13.094 r  bin_maze_filt/genblk1[16].inst/min[5]_i_1__15/O
                         net (fo=1, routed)           0.000    13.094    bin_maze_filt/genblk1[16].inst/min[5]_i_1__15_n_1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.126    39.222    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[5]/C
                         clock pessimism              0.287    39.509    
                         clock uncertainty           -0.098    39.412    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.032    39.444    bin_maze_filt/genblk1[16].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.444    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                 26.350    

Slack (MET) :             26.651ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.013ns  (logic 1.943ns (14.932%)  route 11.070ns (85.068%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 39.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.225    11.155    bin_maze_filt/genblk1[16].inst/doutb[6]
    SLICE_X73Y103        LUT4 (Prop_lut4_I0_O)        0.097    11.252 r  bin_maze_filt/genblk1[16].inst/min[7]_i_18__16/O
                         net (fo=1, routed)           0.000    11.252    bin_maze_filt/genblk1[16].inst/min[7]_i_18__16_n_1
    SLICE_X73Y103        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.619 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.215    11.835    bin_maze_filt/genblk1[16].inst/min24_in
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.249    12.084 r  bin_maze_filt/genblk1[16].inst/min[7]_i_3__15/O
                         net (fo=4, routed)           0.612    12.695    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.097    12.792 r  bin_maze_filt/genblk1[16].inst/min[6]_i_1__15/O
                         net (fo=1, routed)           0.000    12.792    bin_maze_filt/genblk1[16].inst/min[6]_i_1__15_n_1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.126    39.222    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[6]/C
                         clock pessimism              0.287    39.509    
                         clock uncertainty           -0.098    39.412    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.032    39.444    bin_maze_filt/genblk1[16].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.444    
                         arrival time                         -12.792    
  -------------------------------------------------------------------
                         slack                                 26.651    

Slack (MET) :             26.657ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.008ns  (logic 1.943ns (14.937%)  route 11.065ns (85.063%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 39.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.225    11.155    bin_maze_filt/genblk1[16].inst/doutb[6]
    SLICE_X73Y103        LUT4 (Prop_lut4_I0_O)        0.097    11.252 r  bin_maze_filt/genblk1[16].inst/min[7]_i_18__16/O
                         net (fo=1, routed)           0.000    11.252    bin_maze_filt/genblk1[16].inst/min[7]_i_18__16_n_1
    SLICE_X73Y103        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.619 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.215    11.835    bin_maze_filt/genblk1[16].inst/min24_in
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.249    12.084 r  bin_maze_filt/genblk1[16].inst/min[7]_i_3__15/O
                         net (fo=4, routed)           0.607    12.691    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.097    12.788 r  bin_maze_filt/genblk1[16].inst/min[7]_i_2__15/O
                         net (fo=1, routed)           0.000    12.788    bin_maze_filt/genblk1[16].inst/min[7]_i_2__15_n_1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.126    39.222    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[7]/C
                         clock pessimism              0.287    39.509    
                         clock uncertainty           -0.098    39.412    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.033    39.445    bin_maze_filt/genblk1[16].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.445    
                         arrival time                         -12.788    
  -------------------------------------------------------------------
                         slack                                 26.657    

Slack (MET) :             26.875ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.821ns  (logic 1.640ns (12.791%)  route 11.181ns (87.209%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 39.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.248ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.369    -0.248    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y42         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.341     0.093 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          1.665     1.758    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X72Y53         LUT6 (Prop_lut6_I2_O)        0.097     1.855 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.855    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X72Y53         MUXF7 (Prop_muxf7_I0_O)      0.163     2.018 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.960     2.978    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X68Y47         LUT5 (Prop_lut5_I2_O)        0.229     3.207 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=286, routed)         7.633    10.840    bin_maze_filt/genblk1[2].inst/doutb[10]
    SLICE_X35Y98         LUT4 (Prop_lut4_I0_O)        0.097    10.937 r  bin_maze_filt/genblk1[2].inst/max[7]_i_17__1/O
                         net (fo=1, routed)           0.000    10.937    bin_maze_filt/genblk1[2].inst/max[7]_i_17__1_n_1
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.304 r  bin_maze_filt/genblk1[2].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.418    11.722    bin_maze_filt/genblk1[2].inst/max28_in
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.249    11.971 r  bin_maze_filt/genblk1[2].inst/max[7]_i_2__1/O
                         net (fo=4, routed)           0.505    12.476    bin_maze_filt/genblk1[2].inst/max19_out
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.097    12.573 r  bin_maze_filt/genblk1[2].inst/max[4]_i_1__1/O
                         net (fo=1, routed)           0.000    12.573    bin_maze_filt/genblk1[2].inst/max[4]_i_1__1_n_1
    SLICE_X35Y103        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.130    39.226    bin_maze_filt/genblk1[2].inst/clk_out1
    SLICE_X35Y103        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[4]/C
                         clock pessimism              0.287    39.513    
                         clock uncertainty           -0.098    39.416    
    SLICE_X35Y103        FDRE (Setup_fdre_C_D)        0.032    39.448    bin_maze_filt/genblk1[2].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.448    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                 26.875    

Slack (MET) :             26.875ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.819ns  (logic 1.640ns (12.793%)  route 11.179ns (87.207%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 39.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.248ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.369    -0.248    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y42         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.341     0.093 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          1.665     1.758    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X72Y53         LUT6 (Prop_lut6_I2_O)        0.097     1.855 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.855    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X72Y53         MUXF7 (Prop_muxf7_I0_O)      0.163     2.018 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.960     2.978    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X68Y47         LUT5 (Prop_lut5_I2_O)        0.229     3.207 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=286, routed)         7.633    10.840    bin_maze_filt/genblk1[2].inst/doutb[10]
    SLICE_X35Y98         LUT4 (Prop_lut4_I0_O)        0.097    10.937 r  bin_maze_filt/genblk1[2].inst/max[7]_i_17__1/O
                         net (fo=1, routed)           0.000    10.937    bin_maze_filt/genblk1[2].inst/max[7]_i_17__1_n_1
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.304 r  bin_maze_filt/genblk1[2].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.418    11.722    bin_maze_filt/genblk1[2].inst/max28_in
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.249    11.971 r  bin_maze_filt/genblk1[2].inst/max[7]_i_2__1/O
                         net (fo=4, routed)           0.503    12.474    bin_maze_filt/genblk1[2].inst/max19_out
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.097    12.571 r  bin_maze_filt/genblk1[2].inst/max[6]_i_1__1/O
                         net (fo=1, routed)           0.000    12.571    bin_maze_filt/genblk1[2].inst/max[6]_i_1__1_n_1
    SLICE_X35Y103        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.130    39.226    bin_maze_filt/genblk1[2].inst/clk_out1
    SLICE_X35Y103        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[6]/C
                         clock pessimism              0.287    39.513    
                         clock uncertainty           -0.098    39.416    
    SLICE_X35Y103        FDRE (Setup_fdre_C_D)        0.030    39.446    bin_maze_filt/genblk1[2].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.446    
                         arrival time                         -12.571    
  -------------------------------------------------------------------
                         slack                                 26.875    

Slack (MET) :             26.981ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.713ns  (logic 1.640ns (12.901%)  route 11.073ns (87.100%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 39.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.248ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.369    -0.248    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y42         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.341     0.093 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          1.665     1.758    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X72Y53         LUT6 (Prop_lut6_I2_O)        0.097     1.855 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.855    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X72Y53         MUXF7 (Prop_muxf7_I0_O)      0.163     2.018 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.960     2.978    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X68Y47         LUT5 (Prop_lut5_I2_O)        0.229     3.207 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=286, routed)         7.633    10.840    bin_maze_filt/genblk1[2].inst/doutb[10]
    SLICE_X35Y98         LUT4 (Prop_lut4_I0_O)        0.097    10.937 r  bin_maze_filt/genblk1[2].inst/max[7]_i_17__1/O
                         net (fo=1, routed)           0.000    10.937    bin_maze_filt/genblk1[2].inst/max[7]_i_17__1_n_1
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.304 r  bin_maze_filt/genblk1[2].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.418    11.722    bin_maze_filt/genblk1[2].inst/max28_in
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.249    11.971 r  bin_maze_filt/genblk1[2].inst/max[7]_i_2__1/O
                         net (fo=4, routed)           0.396    12.368    bin_maze_filt/genblk1[2].inst/max19_out
    SLICE_X35Y102        LUT6 (Prop_lut6_I1_O)        0.097    12.465 r  bin_maze_filt/genblk1[2].inst/max[5]_i_1__1/O
                         net (fo=1, routed)           0.000    12.465    bin_maze_filt/genblk1[2].inst/max[5]_i_1__1_n_1
    SLICE_X35Y102        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.130    39.226    bin_maze_filt/genblk1[2].inst/clk_out1
    SLICE_X35Y102        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[5]/C
                         clock pessimism              0.287    39.513    
                         clock uncertainty           -0.098    39.416    
    SLICE_X35Y102        FDRE (Setup_fdre_C_D)        0.030    39.446    bin_maze_filt/genblk1[2].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.446    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                 26.981    

Slack (MET) :             26.981ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.715ns  (logic 1.640ns (12.898%)  route 11.075ns (87.102%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 39.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.248ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.369    -0.248    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y42         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.341     0.093 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          1.665     1.758    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X72Y53         LUT6 (Prop_lut6_I2_O)        0.097     1.855 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.855    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X72Y53         MUXF7 (Prop_muxf7_I0_O)      0.163     2.018 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.960     2.978    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X68Y47         LUT5 (Prop_lut5_I2_O)        0.229     3.207 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=286, routed)         7.633    10.840    bin_maze_filt/genblk1[2].inst/doutb[10]
    SLICE_X35Y98         LUT4 (Prop_lut4_I0_O)        0.097    10.937 r  bin_maze_filt/genblk1[2].inst/max[7]_i_17__1/O
                         net (fo=1, routed)           0.000    10.937    bin_maze_filt/genblk1[2].inst/max[7]_i_17__1_n_1
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.304 r  bin_maze_filt/genblk1[2].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.418    11.722    bin_maze_filt/genblk1[2].inst/max28_in
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.249    11.971 r  bin_maze_filt/genblk1[2].inst/max[7]_i_2__1/O
                         net (fo=4, routed)           0.398    12.370    bin_maze_filt/genblk1[2].inst/max19_out
    SLICE_X35Y102        LUT6 (Prop_lut6_I1_O)        0.097    12.467 r  bin_maze_filt/genblk1[2].inst/max[7]_i_1__1/O
                         net (fo=1, routed)           0.000    12.467    bin_maze_filt/genblk1[2].inst/max[7]_i_1__1_n_1
    SLICE_X35Y102        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.130    39.226    bin_maze_filt/genblk1[2].inst/clk_out1
    SLICE_X35Y102        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[7]/C
                         clock pessimism              0.287    39.513    
                         clock uncertainty           -0.098    39.416    
    SLICE_X35Y102        FDRE (Setup_fdre_C_D)        0.032    39.448    bin_maze_filt/genblk1[2].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.448    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                 26.981    

Slack (MET) :             26.987ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[14].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.768ns  (logic 1.850ns (14.490%)  route 10.918ns (85.510%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 39.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.527    11.458    bin_maze_filt/genblk1[14].inst/doutb[6]
    SLICE_X80Y65         LUT4 (Prop_lut4_I1_O)        0.097    11.555 r  bin_maze_filt/genblk1[14].inst/min[7]_i_10__14/O
                         net (fo=1, routed)           0.000    11.555    bin_maze_filt/genblk1[14].inst/min[7]_i_10__14_n_1
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369    11.924 r  bin_maze_filt/genblk1[14].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.373    12.297    bin_maze_filt/genblk1[14].inst/min22_in
    SLICE_X81Y65         LUT6 (Prop_lut6_I3_O)        0.251    12.548 r  bin_maze_filt/genblk1[14].inst/min[6]_i_1__13/O
                         net (fo=1, routed)           0.000    12.548    bin_maze_filt/genblk1[14].inst/min[6]_i_1__13_n_1
    SLICE_X81Y65         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.211    39.307    bin_maze_filt/genblk1[14].inst/clk_out1
    SLICE_X81Y65         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[6]/C
                         clock pessimism              0.293    39.600    
                         clock uncertainty           -0.098    39.502    
    SLICE_X81Y65         FDRE (Setup_fdre_C_D)        0.032    39.534    bin_maze_filt/genblk1[14].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.534    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                 26.987    

Slack (MET) :             26.989ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[14].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.767ns  (logic 1.850ns (14.491%)  route 10.917ns (85.509%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 39.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.527    11.458    bin_maze_filt/genblk1[14].inst/doutb[6]
    SLICE_X80Y65         LUT4 (Prop_lut4_I1_O)        0.097    11.555 r  bin_maze_filt/genblk1[14].inst/min[7]_i_10__14/O
                         net (fo=1, routed)           0.000    11.555    bin_maze_filt/genblk1[14].inst/min[7]_i_10__14_n_1
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369    11.924 r  bin_maze_filt/genblk1[14].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.372    12.296    bin_maze_filt/genblk1[14].inst/min22_in
    SLICE_X81Y65         LUT6 (Prop_lut6_I3_O)        0.251    12.547 r  bin_maze_filt/genblk1[14].inst/min[7]_i_2__13/O
                         net (fo=1, routed)           0.000    12.547    bin_maze_filt/genblk1[14].inst/min[7]_i_2__13_n_1
    SLICE_X81Y65         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.211    39.307    bin_maze_filt/genblk1[14].inst/clk_out1
    SLICE_X81Y65         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[7]/C
                         clock pessimism              0.293    39.600    
                         clock uncertainty           -0.098    39.502    
    SLICE_X81Y65         FDRE (Setup_fdre_C_D)        0.033    39.535    bin_maze_filt/genblk1[14].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.535    
                         arrival time                         -12.547    
  -------------------------------------------------------------------
                         slack                                 26.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.371ns (70.323%)  route 0.157ns (29.677%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.567    -0.597    bin_maze_filt/genblk1[2].inst/v_div1/clk_out1
    SLICE_X46Y99         FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/Q
                         net (fo=3, routed)           0.156    -0.277    bin_maze_filt/genblk1[2].inst/v_div1_n_31
    SLICE_X46Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.232 r  bin_maze_filt/genblk1[2].inst/dividend_copy[3]_i_6__1/O
                         net (fo=1, routed)           0.000    -0.232    bin_maze_filt/genblk1[2].inst/dividend_copy[3]_i_6__1_n_1
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.123 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.123    bin_maze_filt/genblk1[2].inst/dividend_copy_reg[3]_i_1__1_n_1
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.070 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[7]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.070    bin_maze_filt/genblk1[2].inst/v_div1/out[4]
    SLICE_X46Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.832    -0.841    bin_maze_filt/genblk1[2].inst/v_div1/clk_out1
    SLICE_X46Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[4]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[4]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[34][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[33][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.626    -0.538    maze_solver/clk_out1
    SLICE_X31Y26         FDRE                                         r  maze_solver/queue_reg[34][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  maze_solver/queue_reg[34][6]/Q
                         net (fo=1, routed)           0.088    -0.309    maze_solver/queue_reg[34]_29[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I0_O)        0.045    -0.264 r  maze_solver/queue[33][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    maze_solver/queue[33][6]_i_1_n_1
    SLICE_X30Y26         FDRE                                         r  maze_solver/queue_reg[33][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.897    -0.776    maze_solver/clk_out1
    SLICE_X30Y26         FDRE                                         r  maze_solver/queue_reg[33][6]/C
                         clock pessimism              0.252    -0.525    
    SLICE_X30Y26         FDRE (Hold_fdre_C_D)         0.121    -0.404    maze_solver/queue_reg[33][6]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.384ns (71.037%)  route 0.157ns (28.963%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.567    -0.597    bin_maze_filt/genblk1[2].inst/v_div1/clk_out1
    SLICE_X46Y99         FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/Q
                         net (fo=3, routed)           0.156    -0.277    bin_maze_filt/genblk1[2].inst/v_div1_n_31
    SLICE_X46Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.232 r  bin_maze_filt/genblk1[2].inst/dividend_copy[3]_i_6__1/O
                         net (fo=1, routed)           0.000    -0.232    bin_maze_filt/genblk1[2].inst/dividend_copy[3]_i_6__1_n_1
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.123 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.123    bin_maze_filt/genblk1[2].inst/dividend_copy_reg[3]_i_1__1_n_1
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.057 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[7]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.057    bin_maze_filt/genblk1[2].inst/v_div1/out[6]
    SLICE_X46Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.832    -0.841    bin_maze_filt/genblk1[2].inst/v_div1/clk_out1
    SLICE_X46Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[6]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[6]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[2].inst/s_div1/divider_copy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/s_div1/dividend_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.359ns (69.424%)  route 0.158ns (30.576%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.569    -0.595    bin_maze_filt/genblk1[2].inst/s_div1/clk_out1
    SLICE_X45Y99         FDRE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/divider_copy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  bin_maze_filt/genblk1[2].inst/s_div1/divider_copy_reg[5]/Q
                         net (fo=4, routed)           0.157    -0.297    bin_maze_filt/genblk1[2].inst/divider_copy_0[5]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.252 r  bin_maze_filt/genblk1[2].inst/dividend_copy[7]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.252    bin_maze_filt/genblk1[2].inst/dividend_copy[7]_i_4__0_n_1
    SLICE_X44Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119    -0.133 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.132    bin_maze_filt/genblk1[2].inst/dividend_copy_reg[7]_i_1__0_n_1
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.078 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.078    bin_maze_filt/genblk1[2].inst/s_div1/out[8]
    SLICE_X44Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/dividend_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.833    -0.840    bin_maze_filt/genblk1[2].inst/s_div1/clk_out1
    SLICE_X44Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/dividend_copy_reg[8]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105    -0.226    bin_maze_filt/genblk1[2].inst/s_div1/dividend_copy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 maze_solver/neighbors_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/pixel_r_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.637    -0.527    maze_solver/clk_out1
    SLICE_X15Y36         FDRE                                         r  maze_solver/neighbors_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  maze_solver/neighbors_reg[0][11]/Q
                         net (fo=2, routed)           0.097    -0.288    maze_solver/neighbors_reg_n_1_[0][11]
    SLICE_X14Y36         LUT5 (Prop_lut5_I0_O)        0.045    -0.243 r  maze_solver/pixel_r_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    maze_solver/C[3]
    SLICE_X14Y36         FDRE                                         r  maze_solver/pixel_r_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.911    -0.762    maze_solver/clk_out1
    SLICE_X14Y36         FDRE                                         r  maze_solver/pixel_r_addr_reg[3]/C
                         clock pessimism              0.249    -0.514    
    SLICE_X14Y36         FDRE (Hold_fdre_C_D)         0.120    -0.394    maze_solver/pixel_r_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[39][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[38][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.209ns (81.321%)  route 0.048ns (18.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.624    -0.540    maze_solver/clk_out1
    SLICE_X34Y25         FDRE                                         r  maze_solver/queue_reg[39][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  maze_solver/queue_reg[39][0]/Q
                         net (fo=1, routed)           0.048    -0.328    maze_solver/queue_reg[39]_24[0]
    SLICE_X35Y25         LUT5 (Prop_lut5_I0_O)        0.045    -0.283 r  maze_solver/queue[38][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    maze_solver/queue[38][0]_i_1_n_1
    SLICE_X35Y25         FDRE                                         r  maze_solver/queue_reg[38][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.895    -0.778    maze_solver/clk_out1
    SLICE_X35Y25         FDRE                                         r  maze_solver/queue_reg[38][0]/C
                         clock pessimism              0.252    -0.527    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.092    -0.435    maze_solver/queue_reg[38][0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.355ns (67.747%)  route 0.169ns (32.253%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.572    -0.592    bin_maze_filt/genblk1[2].inst/h_div1/clk_out1
    SLICE_X31Y99         FDRE                                         r  bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[11]/Q
                         net (fo=3, routed)           0.168    -0.283    bin_maze_filt/genblk1[2].inst/h_div1_n_21
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.238 r  bin_maze_filt/genblk1[2].inst/dividend_copy[11]_i_6/O
                         net (fo=1, routed)           0.000    -0.238    bin_maze_filt/genblk1[2].inst/dividend_copy[11]_i_6_n_1
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.123 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    bin_maze_filt/genblk1[2].inst/dividend_copy_reg[11]_i_1_n_1
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.068 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.068    bin_maze_filt/genblk1[2].inst/h_div1/out[12]
    SLICE_X31Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.837    -0.836    bin_maze_filt/genblk1[2].inst/h_div1/clk_out1
    SLICE_X31Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[12]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105    -0.222    bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[12]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 bin_maze_filt/bin_dilation/pixel_buffer_reg_r_491_r/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/bin_dilation/pixel_buffer_reg_r_492_r/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.265%)  route 0.101ns (41.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.564    -0.600    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X32Y108        FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_491_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_491_r/Q
                         net (fo=1, routed)           0.101    -0.358    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_491_r_n_1
    SLICE_X31Y109        FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_492_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.835    -0.838    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X31Y109        FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_492_r/C
                         clock pessimism              0.254    -0.584    
    SLICE_X31Y109        FDRE (Hold_fdre_C_D)         0.070    -0.514    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_492_r
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1_r_1041/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1_r_1042/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.559    -0.605    bin_maze_filt/clk_out1
    SLICE_X55Y102        FDRE                                         r  bin_maze_filt/genblk1_r_1041/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  bin_maze_filt/genblk1_r_1041/Q
                         net (fo=1, routed)           0.107    -0.357    bin_maze_filt/genblk1_r_1041_n_1
    SLICE_X55Y101        FDRE                                         r  bin_maze_filt/genblk1_r_1042/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.828    -0.844    bin_maze_filt/clk_out1
    SLICE_X55Y101        FDRE                                         r  bin_maze_filt/genblk1_r_1042/C
                         clock pessimism              0.255    -0.589    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.075    -0.514    bin_maze_filt/genblk1_r_1042
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.509%)  route 0.104ns (42.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.559    -0.605    bin_maze_filt/genblk1[7].inst/s_div1/clk_out1
    SLICE_X55Y101        FDRE                                         r  bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[6]/Q
                         net (fo=2, routed)           0.104    -0.360    bin_maze_filt/genblk1[7].inst/s_div1/quotient[6]
    SLICE_X53Y100        FDRE                                         r  bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.828    -0.844    bin_maze_filt/genblk1[7].inst/s_div1/clk_out1
    SLICE_X53Y100        FDRE                                         r  bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[7]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.070    -0.519    bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[7]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y0      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y1      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y0      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y1      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y17     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y17     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y18     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y18     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y2      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y3      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y51     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1028]_srl32___bin_dilation_pixel_buffer_reg_r_62/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y51     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1028]_srl32___bin_dilation_pixel_buffer_reg_r_62/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y52     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1060]_srl32___bin_dilation_pixel_buffer_reg_r_94/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y52     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1060]_srl32___bin_dilation_pixel_buffer_reg_r_94/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y52     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1092]_srl32___bin_dilation_pixel_buffer_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y52     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1092]_srl32___bin_dilation_pixel_buffer_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y52     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1124]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y52     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1124]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y52     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1156]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y52     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1156]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y49     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[100]_srl32___bin_dilation_pixel_buffer_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y49     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[132]_srl32___bin_dilation_pixel_buffer_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y49     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[164]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y49     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[196]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y48     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[356]_srl32___bin_dilation_pixel_buffer_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y48     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[388]_srl32___bin_dilation_pixel_buffer_reg_r_62/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y45     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[420]_srl32___bin_dilation_pixel_buffer_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y45     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[452]_srl32___bin_dilation_pixel_buffer_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y45     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[484]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y45     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[516]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       26.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.344ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.322ns  (logic 1.943ns (14.585%)  route 11.379ns (85.415%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 39.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.225    11.155    bin_maze_filt/genblk1[16].inst/doutb[6]
    SLICE_X73Y103        LUT4 (Prop_lut4_I0_O)        0.097    11.252 r  bin_maze_filt/genblk1[16].inst/min[7]_i_18__16/O
                         net (fo=1, routed)           0.000    11.252    bin_maze_filt/genblk1[16].inst/min[7]_i_18__16_n_1
    SLICE_X73Y103        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.619 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.215    11.835    bin_maze_filt/genblk1[16].inst/min24_in
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.249    12.084 r  bin_maze_filt/genblk1[16].inst/min[7]_i_3__15/O
                         net (fo=4, routed)           0.921    13.004    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.097    13.101 r  bin_maze_filt/genblk1[16].inst/min[4]_i_1__15/O
                         net (fo=1, routed)           0.000    13.101    bin_maze_filt/genblk1[16].inst/min[4]_i_1__15_n_1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.126    39.222    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[4]/C
                         clock pessimism              0.287    39.509    
                         clock uncertainty           -0.094    39.415    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.030    39.445    bin_maze_filt/genblk1[16].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.445    
                         arrival time                         -13.101    
  -------------------------------------------------------------------
                         slack                                 26.344    

Slack (MET) :             26.353ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.314ns  (logic 1.943ns (14.594%)  route 11.371ns (85.406%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 39.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.225    11.155    bin_maze_filt/genblk1[16].inst/doutb[6]
    SLICE_X73Y103        LUT4 (Prop_lut4_I0_O)        0.097    11.252 r  bin_maze_filt/genblk1[16].inst/min[7]_i_18__16/O
                         net (fo=1, routed)           0.000    11.252    bin_maze_filt/genblk1[16].inst/min[7]_i_18__16_n_1
    SLICE_X73Y103        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.619 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.215    11.835    bin_maze_filt/genblk1[16].inst/min24_in
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.249    12.084 r  bin_maze_filt/genblk1[16].inst/min[7]_i_3__15/O
                         net (fo=4, routed)           0.913    12.997    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.097    13.094 r  bin_maze_filt/genblk1[16].inst/min[5]_i_1__15/O
                         net (fo=1, routed)           0.000    13.094    bin_maze_filt/genblk1[16].inst/min[5]_i_1__15_n_1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.126    39.222    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[5]/C
                         clock pessimism              0.287    39.509    
                         clock uncertainty           -0.094    39.415    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.032    39.447    bin_maze_filt/genblk1[16].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.447    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                 26.353    

Slack (MET) :             26.655ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.013ns  (logic 1.943ns (14.932%)  route 11.070ns (85.068%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 39.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.225    11.155    bin_maze_filt/genblk1[16].inst/doutb[6]
    SLICE_X73Y103        LUT4 (Prop_lut4_I0_O)        0.097    11.252 r  bin_maze_filt/genblk1[16].inst/min[7]_i_18__16/O
                         net (fo=1, routed)           0.000    11.252    bin_maze_filt/genblk1[16].inst/min[7]_i_18__16_n_1
    SLICE_X73Y103        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.619 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.215    11.835    bin_maze_filt/genblk1[16].inst/min24_in
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.249    12.084 r  bin_maze_filt/genblk1[16].inst/min[7]_i_3__15/O
                         net (fo=4, routed)           0.612    12.695    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.097    12.792 r  bin_maze_filt/genblk1[16].inst/min[6]_i_1__15/O
                         net (fo=1, routed)           0.000    12.792    bin_maze_filt/genblk1[16].inst/min[6]_i_1__15_n_1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.126    39.222    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[6]/C
                         clock pessimism              0.287    39.509    
                         clock uncertainty           -0.094    39.415    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.032    39.447    bin_maze_filt/genblk1[16].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.447    
                         arrival time                         -12.792    
  -------------------------------------------------------------------
                         slack                                 26.655    

Slack (MET) :             26.660ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.008ns  (logic 1.943ns (14.937%)  route 11.065ns (85.063%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 39.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.225    11.155    bin_maze_filt/genblk1[16].inst/doutb[6]
    SLICE_X73Y103        LUT4 (Prop_lut4_I0_O)        0.097    11.252 r  bin_maze_filt/genblk1[16].inst/min[7]_i_18__16/O
                         net (fo=1, routed)           0.000    11.252    bin_maze_filt/genblk1[16].inst/min[7]_i_18__16_n_1
    SLICE_X73Y103        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.619 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.215    11.835    bin_maze_filt/genblk1[16].inst/min24_in
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.249    12.084 r  bin_maze_filt/genblk1[16].inst/min[7]_i_3__15/O
                         net (fo=4, routed)           0.607    12.691    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.097    12.788 r  bin_maze_filt/genblk1[16].inst/min[7]_i_2__15/O
                         net (fo=1, routed)           0.000    12.788    bin_maze_filt/genblk1[16].inst/min[7]_i_2__15_n_1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.126    39.222    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[7]/C
                         clock pessimism              0.287    39.509    
                         clock uncertainty           -0.094    39.415    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.033    39.448    bin_maze_filt/genblk1[16].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.448    
                         arrival time                         -12.788    
  -------------------------------------------------------------------
                         slack                                 26.660    

Slack (MET) :             26.878ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.821ns  (logic 1.640ns (12.791%)  route 11.181ns (87.209%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 39.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.248ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.369    -0.248    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y42         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.341     0.093 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          1.665     1.758    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X72Y53         LUT6 (Prop_lut6_I2_O)        0.097     1.855 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.855    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X72Y53         MUXF7 (Prop_muxf7_I0_O)      0.163     2.018 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.960     2.978    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X68Y47         LUT5 (Prop_lut5_I2_O)        0.229     3.207 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=286, routed)         7.633    10.840    bin_maze_filt/genblk1[2].inst/doutb[10]
    SLICE_X35Y98         LUT4 (Prop_lut4_I0_O)        0.097    10.937 r  bin_maze_filt/genblk1[2].inst/max[7]_i_17__1/O
                         net (fo=1, routed)           0.000    10.937    bin_maze_filt/genblk1[2].inst/max[7]_i_17__1_n_1
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.304 r  bin_maze_filt/genblk1[2].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.418    11.722    bin_maze_filt/genblk1[2].inst/max28_in
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.249    11.971 r  bin_maze_filt/genblk1[2].inst/max[7]_i_2__1/O
                         net (fo=4, routed)           0.505    12.476    bin_maze_filt/genblk1[2].inst/max19_out
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.097    12.573 r  bin_maze_filt/genblk1[2].inst/max[4]_i_1__1/O
                         net (fo=1, routed)           0.000    12.573    bin_maze_filt/genblk1[2].inst/max[4]_i_1__1_n_1
    SLICE_X35Y103        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.130    39.226    bin_maze_filt/genblk1[2].inst/clk_out1
    SLICE_X35Y103        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[4]/C
                         clock pessimism              0.287    39.513    
                         clock uncertainty           -0.094    39.419    
    SLICE_X35Y103        FDRE (Setup_fdre_C_D)        0.032    39.451    bin_maze_filt/genblk1[2].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.451    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                 26.878    

Slack (MET) :             26.878ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.819ns  (logic 1.640ns (12.793%)  route 11.179ns (87.207%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 39.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.248ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.369    -0.248    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y42         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.341     0.093 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          1.665     1.758    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X72Y53         LUT6 (Prop_lut6_I2_O)        0.097     1.855 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.855    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X72Y53         MUXF7 (Prop_muxf7_I0_O)      0.163     2.018 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.960     2.978    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X68Y47         LUT5 (Prop_lut5_I2_O)        0.229     3.207 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=286, routed)         7.633    10.840    bin_maze_filt/genblk1[2].inst/doutb[10]
    SLICE_X35Y98         LUT4 (Prop_lut4_I0_O)        0.097    10.937 r  bin_maze_filt/genblk1[2].inst/max[7]_i_17__1/O
                         net (fo=1, routed)           0.000    10.937    bin_maze_filt/genblk1[2].inst/max[7]_i_17__1_n_1
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.304 r  bin_maze_filt/genblk1[2].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.418    11.722    bin_maze_filt/genblk1[2].inst/max28_in
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.249    11.971 r  bin_maze_filt/genblk1[2].inst/max[7]_i_2__1/O
                         net (fo=4, routed)           0.503    12.474    bin_maze_filt/genblk1[2].inst/max19_out
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.097    12.571 r  bin_maze_filt/genblk1[2].inst/max[6]_i_1__1/O
                         net (fo=1, routed)           0.000    12.571    bin_maze_filt/genblk1[2].inst/max[6]_i_1__1_n_1
    SLICE_X35Y103        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.130    39.226    bin_maze_filt/genblk1[2].inst/clk_out1
    SLICE_X35Y103        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[6]/C
                         clock pessimism              0.287    39.513    
                         clock uncertainty           -0.094    39.419    
    SLICE_X35Y103        FDRE (Setup_fdre_C_D)        0.030    39.449    bin_maze_filt/genblk1[2].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.449    
                         arrival time                         -12.571    
  -------------------------------------------------------------------
                         slack                                 26.878    

Slack (MET) :             26.984ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.713ns  (logic 1.640ns (12.901%)  route 11.073ns (87.100%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 39.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.248ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.369    -0.248    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y42         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.341     0.093 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          1.665     1.758    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X72Y53         LUT6 (Prop_lut6_I2_O)        0.097     1.855 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.855    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X72Y53         MUXF7 (Prop_muxf7_I0_O)      0.163     2.018 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.960     2.978    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X68Y47         LUT5 (Prop_lut5_I2_O)        0.229     3.207 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=286, routed)         7.633    10.840    bin_maze_filt/genblk1[2].inst/doutb[10]
    SLICE_X35Y98         LUT4 (Prop_lut4_I0_O)        0.097    10.937 r  bin_maze_filt/genblk1[2].inst/max[7]_i_17__1/O
                         net (fo=1, routed)           0.000    10.937    bin_maze_filt/genblk1[2].inst/max[7]_i_17__1_n_1
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.304 r  bin_maze_filt/genblk1[2].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.418    11.722    bin_maze_filt/genblk1[2].inst/max28_in
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.249    11.971 r  bin_maze_filt/genblk1[2].inst/max[7]_i_2__1/O
                         net (fo=4, routed)           0.396    12.368    bin_maze_filt/genblk1[2].inst/max19_out
    SLICE_X35Y102        LUT6 (Prop_lut6_I1_O)        0.097    12.465 r  bin_maze_filt/genblk1[2].inst/max[5]_i_1__1/O
                         net (fo=1, routed)           0.000    12.465    bin_maze_filt/genblk1[2].inst/max[5]_i_1__1_n_1
    SLICE_X35Y102        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.130    39.226    bin_maze_filt/genblk1[2].inst/clk_out1
    SLICE_X35Y102        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[5]/C
                         clock pessimism              0.287    39.513    
                         clock uncertainty           -0.094    39.419    
    SLICE_X35Y102        FDRE (Setup_fdre_C_D)        0.030    39.449    bin_maze_filt/genblk1[2].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.449    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                 26.984    

Slack (MET) :             26.984ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.715ns  (logic 1.640ns (12.898%)  route 11.075ns (87.102%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 39.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.248ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.369    -0.248    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y42         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.341     0.093 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          1.665     1.758    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X72Y53         LUT6 (Prop_lut6_I2_O)        0.097     1.855 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.855    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X72Y53         MUXF7 (Prop_muxf7_I0_O)      0.163     2.018 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.960     2.978    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X68Y47         LUT5 (Prop_lut5_I2_O)        0.229     3.207 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=286, routed)         7.633    10.840    bin_maze_filt/genblk1[2].inst/doutb[10]
    SLICE_X35Y98         LUT4 (Prop_lut4_I0_O)        0.097    10.937 r  bin_maze_filt/genblk1[2].inst/max[7]_i_17__1/O
                         net (fo=1, routed)           0.000    10.937    bin_maze_filt/genblk1[2].inst/max[7]_i_17__1_n_1
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.304 r  bin_maze_filt/genblk1[2].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.418    11.722    bin_maze_filt/genblk1[2].inst/max28_in
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.249    11.971 r  bin_maze_filt/genblk1[2].inst/max[7]_i_2__1/O
                         net (fo=4, routed)           0.398    12.370    bin_maze_filt/genblk1[2].inst/max19_out
    SLICE_X35Y102        LUT6 (Prop_lut6_I1_O)        0.097    12.467 r  bin_maze_filt/genblk1[2].inst/max[7]_i_1__1/O
                         net (fo=1, routed)           0.000    12.467    bin_maze_filt/genblk1[2].inst/max[7]_i_1__1_n_1
    SLICE_X35Y102        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.130    39.226    bin_maze_filt/genblk1[2].inst/clk_out1
    SLICE_X35Y102        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[7]/C
                         clock pessimism              0.287    39.513    
                         clock uncertainty           -0.094    39.419    
    SLICE_X35Y102        FDRE (Setup_fdre_C_D)        0.032    39.451    bin_maze_filt/genblk1[2].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.451    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                 26.984    

Slack (MET) :             26.990ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[14].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.768ns  (logic 1.850ns (14.490%)  route 10.918ns (85.510%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 39.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.527    11.458    bin_maze_filt/genblk1[14].inst/doutb[6]
    SLICE_X80Y65         LUT4 (Prop_lut4_I1_O)        0.097    11.555 r  bin_maze_filt/genblk1[14].inst/min[7]_i_10__14/O
                         net (fo=1, routed)           0.000    11.555    bin_maze_filt/genblk1[14].inst/min[7]_i_10__14_n_1
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369    11.924 r  bin_maze_filt/genblk1[14].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.373    12.297    bin_maze_filt/genblk1[14].inst/min22_in
    SLICE_X81Y65         LUT6 (Prop_lut6_I3_O)        0.251    12.548 r  bin_maze_filt/genblk1[14].inst/min[6]_i_1__13/O
                         net (fo=1, routed)           0.000    12.548    bin_maze_filt/genblk1[14].inst/min[6]_i_1__13_n_1
    SLICE_X81Y65         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.211    39.307    bin_maze_filt/genblk1[14].inst/clk_out1
    SLICE_X81Y65         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[6]/C
                         clock pessimism              0.293    39.600    
                         clock uncertainty           -0.094    39.506    
    SLICE_X81Y65         FDRE (Setup_fdre_C_D)        0.032    39.538    bin_maze_filt/genblk1[14].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.538    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                 26.990    

Slack (MET) :             26.992ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[14].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.767ns  (logic 1.850ns (14.491%)  route 10.917ns (85.509%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 39.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.527    11.458    bin_maze_filt/genblk1[14].inst/doutb[6]
    SLICE_X80Y65         LUT4 (Prop_lut4_I1_O)        0.097    11.555 r  bin_maze_filt/genblk1[14].inst/min[7]_i_10__14/O
                         net (fo=1, routed)           0.000    11.555    bin_maze_filt/genblk1[14].inst/min[7]_i_10__14_n_1
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369    11.924 r  bin_maze_filt/genblk1[14].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.372    12.296    bin_maze_filt/genblk1[14].inst/min22_in
    SLICE_X81Y65         LUT6 (Prop_lut6_I3_O)        0.251    12.547 r  bin_maze_filt/genblk1[14].inst/min[7]_i_2__13/O
                         net (fo=1, routed)           0.000    12.547    bin_maze_filt/genblk1[14].inst/min[7]_i_2__13_n_1
    SLICE_X81Y65         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.211    39.307    bin_maze_filt/genblk1[14].inst/clk_out1
    SLICE_X81Y65         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[7]/C
                         clock pessimism              0.293    39.600    
                         clock uncertainty           -0.094    39.506    
    SLICE_X81Y65         FDRE (Setup_fdre_C_D)        0.033    39.539    bin_maze_filt/genblk1[14].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.539    
                         arrival time                         -12.547    
  -------------------------------------------------------------------
                         slack                                 26.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.371ns (70.323%)  route 0.157ns (29.677%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.567    -0.597    bin_maze_filt/genblk1[2].inst/v_div1/clk_out1
    SLICE_X46Y99         FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/Q
                         net (fo=3, routed)           0.156    -0.277    bin_maze_filt/genblk1[2].inst/v_div1_n_31
    SLICE_X46Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.232 r  bin_maze_filt/genblk1[2].inst/dividend_copy[3]_i_6__1/O
                         net (fo=1, routed)           0.000    -0.232    bin_maze_filt/genblk1[2].inst/dividend_copy[3]_i_6__1_n_1
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.123 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.123    bin_maze_filt/genblk1[2].inst/dividend_copy_reg[3]_i_1__1_n_1
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.070 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[7]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.070    bin_maze_filt/genblk1[2].inst/v_div1/out[4]
    SLICE_X46Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.832    -0.841    bin_maze_filt/genblk1[2].inst/v_div1/clk_out1
    SLICE_X46Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[4]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[4]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[34][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[33][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.626    -0.538    maze_solver/clk_out1
    SLICE_X31Y26         FDRE                                         r  maze_solver/queue_reg[34][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  maze_solver/queue_reg[34][6]/Q
                         net (fo=1, routed)           0.088    -0.309    maze_solver/queue_reg[34]_29[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I0_O)        0.045    -0.264 r  maze_solver/queue[33][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    maze_solver/queue[33][6]_i_1_n_1
    SLICE_X30Y26         FDRE                                         r  maze_solver/queue_reg[33][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.897    -0.776    maze_solver/clk_out1
    SLICE_X30Y26         FDRE                                         r  maze_solver/queue_reg[33][6]/C
                         clock pessimism              0.252    -0.525    
    SLICE_X30Y26         FDRE (Hold_fdre_C_D)         0.121    -0.404    maze_solver/queue_reg[33][6]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.384ns (71.037%)  route 0.157ns (28.963%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.567    -0.597    bin_maze_filt/genblk1[2].inst/v_div1/clk_out1
    SLICE_X46Y99         FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/Q
                         net (fo=3, routed)           0.156    -0.277    bin_maze_filt/genblk1[2].inst/v_div1_n_31
    SLICE_X46Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.232 r  bin_maze_filt/genblk1[2].inst/dividend_copy[3]_i_6__1/O
                         net (fo=1, routed)           0.000    -0.232    bin_maze_filt/genblk1[2].inst/dividend_copy[3]_i_6__1_n_1
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.123 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.123    bin_maze_filt/genblk1[2].inst/dividend_copy_reg[3]_i_1__1_n_1
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.057 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[7]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.057    bin_maze_filt/genblk1[2].inst/v_div1/out[6]
    SLICE_X46Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.832    -0.841    bin_maze_filt/genblk1[2].inst/v_div1/clk_out1
    SLICE_X46Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[6]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[6]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[2].inst/s_div1/divider_copy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/s_div1/dividend_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.359ns (69.424%)  route 0.158ns (30.576%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.569    -0.595    bin_maze_filt/genblk1[2].inst/s_div1/clk_out1
    SLICE_X45Y99         FDRE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/divider_copy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  bin_maze_filt/genblk1[2].inst/s_div1/divider_copy_reg[5]/Q
                         net (fo=4, routed)           0.157    -0.297    bin_maze_filt/genblk1[2].inst/divider_copy_0[5]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.252 r  bin_maze_filt/genblk1[2].inst/dividend_copy[7]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.252    bin_maze_filt/genblk1[2].inst/dividend_copy[7]_i_4__0_n_1
    SLICE_X44Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119    -0.133 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.132    bin_maze_filt/genblk1[2].inst/dividend_copy_reg[7]_i_1__0_n_1
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.078 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.078    bin_maze_filt/genblk1[2].inst/s_div1/out[8]
    SLICE_X44Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/dividend_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.833    -0.840    bin_maze_filt/genblk1[2].inst/s_div1/clk_out1
    SLICE_X44Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/dividend_copy_reg[8]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105    -0.226    bin_maze_filt/genblk1[2].inst/s_div1/dividend_copy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 maze_solver/neighbors_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/pixel_r_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.637    -0.527    maze_solver/clk_out1
    SLICE_X15Y36         FDRE                                         r  maze_solver/neighbors_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  maze_solver/neighbors_reg[0][11]/Q
                         net (fo=2, routed)           0.097    -0.288    maze_solver/neighbors_reg_n_1_[0][11]
    SLICE_X14Y36         LUT5 (Prop_lut5_I0_O)        0.045    -0.243 r  maze_solver/pixel_r_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    maze_solver/C[3]
    SLICE_X14Y36         FDRE                                         r  maze_solver/pixel_r_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.911    -0.762    maze_solver/clk_out1
    SLICE_X14Y36         FDRE                                         r  maze_solver/pixel_r_addr_reg[3]/C
                         clock pessimism              0.249    -0.514    
    SLICE_X14Y36         FDRE (Hold_fdre_C_D)         0.120    -0.394    maze_solver/pixel_r_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[39][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[38][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.209ns (81.321%)  route 0.048ns (18.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.624    -0.540    maze_solver/clk_out1
    SLICE_X34Y25         FDRE                                         r  maze_solver/queue_reg[39][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  maze_solver/queue_reg[39][0]/Q
                         net (fo=1, routed)           0.048    -0.328    maze_solver/queue_reg[39]_24[0]
    SLICE_X35Y25         LUT5 (Prop_lut5_I0_O)        0.045    -0.283 r  maze_solver/queue[38][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    maze_solver/queue[38][0]_i_1_n_1
    SLICE_X35Y25         FDRE                                         r  maze_solver/queue_reg[38][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.895    -0.778    maze_solver/clk_out1
    SLICE_X35Y25         FDRE                                         r  maze_solver/queue_reg[38][0]/C
                         clock pessimism              0.252    -0.527    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.092    -0.435    maze_solver/queue_reg[38][0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.355ns (67.747%)  route 0.169ns (32.253%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.572    -0.592    bin_maze_filt/genblk1[2].inst/h_div1/clk_out1
    SLICE_X31Y99         FDRE                                         r  bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[11]/Q
                         net (fo=3, routed)           0.168    -0.283    bin_maze_filt/genblk1[2].inst/h_div1_n_21
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.238 r  bin_maze_filt/genblk1[2].inst/dividend_copy[11]_i_6/O
                         net (fo=1, routed)           0.000    -0.238    bin_maze_filt/genblk1[2].inst/dividend_copy[11]_i_6_n_1
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.123 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    bin_maze_filt/genblk1[2].inst/dividend_copy_reg[11]_i_1_n_1
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.068 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.068    bin_maze_filt/genblk1[2].inst/h_div1/out[12]
    SLICE_X31Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.837    -0.836    bin_maze_filt/genblk1[2].inst/h_div1/clk_out1
    SLICE_X31Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[12]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105    -0.222    bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[12]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 bin_maze_filt/bin_dilation/pixel_buffer_reg_r_491_r/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/bin_dilation/pixel_buffer_reg_r_492_r/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.265%)  route 0.101ns (41.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.564    -0.600    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X32Y108        FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_491_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_491_r/Q
                         net (fo=1, routed)           0.101    -0.358    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_491_r_n_1
    SLICE_X31Y109        FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_492_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.835    -0.838    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X31Y109        FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_492_r/C
                         clock pessimism              0.254    -0.584    
    SLICE_X31Y109        FDRE (Hold_fdre_C_D)         0.070    -0.514    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_492_r
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1_r_1041/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1_r_1042/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.559    -0.605    bin_maze_filt/clk_out1
    SLICE_X55Y102        FDRE                                         r  bin_maze_filt/genblk1_r_1041/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  bin_maze_filt/genblk1_r_1041/Q
                         net (fo=1, routed)           0.107    -0.357    bin_maze_filt/genblk1_r_1041_n_1
    SLICE_X55Y101        FDRE                                         r  bin_maze_filt/genblk1_r_1042/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.828    -0.844    bin_maze_filt/clk_out1
    SLICE_X55Y101        FDRE                                         r  bin_maze_filt/genblk1_r_1042/C
                         clock pessimism              0.255    -0.589    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.075    -0.514    bin_maze_filt/genblk1_r_1042
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.509%)  route 0.104ns (42.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.559    -0.605    bin_maze_filt/genblk1[7].inst/s_div1/clk_out1
    SLICE_X55Y101        FDRE                                         r  bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[6]/Q
                         net (fo=2, routed)           0.104    -0.360    bin_maze_filt/genblk1[7].inst/s_div1/quotient[6]
    SLICE_X53Y100        FDRE                                         r  bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.828    -0.844    bin_maze_filt/genblk1[7].inst/s_div1/clk_out1
    SLICE_X53Y100        FDRE                                         r  bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[7]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.070    -0.519    bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[7]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y0      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y1      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y0      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y1      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y17     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y17     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y18     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y18     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y2      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y3      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y51     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1028]_srl32___bin_dilation_pixel_buffer_reg_r_62/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y51     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1028]_srl32___bin_dilation_pixel_buffer_reg_r_62/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y52     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1060]_srl32___bin_dilation_pixel_buffer_reg_r_94/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y52     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1060]_srl32___bin_dilation_pixel_buffer_reg_r_94/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y52     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1092]_srl32___bin_dilation_pixel_buffer_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y52     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1092]_srl32___bin_dilation_pixel_buffer_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y52     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1124]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y52     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1124]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y52     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1156]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X30Y52     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1156]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y49     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[100]_srl32___bin_dilation_pixel_buffer_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y49     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[132]_srl32___bin_dilation_pixel_buffer_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y49     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[164]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y49     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[196]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y48     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[356]_srl32___bin_dilation_pixel_buffer_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y48     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[388]_srl32___bin_dilation_pixel_buffer_reg_r_62/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y45     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[420]_srl32___bin_dilation_pixel_buffer_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y45     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[452]_srl32___bin_dilation_pixel_buffer_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y45     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[484]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X34Y45     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[516]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.340ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.322ns  (logic 1.943ns (14.585%)  route 11.379ns (85.415%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 39.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.225    11.155    bin_maze_filt/genblk1[16].inst/doutb[6]
    SLICE_X73Y103        LUT4 (Prop_lut4_I0_O)        0.097    11.252 r  bin_maze_filt/genblk1[16].inst/min[7]_i_18__16/O
                         net (fo=1, routed)           0.000    11.252    bin_maze_filt/genblk1[16].inst/min[7]_i_18__16_n_1
    SLICE_X73Y103        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.619 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.215    11.835    bin_maze_filt/genblk1[16].inst/min24_in
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.249    12.084 r  bin_maze_filt/genblk1[16].inst/min[7]_i_3__15/O
                         net (fo=4, routed)           0.921    13.004    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.097    13.101 r  bin_maze_filt/genblk1[16].inst/min[4]_i_1__15/O
                         net (fo=1, routed)           0.000    13.101    bin_maze_filt/genblk1[16].inst/min[4]_i_1__15_n_1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.126    39.222    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[4]/C
                         clock pessimism              0.287    39.509    
                         clock uncertainty           -0.098    39.412    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.030    39.442    bin_maze_filt/genblk1[16].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.442    
                         arrival time                         -13.101    
  -------------------------------------------------------------------
                         slack                                 26.340    

Slack (MET) :             26.350ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.314ns  (logic 1.943ns (14.594%)  route 11.371ns (85.406%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 39.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.225    11.155    bin_maze_filt/genblk1[16].inst/doutb[6]
    SLICE_X73Y103        LUT4 (Prop_lut4_I0_O)        0.097    11.252 r  bin_maze_filt/genblk1[16].inst/min[7]_i_18__16/O
                         net (fo=1, routed)           0.000    11.252    bin_maze_filt/genblk1[16].inst/min[7]_i_18__16_n_1
    SLICE_X73Y103        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.619 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.215    11.835    bin_maze_filt/genblk1[16].inst/min24_in
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.249    12.084 r  bin_maze_filt/genblk1[16].inst/min[7]_i_3__15/O
                         net (fo=4, routed)           0.913    12.997    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.097    13.094 r  bin_maze_filt/genblk1[16].inst/min[5]_i_1__15/O
                         net (fo=1, routed)           0.000    13.094    bin_maze_filt/genblk1[16].inst/min[5]_i_1__15_n_1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.126    39.222    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[5]/C
                         clock pessimism              0.287    39.509    
                         clock uncertainty           -0.098    39.412    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.032    39.444    bin_maze_filt/genblk1[16].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.444    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                 26.350    

Slack (MET) :             26.651ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.013ns  (logic 1.943ns (14.932%)  route 11.070ns (85.068%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 39.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.225    11.155    bin_maze_filt/genblk1[16].inst/doutb[6]
    SLICE_X73Y103        LUT4 (Prop_lut4_I0_O)        0.097    11.252 r  bin_maze_filt/genblk1[16].inst/min[7]_i_18__16/O
                         net (fo=1, routed)           0.000    11.252    bin_maze_filt/genblk1[16].inst/min[7]_i_18__16_n_1
    SLICE_X73Y103        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.619 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.215    11.835    bin_maze_filt/genblk1[16].inst/min24_in
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.249    12.084 r  bin_maze_filt/genblk1[16].inst/min[7]_i_3__15/O
                         net (fo=4, routed)           0.612    12.695    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.097    12.792 r  bin_maze_filt/genblk1[16].inst/min[6]_i_1__15/O
                         net (fo=1, routed)           0.000    12.792    bin_maze_filt/genblk1[16].inst/min[6]_i_1__15_n_1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.126    39.222    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[6]/C
                         clock pessimism              0.287    39.509    
                         clock uncertainty           -0.098    39.412    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.032    39.444    bin_maze_filt/genblk1[16].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.444    
                         arrival time                         -12.792    
  -------------------------------------------------------------------
                         slack                                 26.651    

Slack (MET) :             26.657ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.008ns  (logic 1.943ns (14.937%)  route 11.065ns (85.063%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 39.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.225    11.155    bin_maze_filt/genblk1[16].inst/doutb[6]
    SLICE_X73Y103        LUT4 (Prop_lut4_I0_O)        0.097    11.252 r  bin_maze_filt/genblk1[16].inst/min[7]_i_18__16/O
                         net (fo=1, routed)           0.000    11.252    bin_maze_filt/genblk1[16].inst/min[7]_i_18__16_n_1
    SLICE_X73Y103        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.619 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.215    11.835    bin_maze_filt/genblk1[16].inst/min24_in
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.249    12.084 r  bin_maze_filt/genblk1[16].inst/min[7]_i_3__15/O
                         net (fo=4, routed)           0.607    12.691    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.097    12.788 r  bin_maze_filt/genblk1[16].inst/min[7]_i_2__15/O
                         net (fo=1, routed)           0.000    12.788    bin_maze_filt/genblk1[16].inst/min[7]_i_2__15_n_1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.126    39.222    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[7]/C
                         clock pessimism              0.287    39.509    
                         clock uncertainty           -0.098    39.412    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.033    39.445    bin_maze_filt/genblk1[16].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.445    
                         arrival time                         -12.788    
  -------------------------------------------------------------------
                         slack                                 26.657    

Slack (MET) :             26.875ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.821ns  (logic 1.640ns (12.791%)  route 11.181ns (87.209%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 39.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.248ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.369    -0.248    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y42         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.341     0.093 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          1.665     1.758    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X72Y53         LUT6 (Prop_lut6_I2_O)        0.097     1.855 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.855    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X72Y53         MUXF7 (Prop_muxf7_I0_O)      0.163     2.018 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.960     2.978    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X68Y47         LUT5 (Prop_lut5_I2_O)        0.229     3.207 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=286, routed)         7.633    10.840    bin_maze_filt/genblk1[2].inst/doutb[10]
    SLICE_X35Y98         LUT4 (Prop_lut4_I0_O)        0.097    10.937 r  bin_maze_filt/genblk1[2].inst/max[7]_i_17__1/O
                         net (fo=1, routed)           0.000    10.937    bin_maze_filt/genblk1[2].inst/max[7]_i_17__1_n_1
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.304 r  bin_maze_filt/genblk1[2].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.418    11.722    bin_maze_filt/genblk1[2].inst/max28_in
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.249    11.971 r  bin_maze_filt/genblk1[2].inst/max[7]_i_2__1/O
                         net (fo=4, routed)           0.505    12.476    bin_maze_filt/genblk1[2].inst/max19_out
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.097    12.573 r  bin_maze_filt/genblk1[2].inst/max[4]_i_1__1/O
                         net (fo=1, routed)           0.000    12.573    bin_maze_filt/genblk1[2].inst/max[4]_i_1__1_n_1
    SLICE_X35Y103        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.130    39.226    bin_maze_filt/genblk1[2].inst/clk_out1
    SLICE_X35Y103        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[4]/C
                         clock pessimism              0.287    39.513    
                         clock uncertainty           -0.098    39.416    
    SLICE_X35Y103        FDRE (Setup_fdre_C_D)        0.032    39.448    bin_maze_filt/genblk1[2].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.448    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                 26.875    

Slack (MET) :             26.875ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.819ns  (logic 1.640ns (12.793%)  route 11.179ns (87.207%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 39.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.248ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.369    -0.248    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y42         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.341     0.093 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          1.665     1.758    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X72Y53         LUT6 (Prop_lut6_I2_O)        0.097     1.855 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.855    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X72Y53         MUXF7 (Prop_muxf7_I0_O)      0.163     2.018 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.960     2.978    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X68Y47         LUT5 (Prop_lut5_I2_O)        0.229     3.207 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=286, routed)         7.633    10.840    bin_maze_filt/genblk1[2].inst/doutb[10]
    SLICE_X35Y98         LUT4 (Prop_lut4_I0_O)        0.097    10.937 r  bin_maze_filt/genblk1[2].inst/max[7]_i_17__1/O
                         net (fo=1, routed)           0.000    10.937    bin_maze_filt/genblk1[2].inst/max[7]_i_17__1_n_1
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.304 r  bin_maze_filt/genblk1[2].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.418    11.722    bin_maze_filt/genblk1[2].inst/max28_in
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.249    11.971 r  bin_maze_filt/genblk1[2].inst/max[7]_i_2__1/O
                         net (fo=4, routed)           0.503    12.474    bin_maze_filt/genblk1[2].inst/max19_out
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.097    12.571 r  bin_maze_filt/genblk1[2].inst/max[6]_i_1__1/O
                         net (fo=1, routed)           0.000    12.571    bin_maze_filt/genblk1[2].inst/max[6]_i_1__1_n_1
    SLICE_X35Y103        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.130    39.226    bin_maze_filt/genblk1[2].inst/clk_out1
    SLICE_X35Y103        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[6]/C
                         clock pessimism              0.287    39.513    
                         clock uncertainty           -0.098    39.416    
    SLICE_X35Y103        FDRE (Setup_fdre_C_D)        0.030    39.446    bin_maze_filt/genblk1[2].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.446    
                         arrival time                         -12.571    
  -------------------------------------------------------------------
                         slack                                 26.875    

Slack (MET) :             26.981ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.713ns  (logic 1.640ns (12.901%)  route 11.073ns (87.100%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 39.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.248ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.369    -0.248    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y42         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.341     0.093 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          1.665     1.758    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X72Y53         LUT6 (Prop_lut6_I2_O)        0.097     1.855 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.855    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X72Y53         MUXF7 (Prop_muxf7_I0_O)      0.163     2.018 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.960     2.978    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X68Y47         LUT5 (Prop_lut5_I2_O)        0.229     3.207 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=286, routed)         7.633    10.840    bin_maze_filt/genblk1[2].inst/doutb[10]
    SLICE_X35Y98         LUT4 (Prop_lut4_I0_O)        0.097    10.937 r  bin_maze_filt/genblk1[2].inst/max[7]_i_17__1/O
                         net (fo=1, routed)           0.000    10.937    bin_maze_filt/genblk1[2].inst/max[7]_i_17__1_n_1
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.304 r  bin_maze_filt/genblk1[2].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.418    11.722    bin_maze_filt/genblk1[2].inst/max28_in
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.249    11.971 r  bin_maze_filt/genblk1[2].inst/max[7]_i_2__1/O
                         net (fo=4, routed)           0.396    12.368    bin_maze_filt/genblk1[2].inst/max19_out
    SLICE_X35Y102        LUT6 (Prop_lut6_I1_O)        0.097    12.465 r  bin_maze_filt/genblk1[2].inst/max[5]_i_1__1/O
                         net (fo=1, routed)           0.000    12.465    bin_maze_filt/genblk1[2].inst/max[5]_i_1__1_n_1
    SLICE_X35Y102        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.130    39.226    bin_maze_filt/genblk1[2].inst/clk_out1
    SLICE_X35Y102        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[5]/C
                         clock pessimism              0.287    39.513    
                         clock uncertainty           -0.098    39.416    
    SLICE_X35Y102        FDRE (Setup_fdre_C_D)        0.030    39.446    bin_maze_filt/genblk1[2].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.446    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                 26.981    

Slack (MET) :             26.981ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.715ns  (logic 1.640ns (12.898%)  route 11.075ns (87.102%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 39.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.248ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.369    -0.248    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y42         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.341     0.093 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          1.665     1.758    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X72Y53         LUT6 (Prop_lut6_I2_O)        0.097     1.855 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.855    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X72Y53         MUXF7 (Prop_muxf7_I0_O)      0.163     2.018 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.960     2.978    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X68Y47         LUT5 (Prop_lut5_I2_O)        0.229     3.207 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=286, routed)         7.633    10.840    bin_maze_filt/genblk1[2].inst/doutb[10]
    SLICE_X35Y98         LUT4 (Prop_lut4_I0_O)        0.097    10.937 r  bin_maze_filt/genblk1[2].inst/max[7]_i_17__1/O
                         net (fo=1, routed)           0.000    10.937    bin_maze_filt/genblk1[2].inst/max[7]_i_17__1_n_1
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.304 r  bin_maze_filt/genblk1[2].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.418    11.722    bin_maze_filt/genblk1[2].inst/max28_in
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.249    11.971 r  bin_maze_filt/genblk1[2].inst/max[7]_i_2__1/O
                         net (fo=4, routed)           0.398    12.370    bin_maze_filt/genblk1[2].inst/max19_out
    SLICE_X35Y102        LUT6 (Prop_lut6_I1_O)        0.097    12.467 r  bin_maze_filt/genblk1[2].inst/max[7]_i_1__1/O
                         net (fo=1, routed)           0.000    12.467    bin_maze_filt/genblk1[2].inst/max[7]_i_1__1_n_1
    SLICE_X35Y102        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.130    39.226    bin_maze_filt/genblk1[2].inst/clk_out1
    SLICE_X35Y102        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[7]/C
                         clock pessimism              0.287    39.513    
                         clock uncertainty           -0.098    39.416    
    SLICE_X35Y102        FDRE (Setup_fdre_C_D)        0.032    39.448    bin_maze_filt/genblk1[2].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.448    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                 26.981    

Slack (MET) :             26.987ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[14].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.768ns  (logic 1.850ns (14.490%)  route 10.918ns (85.510%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 39.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.527    11.458    bin_maze_filt/genblk1[14].inst/doutb[6]
    SLICE_X80Y65         LUT4 (Prop_lut4_I1_O)        0.097    11.555 r  bin_maze_filt/genblk1[14].inst/min[7]_i_10__14/O
                         net (fo=1, routed)           0.000    11.555    bin_maze_filt/genblk1[14].inst/min[7]_i_10__14_n_1
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369    11.924 r  bin_maze_filt/genblk1[14].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.373    12.297    bin_maze_filt/genblk1[14].inst/min22_in
    SLICE_X81Y65         LUT6 (Prop_lut6_I3_O)        0.251    12.548 r  bin_maze_filt/genblk1[14].inst/min[6]_i_1__13/O
                         net (fo=1, routed)           0.000    12.548    bin_maze_filt/genblk1[14].inst/min[6]_i_1__13_n_1
    SLICE_X81Y65         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.211    39.307    bin_maze_filt/genblk1[14].inst/clk_out1
    SLICE_X81Y65         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[6]/C
                         clock pessimism              0.293    39.600    
                         clock uncertainty           -0.098    39.502    
    SLICE_X81Y65         FDRE (Setup_fdre_C_D)        0.032    39.534    bin_maze_filt/genblk1[14].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.534    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                 26.987    

Slack (MET) :             26.989ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[14].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.767ns  (logic 1.850ns (14.491%)  route 10.917ns (85.509%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 39.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.527    11.458    bin_maze_filt/genblk1[14].inst/doutb[6]
    SLICE_X80Y65         LUT4 (Prop_lut4_I1_O)        0.097    11.555 r  bin_maze_filt/genblk1[14].inst/min[7]_i_10__14/O
                         net (fo=1, routed)           0.000    11.555    bin_maze_filt/genblk1[14].inst/min[7]_i_10__14_n_1
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369    11.924 r  bin_maze_filt/genblk1[14].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.372    12.296    bin_maze_filt/genblk1[14].inst/min22_in
    SLICE_X81Y65         LUT6 (Prop_lut6_I3_O)        0.251    12.547 r  bin_maze_filt/genblk1[14].inst/min[7]_i_2__13/O
                         net (fo=1, routed)           0.000    12.547    bin_maze_filt/genblk1[14].inst/min[7]_i_2__13_n_1
    SLICE_X81Y65         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.211    39.307    bin_maze_filt/genblk1[14].inst/clk_out1
    SLICE_X81Y65         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[7]/C
                         clock pessimism              0.293    39.600    
                         clock uncertainty           -0.098    39.502    
    SLICE_X81Y65         FDRE (Setup_fdre_C_D)        0.033    39.535    bin_maze_filt/genblk1[14].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.535    
                         arrival time                         -12.547    
  -------------------------------------------------------------------
                         slack                                 26.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.371ns (70.323%)  route 0.157ns (29.677%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.567    -0.597    bin_maze_filt/genblk1[2].inst/v_div1/clk_out1
    SLICE_X46Y99         FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/Q
                         net (fo=3, routed)           0.156    -0.277    bin_maze_filt/genblk1[2].inst/v_div1_n_31
    SLICE_X46Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.232 r  bin_maze_filt/genblk1[2].inst/dividend_copy[3]_i_6__1/O
                         net (fo=1, routed)           0.000    -0.232    bin_maze_filt/genblk1[2].inst/dividend_copy[3]_i_6__1_n_1
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.123 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.123    bin_maze_filt/genblk1[2].inst/dividend_copy_reg[3]_i_1__1_n_1
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.070 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[7]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.070    bin_maze_filt/genblk1[2].inst/v_div1/out[4]
    SLICE_X46Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.832    -0.841    bin_maze_filt/genblk1[2].inst/v_div1/clk_out1
    SLICE_X46Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[4]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.098    -0.235    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.101    bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[4]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[34][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[33][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.626    -0.538    maze_solver/clk_out1
    SLICE_X31Y26         FDRE                                         r  maze_solver/queue_reg[34][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  maze_solver/queue_reg[34][6]/Q
                         net (fo=1, routed)           0.088    -0.309    maze_solver/queue_reg[34]_29[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I0_O)        0.045    -0.264 r  maze_solver/queue[33][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    maze_solver/queue[33][6]_i_1_n_1
    SLICE_X30Y26         FDRE                                         r  maze_solver/queue_reg[33][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.897    -0.776    maze_solver/clk_out1
    SLICE_X30Y26         FDRE                                         r  maze_solver/queue_reg[33][6]/C
                         clock pessimism              0.252    -0.525    
                         clock uncertainty            0.098    -0.427    
    SLICE_X30Y26         FDRE (Hold_fdre_C_D)         0.121    -0.306    maze_solver/queue_reg[33][6]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.384ns (71.037%)  route 0.157ns (28.963%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.567    -0.597    bin_maze_filt/genblk1[2].inst/v_div1/clk_out1
    SLICE_X46Y99         FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/Q
                         net (fo=3, routed)           0.156    -0.277    bin_maze_filt/genblk1[2].inst/v_div1_n_31
    SLICE_X46Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.232 r  bin_maze_filt/genblk1[2].inst/dividend_copy[3]_i_6__1/O
                         net (fo=1, routed)           0.000    -0.232    bin_maze_filt/genblk1[2].inst/dividend_copy[3]_i_6__1_n_1
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.123 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.123    bin_maze_filt/genblk1[2].inst/dividend_copy_reg[3]_i_1__1_n_1
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.057 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[7]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.057    bin_maze_filt/genblk1[2].inst/v_div1/out[6]
    SLICE_X46Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.832    -0.841    bin_maze_filt/genblk1[2].inst/v_div1/clk_out1
    SLICE_X46Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[6]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.098    -0.235    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.101    bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[6]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[2].inst/s_div1/divider_copy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/s_div1/dividend_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.359ns (69.424%)  route 0.158ns (30.576%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.569    -0.595    bin_maze_filt/genblk1[2].inst/s_div1/clk_out1
    SLICE_X45Y99         FDRE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/divider_copy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  bin_maze_filt/genblk1[2].inst/s_div1/divider_copy_reg[5]/Q
                         net (fo=4, routed)           0.157    -0.297    bin_maze_filt/genblk1[2].inst/divider_copy_0[5]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.252 r  bin_maze_filt/genblk1[2].inst/dividend_copy[7]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.252    bin_maze_filt/genblk1[2].inst/dividend_copy[7]_i_4__0_n_1
    SLICE_X44Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119    -0.133 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.132    bin_maze_filt/genblk1[2].inst/dividend_copy_reg[7]_i_1__0_n_1
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.078 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.078    bin_maze_filt/genblk1[2].inst/s_div1/out[8]
    SLICE_X44Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/dividend_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.833    -0.840    bin_maze_filt/genblk1[2].inst/s_div1/clk_out1
    SLICE_X44Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/dividend_copy_reg[8]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.098    -0.234    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105    -0.129    bin_maze_filt/genblk1[2].inst/s_div1/dividend_copy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 maze_solver/neighbors_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/pixel_r_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.637    -0.527    maze_solver/clk_out1
    SLICE_X15Y36         FDRE                                         r  maze_solver/neighbors_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  maze_solver/neighbors_reg[0][11]/Q
                         net (fo=2, routed)           0.097    -0.288    maze_solver/neighbors_reg_n_1_[0][11]
    SLICE_X14Y36         LUT5 (Prop_lut5_I0_O)        0.045    -0.243 r  maze_solver/pixel_r_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    maze_solver/C[3]
    SLICE_X14Y36         FDRE                                         r  maze_solver/pixel_r_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.911    -0.762    maze_solver/clk_out1
    SLICE_X14Y36         FDRE                                         r  maze_solver/pixel_r_addr_reg[3]/C
                         clock pessimism              0.249    -0.514    
                         clock uncertainty            0.098    -0.416    
    SLICE_X14Y36         FDRE (Hold_fdre_C_D)         0.120    -0.296    maze_solver/pixel_r_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[39][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[38][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.209ns (81.321%)  route 0.048ns (18.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.624    -0.540    maze_solver/clk_out1
    SLICE_X34Y25         FDRE                                         r  maze_solver/queue_reg[39][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  maze_solver/queue_reg[39][0]/Q
                         net (fo=1, routed)           0.048    -0.328    maze_solver/queue_reg[39]_24[0]
    SLICE_X35Y25         LUT5 (Prop_lut5_I0_O)        0.045    -0.283 r  maze_solver/queue[38][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    maze_solver/queue[38][0]_i_1_n_1
    SLICE_X35Y25         FDRE                                         r  maze_solver/queue_reg[38][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.895    -0.778    maze_solver/clk_out1
    SLICE_X35Y25         FDRE                                         r  maze_solver/queue_reg[38][0]/C
                         clock pessimism              0.252    -0.527    
                         clock uncertainty            0.098    -0.429    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.092    -0.337    maze_solver/queue_reg[38][0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.355ns (67.747%)  route 0.169ns (32.253%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.572    -0.592    bin_maze_filt/genblk1[2].inst/h_div1/clk_out1
    SLICE_X31Y99         FDRE                                         r  bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[11]/Q
                         net (fo=3, routed)           0.168    -0.283    bin_maze_filt/genblk1[2].inst/h_div1_n_21
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.238 r  bin_maze_filt/genblk1[2].inst/dividend_copy[11]_i_6/O
                         net (fo=1, routed)           0.000    -0.238    bin_maze_filt/genblk1[2].inst/dividend_copy[11]_i_6_n_1
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.123 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    bin_maze_filt/genblk1[2].inst/dividend_copy_reg[11]_i_1_n_1
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.068 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.068    bin_maze_filt/genblk1[2].inst/h_div1/out[12]
    SLICE_X31Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.837    -0.836    bin_maze_filt/genblk1[2].inst/h_div1/clk_out1
    SLICE_X31Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[12]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.098    -0.230    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105    -0.125    bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[12]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bin_maze_filt/bin_dilation/pixel_buffer_reg_r_491_r/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/bin_dilation/pixel_buffer_reg_r_492_r/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.265%)  route 0.101ns (41.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.564    -0.600    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X32Y108        FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_491_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_491_r/Q
                         net (fo=1, routed)           0.101    -0.358    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_491_r_n_1
    SLICE_X31Y109        FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_492_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.835    -0.838    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X31Y109        FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_492_r/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.098    -0.487    
    SLICE_X31Y109        FDRE (Hold_fdre_C_D)         0.070    -0.417    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_492_r
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1_r_1041/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1_r_1042/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.559    -0.605    bin_maze_filt/clk_out1
    SLICE_X55Y102        FDRE                                         r  bin_maze_filt/genblk1_r_1041/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  bin_maze_filt/genblk1_r_1041/Q
                         net (fo=1, routed)           0.107    -0.357    bin_maze_filt/genblk1_r_1041_n_1
    SLICE_X55Y101        FDRE                                         r  bin_maze_filt/genblk1_r_1042/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.828    -0.844    bin_maze_filt/clk_out1
    SLICE_X55Y101        FDRE                                         r  bin_maze_filt/genblk1_r_1042/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.098    -0.492    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.075    -0.417    bin_maze_filt/genblk1_r_1042
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.509%)  route 0.104ns (42.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.559    -0.605    bin_maze_filt/genblk1[7].inst/s_div1/clk_out1
    SLICE_X55Y101        FDRE                                         r  bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[6]/Q
                         net (fo=2, routed)           0.104    -0.360    bin_maze_filt/genblk1[7].inst/s_div1/quotient[6]
    SLICE_X53Y100        FDRE                                         r  bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.828    -0.844    bin_maze_filt/genblk1[7].inst/s_div1/clk_out1
    SLICE_X53Y100        FDRE                                         r  bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[7]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.098    -0.492    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.070    -0.422    bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[7]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.062    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       26.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.340ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.322ns  (logic 1.943ns (14.585%)  route 11.379ns (85.415%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 39.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.225    11.155    bin_maze_filt/genblk1[16].inst/doutb[6]
    SLICE_X73Y103        LUT4 (Prop_lut4_I0_O)        0.097    11.252 r  bin_maze_filt/genblk1[16].inst/min[7]_i_18__16/O
                         net (fo=1, routed)           0.000    11.252    bin_maze_filt/genblk1[16].inst/min[7]_i_18__16_n_1
    SLICE_X73Y103        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.619 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.215    11.835    bin_maze_filt/genblk1[16].inst/min24_in
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.249    12.084 r  bin_maze_filt/genblk1[16].inst/min[7]_i_3__15/O
                         net (fo=4, routed)           0.921    13.004    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.097    13.101 r  bin_maze_filt/genblk1[16].inst/min[4]_i_1__15/O
                         net (fo=1, routed)           0.000    13.101    bin_maze_filt/genblk1[16].inst/min[4]_i_1__15_n_1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.126    39.222    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[4]/C
                         clock pessimism              0.287    39.509    
                         clock uncertainty           -0.098    39.412    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.030    39.442    bin_maze_filt/genblk1[16].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.442    
                         arrival time                         -13.101    
  -------------------------------------------------------------------
                         slack                                 26.340    

Slack (MET) :             26.350ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.314ns  (logic 1.943ns (14.594%)  route 11.371ns (85.406%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 39.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.225    11.155    bin_maze_filt/genblk1[16].inst/doutb[6]
    SLICE_X73Y103        LUT4 (Prop_lut4_I0_O)        0.097    11.252 r  bin_maze_filt/genblk1[16].inst/min[7]_i_18__16/O
                         net (fo=1, routed)           0.000    11.252    bin_maze_filt/genblk1[16].inst/min[7]_i_18__16_n_1
    SLICE_X73Y103        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.619 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.215    11.835    bin_maze_filt/genblk1[16].inst/min24_in
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.249    12.084 r  bin_maze_filt/genblk1[16].inst/min[7]_i_3__15/O
                         net (fo=4, routed)           0.913    12.997    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.097    13.094 r  bin_maze_filt/genblk1[16].inst/min[5]_i_1__15/O
                         net (fo=1, routed)           0.000    13.094    bin_maze_filt/genblk1[16].inst/min[5]_i_1__15_n_1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.126    39.222    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[5]/C
                         clock pessimism              0.287    39.509    
                         clock uncertainty           -0.098    39.412    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.032    39.444    bin_maze_filt/genblk1[16].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.444    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                 26.350    

Slack (MET) :             26.651ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.013ns  (logic 1.943ns (14.932%)  route 11.070ns (85.068%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 39.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.225    11.155    bin_maze_filt/genblk1[16].inst/doutb[6]
    SLICE_X73Y103        LUT4 (Prop_lut4_I0_O)        0.097    11.252 r  bin_maze_filt/genblk1[16].inst/min[7]_i_18__16/O
                         net (fo=1, routed)           0.000    11.252    bin_maze_filt/genblk1[16].inst/min[7]_i_18__16_n_1
    SLICE_X73Y103        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.619 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.215    11.835    bin_maze_filt/genblk1[16].inst/min24_in
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.249    12.084 r  bin_maze_filt/genblk1[16].inst/min[7]_i_3__15/O
                         net (fo=4, routed)           0.612    12.695    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.097    12.792 r  bin_maze_filt/genblk1[16].inst/min[6]_i_1__15/O
                         net (fo=1, routed)           0.000    12.792    bin_maze_filt/genblk1[16].inst/min[6]_i_1__15_n_1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.126    39.222    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[6]/C
                         clock pessimism              0.287    39.509    
                         clock uncertainty           -0.098    39.412    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.032    39.444    bin_maze_filt/genblk1[16].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.444    
                         arrival time                         -12.792    
  -------------------------------------------------------------------
                         slack                                 26.651    

Slack (MET) :             26.657ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[16].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.008ns  (logic 1.943ns (14.937%)  route 11.065ns (85.063%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 39.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.225    11.155    bin_maze_filt/genblk1[16].inst/doutb[6]
    SLICE_X73Y103        LUT4 (Prop_lut4_I0_O)        0.097    11.252 r  bin_maze_filt/genblk1[16].inst/min[7]_i_18__16/O
                         net (fo=1, routed)           0.000    11.252    bin_maze_filt/genblk1[16].inst/min[7]_i_18__16_n_1
    SLICE_X73Y103        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.619 r  bin_maze_filt/genblk1[16].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.215    11.835    bin_maze_filt/genblk1[16].inst/min24_in
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.249    12.084 r  bin_maze_filt/genblk1[16].inst/min[7]_i_3__15/O
                         net (fo=4, routed)           0.607    12.691    bin_maze_filt/genblk1[16].inst/min15_out
    SLICE_X68Y100        LUT6 (Prop_lut6_I1_O)        0.097    12.788 r  bin_maze_filt/genblk1[16].inst/min[7]_i_2__15/O
                         net (fo=1, routed)           0.000    12.788    bin_maze_filt/genblk1[16].inst/min[7]_i_2__15_n_1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.126    39.222    bin_maze_filt/genblk1[16].inst/clk_out1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[16].inst/min_reg[7]/C
                         clock pessimism              0.287    39.509    
                         clock uncertainty           -0.098    39.412    
    SLICE_X68Y100        FDRE (Setup_fdre_C_D)        0.033    39.445    bin_maze_filt/genblk1[16].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.445    
                         arrival time                         -12.788    
  -------------------------------------------------------------------
                         slack                                 26.657    

Slack (MET) :             26.875ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.821ns  (logic 1.640ns (12.791%)  route 11.181ns (87.209%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 39.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.248ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.369    -0.248    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y42         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.341     0.093 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          1.665     1.758    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X72Y53         LUT6 (Prop_lut6_I2_O)        0.097     1.855 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.855    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X72Y53         MUXF7 (Prop_muxf7_I0_O)      0.163     2.018 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.960     2.978    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X68Y47         LUT5 (Prop_lut5_I2_O)        0.229     3.207 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=286, routed)         7.633    10.840    bin_maze_filt/genblk1[2].inst/doutb[10]
    SLICE_X35Y98         LUT4 (Prop_lut4_I0_O)        0.097    10.937 r  bin_maze_filt/genblk1[2].inst/max[7]_i_17__1/O
                         net (fo=1, routed)           0.000    10.937    bin_maze_filt/genblk1[2].inst/max[7]_i_17__1_n_1
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.304 r  bin_maze_filt/genblk1[2].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.418    11.722    bin_maze_filt/genblk1[2].inst/max28_in
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.249    11.971 r  bin_maze_filt/genblk1[2].inst/max[7]_i_2__1/O
                         net (fo=4, routed)           0.505    12.476    bin_maze_filt/genblk1[2].inst/max19_out
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.097    12.573 r  bin_maze_filt/genblk1[2].inst/max[4]_i_1__1/O
                         net (fo=1, routed)           0.000    12.573    bin_maze_filt/genblk1[2].inst/max[4]_i_1__1_n_1
    SLICE_X35Y103        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.130    39.226    bin_maze_filt/genblk1[2].inst/clk_out1
    SLICE_X35Y103        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[4]/C
                         clock pessimism              0.287    39.513    
                         clock uncertainty           -0.098    39.416    
    SLICE_X35Y103        FDRE (Setup_fdre_C_D)        0.032    39.448    bin_maze_filt/genblk1[2].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.448    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                 26.875    

Slack (MET) :             26.875ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.819ns  (logic 1.640ns (12.793%)  route 11.179ns (87.207%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 39.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.248ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.369    -0.248    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y42         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.341     0.093 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          1.665     1.758    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X72Y53         LUT6 (Prop_lut6_I2_O)        0.097     1.855 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.855    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X72Y53         MUXF7 (Prop_muxf7_I0_O)      0.163     2.018 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.960     2.978    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X68Y47         LUT5 (Prop_lut5_I2_O)        0.229     3.207 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=286, routed)         7.633    10.840    bin_maze_filt/genblk1[2].inst/doutb[10]
    SLICE_X35Y98         LUT4 (Prop_lut4_I0_O)        0.097    10.937 r  bin_maze_filt/genblk1[2].inst/max[7]_i_17__1/O
                         net (fo=1, routed)           0.000    10.937    bin_maze_filt/genblk1[2].inst/max[7]_i_17__1_n_1
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.304 r  bin_maze_filt/genblk1[2].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.418    11.722    bin_maze_filt/genblk1[2].inst/max28_in
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.249    11.971 r  bin_maze_filt/genblk1[2].inst/max[7]_i_2__1/O
                         net (fo=4, routed)           0.503    12.474    bin_maze_filt/genblk1[2].inst/max19_out
    SLICE_X35Y103        LUT6 (Prop_lut6_I1_O)        0.097    12.571 r  bin_maze_filt/genblk1[2].inst/max[6]_i_1__1/O
                         net (fo=1, routed)           0.000    12.571    bin_maze_filt/genblk1[2].inst/max[6]_i_1__1_n_1
    SLICE_X35Y103        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.130    39.226    bin_maze_filt/genblk1[2].inst/clk_out1
    SLICE_X35Y103        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[6]/C
                         clock pessimism              0.287    39.513    
                         clock uncertainty           -0.098    39.416    
    SLICE_X35Y103        FDRE (Setup_fdre_C_D)        0.030    39.446    bin_maze_filt/genblk1[2].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.446    
                         arrival time                         -12.571    
  -------------------------------------------------------------------
                         slack                                 26.875    

Slack (MET) :             26.981ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.713ns  (logic 1.640ns (12.901%)  route 11.073ns (87.100%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 39.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.248ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.369    -0.248    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y42         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.341     0.093 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          1.665     1.758    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X72Y53         LUT6 (Prop_lut6_I2_O)        0.097     1.855 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.855    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X72Y53         MUXF7 (Prop_muxf7_I0_O)      0.163     2.018 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.960     2.978    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X68Y47         LUT5 (Prop_lut5_I2_O)        0.229     3.207 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=286, routed)         7.633    10.840    bin_maze_filt/genblk1[2].inst/doutb[10]
    SLICE_X35Y98         LUT4 (Prop_lut4_I0_O)        0.097    10.937 r  bin_maze_filt/genblk1[2].inst/max[7]_i_17__1/O
                         net (fo=1, routed)           0.000    10.937    bin_maze_filt/genblk1[2].inst/max[7]_i_17__1_n_1
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.304 r  bin_maze_filt/genblk1[2].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.418    11.722    bin_maze_filt/genblk1[2].inst/max28_in
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.249    11.971 r  bin_maze_filt/genblk1[2].inst/max[7]_i_2__1/O
                         net (fo=4, routed)           0.396    12.368    bin_maze_filt/genblk1[2].inst/max19_out
    SLICE_X35Y102        LUT6 (Prop_lut6_I1_O)        0.097    12.465 r  bin_maze_filt/genblk1[2].inst/max[5]_i_1__1/O
                         net (fo=1, routed)           0.000    12.465    bin_maze_filt/genblk1[2].inst/max[5]_i_1__1_n_1
    SLICE_X35Y102        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.130    39.226    bin_maze_filt/genblk1[2].inst/clk_out1
    SLICE_X35Y102        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[5]/C
                         clock pessimism              0.287    39.513    
                         clock uncertainty           -0.098    39.416    
    SLICE_X35Y102        FDRE (Setup_fdre_C_D)        0.030    39.446    bin_maze_filt/genblk1[2].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.446    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                 26.981    

Slack (MET) :             26.981ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.715ns  (logic 1.640ns (12.898%)  route 11.075ns (87.102%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 39.226 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.248ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.369    -0.248    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y42         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.341     0.093 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          1.665     1.758    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X72Y53         LUT6 (Prop_lut6_I2_O)        0.097     1.855 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.855    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X72Y53         MUXF7 (Prop_muxf7_I0_O)      0.163     2.018 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.960     2.978    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X68Y47         LUT5 (Prop_lut5_I2_O)        0.229     3.207 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=286, routed)         7.633    10.840    bin_maze_filt/genblk1[2].inst/doutb[10]
    SLICE_X35Y98         LUT4 (Prop_lut4_I0_O)        0.097    10.937 r  bin_maze_filt/genblk1[2].inst/max[7]_i_17__1/O
                         net (fo=1, routed)           0.000    10.937    bin_maze_filt/genblk1[2].inst/max[7]_i_17__1_n_1
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    11.304 r  bin_maze_filt/genblk1[2].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.418    11.722    bin_maze_filt/genblk1[2].inst/max28_in
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.249    11.971 r  bin_maze_filt/genblk1[2].inst/max[7]_i_2__1/O
                         net (fo=4, routed)           0.398    12.370    bin_maze_filt/genblk1[2].inst/max19_out
    SLICE_X35Y102        LUT6 (Prop_lut6_I1_O)        0.097    12.467 r  bin_maze_filt/genblk1[2].inst/max[7]_i_1__1/O
                         net (fo=1, routed)           0.000    12.467    bin_maze_filt/genblk1[2].inst/max[7]_i_1__1_n_1
    SLICE_X35Y102        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.130    39.226    bin_maze_filt/genblk1[2].inst/clk_out1
    SLICE_X35Y102        FDRE                                         r  bin_maze_filt/genblk1[2].inst/max_reg[7]/C
                         clock pessimism              0.287    39.513    
                         clock uncertainty           -0.098    39.416    
    SLICE_X35Y102        FDRE (Setup_fdre_C_D)        0.032    39.448    bin_maze_filt/genblk1[2].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.448    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                 26.981    

Slack (MET) :             26.987ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[14].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.768ns  (logic 1.850ns (14.490%)  route 10.918ns (85.510%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 39.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.527    11.458    bin_maze_filt/genblk1[14].inst/doutb[6]
    SLICE_X80Y65         LUT4 (Prop_lut4_I1_O)        0.097    11.555 r  bin_maze_filt/genblk1[14].inst/min[7]_i_10__14/O
                         net (fo=1, routed)           0.000    11.555    bin_maze_filt/genblk1[14].inst/min[7]_i_10__14_n_1
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369    11.924 r  bin_maze_filt/genblk1[14].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.373    12.297    bin_maze_filt/genblk1[14].inst/min22_in
    SLICE_X81Y65         LUT6 (Prop_lut6_I3_O)        0.251    12.548 r  bin_maze_filt/genblk1[14].inst/min[6]_i_1__13/O
                         net (fo=1, routed)           0.000    12.548    bin_maze_filt/genblk1[14].inst/min[6]_i_1__13_n_1
    SLICE_X81Y65         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.211    39.307    bin_maze_filt/genblk1[14].inst/clk_out1
    SLICE_X81Y65         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[6]/C
                         clock pessimism              0.293    39.600    
                         clock uncertainty           -0.098    39.502    
    SLICE_X81Y65         FDRE (Setup_fdre_C_D)        0.032    39.534    bin_maze_filt/genblk1[14].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.534    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                 26.987    

Slack (MET) :             26.989ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[14].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.767ns  (logic 1.850ns (14.491%)  route 10.917ns (85.509%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 39.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.397    -0.220    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.635     0.415 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.300     1.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11[3]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.097     1.812 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.812    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.186     1.998 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     2.715    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.215     2.930 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=286, routed)         8.527    11.458    bin_maze_filt/genblk1[14].inst/doutb[6]
    SLICE_X80Y65         LUT4 (Prop_lut4_I1_O)        0.097    11.555 r  bin_maze_filt/genblk1[14].inst/min[7]_i_10__14/O
                         net (fo=1, routed)           0.000    11.555    bin_maze_filt/genblk1[14].inst/min[7]_i_10__14_n_1
    SLICE_X80Y65         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369    11.924 r  bin_maze_filt/genblk1[14].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.372    12.296    bin_maze_filt/genblk1[14].inst/min22_in
    SLICE_X81Y65         LUT6 (Prop_lut6_I3_O)        0.251    12.547 r  bin_maze_filt/genblk1[14].inst/min[7]_i_2__13/O
                         net (fo=1, routed)           0.000    12.547    bin_maze_filt/genblk1[14].inst/min[7]_i_2__13_n_1
    SLICE_X81Y65         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        1.211    39.307    bin_maze_filt/genblk1[14].inst/clk_out1
    SLICE_X81Y65         FDRE                                         r  bin_maze_filt/genblk1[14].inst/min_reg[7]/C
                         clock pessimism              0.293    39.600    
                         clock uncertainty           -0.098    39.502    
    SLICE_X81Y65         FDRE (Setup_fdre_C_D)        0.033    39.535    bin_maze_filt/genblk1[14].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.535    
                         arrival time                         -12.547    
  -------------------------------------------------------------------
                         slack                                 26.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.371ns (70.323%)  route 0.157ns (29.677%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.567    -0.597    bin_maze_filt/genblk1[2].inst/v_div1/clk_out1
    SLICE_X46Y99         FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/Q
                         net (fo=3, routed)           0.156    -0.277    bin_maze_filt/genblk1[2].inst/v_div1_n_31
    SLICE_X46Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.232 r  bin_maze_filt/genblk1[2].inst/dividend_copy[3]_i_6__1/O
                         net (fo=1, routed)           0.000    -0.232    bin_maze_filt/genblk1[2].inst/dividend_copy[3]_i_6__1_n_1
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.123 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.123    bin_maze_filt/genblk1[2].inst/dividend_copy_reg[3]_i_1__1_n_1
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.070 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[7]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.070    bin_maze_filt/genblk1[2].inst/v_div1/out[4]
    SLICE_X46Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.832    -0.841    bin_maze_filt/genblk1[2].inst/v_div1/clk_out1
    SLICE_X46Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[4]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.098    -0.235    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.101    bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[4]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[34][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[33][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.626    -0.538    maze_solver/clk_out1
    SLICE_X31Y26         FDRE                                         r  maze_solver/queue_reg[34][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  maze_solver/queue_reg[34][6]/Q
                         net (fo=1, routed)           0.088    -0.309    maze_solver/queue_reg[34]_29[6]
    SLICE_X30Y26         LUT3 (Prop_lut3_I0_O)        0.045    -0.264 r  maze_solver/queue[33][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    maze_solver/queue[33][6]_i_1_n_1
    SLICE_X30Y26         FDRE                                         r  maze_solver/queue_reg[33][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.897    -0.776    maze_solver/clk_out1
    SLICE_X30Y26         FDRE                                         r  maze_solver/queue_reg[33][6]/C
                         clock pessimism              0.252    -0.525    
                         clock uncertainty            0.098    -0.427    
    SLICE_X30Y26         FDRE (Hold_fdre_C_D)         0.121    -0.306    maze_solver/queue_reg[33][6]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.384ns (71.037%)  route 0.157ns (28.963%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.567    -0.597    bin_maze_filt/genblk1[2].inst/v_div1/clk_out1
    SLICE_X46Y99         FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[3]/Q
                         net (fo=3, routed)           0.156    -0.277    bin_maze_filt/genblk1[2].inst/v_div1_n_31
    SLICE_X46Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.232 r  bin_maze_filt/genblk1[2].inst/dividend_copy[3]_i_6__1/O
                         net (fo=1, routed)           0.000    -0.232    bin_maze_filt/genblk1[2].inst/dividend_copy[3]_i_6__1_n_1
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.123 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.123    bin_maze_filt/genblk1[2].inst/dividend_copy_reg[3]_i_1__1_n_1
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.057 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[7]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.057    bin_maze_filt/genblk1[2].inst/v_div1/out[6]
    SLICE_X46Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.832    -0.841    bin_maze_filt/genblk1[2].inst/v_div1/clk_out1
    SLICE_X46Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[6]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.098    -0.235    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.101    bin_maze_filt/genblk1[2].inst/v_div1/dividend_copy_reg[6]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[2].inst/s_div1/divider_copy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/s_div1/dividend_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.359ns (69.424%)  route 0.158ns (30.576%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.569    -0.595    bin_maze_filt/genblk1[2].inst/s_div1/clk_out1
    SLICE_X45Y99         FDRE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/divider_copy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  bin_maze_filt/genblk1[2].inst/s_div1/divider_copy_reg[5]/Q
                         net (fo=4, routed)           0.157    -0.297    bin_maze_filt/genblk1[2].inst/divider_copy_0[5]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.252 r  bin_maze_filt/genblk1[2].inst/dividend_copy[7]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.252    bin_maze_filt/genblk1[2].inst/dividend_copy[7]_i_4__0_n_1
    SLICE_X44Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119    -0.133 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.132    bin_maze_filt/genblk1[2].inst/dividend_copy_reg[7]_i_1__0_n_1
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.078 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.078    bin_maze_filt/genblk1[2].inst/s_div1/out[8]
    SLICE_X44Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/dividend_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.833    -0.840    bin_maze_filt/genblk1[2].inst/s_div1/clk_out1
    SLICE_X44Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/s_div1/dividend_copy_reg[8]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.098    -0.234    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105    -0.129    bin_maze_filt/genblk1[2].inst/s_div1/dividend_copy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 maze_solver/neighbors_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/pixel_r_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.637    -0.527    maze_solver/clk_out1
    SLICE_X15Y36         FDRE                                         r  maze_solver/neighbors_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  maze_solver/neighbors_reg[0][11]/Q
                         net (fo=2, routed)           0.097    -0.288    maze_solver/neighbors_reg_n_1_[0][11]
    SLICE_X14Y36         LUT5 (Prop_lut5_I0_O)        0.045    -0.243 r  maze_solver/pixel_r_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    maze_solver/C[3]
    SLICE_X14Y36         FDRE                                         r  maze_solver/pixel_r_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.911    -0.762    maze_solver/clk_out1
    SLICE_X14Y36         FDRE                                         r  maze_solver/pixel_r_addr_reg[3]/C
                         clock pessimism              0.249    -0.514    
                         clock uncertainty            0.098    -0.416    
    SLICE_X14Y36         FDRE (Hold_fdre_C_D)         0.120    -0.296    maze_solver/pixel_r_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[39][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[38][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.209ns (81.321%)  route 0.048ns (18.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.624    -0.540    maze_solver/clk_out1
    SLICE_X34Y25         FDRE                                         r  maze_solver/queue_reg[39][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  maze_solver/queue_reg[39][0]/Q
                         net (fo=1, routed)           0.048    -0.328    maze_solver/queue_reg[39]_24[0]
    SLICE_X35Y25         LUT5 (Prop_lut5_I0_O)        0.045    -0.283 r  maze_solver/queue[38][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    maze_solver/queue[38][0]_i_1_n_1
    SLICE_X35Y25         FDRE                                         r  maze_solver/queue_reg[38][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.895    -0.778    maze_solver/clk_out1
    SLICE_X35Y25         FDRE                                         r  maze_solver/queue_reg[38][0]/C
                         clock pessimism              0.252    -0.527    
                         clock uncertainty            0.098    -0.429    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.092    -0.337    maze_solver/queue_reg[38][0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.355ns (67.747%)  route 0.169ns (32.253%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.572    -0.592    bin_maze_filt/genblk1[2].inst/h_div1/clk_out1
    SLICE_X31Y99         FDRE                                         r  bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[11]/Q
                         net (fo=3, routed)           0.168    -0.283    bin_maze_filt/genblk1[2].inst/h_div1_n_21
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.238 r  bin_maze_filt/genblk1[2].inst/dividend_copy[11]_i_6/O
                         net (fo=1, routed)           0.000    -0.238    bin_maze_filt/genblk1[2].inst/dividend_copy[11]_i_6_n_1
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.123 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    bin_maze_filt/genblk1[2].inst/dividend_copy_reg[11]_i_1_n_1
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.068 r  bin_maze_filt/genblk1[2].inst/dividend_copy_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.068    bin_maze_filt/genblk1[2].inst/h_div1/out[12]
    SLICE_X31Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.837    -0.836    bin_maze_filt/genblk1[2].inst/h_div1/clk_out1
    SLICE_X31Y100        FDRE                                         r  bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[12]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.098    -0.230    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105    -0.125    bin_maze_filt/genblk1[2].inst/h_div1/dividend_copy_reg[12]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bin_maze_filt/bin_dilation/pixel_buffer_reg_r_491_r/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/bin_dilation/pixel_buffer_reg_r_492_r/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.265%)  route 0.101ns (41.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.564    -0.600    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X32Y108        FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_491_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_491_r/Q
                         net (fo=1, routed)           0.101    -0.358    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_491_r_n_1
    SLICE_X31Y109        FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_492_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.835    -0.838    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X31Y109        FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_492_r/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.098    -0.487    
    SLICE_X31Y109        FDRE (Hold_fdre_C_D)         0.070    -0.417    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_492_r
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1_r_1041/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1_r_1042/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.559    -0.605    bin_maze_filt/clk_out1
    SLICE_X55Y102        FDRE                                         r  bin_maze_filt/genblk1_r_1041/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  bin_maze_filt/genblk1_r_1041/Q
                         net (fo=1, routed)           0.107    -0.357    bin_maze_filt/genblk1_r_1041_n_1
    SLICE_X55Y101        FDRE                                         r  bin_maze_filt/genblk1_r_1042/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.828    -0.844    bin_maze_filt/clk_out1
    SLICE_X55Y101        FDRE                                         r  bin_maze_filt/genblk1_r_1042/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.098    -0.492    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.075    -0.417    bin_maze_filt/genblk1_r_1042
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.509%)  route 0.104ns (42.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.559    -0.605    bin_maze_filt/genblk1[7].inst/s_div1/clk_out1
    SLICE_X55Y101        FDRE                                         r  bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[6]/Q
                         net (fo=2, routed)           0.104    -0.360    bin_maze_filt/genblk1[7].inst/s_div1/quotient[6]
    SLICE_X53Y100        FDRE                                         r  bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7334, routed)        0.828    -0.844    bin_maze_filt/genblk1[7].inst/s_div1/clk_out1
    SLICE_X53Y100        FDRE                                         r  bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[7]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.098    -0.492    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.070    -0.422    bin_maze_filt/genblk1[7].inst/s_div1/quotient_reg[7]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.062    





