Module:
  Identifier: Foo
  Filepath: testcases/sv/tst.sv
  Port: 
    Identifier: i_first
    Direction: Input
    DataKind: Variable
    DataType: Logic
    NetType: None
    Signedness: Unsigned
  Port: 
    Identifier: i_foo
    Direction: Input
    DataKind: Variable
    DataType: Logic
    NetType: None
    Signedness: Unsigned
  Port: 
    Identifier: i_bar
    Direction: Input
    DataKind: Net
    DataType: Logic
    NetType: Wire
    Signedness: Unsigned
  Port: 
    Identifier: o_yesvar
    Direction: Output
    DataKind: Variable
    DataType: Logic
    NetType: None
    Signedness: Unsigned
  Port: 
    Identifier: o_novar
    Direction: Output
    DataKind: Variable
    DataType: Logic
    NetType: None
    Signedness: Unsigned
  Port: 
    Identifier: o_third
    Direction: Output
    DataKind: Net
    DataType: Logic
    NetType: Wire
    Signedness: Unsigned
  Port: 
    Identifier: o_fourth
    Direction: Output
    DataKind: Variable
    DataType: Logic
    NetType: None
    Signedness: Unsigned

Module:
  Identifier: Bar
  Filepath: testcases/sv/tst.sv

