$version Generated by Yosys-SMTBMC $end
$timescale 1ns $end
$var integer 32 t smt_step $end
$var event 1 ! smt_clock $end
$scope module BranchConditionGenFormal $end
$scope module BranchAddressGen $end
$var wire 1 n0 equal $end
$var wire 1 n1 isLess $end
$var wire 1 n2 isLessUnsigned $end
$var wire 32 n3 sourceReg1 $end
$var wire 32 n4 sourceReg2 $end
$upscope $end
$var wire 1 n5 equal $end
$var wire 1 n6 isLess $end
$var wire 1 n7 isLessUnsigned $end
$var wire 32 n8 sourceReg1 $end
$var wire 32 n9 sourceReg2 $end
$upscope $end
$enddefinitions $end
#0
1!
b00000000000000000000000000000000 t
b0 n0
b1 n1
b1 n2
b00100111000010000011111000010000 n3
b01011000111001111100000111101111 n4
b0 n5
b1 n6
b1 n7
b00100111000010000011111000010000 n8
b01011000111001111100000111101111 n9
#5
#10
1!
b00000000000000000000000000000001 t
