
*** Running vivado
    with args -log voltmetre.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source voltmetre.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source voltmetre.tcl -notrace
Command: synth_design -top voltmetre -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8040 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 345.426 ; gain = 94.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'voltmetre' [D:/ME/FPGA CD_rev2_1/deney9_adc/digital_voltmetre/voltmetre/voltmetre.srcs/sources_1/new/voltmetre.vhd:54]
	Parameter init_d bound to: 4000000 - type: integer 
	Parameter com_dl bound to: 200000 - type: integer 
	Parameter com_ds bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'voltmetre' (1#1) [D:/ME/FPGA CD_rev2_1/deney9_adc/digital_voltmetre/voltmetre/voltmetre.srcs/sources_1/new/voltmetre.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 386.316 ; gain = 135.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 386.316 ; gain = 135.656
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ME/FPGA CD_rev2_1/deney9_adc/digital_voltmetre/voltmetre/voltmetre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [D:/ME/FPGA CD_rev2_1/deney9_adc/digital_voltmetre/voltmetre/voltmetre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ME/FPGA CD_rev2_1/deney9_adc/digital_voltmetre/voltmetre/voltmetre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/voltmetre_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/voltmetre_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 699.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 699.270 ; gain = 448.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 699.270 ; gain = 448.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 699.270 ; gain = 448.609
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clock_50hz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ra0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter_for_adc_reg was removed.  [D:/ME/FPGA CD_rev2_1/deney9_adc/digital_voltmetre/voltmetre/voltmetre.srcs/sources_1/new/voltmetre.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [D:/ME/FPGA CD_rev2_1/deney9_adc/digital_voltmetre/voltmetre/voltmetre.srcs/sources_1/new/voltmetre.vhd:418]
INFO: [Synth 8-5546] ROM "clock_50hz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ra0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adim" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'alinan_data_reg' [D:/ME/FPGA CD_rev2_1/deney9_adc/digital_voltmetre/voltmetre/voltmetre.srcs/sources_1/new/voltmetre.vhd:126]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 699.270 ; gain = 448.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 12    
	   2 Input     10 Bit       Adders := 37    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 6     
	   7 Input     23 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	  26 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  25 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module voltmetre 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 12    
	   2 Input     10 Bit       Adders := 37    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 6     
	   7 Input     23 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	  26 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  25 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clock_50hz" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element counter_for_adc_reg was removed.  [D:/ME/FPGA CD_rev2_1/deney9_adc/digital_voltmetre/voltmetre/voltmetre.srcs/sources_1/new/voltmetre.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [D:/ME/FPGA CD_rev2_1/deney9_adc/digital_voltmetre/voltmetre/voltmetre.srcs/sources_1/new/voltmetre.vhd:418]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 699.270 ; gain = 448.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 699.270 ; gain = 448.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 700.398 ; gain = 449.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 701.656 ; gain = 450.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 701.656 ; gain = 450.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 701.656 ; gain = 450.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 701.656 ; gain = 450.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 701.656 ; gain = 450.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 701.656 ; gain = 450.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 701.656 ; gain = 450.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT1   |     8|
|4     |LUT2   |    33|
|5     |LUT3   |    34|
|6     |LUT4   |    23|
|7     |LUT5   |    23|
|8     |LUT6   |    75|
|9     |MUXF7  |     7|
|10    |MUXF8  |     2|
|11    |FDRE   |    64|
|12    |LD     |     8|
|13    |IBUF   |     9|
|14    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   319|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 701.656 ; gain = 450.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 701.656 ; gain = 138.043
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 701.656 ; gain = 450.996
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE (inverted pins: G): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 701.656 ; gain = 463.316
INFO: [Common 17-1381] The checkpoint 'D:/ME/FPGA CD_rev2_1/deney9_adc/digital_voltmetre/voltmetre/voltmetre.runs/synth_1/voltmetre.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file voltmetre_utilization_synth.rpt -pb voltmetre_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 701.656 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul  9 21:01:09 2018...
