// Seed: 3012955802
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wor id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = -1'h0;
  wire id_16;
  ;
  always @(posedge 1'd0) #1;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input tri id_2,
    output logic id_3,
    output wor id_4,
    input tri0 id_5,
    input tri0 id_6,
    input uwire id_7,
    input tri0 id_8,
    input wor id_9,
    input tri1 id_10,
    input tri0 id_11
);
  parameter id_13 = -1;
  nor primCall (id_4, id_2, id_6, id_0, id_9, id_10, id_13, id_1, id_11, id_7);
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  reg id_14;
  initial begin : LABEL_0
    id_3 <= -1 << -1;
    id_14 = id_14 == id_9;
    id_14 = id_5;
  end
endmodule
