{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1606221932293 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "emac_mdio~synth " "Node \"emac_mdio~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D0~synth " "Node \"hps_usb1_D0~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D1~synth " "Node \"hps_usb1_D1~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D2~synth " "Node \"hps_usb1_D2~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D3~synth " "Node \"hps_usb1_D3~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D4~synth " "Node \"hps_usb1_D4~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D5~synth " "Node \"hps_usb1_D5~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D6~synth " "Node \"hps_usb1_D6~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 109 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D7~synth " "Node \"hps_usb1_D7~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_cmd~synth " "Node \"sd_cmd~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[0\]~synth " "Node \"sd_d\[0\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[1\]~synth " "Node \"sd_d\[1\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[2\]~synth " "Node \"sd_d\[2\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[3\]~synth " "Node \"sd_d\[3\]~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led~synth " "Node \"led~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "i2c_sda~synth " "Node \"i2c_sda~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "i2c_scl~synth " "Node \"i2c_scl~synth\"" {  } { { "top.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1606221939438 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1606221939438 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1606221943535 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "7 system:the_system\|vector_add_system:vector_add_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_acl_push_i1_throttle_push_vector_add21:thei_acl_push_i1_throttle_push_vector_add\|acl_push:thei_acl_push_i1_throttle_push_vector_add22\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 7 logic cells for Maximum Fan-Out assignment on \"system:the_system\|vector_add_system:vector_add_system\|vector_add_std_ic_partition_wrapper:vector_add_std_ic_inst\|vector_add_top_wrapper_0:vector_add_inst_0\|vector_add_function_wrapper:kernel\|vector_add_function:thevector_add_function\|bb_vector_add_B0:thebb_vector_add_B0\|bb_vector_add_B0_stall_region:thebb_vector_add_B0_stall_region\|i_acl_push_i1_throttle_push_vector_add21:thei_acl_push_i1_throttle_push_vector_add\|acl_push:thei_acl_push_i1_throttle_push_vector_add22\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "system/synthesis/submodules/acl_token_fifo_counter.v" "" { Text "D:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/bin/vector_add/system/synthesis/submodules/acl_token_fifo_counter.v" 132 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1606221947362 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 0 1606221947362 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "215 " "215 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1606221947686 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21638 " "Implemented 21638 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1606221948185 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1606221948185 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Implemented 57 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 0 1606221948185 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19630 " "Implemented 19630 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1606221948185 ""} { "Info" "ICUT_CUT_TM_RAMS" "1892 " "Implemented 1892 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1606221948185 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 0 1606221948185 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1606221948185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5129 " "Peak virtual memory: 5129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1606221950075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 20:45:50 2020 " "Processing ended: Tue Nov 24 20:45:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1606221950075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1606221950075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1606221950075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1606221950075 ""}
