

Printing All Nets...
	Net: i_en_IBUF
		SitePinInsts: None!
	Net: GLOBAL_LOGIC0
		SitePinInsts: None!
	Net: i_din
		SitePinInsts: None!
	Net: i_rst
		SitePinInsts: None!
	Net: o_dout
		SitePinInsts: None!
	Net: i_rst_IBUF
		SitePinInsts: None!
	Net: i_din_valid
		SitePinInsts: None!
	Net: i_din_IBUF
		SitePinInsts: None!
	Net: i_ready
		SitePinInsts: None!
	Net: i_en
		SitePinInsts: None!
	Net: i_clk_IBUF
		SitePinInsts: None!
	Net: serializer_inst/o_dout_valid_OBUF
		SitePinInsts: None!
	Net: o_dout_valid
		SitePinInsts: None!
	Net: i_din_valid_IBUF
		SitePinInsts: None!
	Net: o_ready
		SitePinInsts: None!
	Net: deserializer_inst/o_ready_OBUF
		SitePinInsts: None!
	Net: i_clk
		SitePinInsts: None!
	Net: serializer_inst/Q[0]
		SitePinInsts: None!
	Net: i_ready_IBUF
		SitePinInsts: None!

Printing All Cells...
	Cell: i_ready_IBUF_inst                        isPlaced = true      
		Site: IOB_X1Y131
		SiteInst: IOB_X1Y131 	Placed = true
		SiteTypeEnum: IOB33
	Cell: i_din                                    isPlaced = true      
		Site: IOB_X1Y142
		SiteInst: IOB_X1Y142 	Placed = true
		SiteTypeEnum: IOB33
	Cell: o_dout                                   isPlaced = true      
		Site: IOB_X1Y87
		SiteInst: IOB_X1Y87 	Placed = true
		SiteTypeEnum: IOB33
	Cell: i_rst                                    isPlaced = true      
		Site: IOB_X1Y135
		SiteInst: IOB_X1Y135 	Placed = true
		SiteTypeEnum: IOB33
	Cell: i_din_valid                              isPlaced = true      
		Site: IOB_X1Y141
		SiteInst: IOB_X1Y141 	Placed = true
		SiteTypeEnum: IOB33
	Cell: o_ready_OBUF_inst                        isPlaced = true      
		Site: IOB_X1Y107
		SiteInst: IOB_X1Y107 	Placed = true
		SiteTypeEnum: IOB33
	Cell: i_clk_IBUF_inst                          isPlaced = true      
		Site: IOB_X1Y124
		SiteInst: IOB_X1Y124 	Placed = true
		SiteTypeEnum: IOB33
	Cell: i_ready                                  isPlaced = true      
		Site: IOB_X1Y131
		SiteInst: IOB_X1Y131 	Placed = true
		SiteTypeEnum: IOB33
	Cell: i_en_IBUF_inst                           isPlaced = true      
		Site: IOB_X1Y136
		SiteInst: IOB_X1Y136 	Placed = true
		SiteTypeEnum: IOB33
	Cell: i_en                                     isPlaced = true      
		Site: IOB_X1Y136
		SiteInst: IOB_X1Y136 	Placed = true
		SiteTypeEnum: IOB33
	Cell: i_rst_IBUF_inst                          isPlaced = true      
		Site: IOB_X1Y135
		SiteInst: IOB_X1Y135 	Placed = true
		SiteTypeEnum: IOB33
	Cell: i_din_IBUF_inst                          isPlaced = true      
		Site: IOB_X1Y142
		SiteInst: IOB_X1Y142 	Placed = true
		SiteTypeEnum: IOB33
	Cell: o_dout_valid                             isPlaced = true      
		Site: IOB_X1Y88
		SiteInst: IOB_X1Y88 	Placed = true
		SiteTypeEnum: IOB33
	Cell: o_dout_OBUF_inst                         isPlaced = true      
		Site: IOB_X1Y87
		SiteInst: IOB_X1Y87 	Placed = true
		SiteTypeEnum: IOB33
	Cell: o_ready                                  isPlaced = true      
		Site: IOB_X1Y107
		SiteInst: IOB_X1Y107 	Placed = true
		SiteTypeEnum: IOB33
	Cell: o_dout_valid_OBUF_inst                   isPlaced = true      
		Site: IOB_X1Y88
		SiteInst: IOB_X1Y88 	Placed = true
		SiteTypeEnum: IOB33
	Cell: i_clk                                    isPlaced = true      
		Site: IOB_X1Y124
		SiteInst: IOB_X1Y124 	Placed = true
		SiteTypeEnum: IOB33
	Cell: i_din_valid_IBUF_inst                    isPlaced = true      
		Site: IOB_X1Y141
		SiteInst: IOB_X1Y141 	Placed = true
		SiteTypeEnum: IOB33
	Cell: <LOCKED>                                 isPlaced = false     
		Site: OLOGIC_X1Y107
		SiteInst: OLOGIC_X1Y107 	Placed = true
		SiteTypeEnum: OLOGICE3
Placing Cells...

Spawning cells from netlist...
	Spawned cell: fir_filter_inst/sample_addr[2]_i_1       cellType: LUT3      
	Spawned cell: fir_filter_inst/sample_re_addr[2]_i_1    cellType: LUT5      
	Spawned cell: fir_filter_inst/weight_re_addr[1]_i_1    cellType: LUT2      
	Spawned cell: fir_filter_inst/o_dout_valid_reg         cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_wr_addr_reg[3]    cellType: FDRE      
	Spawned cell: fir_filter_inst/o_ready_i_1__0           cellType: LUT5      
	Spawned cell: fir_filter_inst/ov_dout_reg[18]          cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_addr_reg[0]       cellType: FDRE      
	Spawned cell: fir_filter_inst/state_reg[1]             cellType: FDRE      
	Spawned cell: fir_filter_inst/weight_re_addr[2]_i_1    cellType: LUT3      
	Spawned cell: fir_filter_inst/ov_dout[23]_i_2          cellType: LUT4      
	Spawned cell: fir_filter_inst/weight_re_i_1            cellType: LUT5      
	Spawned cell: fir_filter_inst/ov_dout_reg[14]          cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_re_addr_reg[0]    cellType: FDRE      
	Spawned cell: fir_filter_inst/state[3]_i_3__0          cellType: LUT6      
	Spawned cell: fir_filter_inst/ov_dout_reg[10]          cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[22]          cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[7]           cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_addr[1]_i_1       cellType: LUT3      
	Spawned cell: fir_filter_inst/weight_re_addr_reg[2]    cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[3]           cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_re_addr[1]_i_1    cellType: LUT4      
	Spawned cell: fir_filter_inst/state[0]_i_1__0          cellType: LUT4      
	Spawned cell: fir_filter_inst/state[3]_i_1__0          cellType: LUT6      
	Spawned cell: fir_filter_inst/sample_wr_addr_reg[2]    cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_addr[3]_i_1       cellType: LUT3      
	Spawned cell: fir_filter_inst/sample_addr[0]_i_1       cellType: LUT3      
	Spawned cell: fir_filter_inst/state_reg[3]             cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[17]          cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_re_addr[0]_i_1    cellType: LUT3      
	Spawned cell: fir_filter_inst/state_reg[2]             cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[13]          cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_re_addr[3]_i_2    cellType: LUT6      
	Spawned cell: fir_filter_inst/sample_re_addr_reg[3]    cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_addr_reg[3]       cellType: FDRE      
	WARNING: Cell: fir_filter_inst/VCC of type: VCC has no compatible placements! SKIPPING.
	Spawned cell: fir_filter_inst/sample_re_addr[3]_i_1    cellType: LUT4      
	Spawned cell: fir_filter_inst/weight_re_addr[3]_i_1    cellType: LUT4      
	Spawned cell: fir_filter_inst/ov_dout_reg[21]          cellType: FDRE      
	Spawned cell: fir_filter_inst/weight_re_addr[0]_i_1    cellType: LUT1      
	Spawned cell: fir_filter_inst/ov_dout_reg[6]           cellType: FDRE      
	Spawned cell: fir_filter_inst/weight_re_addr_reg[3]    cellType: FDRE      
	WARNING: Cell: fir_filter_inst/GND of type: GND has no compatible placements! SKIPPING.
	Spawned cell: fir_filter_inst/ov_dout_reg[2]           cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[1]           cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_wr_addr[1]_i_1    cellType: LUT2      
	Spawned cell: fir_filter_inst/sample_wr_addr_reg[1]    cellType: FDRE      
	Spawned cell: fir_filter_inst/weight_re_reg            cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_addr_reg[2]       cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_re_addr_reg[2]    cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[16]          cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_wr_addr[2]_i_1    cellType: LUT3      
	Spawned cell: fir_filter_inst/ov_dout_reg[20]          cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[9]           cellType: FDRE      
	Spawned cell: fir_filter_inst/o_ready_reg              cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[12]          cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[5]           cellType: FDRE      
	Spawned cell: fir_filter_inst/weight_re_addr_reg[0]    cellType: FDRE      
	Spawned cell: fir_filter_inst/o_dout_valid_i_2         cellType: LUT6      
	Spawned cell: fir_filter_inst/state[1]_i_1__1          cellType: LUT4      
	Spawned cell: fir_filter_inst/ov_dout[23]_i_1__0       cellType: LUT6      
	Spawned cell: fir_filter_inst/o_dout_valid_i_1__1      cellType: LUT2      
	Spawned cell: fir_filter_inst/ov_dout_reg[0]           cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_wr_addr[3]_i_1    cellType: LUT4      
	Spawned cell: fir_filter_inst/sample_wr_addr_reg[0]    cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_wr_addr[0]_i_1    cellType: LUT1      
	Spawned cell: fir_filter_inst/next_state_inferred__0/i_ cellType: LUT4      
	Spawned cell: fir_filter_inst/state_reg[0]             cellType: FDSE      
	Spawned cell: fir_filter_inst/ov_dout_reg[19]          cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_addr_reg[1]       cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[15]          cellType: FDRE      
	Spawned cell: fir_filter_inst/sample_re_addr_reg[1]    cellType: FDRE      
	Spawned cell: fir_filter_inst/state[3]_i_2__0          cellType: LUT4      
	Spawned cell: fir_filter_inst/ov_dout_reg[8]           cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[11]          cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[23]          cellType: FDRE      
	Spawned cell: fir_filter_inst/ov_dout_reg[4]           cellType: FDRE      
	Spawned cell: fir_filter_inst/weight_re_addr_reg[1]    cellType: FDRE      
	Spawned cell: fir_filter_inst/state[2]_i_1             cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[1]         cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[4]_i_1__0      cellType: LUT4      
	Spawned cell: serializer_inst/counter[3]_i_1           cellType: LUT5      
	Spawned cell: serializer_inst/o_dout_valid_reg         cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[6]_i_1__0      cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg[21]_i_1__0     cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[20]        cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg_reg[9]         cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg_reg[5]         cellType: FDRE      
	Spawned cell: serializer_inst/counter[4]_i_2           cellType: LUT6      
	Spawned cell: serializer_inst/counter[4]_i_1           cellType: LUT5      
	Spawned cell: serializer_inst/shift_reg[23]_i_3        cellType: LUT6      
	Spawned cell: serializer_inst/shift_reg_reg[16]        cellType: FDRE      
	Spawned cell: serializer_inst/counter[4]_i_4           cellType: LUT3      
	Spawned cell: serializer_inst/shift_reg[23]_i_2        cellType: LUT2      
	Spawned cell: serializer_inst/state_reg[1]             cellType: FDRE      
	Spawned cell: serializer_inst/counter[4]_i_3           cellType: LUT5      
	Spawned cell: serializer_inst/shift_reg[23]_i_1        cellType: LUT6      
	Spawned cell: serializer_inst/counter[0]_i_1__0        cellType: LUT5      
	Spawned cell: serializer_inst/shift_reg_reg[12]        cellType: FDRE      
	Spawned cell: serializer_inst/state[3]_i_3__1          cellType: LUT6      
	Spawned cell: serializer_inst/counter_reg[0]           cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[15]_i_1__0     cellType: LUT4      
	Spawned cell: serializer_inst/state[2]_i_1__0          cellType: LUT4      
	Spawned cell: serializer_inst/counter_reg[4]           cellType: FDRE      
	Spawned cell: serializer_inst/o_ready_i_1              cellType: LUT2      
	Spawned cell: serializer_inst/shift_reg[8]_i_1__0      cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[4]         cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg_reg[0]         cellType: FDRE      
	Spawned cell: serializer_inst/state[0]_i_1__1          cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg[13]_i_1__0     cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg[11]_i_1__0     cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg[16]_i_1__0     cellType: LUT4      
	Spawned cell: serializer_inst/state[3]_i_1__1          cellType: LUT4      
	Spawned cell: serializer_inst/counter[1]_i_1__0        cellType: LUT6      
	Spawned cell: serializer_inst/shift_reg_reg[8]         cellType: FDRE      
	Spawned cell: serializer_inst/state_reg[3]             cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[18]_i_1__0     cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[17]        cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[1]_i_1__0      cellType: LUT4      
	Spawned cell: serializer_inst/state_reg[2]             cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg_reg[13]        cellType: FDRE      
	WARNING: Cell: serializer_inst/VCC of type: VCC has no compatible placements! SKIPPING.
	Spawned cell: serializer_inst/shift_reg_reg[21]        cellType: FDRE      
	Spawned cell: serializer_inst/counter_reg[1]           cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[3]_i_1__0      cellType: LUT4      
	WARNING: Cell: serializer_inst/GND of type: GND has no compatible placements! SKIPPING.
	Spawned cell: serializer_inst/shift_reg[5]_i_1__0      cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg[20]_i_1__0     cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[3]         cellType: FDRE      
	Spawned cell: serializer_inst/state[3]_i_2__1          cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[7]         cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg_reg[14]        cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[9]_i_1__0      cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[22]        cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg_reg[10]        cellType: FDRE      
	Spawned cell: serializer_inst/o_ready_reg              cellType: FDRE      
	Spawned cell: serializer_inst/counter_reg[2]           cellType: FDRE      
	Spawned cell: serializer_inst/o_dout_valid_i_1         cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg[7]_i_1__0      cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg[14]_i_1__0     cellType: LUT4      
	Spawned cell: serializer_inst/state[1]_i_1__0          cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[18]        cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg_reg[2]         cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[12]_i_1__0     cellType: LUT4      
	Spawned cell: serializer_inst/counter[2]_i_1__0        cellType: LUT3      
	Spawned cell: serializer_inst/shift_reg[17]_i_1__0     cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[6]         cellType: FDRE      
	Spawned cell: serializer_inst/state_reg[0]             cellType: FDSE      
	Spawned cell: serializer_inst/shift_reg[0]_i_1__0      cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[15]        cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[10]_i_1__0     cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg[19]_i_1__0     cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[23]        cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg_reg[11]        cellType: FDRE      
	Spawned cell: serializer_inst/counter_reg[3]           cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[22]_i_1__0     cellType: LUT4      
	Spawned cell: serializer_inst/shift_reg_reg[19]        cellType: FDRE      
	Spawned cell: serializer_inst/shift_reg[2]_i_1__0      cellType: LUT4      
	Spawned cell: deserializer_inst/o_ready_i_2            cellType: LUT4      
	Spawned cell: deserializer_inst/o_dout_valid_reg       cellType: FDRE      
	Spawned cell: deserializer_inst/state[1]_i_1           cellType: LUT4      
	Spawned cell: deserializer_inst/shift_reg[1]_i_1       cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg_reg[5]       cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[14]        cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[12]      cellType: FDRE      
	Spawned cell: deserializer_inst/state[0]_i_1           cellType: LUT4      
	Spawned cell: deserializer_inst/counter_reg[0]         cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[7]         cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[2]_i_1       cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg[3]_i_1       cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg_reg[4]       cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[0]_i_1       cellType: LUT2      
	Spawned cell: deserializer_inst/ov_dout[23]_i_1        cellType: LUT5      
	Spawned cell: deserializer_inst/ov_dout_reg[13]        cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[13]      cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[10]_i_1      cellType: LUT2      
	WARNING: Cell: deserializer_inst/VCC of type: VCC has no compatible placements! SKIPPING.
	Spawned cell: deserializer_inst/counter_reg[1]         cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[23]_i_1__0   cellType: LUT2      
	Spawned cell: deserializer_inst/ov_dout_reg[6]         cellType: FDRE      
	WARNING: Cell: deserializer_inst/GND of type: GND has no compatible placements! SKIPPING.
	Spawned cell: deserializer_inst/ov_dout_reg[1]         cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[18]_i_1      cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg_reg[7]       cellType: FDRE      
	Spawned cell: deserializer_inst/counter[1]_i_1         cellType: LUT5      
	Spawned cell: deserializer_inst/ov_sum[0]_i_1          cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg[19]_i_1      cellType: LUT2      
	Spawned cell: deserializer_inst/state[3]_i_1           cellType: LUT3      
	Spawned cell: deserializer_inst/state[3]_i_2           cellType: LUT4      
	Spawned cell: deserializer_inst/shift_reg_reg[22]      cellType: FDRE      
	Spawned cell: deserializer_inst/state[3]_i_3           cellType: LUT6      
	Spawned cell: deserializer_inst/shift_reg_reg[10]      cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[9]         cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[12]_i_1      cellType: LUT2      
	Spawned cell: deserializer_inst/o_ready_reg            cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[12]        cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[18]      cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[0]         cellType: FDRE      
	Spawned cell: deserializer_inst/o_dout_valid_i_1__0    cellType: LUT4      
	Spawned cell: deserializer_inst/shift_reg[22]_i_1      cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg_reg[6]       cellType: FDRE      
	Spawned cell: deserializer_inst/next_state_inferred__0/i_ cellType: LUT6      
	Spawned cell: deserializer_inst/ov_dout_reg[19]        cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[23]      cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[11]      cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[4]_i_1       cellType: LUT2      
	Spawned cell: deserializer_inst/ov_dout_reg[8]         cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[11]        cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[23]        cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[7]_i_1       cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg_reg[19]      cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[1]       cellType: FDRE      
	Spawned cell: deserializer_inst/counter[3]_i_1         cellType: LUT6      
	Spawned cell: deserializer_inst/shift_reg_reg[20]      cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[9]       cellType: FDRE      
	Spawned cell: deserializer_inst/counter[4]_i_1         cellType: LUT5      
	Spawned cell: deserializer_inst/ov_dout_reg[18]        cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[16]      cellType: FDRE      
	Spawned cell: deserializer_inst/state_reg[1]           cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[8]_i_1       cellType: LUT2      
	Spawned cell: deserializer_inst/ov_dout_reg[10]        cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[22]        cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[15]_i_1      cellType: LUT2      
	Spawned cell: deserializer_inst/counter_reg[4]         cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[3]         cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[9]_i_1       cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg_reg[0]       cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[8]       cellType: FDRE      
	Spawned cell: deserializer_inst/state_reg[3]           cellType: FDRE      
	Spawned cell: deserializer_inst/counter[2]_i_1         cellType: LUT6      
	Spawned cell: deserializer_inst/shift_reg[6]_i_1       cellType: LUT2      
	Spawned cell: deserializer_inst/ov_dout_reg[17]        cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[16]_i_1      cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg_reg[17]      cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[13]_i_1      cellType: LUT2      
	Spawned cell: deserializer_inst/state_reg[2]           cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[21]      cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[21]        cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[2]         cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg_reg[3]       cellType: FDRE      
	Spawned cell: deserializer_inst/counter[4]_i_2__0      cellType: LUT6      
	Spawned cell: deserializer_inst/shift_reg[21]_i_1      cellType: LUT2      
	Spawned cell: deserializer_inst/counter[0]_i_1         cellType: LUT4      
	Spawned cell: deserializer_inst/shift_reg_reg[14]      cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[16]        cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[20]        cellType: FDRE      
	Spawned cell: deserializer_inst/counter_reg[2]         cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[5]_i_1       cellType: LUT2      
	Spawned cell: deserializer_inst/ov_dout_reg[5]         cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[20]_i_1      cellType: LUT2      
	Spawned cell: deserializer_inst/shift_reg_reg[2]       cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[14]_i_1      cellType: LUT2      
	Spawned cell: deserializer_inst/state[2]_i_1__1        cellType: LUT4      
	Spawned cell: deserializer_inst/shift_reg[11]_i_1      cellType: LUT2      
	Spawned cell: deserializer_inst/state_reg[0]           cellType: FDSE      
	Spawned cell: deserializer_inst/shift_reg_reg[15]      cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[15]        cellType: FDRE      
	Spawned cell: deserializer_inst/shift_reg[17]_i_1      cellType: LUT2      
	Spawned cell: deserializer_inst/counter_reg[3]         cellType: FDRE      
	Spawned cell: deserializer_inst/ov_dout_reg[4]         cellType: FDRE      
	WARNING: Cell: fir_filter_inst/xpm_memory_sprom_inst/GND of type: GND has no compatible placements! SKIPPING.
	WARNING: Cell: fir_filter_inst/xpm_memory_spram_inst/GND of type: GND has no compatible placements! SKIPPING.
	Spawned cell: fir_filter_inst/inst/ov_sum[4]_i_5       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[4]_i_4       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[4]       cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum[12]_i_5      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[18]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum[12]_i_2      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[20]_i_4      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[8]       cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum[20]_i_5      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[12]_i_4      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[20]_i_2      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[14]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum[12]_i_3      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[20]_i_3      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[4]_i_1   cellType: CARRY4    
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[10]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[22]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum[4]_i_3       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[4]_i_2       cellType: LUT2      
	WARNING: Cell: fir_filter_inst/inst/GND_1 of type: GND has no compatible placements! SKIPPING.
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[0]_i_2   cellType: CARRY4    
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[3]       cellType: FDRE      
	WARNING: Cell: fir_filter_inst/inst/VCC_1 of type: VCC has no compatible placements! SKIPPING.
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[17]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[7]       cellType: FDRE      
	WARNING: Cell: fir_filter_inst/inst/VCC of type: VCC has no compatible placements! SKIPPING.
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[16]_i_1  cellType: CARRY4    
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[13]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[21]      cellType: FDRE      
	WARNING: Cell: fir_filter_inst/inst/GND of type: GND has no compatible placements! SKIPPING.
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[8]_i_1   cellType: CARRY4    
	Spawned cell: fir_filter_inst/inst/ov_sum[16]_i_5      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[2]       cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum[0]_i_3       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[0]_i_4       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[16]_i_2      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[16]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum[0]_i_5       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[0]_i_6       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[16]_i_4      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[6]       cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum[16]_i_3      cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[12]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/sum_trunc1__0       cellType: DSP48E1   
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[20]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[12]_i_1  cellType: CARRY4    
	Spawned cell: fir_filter_inst/inst/ov_sum[8]_i_4       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum[8]_i_5       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[20]_i_1  cellType: CARRY4    
	Spawned cell: fir_filter_inst/inst/ov_sum[8]_i_2       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[0]       cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum[8]_i_3       cellType: LUT2      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[19]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[1]       cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[15]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[5]       cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[23]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[11]      cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/ov_sum_reg[9]       cellType: FDRE      
	Spawned cell: fir_filter_inst/inst/sum_trunc1          cellType: DSP48E1   
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[14]_i_1 cellType: LUT4      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[17]_i_1 cellType: LUT4      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[11] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[6]_i_1 cellType: LUT4      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[11]_i_1 cellType: LUT4      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[8] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[9]_i_1 cellType: LUT4      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[2]_i_1 cellType: LUT4      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[14] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[16] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[8]_i_1 cellType: LUT4      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[12]_i_1 cellType: LUT4      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[18] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[15]_i_1 cellType: LUT4      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[5]_i_1 cellType: LUT4      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[4]_i_1 cellType: LUT4      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[10] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[12] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_1 cellType: LUT4      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[16]_i_1 cellType: LUT4      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[1]_i_1 cellType: LUT4      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[9] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[13]_i_1 cellType: LUT4      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[3]_i_1 cellType: LUT4      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[0]_i_1 cellType: LUT4      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[10]_i_1 cellType: LUT4      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[13] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[15] cellType: FDRE      
	WARNING: Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/GND of type: GND has no compatible placements! SKIPPING.
	Spawned cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[17] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[23] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[11] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[8] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[16] cellType: FDRE      
	WARNING: Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/GND_1 of type: GND has no compatible placements! SKIPPING.
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[10] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[22] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[9] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[15] cellType: FDRE      
	WARNING: Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/GND of type: GND has no compatible placements! SKIPPING.
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[19] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[21] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[14] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[18] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0_i_1 cellType: LUT2      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[20] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[12] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[13] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[17] cellType: FDRE      
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_3_3/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_1_1/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_13_13/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_16_16/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_23_23/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_17_17/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_9_9/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_7_7/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_20_20/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_5_5/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_2_2/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_15_15/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_11_11/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_18/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_21_21/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_10_10/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_8_8/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_19_19/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_6/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_22_22/SP cellType: RAMS32    
	Spawned cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_4_4/SP cellType: RAMS32    

Beginning Intra-Routing...
	siteName: SLICE_X57Y129
		cellName: fir_filter_inst/sample_addr[2]_i_1       cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X57Y127
		cellName: fir_filter_inst/sample_re_addr[2]_i_1    cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X57Y128
		cellName: fir_filter_inst/weight_re_addr[1]_i_1    cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X57Y125
		cellName: fir_filter_inst/o_dout_valid_reg         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y126
		cellName: fir_filter_inst/sample_wr_addr_reg[3]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y123
		cellName: fir_filter_inst/o_ready_i_1__0           cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X57Y124
		cellName: fir_filter_inst/ov_dout_reg[18]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y121
		cellName: fir_filter_inst/sample_addr_reg[0]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y122
		cellName: fir_filter_inst/state_reg[1]             cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y120
		cellName: fir_filter_inst/weight_re_addr[2]_i_1    cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X57Y118
		cellName: fir_filter_inst/ov_dout[23]_i_2          cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X57Y119
		cellName: fir_filter_inst/weight_re_i_1            cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X57Y116
		cellName: fir_filter_inst/ov_dout_reg[14]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y97
		cellName: fir_filter_inst/sample_re_addr_reg[0]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y117
		cellName: fir_filter_inst/state[3]_i_3__0          cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	siteName: SLICE_X111Y96
		cellName: fir_filter_inst/ov_dout_reg[10]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y114
		cellName: fir_filter_inst/ov_dout_reg[22]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y99
		cellName: fir_filter_inst/ov_dout_reg[7]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y115
		cellName: fir_filter_inst/sample_addr[1]_i_1       cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y98
		cellName: fir_filter_inst/weight_re_addr_reg[2]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y112
		cellName: fir_filter_inst/ov_dout_reg[3]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y113
		cellName: fir_filter_inst/sample_re_addr[1]_i_1    cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X57Y110
		cellName: fir_filter_inst/state[0]_i_1__0          cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X57Y111
		cellName: fir_filter_inst/state[3]_i_1__0          cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	siteName: SLICE_X111Y93
		cellName: fir_filter_inst/sample_wr_addr_reg[2]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X0Y5
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_3_3/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X111Y92
		cellName: fir_filter_inst/sample_addr[3]_i_1       cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X0Y4
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_1_1/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X111Y95
		cellName: fir_filter_inst/sample_addr[0]_i_1       cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X0Y7
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_13_13/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X111Y94
		cellName: fir_filter_inst/state_reg[3]             cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X0Y6
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_16_16/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X0Y9
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_23_23/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X0Y8
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X111Y91
		cellName: fir_filter_inst/ov_dout_reg[17]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y90
		cellName: fir_filter_inst/sample_re_addr[0]_i_1    cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X57Y109
		cellName: fir_filter_inst/state_reg[2]             cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y107
		cellName: fir_filter_inst/ov_dout_reg[13]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y108
		cellName: fir_filter_inst/sample_re_addr[3]_i_2    cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	siteName: SLICE_X57Y105
		cellName: fir_filter_inst/sample_re_addr_reg[3]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y106
		cellName: fir_filter_inst/sample_addr_reg[3]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y103
		cellName: fir_filter_inst/sample_re_addr[3]_i_1    cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X57Y104
		cellName: fir_filter_inst/weight_re_addr[3]_i_1    cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X57Y101
		cellName: fir_filter_inst/ov_dout_reg[21]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y102
		cellName: fir_filter_inst/weight_re_addr[0]_i_1    cellType: LUT1       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X57Y100
		cellName: fir_filter_inst/ov_dout_reg[6]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: ILOGIC_X1Y141
		Null!
	siteName: ILOGIC_X1Y142
		Null!
	siteName: SLICE_X12Y9
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_17_17/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X12Y8
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_9_9/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X12Y7
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_7_7/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X12Y6
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_20_20/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X12Y5
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_5_5/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X12Y4
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_2_2/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X12Y3
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X12Y2
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_15_15/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X12Y1
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_11_11/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X12Y0
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_18/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: ILOGIC_X1Y135
		Null!
	siteName: ILOGIC_X1Y136
		Null!
	siteName: ILOGIC_X1Y131
		Null!
	siteName: OLOGIC_X1Y88
		Null!
	siteName: OLOGIC_X1Y87
		Null!
	siteName: ILOGIC_X1Y124
		Null!
	siteName: SLICE_X57Y149
		cellName: fir_filter_inst/weight_re_addr_reg[3]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X0Y1
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_21_21/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X0Y0
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X57Y147
		cellName: fir_filter_inst/ov_dout_reg[2]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X0Y3
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_10_10/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X57Y148
		cellName: fir_filter_inst/ov_dout_reg[1]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X0Y2
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_8_8/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X57Y145
		cellName: fir_filter_inst/sample_wr_addr[1]_i_1    cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y100
		cellName: fir_filter_inst/sample_wr_addr_reg[1]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y146
		cellName: fir_filter_inst/weight_re_reg            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y143
		cellName: fir_filter_inst/sample_addr_reg[2]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y102
		cellName: fir_filter_inst/sample_re_addr_reg[2]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y144
		cellName: fir_filter_inst/ov_dout_reg[16]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y101
		cellName: fir_filter_inst/sample_wr_addr[2]_i_1    cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X57Y141
		cellName: fir_filter_inst/ov_dout_reg[20]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y104
		cellName: fir_filter_inst/ov_dout_reg[9]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y142
		cellName: fir_filter_inst/o_ready_reg              cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y103
		cellName: fir_filter_inst/ov_dout_reg[12]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y106
		cellName: fir_filter_inst/ov_dout_reg[5]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y140
		cellName: fir_filter_inst/weight_re_addr_reg[0]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y105
		cellName: fir_filter_inst/o_dout_valid_i_2         cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	siteName: SLICE_X39Y108
		cellName: fir_filter_inst/state[1]_i_1__1          cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y107
		cellName: fir_filter_inst/ov_dout[23]_i_1__0       cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	siteName: SLICE_X39Y109
		cellName: fir_filter_inst/o_dout_valid_i_1__1      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X57Y138
		cellName: fir_filter_inst/ov_dout_reg[0]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y139
		cellName: fir_filter_inst/sample_wr_addr[3]_i_1    cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X57Y136
		cellName: fir_filter_inst/sample_wr_addr_reg[0]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y137
		cellName: fir_filter_inst/sample_wr_addr[0]_i_1    cellType: LUT1       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X57Y134
		cellName: fir_filter_inst/next_state_inferred__0/i_ cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X57Y135
		cellName: fir_filter_inst/state_reg[0]             cellType: FDSE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y132
		cellName: fir_filter_inst/ov_dout_reg[19]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y133
		cellName: fir_filter_inst/sample_addr_reg[1]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y130
		cellName: fir_filter_inst/ov_dout_reg[15]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X57Y131
		cellName: fir_filter_inst/sample_re_addr_reg[1]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X87Y1
		cellName: fir_filter_inst/state[3]_i_2__0          cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X87Y2
		cellName: fir_filter_inst/ov_dout_reg[8]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X87Y0
		cellName: fir_filter_inst/ov_dout_reg[11]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X87Y5
		cellName: fir_filter_inst/ov_dout_reg[23]          cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X38Y77
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_19_19/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X87Y6
		cellName: fir_filter_inst/ov_dout_reg[4]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X38Y76
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_6/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X39Y120
		cellName: fir_filter_inst/weight_re_addr_reg[1]    cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X87Y3
		cellName: fir_filter_inst/state[2]_i_1             cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X38Y79
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_22_22/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X87Y4
		cellName: serializer_inst/shift_reg_reg[1]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X38Y78
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_4_4/SP cellType: RAMS32     BELName: A5LUT      BELType: LUT_OR_MEM5
	siteName: SLICE_X39Y122
		cellName: serializer_inst/shift_reg[4]_i_1__0      cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X87Y9
		cellName: serializer_inst/counter[3]_i_1           cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y121
		cellName: serializer_inst/o_dout_valid_reg         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y124
		cellName: serializer_inst/shift_reg[6]_i_1__0      cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X87Y7
		cellName: serializer_inst/shift_reg[21]_i_1__0     cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y123
		cellName: serializer_inst/shift_reg_reg[20]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X87Y8
		cellName: serializer_inst/shift_reg_reg[9]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y126
		cellName: serializer_inst/shift_reg_reg[5]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y125
		cellName: serializer_inst/counter[4]_i_2           cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	siteName: SLICE_X39Y128
		cellName: serializer_inst/counter[4]_i_1           cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y127
		cellName: serializer_inst/shift_reg[23]_i_3        cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	siteName: SLICE_X39Y129
		cellName: serializer_inst/shift_reg_reg[16]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: IOB_X1Y88
		cellName: o_dout_valid                             cellType: <PORT>     BELName: PAD        BELType: PAD       
		cellName: o_dout_valid_OBUF_inst                   cellType: OBUF       BELName: OUTBUF     BELType: IOB33_OUTBUF
	siteName: IOB_X1Y87
		cellName: o_dout                                   cellType: <PORT>     BELName: PAD        BELType: PAD       
		cellName: o_dout_OBUF_inst                         cellType: OBUF       BELName: OUTBUF     BELType: IOB33_OUTBUF
	siteName: SLICE_X39Y111
		cellName: serializer_inst/counter[4]_i_4           cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y110
		cellName: serializer_inst/shift_reg[23]_i_2        cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y113
		cellName: serializer_inst/state_reg[1]             cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y112
		cellName: serializer_inst/counter[4]_i_3           cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y115
		cellName: serializer_inst/shift_reg[23]_i_1        cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	siteName: SLICE_X39Y114
		cellName: serializer_inst/counter[0]_i_1__0        cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y117
		cellName: serializer_inst/shift_reg_reg[12]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y116
		cellName: serializer_inst/state[3]_i_3__1          cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	siteName: SLICE_X39Y119
		cellName: serializer_inst/counter_reg[0]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y118
		cellName: serializer_inst/shift_reg[15]_i_1__0     cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y140
		cellName: serializer_inst/state[2]_i_1__0          cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y142
		cellName: serializer_inst/counter_reg[4]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y141
		cellName: serializer_inst/o_ready_i_1              cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y144
		cellName: serializer_inst/shift_reg[8]_i_1__0      cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y143
		cellName: serializer_inst/shift_reg_reg[4]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y146
		cellName: serializer_inst/shift_reg_reg[0]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y145
		cellName: serializer_inst/state[0]_i_1__1          cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y148
		cellName: serializer_inst/shift_reg[13]_i_1__0     cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y147
		cellName: serializer_inst/shift_reg[11]_i_1__0     cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y149
		cellName: serializer_inst/shift_reg[16]_i_1__0     cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X74Y0
		cellName: serializer_inst/state[3]_i_1__1          cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X74Y3
		cellName: serializer_inst/counter[1]_i_1__0        cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	siteName: SLICE_X74Y4
		cellName: serializer_inst/shift_reg_reg[8]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X74Y1
		cellName: serializer_inst/state_reg[3]             cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X74Y2
		cellName: serializer_inst/shift_reg[18]_i_1__0     cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X74Y7
		cellName: serializer_inst/shift_reg_reg[17]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X74Y8
		cellName: serializer_inst/shift_reg[1]_i_1__0      cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y131
		cellName: serializer_inst/state_reg[2]             cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X74Y5
		cellName: serializer_inst/shift_reg_reg[13]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y130
		cellName: serializer_inst/shift_reg_reg[21]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X74Y6
		cellName: serializer_inst/counter_reg[1]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y133
		cellName: serializer_inst/shift_reg[3]_i_1__0      cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y132
		cellName: serializer_inst/shift_reg[5]_i_1__0      cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y135
		cellName: serializer_inst/shift_reg[20]_i_1__0     cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X74Y9
		cellName: serializer_inst/shift_reg_reg[3]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y134
		cellName: serializer_inst/state[3]_i_2__1          cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y137
		cellName: serializer_inst/shift_reg_reg[7]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y136
		cellName: serializer_inst/shift_reg_reg[14]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y139
		cellName: serializer_inst/shift_reg[9]_i_1__0      cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y138
		cellName: serializer_inst/shift_reg_reg[22]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: DSP48_X3Y50
		cellName: fir_filter_inst/inst/sum_trunc1__0       cellType: DSP48E1    BELName: DSP48E1    BELType: DSP48E1_DSP48E1
	siteName: DSP48_X3Y48
		cellName: fir_filter_inst/inst/sum_trunc1          cellType: DSP48E1    BELName: DSP48E1    BELType: DSP48E1_DSP48E1
	siteName: SLICE_X84Y100
		cellName: serializer_inst/shift_reg_reg[10]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y137
		cellName: serializer_inst/o_ready_reg              cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y136
		cellName: serializer_inst/counter_reg[2]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y135
		cellName: serializer_inst/o_dout_valid_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y134
		cellName: serializer_inst/shift_reg[7]_i_1__0      cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y139
		cellName: serializer_inst/shift_reg[14]_i_1__0     cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y138
		cellName: serializer_inst/state[1]_i_1__0          cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y140
		cellName: serializer_inst/shift_reg_reg[18]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y144
		cellName: serializer_inst/shift_reg_reg[2]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y143
		cellName: serializer_inst/shift_reg[12]_i_1__0     cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y142
		cellName: serializer_inst/counter[2]_i_1__0        cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y141
		cellName: serializer_inst/shift_reg[17]_i_1__0     cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y126
		cellName: serializer_inst/shift_reg_reg[6]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y125
		cellName: serializer_inst/state_reg[0]             cellType: FDSE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y124
		cellName: serializer_inst/shift_reg[0]_i_1__0      cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y123
		cellName: serializer_inst/shift_reg_reg[15]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y129
		cellName: serializer_inst/shift_reg[10]_i_1__0     cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y128
		cellName: serializer_inst/shift_reg[19]_i_1__0     cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y127
		cellName: serializer_inst/shift_reg_reg[23]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y133
		cellName: serializer_inst/shift_reg_reg[11]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X61Y0
		cellName: serializer_inst/counter_reg[3]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y132
		cellName: serializer_inst/shift_reg[22]_i_1__0     cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y131
		cellName: serializer_inst/shift_reg_reg[19]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X61Y2
		cellName: serializer_inst/shift_reg[2]_i_1__0      cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y130
		cellName: deserializer_inst/o_ready_i_2            cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X61Y1
		cellName: deserializer_inst/o_dout_valid_reg       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y115
		cellName: deserializer_inst/state[1]_i_1           cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X61Y4
		cellName: deserializer_inst/shift_reg[1]_i_1       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y114
		cellName: deserializer_inst/shift_reg_reg[5]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X61Y3
		cellName: deserializer_inst/ov_dout_reg[14]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y113
		cellName: deserializer_inst/shift_reg_reg[12]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X61Y6
		cellName: deserializer_inst/state[0]_i_1           cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y112
		cellName: deserializer_inst/counter_reg[0]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X61Y5
		cellName: deserializer_inst/ov_dout_reg[7]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y119
		cellName: deserializer_inst/shift_reg[2]_i_1       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X61Y8
		cellName: deserializer_inst/shift_reg[3]_i_1       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y118
		cellName: deserializer_inst/shift_reg_reg[4]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X61Y7
		cellName: deserializer_inst/shift_reg[0]_i_1       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y117
		cellName: deserializer_inst/ov_dout[23]_i_1        cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y116
		cellName: deserializer_inst/ov_dout_reg[13]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X61Y9
		cellName: deserializer_inst/shift_reg_reg[13]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y88
		cellName: deserializer_inst/shift_reg[10]_i_1      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y89
		cellName: deserializer_inst/counter_reg[1]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y86
		cellName: deserializer_inst/shift_reg[23]_i_1__0   cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y87
		cellName: deserializer_inst/ov_dout_reg[6]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y84
		cellName: deserializer_inst/ov_dout_reg[1]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y85
		cellName: deserializer_inst/shift_reg[18]_i_1      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y82
		cellName: deserializer_inst/shift_reg_reg[7]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y83
		cellName: deserializer_inst/counter[1]_i_1         cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y80
		cellName: deserializer_inst/ov_sum[0]_i_1          cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y81
		cellName: deserializer_inst/shift_reg[19]_i_1      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y122
		cellName: deserializer_inst/state[3]_i_1           cellType: LUT3       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y121
		cellName: deserializer_inst/state[3]_i_2           cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y120
		cellName: deserializer_inst/shift_reg_reg[22]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y104
		cellName: deserializer_inst/state[3]_i_3           cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	siteName: SLICE_X84Y103
		cellName: deserializer_inst/shift_reg_reg[10]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y102
		cellName: deserializer_inst/ov_dout_reg[9]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y101
		cellName: deserializer_inst/shift_reg[12]_i_1      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y108
		cellName: deserializer_inst/o_ready_reg            cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y107
		cellName: deserializer_inst/ov_dout_reg[12]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y106
		cellName: deserializer_inst/shift_reg_reg[18]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y105
		cellName: deserializer_inst/ov_dout_reg[0]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y99
		cellName: deserializer_inst/o_dout_valid_i_1__0    cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y97
		cellName: deserializer_inst/shift_reg[22]_i_1      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y109
		cellName: deserializer_inst/shift_reg_reg[6]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y98
		cellName: deserializer_inst/next_state_inferred__0/i_ cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	siteName: SLICE_X91Y95
		cellName: deserializer_inst/ov_dout_reg[19]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y96
		cellName: deserializer_inst/shift_reg_reg[23]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y93
		cellName: deserializer_inst/shift_reg_reg[11]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y94
		cellName: deserializer_inst/shift_reg[4]_i_1       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y91
		cellName: deserializer_inst/ov_dout_reg[8]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y92
		cellName: deserializer_inst/ov_dout_reg[11]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y90
		cellName: deserializer_inst/ov_dout_reg[23]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y111
		cellName: deserializer_inst/shift_reg[7]_i_1       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y110
		cellName: deserializer_inst/shift_reg_reg[19]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y24
		cellName: deserializer_inst/shift_reg_reg[1]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: IOB_X1Y142
		cellName: i_din_IBUF_inst                          cellType: IBUF       BELName: INBUF_EN   BELType: IOB33_INBUF_EN
		cellName: i_din                                    cellType: <PORT>     BELName: PAD        BELType: PAD       
	siteName: SLICE_X111Y23
		cellName: deserializer_inst/counter[3]_i_1         cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	siteName: IOB_X1Y141
		cellName: i_din_valid_IBUF_inst                    cellType: IBUF       BELName: INBUF_EN   BELType: IOB33_INBUF_EN
		cellName: i_din_valid                              cellType: <PORT>     BELName: PAD        BELType: PAD       
	siteName: SLICE_X111Y26
		cellName: deserializer_inst/shift_reg_reg[20]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y25
		cellName: deserializer_inst/shift_reg_reg[9]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y20
		cellName: deserializer_inst/counter[4]_i_1         cellType: LUT5       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y68
		cellName: deserializer_inst/ov_dout_reg[18]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y22
		cellName: deserializer_inst/shift_reg_reg[16]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y69
		cellName: deserializer_inst/state_reg[1]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y21
		cellName: deserializer_inst/shift_reg[8]_i_1       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y66
		cellName: deserializer_inst/ov_dout_reg[10]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y67
		cellName: deserializer_inst/ov_dout_reg[22]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y64
		cellName: deserializer_inst/shift_reg[15]_i_1      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y65
		cellName: deserializer_inst/counter_reg[4]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y62
		cellName: deserializer_inst/ov_dout_reg[3]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y28
		cellName: deserializer_inst/shift_reg[9]_i_1       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y63
		cellName: deserializer_inst/shift_reg_reg[0]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y27
		cellName: deserializer_inst/shift_reg_reg[8]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y60
		cellName: deserializer_inst/state_reg[3]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y61
		cellName: deserializer_inst/counter[2]_i_1         cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	siteName: SLICE_X111Y29
		cellName: deserializer_inst/shift_reg[6]_i_1       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y13
		cellName: deserializer_inst/ov_dout_reg[17]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y12
		cellName: deserializer_inst/shift_reg[16]_i_1      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y15
		cellName: deserializer_inst/shift_reg_reg[17]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y14
		cellName: deserializer_inst/shift_reg[13]_i_1      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y79
		cellName: deserializer_inst/state_reg[2]           cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y11
		cellName: deserializer_inst/shift_reg_reg[21]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y10
		cellName: deserializer_inst/ov_dout_reg[21]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y77
		cellName: deserializer_inst/ov_dout_reg[2]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y78
		cellName: deserializer_inst/shift_reg_reg[3]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y75
		cellName: deserializer_inst/counter[4]_i_2__0      cellType: LUT6       BELName: A6LUT      BELType: LUT6      
	siteName: SLICE_X91Y76
		cellName: deserializer_inst/shift_reg[21]_i_1      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y73
		cellName: deserializer_inst/counter[0]_i_1         cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y17
		cellName: deserializer_inst/shift_reg_reg[14]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y74
		cellName: deserializer_inst/ov_dout_reg[16]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y16
		cellName: deserializer_inst/ov_dout_reg[20]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y71
		cellName: deserializer_inst/counter_reg[2]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y19
		cellName: deserializer_inst/shift_reg[5]_i_1       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y72
		cellName: deserializer_inst/ov_dout_reg[5]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y18
		cellName: deserializer_inst/shift_reg[20]_i_1      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y70
		cellName: deserializer_inst/shift_reg_reg[2]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y46
		cellName: deserializer_inst/shift_reg[14]_i_1      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y45
		cellName: deserializer_inst/state[2]_i_1__1        cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y48
		cellName: deserializer_inst/shift_reg[11]_i_1      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y47
		cellName: deserializer_inst/state_reg[0]           cellType: FDSE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y48
		cellName: deserializer_inst/shift_reg_reg[15]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y42
		cellName: deserializer_inst/ov_dout_reg[15]        cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y49
		cellName: deserializer_inst/shift_reg[17]_i_1      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y41
		cellName: deserializer_inst/counter_reg[3]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y46
		cellName: deserializer_inst/ov_dout_reg[4]         cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y44
		cellName: fir_filter_inst/inst/ov_sum[4]_i_5       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y47
		cellName: fir_filter_inst/inst/ov_sum[4]_i_4       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y43
		cellName: fir_filter_inst/inst/ov_sum_reg[4]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y44
		cellName: fir_filter_inst/inst/ov_sum[12]_i_5      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y45
		cellName: fir_filter_inst/inst/ov_sum_reg[18]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y42
		cellName: fir_filter_inst/inst/ov_sum[12]_i_2      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y43
		cellName: fir_filter_inst/inst/ov_sum[20]_i_4      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y40
		cellName: fir_filter_inst/inst/ov_sum_reg[8]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y49
		cellName: fir_filter_inst/inst/ov_sum[20]_i_5      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y41
		cellName: fir_filter_inst/inst/ov_sum[12]_i_4      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: OLOGIC_X1Y107
		Null!
	siteName: SLICE_X111Y40
		cellName: fir_filter_inst/inst/ov_sum[20]_i_2      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y148
		cellName: fir_filter_inst/inst/ov_sum_reg[14]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y35
		cellName: fir_filter_inst/inst/ov_sum[12]_i_3      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X84Y147
		cellName: fir_filter_inst/inst/ov_sum[20]_i_3      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y34
		cellName: fir_filter_inst/inst/ov_sum_reg[4]_i_1   cellType: CARRY4     BELName: C6LUT      BELType: LUT6      
		cellName: fir_filter_inst/inst/ov_sum_reg[4]_i_1   cellType: CARRY4     BELName: CARRY4     BELType: CARRY4    
		cellName: fir_filter_inst/inst/ov_sum_reg[4]_i_1   cellType: CARRY4     BELName: A6LUT      BELType: LUT6      
		cellName: fir_filter_inst/inst/ov_sum_reg[4]_i_1   cellType: CARRY4     BELName: B6LUT      BELType: LUT6      
		cellName: fir_filter_inst/inst/ov_sum_reg[4]_i_1   cellType: CARRY4     BELName: D6LUT      BELType: LUT6      
		Found CARRY cell.
	siteName: SLICE_X84Y146
		cellName: fir_filter_inst/inst/ov_sum_reg[10]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y37
		cellName: fir_filter_inst/inst/ov_sum_reg[22]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X84Y145
		cellName: fir_filter_inst/inst/ov_sum[4]_i_3       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y36
		cellName: fir_filter_inst/inst/ov_sum[4]_i_2       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y59
		cellName: fir_filter_inst/inst/ov_sum_reg[0]_i_2   cellType: CARRY4     BELName: C6LUT      BELType: LUT6      
		cellName: fir_filter_inst/inst/ov_sum_reg[0]_i_2   cellType: CARRY4     BELName: CARRY4     BELType: CARRY4    
		cellName: fir_filter_inst/inst/ov_sum_reg[0]_i_2   cellType: CARRY4     BELName: A6LUT      BELType: LUT6      
		cellName: fir_filter_inst/inst/ov_sum_reg[0]_i_2   cellType: CARRY4     BELName: B6LUT      BELType: LUT6      
		cellName: fir_filter_inst/inst/ov_sum_reg[0]_i_2   cellType: CARRY4     BELName: D6LUT      BELType: LUT6      
		Found CARRY cell.
	siteName: SLICE_X111Y31
		cellName: fir_filter_inst/inst/ov_sum_reg[3]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y30
		cellName: fir_filter_inst/inst/ov_sum_reg[17]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y57
		cellName: fir_filter_inst/inst/ov_sum_reg[7]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y33
		cellName: fir_filter_inst/inst/ov_sum_reg[16]_i_1  cellType: CARRY4     BELName: C6LUT      BELType: LUT6      
		cellName: fir_filter_inst/inst/ov_sum_reg[16]_i_1  cellType: CARRY4     BELName: CARRY4     BELType: CARRY4    
		cellName: fir_filter_inst/inst/ov_sum_reg[16]_i_1  cellType: CARRY4     BELName: A6LUT      BELType: LUT6      
		cellName: fir_filter_inst/inst/ov_sum_reg[16]_i_1  cellType: CARRY4     BELName: B6LUT      BELType: LUT6      
		cellName: fir_filter_inst/inst/ov_sum_reg[16]_i_1  cellType: CARRY4     BELName: D6LUT      BELType: LUT6      
		Found CARRY cell.
	siteName: SLICE_X84Y149
		cellName: fir_filter_inst/inst/ov_sum_reg[13]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y58
		cellName: fir_filter_inst/inst/ov_sum_reg[21]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y32
		cellName: fir_filter_inst/inst/ov_sum_reg[8]_i_1   cellType: CARRY4     BELName: C6LUT      BELType: LUT6      
		cellName: fir_filter_inst/inst/ov_sum_reg[8]_i_1   cellType: CARRY4     BELName: CARRY4     BELType: CARRY4    
		cellName: fir_filter_inst/inst/ov_sum_reg[8]_i_1   cellType: CARRY4     BELName: A6LUT      BELType: LUT6      
		cellName: fir_filter_inst/inst/ov_sum_reg[8]_i_1   cellType: CARRY4     BELName: B6LUT      BELType: LUT6      
		cellName: fir_filter_inst/inst/ov_sum_reg[8]_i_1   cellType: CARRY4     BELName: D6LUT      BELType: LUT6      
		Found CARRY cell.
	siteName: SLICE_X91Y55
		cellName: fir_filter_inst/inst/ov_sum[16]_i_5      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y56
		cellName: fir_filter_inst/inst/ov_sum_reg[2]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y53
		cellName: fir_filter_inst/inst/ov_sum[0]_i_3       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y54
		cellName: fir_filter_inst/inst/ov_sum[0]_i_4       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y51
		cellName: fir_filter_inst/inst/ov_sum[16]_i_2      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y39
		cellName: fir_filter_inst/inst/ov_sum_reg[16]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y52
		cellName: fir_filter_inst/inst/ov_sum[0]_i_5       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y38
		cellName: fir_filter_inst/inst/ov_sum[0]_i_6       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y50
		cellName: fir_filter_inst/inst/ov_sum[16]_i_4      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y68
		cellName: fir_filter_inst/inst/ov_sum_reg[6]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y67
		cellName: fir_filter_inst/inst/ov_sum[16]_i_3      cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y28
		cellName: fir_filter_inst/inst/ov_sum_reg[12]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y69
		cellName: fir_filter_inst/inst/ov_sum_reg[20]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y29
		cellName: fir_filter_inst/inst/ov_sum_reg[12]_i_1  cellType: CARRY4     BELName: C6LUT      BELType: LUT6      
		cellName: fir_filter_inst/inst/ov_sum_reg[12]_i_1  cellType: CARRY4     BELName: CARRY4     BELType: CARRY4    
		cellName: fir_filter_inst/inst/ov_sum_reg[12]_i_1  cellType: CARRY4     BELName: A6LUT      BELType: LUT6      
		cellName: fir_filter_inst/inst/ov_sum_reg[12]_i_1  cellType: CARRY4     BELName: B6LUT      BELType: LUT6      
		cellName: fir_filter_inst/inst/ov_sum_reg[12]_i_1  cellType: CARRY4     BELName: D6LUT      BELType: LUT6      
		Found CARRY cell.
	siteName: SLICE_X111Y64
		cellName: fir_filter_inst/inst/ov_sum[8]_i_4       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y26
		cellName: fir_filter_inst/inst/ov_sum[8]_i_5       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y63
		cellName: fir_filter_inst/inst/ov_sum_reg[20]_i_1  cellType: CARRY4     BELName: C6LUT      BELType: LUT6      
		cellName: fir_filter_inst/inst/ov_sum_reg[20]_i_1  cellType: CARRY4     BELName: CARRY4     BELType: CARRY4    
		cellName: fir_filter_inst/inst/ov_sum_reg[20]_i_1  cellType: CARRY4     BELName: A6LUT      BELType: LUT6      
		cellName: fir_filter_inst/inst/ov_sum_reg[20]_i_1  cellType: CARRY4     BELName: B6LUT      BELType: LUT6      
		cellName: fir_filter_inst/inst/ov_sum_reg[20]_i_1  cellType: CARRY4     BELName: D6LUT      BELType: LUT6      
		Found CARRY cell.
	siteName: SLICE_X91Y27
		cellName: fir_filter_inst/inst/ov_sum[8]_i_2       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y66
		cellName: fir_filter_inst/inst/ov_sum_reg[0]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y24
		cellName: fir_filter_inst/inst/ov_sum[8]_i_3       cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y65
		cellName: fir_filter_inst/inst/ov_sum_reg[19]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y25
		cellName: fir_filter_inst/inst/ov_sum_reg[1]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: IOB_X1Y107
		cellName: o_ready                                  cellType: <PORT>     BELName: PAD        BELType: PAD       
		cellName: o_ready_OBUF_inst                        cellType: OBUF       BELName: OUTBUF     BELType: IOB33_OUTBUF
	siteName: SLICE_X91Y22
		cellName: fir_filter_inst/inst/ov_sum_reg[15]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y23
		cellName: fir_filter_inst/inst/ov_sum_reg[5]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y20
		cellName: fir_filter_inst/inst/ov_sum_reg[23]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y21
		cellName: fir_filter_inst/inst/ov_sum_reg[11]      cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X13Y9
		cellName: fir_filter_inst/inst/ov_sum_reg[9]       cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X13Y8
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[14]_i_1 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X13Y7
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[17]_i_1 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X13Y6
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X13Y5
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[11] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X13Y4
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y60
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X13Y3
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[6]_i_1 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X13Y2
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y62
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[11]_i_1 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X13Y1
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[8] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y61
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[9]_i_1 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X13Y0
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[2]_i_1 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y57
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[14] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y56
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[16] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y59
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[8]_i_1 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y39
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[12]_i_1 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y58
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[18] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y53
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[15]_i_1 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y37
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[5]_i_1 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y52
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[4]_i_1 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y38
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[10] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y55
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[12] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y35
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_1 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X111Y54
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y36
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X91Y33
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y0
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[16]_i_1 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y34
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y1
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[1]_i_1 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y31
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[9] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y2
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[13]_i_1 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y32
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[3]_i_1 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y3
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[0]_i_1 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X39Y4
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[10]_i_1 cellType: LUT4       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X91Y30
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[13] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y5
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[15] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y6
		cellName: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[17] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y7
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y8
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[23] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X39Y9
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[11] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y51
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y50
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[8] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y89
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[16] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y86
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[10] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: IOB_X1Y124
		cellName: i_clk_IBUF_inst                          cellType: IBUF       BELName: INBUF_EN   BELType: IOB33_INBUF_EN
		cellName: i_clk                                    cellType: <PORT>     BELName: PAD        BELType: PAD       
	siteName: SLICE_X111Y85
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y88
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[22] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y87
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X78Y33
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[9] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X78Y32
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[15] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X78Y35
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[19] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X78Y34
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[21] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X78Y31
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X78Y30
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X78Y37
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[14] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X78Y36
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[18] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X78Y39
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0_i_1 cellType: LUT2       BELName: A5LUT      BELType: LUT5      
	siteName: SLICE_X78Y38
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[20] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y82
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[12] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y81
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y84
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y83
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[13] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: SLICE_X111Y80
		cellName: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[17] cellType: FDRE       BELName: AFF        BELType: REG_INIT  
		Found FF cell.
	siteName: IOB_X1Y131
		cellName: i_ready_IBUF_inst                        cellType: IBUF       BELName: INBUF_EN   BELType: IOB33_INBUF_EN
		cellName: i_ready                                  cellType: <PORT>     BELName: PAD        BELType: PAD       
	siteName: IOB_X1Y136
		cellName: i_en_IBUF_inst                           cellType: IBUF       BELName: INBUF_EN   BELType: IOB33_INBUF_EN
		cellName: i_en                                     cellType: <PORT>     BELName: PAD        BELType: PAD       
	siteName: IOB_X1Y135
		cellName: i_rst_IBUF_inst                          cellType: IBUF       BELName: INBUF_EN   BELType: IOB33_INBUF_EN
		cellName: i_rst                                    cellType: <PORT>     BELName: PAD        BELType: PAD       

Printing All Nets...
	Net: fir_filter_inst/inst/p_0_in[18]
		SitePinInst: P25 isRouted() = false
		SitePinInst: CX isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[14]
		SitePinInst: A14 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/next_state[3]
		SitePinInst: A1 isRouted() = false
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_137
		SitePinInst: PCIN16 isRouted() = false
		SitePinInst: PCOUT16 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_136
		SitePinInst: PCIN17 isRouted() = false
		SitePinInst: PCOUT17 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_139
		SitePinInst: PCIN14 isRouted() = false
		SitePinInst: PCOUT14 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_138
		SitePinInst: PCIN15 isRouted() = false
		SitePinInst: PCOUT15 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_58
		SitePinInst: P47 isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[18]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_133
		SitePinInst: PCIN20 isRouted() = false
		SitePinInst: PCOUT20 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_59
		SitePinInst: P46 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_132
		SitePinInst: PCIN21 isRouted() = false
		SitePinInst: PCOUT21 isRouted() = false
	Net: i_en
		SitePinInsts: None!
	Net: deserializer_inst/Q[17]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_135
		SitePinInst: PCIN18 isRouted() = false
		SitePinInst: PCOUT18 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_134
		SitePinInst: PCIN19 isRouted() = false
		SitePinInst: PCOUT19 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[11]_i_1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_131
		SitePinInst: PCIN22 isRouted() = false
		SitePinInst: PCOUT22 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_60
		SitePinInst: P45 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_130
		SitePinInst: PCIN23 isRouted() = false
		SitePinInst: PCOUT23 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_61
		SitePinInst: P44 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_62
		SitePinInst: P43 isRouted() = false
	Net: fir_filter_inst/p_0_in__0[1]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_63
		SitePinInst: P42 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_64
		SitePinInst: P41 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_65
		SitePinInst: P40 isRouted() = false
	Net: deserializer_inst/shift_reg[15]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[8]
		SitePinInst: A8 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/next_state[3]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/sample_addr[1]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/next_state[2]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[17]
		SitePinInst: P24 isRouted() = false
		SitePinInst: BX isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[13]
		SitePinInst: A13 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_148
		SitePinInst: PCIN5 isRouted() = false
		SitePinInst: PCOUT5 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_44
		SitePinInst: ACIN9 isRouted() = false
		SitePinInst: ACOUT9 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_147
		SitePinInst: PCIN6 isRouted() = false
		SitePinInst: PCOUT6 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_45
		SitePinInst: ACIN8 isRouted() = false
		SitePinInst: ACOUT8 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_46
		SitePinInst: ACIN7 isRouted() = false
		SitePinInst: ACOUT7 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_149
		SitePinInst: PCIN4 isRouted() = false
		SitePinInst: PCOUT4 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_47
		SitePinInst: ACIN6 isRouted() = false
		SitePinInst: ACOUT6 isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[16]_i_2_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_144
		SitePinInst: PCIN9 isRouted() = false
		SitePinInst: PCOUT9 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_48
		SitePinInst: ACIN5 isRouted() = false
		SitePinInst: ACOUT5 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_143
		SitePinInst: PCIN10 isRouted() = false
		SitePinInst: PCOUT10 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_49
		SitePinInst: ACIN4 isRouted() = false
		SitePinInst: ACOUT4 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_146
		SitePinInst: PCIN7 isRouted() = false
		SitePinInst: PCOUT7 isRouted() = false
	Net: deserializer_inst/Q[16]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[19]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_145
		SitePinInst: PCIN8 isRouted() = false
		SitePinInst: PCOUT8 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_140
		SitePinInst: PCIN13 isRouted() = false
		SitePinInst: PCOUT13 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_142
		SitePinInst: PCIN11 isRouted() = false
		SitePinInst: PCOUT11 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_141
		SitePinInst: PCIN12 isRouted() = false
		SitePinInst: PCOUT12 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_50
		SitePinInst: ACIN3 isRouted() = false
		SitePinInst: ACOUT3 isRouted() = false
	Net: fir_filter_inst/p_0_in__0[0]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_51
		SitePinInst: ACIN2 isRouted() = false
		SitePinInst: ACOUT2 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_52
		SitePinInst: ACIN1 isRouted() = false
		SitePinInst: ACOUT1 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_53
		SitePinInst: ACIN0 isRouted() = false
		SitePinInst: ACOUT0 isRouted() = false
	Net: deserializer_inst/shift_reg[14]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[9]
		SitePinInst: A9 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/sample_addr[2]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[16]
		SitePinInst: A16 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[1]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_119
		SitePinInst: PCIN34 isRouted() = false
		SitePinInst: PCOUT34 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_118
		SitePinInst: PCIN35 isRouted() = false
		SitePinInst: PCOUT35 isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_6/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_115
		SitePinInst: PCIN38 isRouted() = false
		SitePinInst: PCOUT38 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_77
		SitePinInst: P28 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_114
		SitePinInst: PCIN39 isRouted() = false
		SitePinInst: PCOUT39 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_78
		SitePinInst: P27 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_117
		SitePinInst: PCIN36 isRouted() = false
		SitePinInst: PCOUT36 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_79
		SitePinInst: P26 isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[0]_i_3_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_116
		SitePinInst: PCIN37 isRouted() = false
		SitePinInst: PCOUT37 isRouted() = false
	Net: deserializer_inst/Q[15]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_111
		SitePinInst: PCIN42 isRouted() = false
		SitePinInst: PCOUT42 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_110
		SitePinInst: PCIN43 isRouted() = false
		SitePinInst: PCOUT43 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_113
		SitePinInst: PCIN40 isRouted() = false
		SitePinInst: PCOUT40 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_112
		SitePinInst: PCIN41 isRouted() = false
		SitePinInst: PCOUT41 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_80
		SitePinInst: P25 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_81
		SitePinInst: P24 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_82
		SitePinInst: P23 isRouted() = false
	Net: fir_filter_inst/p_0_in__0[3]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_83
		SitePinInst: P22 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_84
		SitePinInst: P21 isRouted() = false
	Net: fir_filter_inst/p_0_in__1[0]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_85
		SitePinInst: P20 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[0]_i_1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_86
		SitePinInst: P19 isRouted() = false
	Net: serializer_inst/counter[4]_i_4_n_0
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_87
		SitePinInst: P18 isRouted() = false
	Net: deserializer_inst/shift_reg[17]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[12]_i_3_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/sample_addr[3]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[17]
		SitePinInst: A17 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[19]
		SitePinInst: P26 isRouted() = false
		SitePinInst: DX isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[15]
		SitePinInst: A15 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/weight_re_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[5]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_129
		SitePinInst: PCIN24 isRouted() = false
		SitePinInst: PCOUT24 isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[20]_i_3_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_23_23/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_126
		SitePinInst: PCIN27 isRouted() = false
		SitePinInst: PCOUT27 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_66
		SitePinInst: P39 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_125
		SitePinInst: PCIN28 isRouted() = false
		SitePinInst: PCOUT28 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_67
		SitePinInst: P38 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_128
		SitePinInst: PCIN25 isRouted() = false
		SitePinInst: PCOUT25 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_68
		SitePinInst: P37 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_127
		SitePinInst: PCIN26 isRouted() = false
		SitePinInst: PCOUT26 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_69
		SitePinInst: P36 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_122
		SitePinInst: PCIN31 isRouted() = false
		SitePinInst: PCOUT31 isRouted() = false
	Net: deserializer_inst/Q[14]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_121
		SitePinInst: PCIN32 isRouted() = false
		SitePinInst: PCOUT32 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_124
		SitePinInst: PCIN29 isRouted() = false
		SitePinInst: PCOUT29 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_123
		SitePinInst: PCIN30 isRouted() = false
		SitePinInst: PCOUT30 isRouted() = false
	Net: deserializer_inst/o_dout_valid_i_1__0_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/p_0_in
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_70
		SitePinInst: P35 isRouted() = false
	Net: fir_filter_inst/p_0_in__0[2]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_120
		SitePinInst: PCIN33 isRouted() = false
		SitePinInst: PCOUT33 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_71
		SitePinInst: P34 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_72
		SitePinInst: P33 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_73
		SitePinInst: P32 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_74
		SitePinInst: P31 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_75
		SitePinInst: P30 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_76
		SitePinInst: P29 isRouted() = false
	Net: deserializer_inst/shift_reg[16]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[10]
		SitePinInst: A10 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_7_7/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: i_rst
		SitePinInsts: None!
	Net: serializer_inst/shift_reg_reg_n_0_[3]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: i_din_IBUF
		SitePinInst: A5 isRouted() = false
		SitePinInst: I isRouted() = false
	Net: fir_filter_inst/sample_wr_addr_reg[0]
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_17_17/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_11_11/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/state[3]_i_2__0_n_0
		SitePinInst: CE isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: AMUX isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: deserializer_inst/shift_reg[19]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/state__0[0]
		SitePinInst: A6 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[20]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: GLOBAL_LOGIC0
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: BCIN1 isRouted() = false
		SitePinInst: RSTALUMODE isRouted() = false
		SitePinInst: BCIN0 isRouted() = false
		SitePinInst: BCIN3 isRouted() = false
		SitePinInst: BCIN2 isRouted() = false
		SitePinInst: CEB2 isRouted() = false
		SitePinInst: BCIN5 isRouted() = false
		SitePinInst: CEB1 isRouted() = false
		SitePinInst: A0 isRouted() = false
		SitePinInst: BCIN4 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: BCIN7 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: BCIN6 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: BCIN9 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: BCIN8 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A7 isRouted() = false
		SitePinInst: A8 isRouted() = false
		SitePinInst: A9 isRouted() = false
		SitePinInst: CEAD isRouted() = false
		SitePinInst: CEC isRouted() = false
		SitePinInst: CED isRouted() = false
		SitePinInst: CEM isRouted() = false
		SitePinInst: CEP isRouted() = false
		SitePinInst: MULTSIGNIN isRouted() = false
		SitePinInst: RSTINMODE isRouted() = false
		SitePinInst: RSTA isRouted() = false
		SitePinInst: RSTB isRouted() = false
		SitePinInst: RSTC isRouted() = false
		SitePinInst: RSTD isRouted() = false
		SitePinInst: RSTP isRouted() = false
		SitePinInst: RSTM isRouted() = false
		SitePinInst: D0 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: RSTALLCARRYIN isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: D6 isRouted() = false
		SitePinInst: D7 isRouted() = false
		SitePinInst: D8 isRouted() = false
		SitePinInst: D9 isRouted() = false
		SitePinInst: CARRYINSEL2 isRouted() = false
		SitePinInst: CARRYINSEL0 isRouted() = false
		SitePinInst: CARRYINSEL1 isRouted() = false
		SitePinInst: CEALUMODE isRouted() = false
		SitePinInst: CARRYCASCIN isRouted() = false
		SitePinInst: D10 isRouted() = false
		SitePinInst: D12 isRouted() = false
		SitePinInst: D11 isRouted() = false
		SitePinInst: D14 isRouted() = false
		SitePinInst: D13 isRouted() = false
		SitePinInst: D16 isRouted() = false
		SitePinInst: D15 isRouted() = false
		SitePinInst: D18 isRouted() = false
		SitePinInst: D17 isRouted() = false
		SitePinInst: D19 isRouted() = false
		SitePinInst: D21 isRouted() = false
		SitePinInst: D20 isRouted() = false
		SitePinInst: D23 isRouted() = false
		SitePinInst: D22 isRouted() = false
		SitePinInst: D24 isRouted() = false
		SitePinInst: BCIN11 isRouted() = false
		SitePinInst: BCIN12 isRouted() = false
		SitePinInst: BCIN10 isRouted() = false
		SitePinInst: BCIN15 isRouted() = false
		SitePinInst: BCIN16 isRouted() = false
		SitePinInst: BCIN13 isRouted() = false
		SitePinInst: BCIN14 isRouted() = false
		SitePinInst: BCIN17 isRouted() = false
		SitePinInst: CECARRYIN isRouted() = false
		SitePinInst: CEINMODE isRouted() = false
		SitePinInst: A10 isRouted() = false
		SitePinInst: A11 isRouted() = false
		SitePinInst: A12 isRouted() = false
		SitePinInst: A13 isRouted() = false
		SitePinInst: A14 isRouted() = false
		SitePinInst: A15 isRouted() = false
		SitePinInst: A16 isRouted() = false
		SitePinInst: A17 isRouted() = false
		SitePinInst: A18 isRouted() = false
		SitePinInst: A19 isRouted() = false
		SitePinInst: A20 isRouted() = false
		SitePinInst: A21 isRouted() = false
		SitePinInst: A22 isRouted() = false
		SitePinInst: A23 isRouted() = false
		SitePinInst: A24 isRouted() = false
		SitePinInst: A25 isRouted() = false
		SitePinInst: A26 isRouted() = false
		SitePinInst: A27 isRouted() = false
		SitePinInst: A28 isRouted() = false
		SitePinInst: A29 isRouted() = false
		SitePinInst: RSTCTRL isRouted() = false
		SitePinInst: CECTRL isRouted() = false
		SitePinInst: CEA2 isRouted() = false
		SitePinInst: CEA1 isRouted() = false
		SitePinInst: BCIN1 isRouted() = false
		SitePinInst: RSTALUMODE isRouted() = false
		SitePinInst: BCIN0 isRouted() = false
		SitePinInst: BCIN3 isRouted() = false
		SitePinInst: BCIN2 isRouted() = false
		SitePinInst: CEB2 isRouted() = false
		SitePinInst: BCIN5 isRouted() = false
		SitePinInst: CEB1 isRouted() = false
		SitePinInst: BCIN4 isRouted() = false
		SitePinInst: BCIN7 isRouted() = false
		SitePinInst: BCIN6 isRouted() = false
		SitePinInst: BCIN9 isRouted() = false
		SitePinInst: BCIN8 isRouted() = false
		SitePinInst: CEAD isRouted() = false
		SitePinInst: CEC isRouted() = false
		SitePinInst: CED isRouted() = false
		SitePinInst: CEM isRouted() = false
		SitePinInst: CEP isRouted() = false
		SitePinInst: MULTSIGNIN isRouted() = false
		SitePinInst: RSTINMODE isRouted() = false
		SitePinInst: RSTA isRouted() = false
		SitePinInst: RSTB isRouted() = false
		SitePinInst: RSTC isRouted() = false
		SitePinInst: RSTD isRouted() = false
		SitePinInst: PCIN6 isRouted() = false
		SitePinInst: PCIN7 isRouted() = false
		SitePinInst: PCIN4 isRouted() = false
		SitePinInst: PCIN5 isRouted() = false
		SitePinInst: RSTP isRouted() = false
		SitePinInst: PCIN2 isRouted() = false
		SitePinInst: RSTM isRouted() = false
		SitePinInst: PCIN3 isRouted() = false
		SitePinInst: PCIN0 isRouted() = false
		SitePinInst: PCIN1 isRouted() = false
		SitePinInst: PCIN8 isRouted() = false
		SitePinInst: PCIN9 isRouted() = false
		SitePinInst: D0 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: RSTALLCARRYIN isRouted() = false
		SitePinInst: D5 isRouted() = false
		SitePinInst: D6 isRouted() = false
		SitePinInst: D7 isRouted() = false
		SitePinInst: D8 isRouted() = false
		SitePinInst: D9 isRouted() = false
		SitePinInst: CARRYINSEL2 isRouted() = false
		SitePinInst: CARRYINSEL0 isRouted() = false
		SitePinInst: CARRYINSEL1 isRouted() = false
		SitePinInst: CEALUMODE isRouted() = false
		SitePinInst: CARRYCASCIN isRouted() = false
		SitePinInst: D10 isRouted() = false
		SitePinInst: D12 isRouted() = false
		SitePinInst: D11 isRouted() = false
		SitePinInst: D14 isRouted() = false
		SitePinInst: D13 isRouted() = false
		SitePinInst: D16 isRouted() = false
		SitePinInst: D15 isRouted() = false
		SitePinInst: D18 isRouted() = false
		SitePinInst: D17 isRouted() = false
		SitePinInst: D19 isRouted() = false
		SitePinInst: D21 isRouted() = false
		SitePinInst: D20 isRouted() = false
		SitePinInst: D23 isRouted() = false
		SitePinInst: D22 isRouted() = false
		SitePinInst: D24 isRouted() = false
		SitePinInst: BCIN11 isRouted() = false
		SitePinInst: BCIN12 isRouted() = false
		SitePinInst: BCIN10 isRouted() = false
		SitePinInst: BCIN15 isRouted() = false
		SitePinInst: BCIN16 isRouted() = false
		SitePinInst: BCIN13 isRouted() = false
		SitePinInst: BCIN14 isRouted() = false
		SitePinInst: BCIN17 isRouted() = false
		SitePinInst: CECARRYIN isRouted() = false
		SitePinInst: CEINMODE isRouted() = false
		SitePinInst: B17 isRouted() = false
		SitePinInst: PCIN10 isRouted() = false
		SitePinInst: PCIN17 isRouted() = false
		SitePinInst: A19 isRouted() = false
		SitePinInst: PCIN18 isRouted() = false
		SitePinInst: PCIN15 isRouted() = false
		SitePinInst: PCIN16 isRouted() = false
		SitePinInst: PCIN13 isRouted() = false
		SitePinInst: PCIN14 isRouted() = false
		SitePinInst: PCIN11 isRouted() = false
		SitePinInst: PCIN12 isRouted() = false
		SitePinInst: A20 isRouted() = false
		SitePinInst: A21 isRouted() = false
		SitePinInst: A22 isRouted() = false
		SitePinInst: A23 isRouted() = false
		SitePinInst: A24 isRouted() = false
		SitePinInst: A25 isRouted() = false
		SitePinInst: A26 isRouted() = false
		SitePinInst: A27 isRouted() = false
		SitePinInst: A28 isRouted() = false
		SitePinInst: A29 isRouted() = false
		SitePinInst: PCIN42 isRouted() = false
		SitePinInst: PCIN43 isRouted() = false
		SitePinInst: PCIN40 isRouted() = false
		SitePinInst: PCIN41 isRouted() = false
		SitePinInst: PCIN46 isRouted() = false
		SitePinInst: PCIN47 isRouted() = false
		SitePinInst: PCIN44 isRouted() = false
		SitePinInst: PCIN45 isRouted() = false
		SitePinInst: PCIN20 isRouted() = false
		SitePinInst: PCIN21 isRouted() = false
		SitePinInst: PCIN28 isRouted() = false
		SitePinInst: PCIN29 isRouted() = false
		SitePinInst: PCIN26 isRouted() = false
		SitePinInst: PCIN27 isRouted() = false
		SitePinInst: PCIN24 isRouted() = false
		SitePinInst: PCIN25 isRouted() = false
		SitePinInst: PCIN22 isRouted() = false
		SitePinInst: PCIN23 isRouted() = false
		SitePinInst: PCIN19 isRouted() = false
		SitePinInst: PCIN31 isRouted() = false
		SitePinInst: PCIN32 isRouted() = false
		SitePinInst: PCIN30 isRouted() = false
		SitePinInst: PCIN39 isRouted() = false
		SitePinInst: PCIN37 isRouted() = false
		SitePinInst: PCIN38 isRouted() = false
		SitePinInst: PCIN35 isRouted() = false
		SitePinInst: PCIN36 isRouted() = false
		SitePinInst: PCIN33 isRouted() = false
		SitePinInst: PCIN34 isRouted() = false
		SitePinInst: RSTCTRL isRouted() = false
		SitePinInst: CECTRL isRouted() = false
		SitePinInst: ACIN17 isRouted() = false
		SitePinInst: ACIN16 isRouted() = false
		SitePinInst: ACIN19 isRouted() = false
		SitePinInst: ACIN18 isRouted() = false
		SitePinInst: ACIN13 isRouted() = false
		SitePinInst: ACIN12 isRouted() = false
		SitePinInst: ACIN15 isRouted() = false
		SitePinInst: ACIN14 isRouted() = false
		SitePinInst: ACIN11 isRouted() = false
		SitePinInst: ACIN10 isRouted() = false
		SitePinInst: ACIN9 isRouted() = false
		SitePinInst: ACIN8 isRouted() = false
		SitePinInst: ACIN7 isRouted() = false
		SitePinInst: CEA2 isRouted() = false
		SitePinInst: CEA1 isRouted() = false
		SitePinInst: ACIN28 isRouted() = false
		SitePinInst: ACIN27 isRouted() = false
		SitePinInst: ACIN29 isRouted() = false
		SitePinInst: ACIN24 isRouted() = false
		SitePinInst: ACIN23 isRouted() = false
		SitePinInst: ACIN26 isRouted() = false
		SitePinInst: ACIN25 isRouted() = false
		SitePinInst: ACIN2 isRouted() = false
		SitePinInst: ACIN20 isRouted() = false
		SitePinInst: ACIN1 isRouted() = false
		SitePinInst: ACIN0 isRouted() = false
		SitePinInst: ACIN22 isRouted() = false
		SitePinInst: ACIN21 isRouted() = false
		SitePinInst: ACIN6 isRouted() = false
		SitePinInst: ACIN5 isRouted() = false
		SitePinInst: ACIN4 isRouted() = false
		SitePinInst: ACIN3 isRouted() = false
	Net: GLOBAL_LOGIC1
		SitePinInst: C0 isRouted() = false
		SitePinInst: C1 isRouted() = false
		SitePinInst: C2 isRouted() = false
		SitePinInst: C3 isRouted() = false
		SitePinInst: C4 isRouted() = false
		SitePinInst: C5 isRouted() = false
		SitePinInst: C6 isRouted() = false
		SitePinInst: C7 isRouted() = false
		SitePinInst: C8 isRouted() = false
		SitePinInst: C9 isRouted() = false
		SitePinInst: CARRYIN isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: C11 isRouted() = false
		SitePinInst: C10 isRouted() = false
		SitePinInst: C13 isRouted() = false
		SitePinInst: C12 isRouted() = false
		SitePinInst: C15 isRouted() = false
		SitePinInst: C14 isRouted() = false
		SitePinInst: C17 isRouted() = false
		SitePinInst: C16 isRouted() = false
		SitePinInst: C19 isRouted() = false
		SitePinInst: C18 isRouted() = false
		SitePinInst: C20 isRouted() = false
		SitePinInst: C22 isRouted() = false
		SitePinInst: C21 isRouted() = false
		SitePinInst: C24 isRouted() = false
		SitePinInst: C23 isRouted() = false
		SitePinInst: C26 isRouted() = false
		SitePinInst: C25 isRouted() = false
		SitePinInst: C28 isRouted() = false
		SitePinInst: C27 isRouted() = false
		SitePinInst: C29 isRouted() = false
		SitePinInst: C31 isRouted() = false
		SitePinInst: C30 isRouted() = false
		SitePinInst: C33 isRouted() = false
		SitePinInst: C32 isRouted() = false
		SitePinInst: C35 isRouted() = false
		SitePinInst: C34 isRouted() = false
		SitePinInst: C37 isRouted() = false
		SitePinInst: C36 isRouted() = false
		SitePinInst: C39 isRouted() = false
		SitePinInst: C38 isRouted() = false
		SitePinInst: C40 isRouted() = false
		SitePinInst: C42 isRouted() = false
		SitePinInst: C41 isRouted() = false
		SitePinInst: C44 isRouted() = false
		SitePinInst: C43 isRouted() = false
		SitePinInst: C46 isRouted() = false
		SitePinInst: C45 isRouted() = false
		SitePinInst: C47 isRouted() = false
		SitePinInst: OPMODE5 isRouted() = false
		SitePinInst: OPMODE4 isRouted() = false
		SitePinInst: OPMODE6 isRouted() = false
		SitePinInst: ALUMODE0 isRouted() = false
		SitePinInst: ALUMODE3 isRouted() = false
		SitePinInst: ALUMODE2 isRouted() = false
		SitePinInst: ALUMODE1 isRouted() = false
		SitePinInst: OPMODE1 isRouted() = false
		SitePinInst: OPMODE0 isRouted() = false
		SitePinInst: OPMODE3 isRouted() = false
		SitePinInst: OPMODE2 isRouted() = false
		SitePinInst: INMODE2 isRouted() = false
		SitePinInst: INMODE3 isRouted() = false
		SitePinInst: INMODE0 isRouted() = false
		SitePinInst: INMODE1 isRouted() = false
		SitePinInst: INMODE4 isRouted() = false
		SitePinInst: C0 isRouted() = false
		SitePinInst: C1 isRouted() = false
		SitePinInst: C2 isRouted() = false
		SitePinInst: C3 isRouted() = false
		SitePinInst: C4 isRouted() = false
		SitePinInst: C5 isRouted() = false
		SitePinInst: C6 isRouted() = false
		SitePinInst: C7 isRouted() = false
		SitePinInst: C8 isRouted() = false
		SitePinInst: C9 isRouted() = false
		SitePinInst: CARRYIN isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: C11 isRouted() = false
		SitePinInst: C10 isRouted() = false
		SitePinInst: C13 isRouted() = false
		SitePinInst: C12 isRouted() = false
		SitePinInst: C15 isRouted() = false
		SitePinInst: C14 isRouted() = false
		SitePinInst: C17 isRouted() = false
		SitePinInst: C16 isRouted() = false
		SitePinInst: C19 isRouted() = false
		SitePinInst: C18 isRouted() = false
		SitePinInst: C20 isRouted() = false
		SitePinInst: C22 isRouted() = false
		SitePinInst: C21 isRouted() = false
		SitePinInst: C24 isRouted() = false
		SitePinInst: C23 isRouted() = false
		SitePinInst: C26 isRouted() = false
		SitePinInst: C25 isRouted() = false
		SitePinInst: C28 isRouted() = false
		SitePinInst: C27 isRouted() = false
		SitePinInst: C29 isRouted() = false
		SitePinInst: C31 isRouted() = false
		SitePinInst: C30 isRouted() = false
		SitePinInst: C33 isRouted() = false
		SitePinInst: C32 isRouted() = false
		SitePinInst: C35 isRouted() = false
		SitePinInst: C34 isRouted() = false
		SitePinInst: C37 isRouted() = false
		SitePinInst: C36 isRouted() = false
		SitePinInst: C39 isRouted() = false
		SitePinInst: C38 isRouted() = false
		SitePinInst: C40 isRouted() = false
		SitePinInst: C42 isRouted() = false
		SitePinInst: C41 isRouted() = false
		SitePinInst: C44 isRouted() = false
		SitePinInst: C43 isRouted() = false
		SitePinInst: C46 isRouted() = false
		SitePinInst: C45 isRouted() = false
		SitePinInst: C47 isRouted() = false
		SitePinInst: OPMODE5 isRouted() = false
		SitePinInst: OPMODE4 isRouted() = false
		SitePinInst: OPMODE6 isRouted() = false
		SitePinInst: ALUMODE0 isRouted() = false
		SitePinInst: ALUMODE3 isRouted() = false
		SitePinInst: ALUMODE2 isRouted() = false
		SitePinInst: ALUMODE1 isRouted() = false
		SitePinInst: OPMODE1 isRouted() = false
		SitePinInst: OPMODE0 isRouted() = false
		SitePinInst: OPMODE3 isRouted() = false
		SitePinInst: OPMODE2 isRouted() = false
		SitePinInst: INMODE2 isRouted() = false
		SitePinInst: INMODE3 isRouted() = false
		SitePinInst: INMODE0 isRouted() = false
		SitePinInst: INMODE1 isRouted() = false
		SitePinInst: INMODE4 isRouted() = false
		SitePinInst: DX isRouted() = false
	Net: fir_filter_inst/inst/D[20]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_20_20/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[2]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/sample_wr_addr_reg[2]
		SitePinInst: A3 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: fir_filter_inst/sample_wr_addr_reg[1]
		SitePinInst: A3 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: deserializer_inst/o_dout_valid_reg_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/o_dout_valid_i_2_n_0
		SitePinInst: A isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/next_state_inferred__0/i__n_0
		SitePinInst: A2 isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[4]_i_2_n_0
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/shift_reg[18]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/state__0[1]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: serializer_inst/next_state[0]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[12]_i_2_n_0
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/next_state[1]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_1_1/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/D[21]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/counter[4]_i_3_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[12]
		SitePinInst: A12 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[5]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_33
		SitePinInst: ACIN20 isRouted() = false
		SitePinInst: ACOUT20 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_34
		SitePinInst: ACIN19 isRouted() = false
		SitePinInst: ACOUT19 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_35
		SitePinInst: ACIN18 isRouted() = false
		SitePinInst: ACOUT18 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_36
		SitePinInst: ACIN17 isRouted() = false
		SitePinInst: ACOUT17 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[6]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_37
		SitePinInst: ACIN16 isRouted() = false
		SitePinInst: ACOUT16 isRouted() = false
	Net: fir_filter_inst/sample_wr_addr_reg[3]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_38
		SitePinInst: ACIN15 isRouted() = false
		SitePinInst: ACOUT15 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_39
		SitePinInst: ACIN14 isRouted() = false
		SitePinInst: ACOUT14 isRouted() = false
	Net: deserializer_inst/Q[19]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_151
		SitePinInst: PCIN2 isRouted() = false
		SitePinInst: PCOUT2 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_150
		SitePinInst: PCIN3 isRouted() = false
		SitePinInst: PCOUT3 isRouted() = false
	Net: deserializer_inst/state__0[0]
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_153
		SitePinInst: PCIN0 isRouted() = false
		SitePinInst: PCOUT0 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_152
		SitePinInst: PCIN1 isRouted() = false
		SitePinInst: PCOUT1 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_40
		SitePinInst: ACIN13 isRouted() = false
		SitePinInst: ACOUT13 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_41
		SitePinInst: ACIN12 isRouted() = false
		SitePinInst: ACOUT12 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_42
		SitePinInst: ACIN11 isRouted() = false
		SitePinInst: ACOUT11 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_43
		SitePinInst: ACIN10 isRouted() = false
		SitePinInst: ACOUT10 isRouted() = false
	Net: serializer_inst/state__0[2]
		SitePinInst: A3 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: serializer_inst/next_state[1]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/next_state[0]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_13_13/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/D[10]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[11]
		SitePinInst: A11 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: o_dout
		SitePinInst: PADOUT isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[4]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_24
		SitePinInst: ACIN29 isRouted() = false
		SitePinInst: ACOUT29 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_25
		SitePinInst: ACIN28 isRouted() = false
		SitePinInst: ACOUT28 isRouted() = false
	Net: serializer_inst/ser_ready
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_26
		SitePinInst: ACIN27 isRouted() = false
		SitePinInst: ACOUT27 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_27
		SitePinInst: ACIN26 isRouted() = false
		SitePinInst: ACOUT26 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_28
		SitePinInst: ACIN25 isRouted() = false
		SitePinInst: ACOUT25 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_29
		SitePinInst: ACIN24 isRouted() = false
		SitePinInst: ACOUT24 isRouted() = false
	Net: serializer_inst/i_rst
		SitePinInst: A1 isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/Q[18]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_30
		SitePinInst: ACIN23 isRouted() = false
		SitePinInst: ACOUT23 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[9]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[16]_i_1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_31
		SitePinInst: ACIN22 isRouted() = false
		SitePinInst: ACOUT22 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_32
		SitePinInst: ACIN21 isRouted() = false
		SitePinInst: ACOUT21 isRouted() = false
	Net: fir_filter_inst/sample_addr[0]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/state__0[3]
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[20]_i_4_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/D[22]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/next_state[2]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/next_state[0]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[10]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[22]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[10]
		SitePinInst: P17 isRouted() = false
		SitePinInst: CX isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[22]
		SitePinInst: P29 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: CX isRouted() = false
	Net: fir_filter_inst/weight_re_reg_n_0
		SitePinInst: AQ isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: deserializer_inst/shift_reg[1]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[7]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/counter_reg_n_0_[4]
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst/Q[7]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/state__0[2]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[12]
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[17]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_16_16/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[4]_i_3_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[23]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[11]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[12]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[21]
		SitePinInst: P28 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: BX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[20]
		SitePinInst: B3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg[0]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[6]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/Q[6]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/state__0[1]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[23]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[11]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[18]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[12]_i_5_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[12]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[20]_i_5_n_0
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/shift_reg[1]_i_1__0_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[9]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: serializer_inst/shift_reg[9]_i_1__0_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: i_ready
		SitePinInsts: None!
	Net: deserializer_inst/counter_reg_n_0_[2]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[12]
		SitePinInst: P19 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg[2]_i_1__0_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[21]
		SitePinInst: B4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/Q[5]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg[21]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/weight_re_addr_reg[0]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_8_8/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[10]
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[15]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[22]
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: serializer_inst/shift_reg[5]_i_1__0_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/ov_dout[23]_i_1__0_n_0
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: A isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: serializer_inst/shift_reg[6]_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[15]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/counter_reg[4]
		SitePinInst: A1 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[22]
		SitePinInst: B5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[13]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[11]
		SitePinInst: P18 isRouted() = false
		SitePinInst: DX isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: serializer_inst/shift_reg[23]_i_3_n_0
		SitePinInst: A isRouted() = false
		SitePinInst: A6 isRouted() = false
	Net: deserializer_inst/counter_reg_n_0_[3]
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[8]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[23]
		SitePinInst: P30 isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: deserializer_inst/Q[4]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[10]
		SitePinInst: B10 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg[20]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/state__0[3]
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[10]_i_1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_22_22/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/weight_re_addr_reg[1]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: serializer_inst/Q[0]
		SitePinInst: O isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[16]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[21]
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: serializer_inst/counter[3]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[16]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[14]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_2_2/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[11]
		SitePinInst: B11 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_99
		SitePinInst: P6 isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[23]
		SitePinInst: B6 isRouted() = false
		SitePinInst: B7 isRouted() = false
		SitePinInst: B8 isRouted() = false
		SitePinInst: B9 isRouted() = false
		SitePinInst: B10 isRouted() = false
		SitePinInst: B11 isRouted() = false
		SitePinInst: B12 isRouted() = false
		SitePinInst: B13 isRouted() = false
		SitePinInst: B14 isRouted() = false
		SitePinInst: B15 isRouted() = false
		SitePinInst: B16 isRouted() = false
		SitePinInst: B17 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/counter_reg_n_0_[0]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[14]
		SitePinInst: P21 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: CX isRouted() = false
	Net: deserializer_inst/shift_reg[11]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[4]_i_4_n_0
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/shift_reg[23]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/weight_re_addr_reg[2]
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: serializer_inst/counter_reg[3]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[15]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_88
		SitePinInst: P17 isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[12]
		SitePinInst: B12 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_89
		SitePinInst: P16 isRouted() = false
	Net: deserializer_inst/counter_reg_n_0_[1]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[15]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[12]_i_4_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[13]
		SitePinInst: P20 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: BX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_91
		SitePinInst: P14 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_92
		SitePinInst: P13 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_93
		SitePinInst: P12 isRouted() = false
	Net: deserializer_inst/shift_reg[10]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_94
		SitePinInst: P11 isRouted() = false
	Net: deserializer_inst/shift_reg[22]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/weight_re_addr_reg[3]
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_3_3/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_95
		SitePinInst: P10 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_96
		SitePinInst: P9 isRouted() = false
	Net: o_ready
		SitePinInst: PADOUT isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_97
		SitePinInst: P8 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_98
		SitePinInst: P7 isRouted() = false
	Net: i_clk
		SitePinInsts: None!
	Net: serializer_inst/counter_reg[2]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[1]_i_1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[18]
		SitePinInst: A18 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_90
		SitePinInst: P15 isRouted() = false
	Net: fir_filter_inst/ov_dout[23]_i_2_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A1 isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[16]
		SitePinInst: P23 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[14]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[16]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[13]
		SitePinInst: B13 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: i_clk_IBUF
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: I isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
		SitePinInst: CLK isRouted() = false
	Net: deserializer_inst/Q[9]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg[13]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/counter_reg[1]
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[19]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: i_en_IBUF
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: I isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[14]
		SitePinInst: B14 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[17]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[15]
		SitePinInst: P22 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: DX isRouted() = false
	Net: o_dout_valid
		SitePinInst: PADOUT isRouted() = false
	Net: deserializer_inst/Q[8]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg[12]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/o_ready_OBUF
		SitePinInst: AQ isRouted() = false
		SitePinInst: O isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[13]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: serializer_inst/counter_reg[0]
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[4]_i_1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/o_ready_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg[21]_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[4]_i_5_n_0
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[21]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: deserializer_inst/shift_reg[9]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/shift_reg[20]_i_1__0_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[6]
		SitePinInst: B6 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[12]_i_1_n_7
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[12]_i_1_n_6
		SitePinInst: AX isRouted() = false
		SitePinInst: BMUX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[12]_i_1_n_5
		SitePinInst: AX isRouted() = false
		SitePinInst: CMUX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[12]_i_1_n_4
		SitePinInst: DMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg[22]_i_1__0_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/state[1]_i_1__1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/state
		SitePinInst: CE isRouted() = false
		SitePinInst: AMUX isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: fir_filter_inst/inst/D[19]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[15]
		SitePinInst: B15 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/state
		SitePinInst: AMUX isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[0]_i_6_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[9]
		SitePinInst: P16 isRouted() = false
		SitePinInst: BX isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[19]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[10]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg[8]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_9_9/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[22]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[7]
		SitePinInst: B7 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[0]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[16]
		SitePinInst: B16 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/fir_out_valid
		SitePinInst: AQ isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A1 isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[8]
		SitePinInst: P15 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[18]
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: serializer_inst/shift_reg[12]_i_1__0_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/shift_reg[10]_i_1__0_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[4]
		SitePinInst: B4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/sample_re_addr_reg_n_0_[0]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/sample_wr_addr[1]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: i_din
		SitePinInsts: None!
	Net: serializer_inst/shift_reg[13]_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/shift_reg[7]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_18/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg[23]_i_1_n_0
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: A isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[0]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[3]_i_1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[1]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/sample_re_addr[2]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg[11]_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/D[9]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[17]
		SitePinInst: B0 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[20]_i_1_n_6
		SitePinInst: AX isRouted() = false
		SitePinInst: BMUX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[20]_i_1_n_5
		SitePinInst: AX isRouted() = false
		SitePinInst: CMUX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[20]_i_1_n_7
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[20]_i_1_n_2
		SitePinInsts: None!
	Net: fir_filter_inst/inst/ov_sum_reg[20]_i_1_n_1
		SitePinInsts: None!
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_21_21/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[20]_i_1_n_4
		SitePinInst: DMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[20]_i_1_n_3
		SitePinInsts: None!
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[8]_i_1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[7]
		SitePinInst: P14 isRouted() = false
		SitePinInst: DX isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[20]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[5]
		SitePinInst: B5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[17]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[8]_i_4_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/sample_re_addr[3]
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/o_dout_valid_i_1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/shift_reg[6]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: i_rst_IBUF
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: I isRouted() = false
	Net: serializer_inst/shift_reg[19]_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/D[8]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1__0_n_105
		SitePinInst: P0 isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[2]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1__0_n_103
		SitePinInst: P2 isRouted() = false
	Net: serializer_inst/shift_reg[18]_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1__0_n_104
		SitePinInst: P1 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1__0_n_101
		SitePinInst: P4 isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[12]_i_1_n_3
		SitePinInsts: None!
	Net: fir_filter_inst/inst/sum_trunc1__0_n_102
		SitePinInst: P3 isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[12]_i_1_n_2
		SitePinInsts: None!
	Net: fir_filter_inst/inst/ov_sum_reg[12]_i_1_n_1
		SitePinInsts: None!
	Net: serializer_inst/shift_reg[17]_i_1__0_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[18]
		SitePinInst: B1 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1__0_n_100
		SitePinInst: P5 isRouted() = false
	Net: serializer_inst/counter[2]_i_1__0_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[12]_i_1_n_0
		SitePinInst: CIN isRouted() = false
		SitePinInst: COUT isRouted() = false
	Net: serializer_inst/shift_reg[16]_i_1__0_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/counter[1]_i_1__0_n_0
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg[14]_i_1__0_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: serializer_inst/counter[0]_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg[15]_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[2]
		SitePinInst: B2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[2]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg[5]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/sample_re_addr_reg_n_0_[2]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/Q[3]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[19]
		SitePinInst: B2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[0]_i_2_n_7
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[0]_i_2_n_6
		SitePinInst: BMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[0]_i_2_n_3
		SitePinInsts: None!
	Net: fir_filter_inst/inst/ov_sum_reg[0]_i_2_n_2
		SitePinInsts: None!
	Net: fir_filter_inst/inst/ov_sum_reg[0]_i_2_n_5
		SitePinInst: CMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[0]_i_2_n_4
		SitePinInst: DMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[13]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[0]_i_2_n_1
		SitePinInsts: None!
	Net: i_ready_IBUF
		SitePinInst: A2 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: I isRouted() = false
	Net: fir_filter_inst/state[3]_i_1__0_n_0
		SitePinInst: CE isRouted() = false
		SitePinInst: A isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[0]_i_2_n_0
		SitePinInst: CIN isRouted() = false
		SitePinInst: COUT isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[16]_i_5_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[2]_i_1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[3]
		SitePinInst: B3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[1]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[8]_i_1_n_2
		SitePinInsts: None!
	Net: fir_filter_inst/inst/ov_sum_reg[8]_i_1_n_1
		SitePinInsts: None!
	Net: fir_filter_inst/inst/ov_sum_reg[8]_i_1_n_0
		SitePinInst: COUT isRouted() = false
		SitePinInst: CIN isRouted() = false
	Net: fir_filter_inst/sample_re_addr_reg_n_0_[1]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg[4]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: i_din_valid
		SitePinInsts: None!
	Net: deserializer_inst/Q[2]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[4]_i_1_n_4
		SitePinInst: DMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[4]_i_1_n_3
		SitePinInsts: None!
	Net: fir_filter_inst/inst/ov_sum_reg[4]_i_1_n_6
		SitePinInst: BMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[4]_i_1_n_5
		SitePinInst: CMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[4]_i_1_n_0
		SitePinInst: COUT isRouted() = false
		SitePinInst: CIN isRouted() = false
	Net: fir_filter_inst/state[3]
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[4]_i_1_n_2
		SitePinInsts: None!
	Net: fir_filter_inst/inst/ov_sum_reg[4]_i_1_n_1
		SitePinInsts: None!
	Net: serializer_inst/shift_reg_reg_n_0_[14]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[4]_i_1_n_7
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[13]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[0]
		SitePinInst: B0 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[4]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[20]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[23]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[11]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[16]_i_1_n_1
		SitePinInsts: None!
	Net: fir_filter_inst/inst/ov_sum_reg[16]_i_1_n_0
		SitePinInst: COUT isRouted() = false
		SitePinInst: CIN isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[16]_i_1_n_3
		SitePinInsts: None!
	Net: fir_filter_inst/inst/p_0_in[20]
		SitePinInst: P27 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/shift_reg[3]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[16]_i_1_n_2
		SitePinInsts: None!
	Net: deserializer_inst/Q[1]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[16]_i_1_n_5
		SitePinInst: AX isRouted() = false
		SitePinInst: CMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_15_15/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[16]_i_1_n_4
		SitePinInst: DMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[16]_i_1_n_7
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[16]_i_1_n_6
		SitePinInst: AX isRouted() = false
		SitePinInst: BMUX isRouted() = false
	Net: fir_filter_inst/state[2]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: deserializer_inst/ov_dout[23]_i_1_n_0
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: AMUX isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: deserializer_inst/next_state_inferred__0/i__n_0
		SitePinInst: A4 isRouted() = false
		SitePinInst: A isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[8]_i_1_n_6
		SitePinInst: BMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[8]_i_1_n_5
		SitePinInst: AX isRouted() = false
		SitePinInst: CMUX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[8]_i_1_n_4
		SitePinInst: DMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum_reg[8]_i_1_n_3
		SitePinInsts: None!
	Net: fir_filter_inst/inst/ov_sum_reg[8]_i_1_n_7
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_4_4/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[1]
		SitePinInst: B1 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[3]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[21]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: serializer_inst/shift_reg_reg_n_0_[12]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: fir_filter_inst/sample_re_addr_reg_n_0_[3]
		SitePinInst: A5 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[8]_i_5_n_0
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/Q[0]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg[2]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/state[1]
		SitePinInst: A4 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: serializer_inst/shift_reg[23]_i_2_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1__0_n_99
		SitePinInst: P6 isRouted() = false
	Net: deserializer_inst/des_out_valid
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[6]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[8]_i_2_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[2]
		SitePinInst: P9 isRouted() = false
		SitePinInst: CX isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst/Q[21]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[16]_i_4_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[20]_i_2_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[7]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_5_5/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/state[0]
		SitePinInst: A1 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: fir_filter_inst/inst/D[23]
		SitePinInst: AX isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/D[3]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: fir_filter_inst/inst/D[11]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[17]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/counter[3]
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[0]
		SitePinInst: A0 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_10_10/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: deserializer_inst/Q[20]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[5]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[1]
		SitePinInst: P8 isRouted() = false
		SitePinInst: BX isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst/state[3]_i_3_n_0
		SitePinInst: A5 isRouted() = false
		SitePinInst: A isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[8]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: serializer_inst/counter[4]_i_2_n_0
		SitePinInst: A4 isRouted() = false
		SitePinInst: A isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[0]_i_4_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/D[2]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: fir_filter_inst/inst/D[12]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/counter[2]
		SitePinInst: A isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg[3]_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[1]
		SitePinInst: A1 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[8]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/shift_reg[4]_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg[0]_i_1__0_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[0]
		SitePinInst: P7 isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[9]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: serializer_inst/shift_reg[8]_i_1__0_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: serializer_inst/shift_reg[7]_i_1__0_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/D[13]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/D[1]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[7]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[2]
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/wea[0]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A6 isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/inst/D[14]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: fir_filter_inst/inst/D[0]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/counter[4]
		SitePinInst: AX isRouted() = false
		SitePinInst: A isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_19_19/O
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[3]
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/Q[13]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[6]
		SitePinInst: P13 isRouted() = false
		SitePinInst: CX isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/sample_re_addr[0]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/state[2]_i_1_n_0
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: AX isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[3]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/p_0_in__1[2]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/sample_addr_reg_n_0_[3]
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: D4 isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[14]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/D[7]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: serializer_inst/state[3]_i_3__1_n_0
		SitePinInst: A isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: fir_filter_inst/state[3]_i_3__0_n_0
		SitePinInst: A isRouted() = false
		SitePinInst: A1 isRouted() = false
	Net: fir_filter_inst/inst/D[15]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/counter[4]_i_1_n_0
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: AMUX isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_108
		SitePinInst: PCIN45 isRouted() = false
		SitePinInst: PCOUT45 isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[4]
		SitePinInst: A4 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_107
		SitePinInst: PCIN46 isRouted() = false
		SitePinInst: PCOUT46 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_109
		SitePinInst: PCIN44 isRouted() = false
		SitePinInst: PCOUT44 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_104
		SitePinInst: P1 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_103
		SitePinInst: P2 isRouted() = false
	Net: serializer_inst/counter[4]_i_1_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_106
		SitePinInst: PCIN47 isRouted() = false
		SitePinInst: PCOUT47 isRouted() = false
	Net: fir_filter_inst/sample_addr_reg_n_0_[2]
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
		SitePinInst: D3 isRouted() = false
		SitePinInst: A3 isRouted() = false
	Net: deserializer_inst/Q[12]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_105
		SitePinInst: P0 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_100
		SitePinInst: P5 isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[0]_i_5_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[5]
		SitePinInst: P12 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: BX isRouted() = false
	Net: fir_filter_inst/sample_re_addr[1]
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_102
		SitePinInst: P3 isRouted() = false
	Net: fir_filter_inst/inst/sum_trunc1_n_101
		SitePinInst: P4 isRouted() = false
	Net: serializer_inst/o_dout_valid_OBUF
		SitePinInst: AQ isRouted() = false
		SitePinInst: O isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[4]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/inst/D[6]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[16]_i_3_n_0
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/shift_reg_reg_n_0_[9]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: fir_filter_inst/inst/D[16]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[5]
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/Q[11]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/sample_addr_reg_n_0_[1]
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
		SitePinInst: D2 isRouted() = false
		SitePinInst: A2 isRouted() = false
	Net: deserializer_inst/Q[23]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[4]
		SitePinInst: P11 isRouted() = false
		SitePinInst: A4 isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[5]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: deserializer_inst/counter[1]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: i_din_valid_IBUF
		SitePinInst: A5 isRouted() = false
		SitePinInst: I isRouted() = false
	Net: fir_filter_inst/inst/D[5]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/sample_re_addr[3]_i_1_n_0
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: AMUX isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
		SitePinInst: CE isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[8]
		SitePinInst: B8 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[6]
		SitePinInst: A6 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/D[17]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false
	Net: deserializer_inst/Q[22]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/o_dout_valid_i_1__1_n_0
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/sample_addr_reg_n_0_[0]
		SitePinInst: AQ isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
		SitePinInst: D1 isRouted() = false
		SitePinInst: A1 isRouted() = false
	Net: deserializer_inst/Q[10]
		SitePinInst: AI isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: deserializer_inst/o_ready_i_2_n_0
		SitePinInst: AMUX isRouted() = false
		SitePinInst: AX isRouted() = false
	Net: fir_filter_inst/inst/p_0_in[3]
		SitePinInst: P10 isRouted() = false
		SitePinInst: DX isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/p_0_in__1[3]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: deserializer_inst/counter[0]
		SitePinInst: AX isRouted() = false
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/inst/D[4]
		SitePinInst: AX isRouted() = false
		SitePinInst: A5 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/ov_dout_reg[23]_0[6]
		SitePinInst: AQ isRouted() = false
		SitePinInst: A4 isRouted() = false
	Net: fir_filter_inst/inst/ov_sum[8]_i_3_n_0
		SitePinInst: AMUX isRouted() = false
	Net: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/douta[9]
		SitePinInst: B9 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[7]
		SitePinInst: A7 isRouted() = false
		SitePinInst: AQ isRouted() = false
	Net: fir_filter_inst/inst/D[18]
		SitePinInst: AX isRouted() = false
		SitePinInst: AQ isRouted() = false
		SitePinInst: A5 isRouted() = false

Printing All Cells...
	Cell: fir_filter_inst/sample_wr_addr[2]_i_1    isPlaced = true      
		Site: SLICE_X39Y101
		SiteInst: SLICE_X39Y101 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_20_20/SP isPlaced = true      
		Site: SLICE_X12Y6
		SiteInst: SLICE_X12Y6 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: fir_filter_inst/ov_dout[23]_i_1__0       isPlaced = true      
		Site: SLICE_X39Y107
		SiteInst: SLICE_X39Y107 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/state_reg[0]           isPlaced = true      
		Site: SLICE_X111Y47
		SiteInst: SLICE_X111Y47 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[17]_i_1 isPlaced = true      
		Site: SLICE_X13Y7
		SiteInst: SLICE_X13Y7 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[8] isPlaced = true      
		Site: SLICE_X111Y50
		SiteInst: SLICE_X111Y50 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/counter[0]_i_1         isPlaced = true      
		Site: SLICE_X91Y73
		SiteInst: SLICE_X91Y73 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[22]      isPlaced = true      
		Site: SLICE_X111Y37
		SiteInst: SLICE_X111Y37 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[10]      isPlaced = true      
		Site: SLICE_X84Y146
		SiteInst: SLICE_X84Y146 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg[10]_i_1      isPlaced = true      
		Site: SLICE_X91Y88
		SiteInst: SLICE_X91Y88 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: i_en                                     isPlaced = true      
		Site: IOB_X1Y136
		SiteInst: IOB_X1Y136 	Placed = true
		SiteTypeEnum: IOB33
	Cell: deserializer_inst/shift_reg_reg[1]       isPlaced = true      
		Site: SLICE_X111Y24
		SiteInst: SLICE_X111Y24 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_8_8/SP isPlaced = true      
		Site: SLICE_X0Y2
		SiteInst: SLICE_X0Y2 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: deserializer_inst/ov_dout_reg[13]        isPlaced = true      
		Site: SLICE_X84Y116
		SiteInst: SLICE_X84Y116 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg[9]_i_1       isPlaced = true      
		Site: SLICE_X111Y28
		SiteInst: SLICE_X111Y28 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[0]       isPlaced = true      
		Site: SLICE_X111Y66
		SiteInst: SLICE_X111Y66 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/o_dout_valid_i_1__1      isPlaced = true      
		Site: SLICE_X39Y109
		SiteInst: SLICE_X39Y109 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg_reg[15]        isPlaced = true      
		Site: SLICE_X84Y123
		SiteInst: SLICE_X84Y123 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[4]_i_1   isPlaced = true      
		Site: SLICE_X111Y34
		SiteInst: SLICE_X111Y34 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_19_19/SP isPlaced = true      
		Site: SLICE_X38Y77
		SiteInst: SLICE_X38Y77 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: deserializer_inst/state_reg[1]           isPlaced = true      
		Site: SLICE_X91Y69
		SiteInst: SLICE_X91Y69 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[9] isPlaced = true      
		Site: SLICE_X78Y33
		SiteInst: SLICE_X78Y33 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[20] isPlaced = true      
		Site: SLICE_X78Y38
		SiteInst: SLICE_X78Y38 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[23]      isPlaced = true      
		Site: SLICE_X91Y20
		SiteInst: SLICE_X91Y20 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_16_16/SP isPlaced = true      
		Site: SLICE_X0Y6
		SiteInst: SLICE_X0Y6 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: fir_filter_inst/inst/ov_sum_reg[11]      isPlaced = true      
		Site: SLICE_X91Y21
		SiteInst: SLICE_X91Y21 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/o_dout_valid_i_1__0    isPlaced = true      
		Site: SLICE_X91Y99
		SiteInst: SLICE_X91Y99 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[0]       isPlaced = true      
		Site: SLICE_X91Y63
		SiteInst: SLICE_X91Y63 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout_reg[12]        isPlaced = true      
		Site: SLICE_X84Y107
		SiteInst: SLICE_X84Y107 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[1]       isPlaced = true      
		Site: SLICE_X91Y25
		SiteInst: SLICE_X91Y25 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[20]_i_1__0     isPlaced = true      
		Site: SLICE_X39Y135
		SiteInst: SLICE_X39Y135 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg_reg[14]        isPlaced = true      
		Site: SLICE_X39Y136
		SiteInst: SLICE_X39Y136 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/o_dout_valid_i_1         isPlaced = true      
		Site: SLICE_X84Y135
		SiteInst: SLICE_X84Y135 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg[22]_i_1      isPlaced = true      
		Site: SLICE_X91Y97
		SiteInst: SLICE_X91Y97 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/GND_1 isPlaced = false     
	Cell: fir_filter_inst/sample_re_addr[3]_i_2    isPlaced = true      
		Site: SLICE_X57Y108
		SiteInst: SLICE_X57Y108 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6] isPlaced = true      
		Site: SLICE_X78Y30
		SiteInst: SLICE_X78Y30 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/VCC                    isPlaced = false     
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[7]_i_1 isPlaced = true      
		Site: SLICE_X91Y35
		SiteInst: SLICE_X91Y35 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg_reg[13]        isPlaced = true      
		Site: SLICE_X74Y5
		SiteInst: SLICE_X74Y5 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[12]      isPlaced = true      
		Site: SLICE_X91Y28
		SiteInst: SLICE_X91Y28 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/state[3]_i_1__0          isPlaced = true      
		Site: SLICE_X57Y111
		SiteInst: SLICE_X57Y111 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[0]_i_2   isPlaced = true      
		Site: SLICE_X91Y59
		SiteInst: SLICE_X91Y59 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/sample_re_addr[3]_i_1    isPlaced = true      
		Site: SLICE_X57Y103
		SiteInst: SLICE_X57Y103 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout_reg[23]        isPlaced = true      
		Site: SLICE_X91Y90
		SiteInst: SLICE_X91Y90 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout_reg[11]        isPlaced = true      
		Site: SLICE_X91Y92
		SiteInst: SLICE_X91Y92 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[13]      isPlaced = true      
		Site: SLICE_X84Y149
		SiteInst: SLICE_X84Y149 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/VCC                      isPlaced = false     
	Cell: serializer_inst/state[2]_i_1__0          isPlaced = true      
		Site: SLICE_X39Y140
		SiteInst: SLICE_X39Y140 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/next_state_inferred__0/i_ isPlaced = true      
		Site: SLICE_X91Y98
		SiteInst: SLICE_X91Y98 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/sum_trunc1__0       isPlaced = true      
		Site: DSP48_X3Y50
		SiteInst: DSP48_X3Y50 	Placed = true
		SiteTypeEnum: DSP48E1
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7] isPlaced = true      
		Site: SLICE_X111Y84
		SiteInst: SLICE_X111Y84 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg_reg[12]        isPlaced = true      
		Site: SLICE_X39Y117
		SiteInst: SLICE_X39Y117 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: i_clk_IBUF_inst                          isPlaced = true      
		Site: IOB_X1Y124
		SiteInst: IOB_X1Y124 	Placed = true
		SiteTypeEnum: IOB33
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[0]_i_1 isPlaced = true      
		Site: SLICE_X39Y3
		SiteInst: SLICE_X39Y3 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout_reg[10]        isPlaced = true      
		Site: SLICE_X91Y66
		SiteInst: SLICE_X91Y66 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout_reg[22]        isPlaced = true      
		Site: SLICE_X91Y67
		SiteInst: SLICE_X91Y67 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_23_23/SP isPlaced = true      
		Site: SLICE_X0Y9
		SiteInst: SLICE_X0Y9 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: fir_filter_inst/inst/ov_sum_reg[14]      isPlaced = true      
		Site: SLICE_X84Y148
		SiteInst: SLICE_X84Y148 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[16]_i_1__0     isPlaced = true      
		Site: SLICE_X39Y149
		SiteInst: SLICE_X39Y149 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4] isPlaced = true      
		Site: SLICE_X111Y51
		SiteInst: SLICE_X111Y51 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg_reg[11]        isPlaced = true      
		Site: SLICE_X84Y133
		SiteInst: SLICE_X84Y133 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg_reg[23]        isPlaced = true      
		Site: SLICE_X84Y127
		SiteInst: SLICE_X84Y127 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: i_rst                                    isPlaced = true      
		Site: IOB_X1Y135
		SiteInst: IOB_X1Y135 	Placed = true
		SiteTypeEnum: IOB33
	Cell: deserializer_inst/shift_reg[2]_i_1       isPlaced = true      
		Site: SLICE_X84Y119
		SiteInst: SLICE_X84Y119 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: i_rst_IBUF_inst                          isPlaced = true      
		Site: IOB_X1Y135
		SiteInst: IOB_X1Y135 	Placed = true
		SiteTypeEnum: IOB33
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_10_10/SP isPlaced = true      
		Site: SLICE_X0Y3
		SiteInst: SLICE_X0Y3 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: fir_filter_inst/sample_wr_addr_reg[0]    isPlaced = true      
		Site: SLICE_X57Y136
		SiteInst: SLICE_X57Y136 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/sample_addr[1]_i_1       isPlaced = true      
		Site: SLICE_X57Y115
		SiteInst: SLICE_X57Y115 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[9]_i_1__0      isPlaced = true      
		Site: SLICE_X39Y139
		SiteInst: SLICE_X39Y139 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/sample_addr[0]_i_1       isPlaced = true      
		Site: SLICE_X111Y95
		SiteInst: SLICE_X111Y95 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[20]      isPlaced = true      
		Site: SLICE_X111Y26
		SiteInst: SLICE_X111Y26 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[4]       isPlaced = true      
		Site: SLICE_X111Y43
		SiteInst: SLICE_X111Y43 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3] isPlaced = true      
		Site: SLICE_X111Y81
		SiteInst: SLICE_X111Y81 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout_reg[17]        isPlaced = true      
		Site: SLICE_X111Y13
		SiteInst: SLICE_X111Y13 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/counter[4]_i_1         isPlaced = true      
		Site: SLICE_X111Y20
		SiteInst: SLICE_X111Y20 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[10]_i_1 isPlaced = true      
		Site: SLICE_X39Y4
		SiteInst: SLICE_X39Y4 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5] isPlaced = true      
		Site: SLICE_X111Y87
		SiteInst: SLICE_X111Y87 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg_reg[10]        isPlaced = true      
		Site: SLICE_X84Y100
		SiteInst: SLICE_X84Y100 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg_reg[22]        isPlaced = true      
		Site: SLICE_X39Y138
		SiteInst: SLICE_X39Y138 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_7_7/SP isPlaced = true      
		Site: SLICE_X12Y7
		SiteInst: SLICE_X12Y7 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: fir_filter_inst/sample_wr_addr_reg[2]    isPlaced = true      
		Site: SLICE_X111Y93
		SiteInst: SLICE_X111Y93 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/sample_wr_addr_reg[1]    isPlaced = true      
		Site: SLICE_X39Y100
		SiteInst: SLICE_X39Y100 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[19]_i_1__0     isPlaced = true      
		Site: SLICE_X84Y128
		SiteInst: SLICE_X84Y128 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[6]_i_1__0      isPlaced = true      
		Site: SLICE_X39Y124
		SiteInst: SLICE_X39Y124 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg[17]_i_1      isPlaced = true      
		Site: SLICE_X91Y49
		SiteInst: SLICE_X91Y49 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/weight_re_addr[3]_i_1    isPlaced = true      
		Site: SLICE_X57Y104
		SiteInst: SLICE_X57Y104 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/o_ready_reg            isPlaced = true      
		Site: SLICE_X84Y108
		SiteInst: SLICE_X84Y108 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[5]       isPlaced = true      
		Site: SLICE_X91Y23
		SiteInst: SLICE_X91Y23 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout_reg[16]        isPlaced = true      
		Site: SLICE_X91Y74
		SiteInst: SLICE_X91Y74 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: i_ready_IBUF_inst                        isPlaced = true      
		Site: IOB_X1Y131
		SiteInst: IOB_X1Y131 	Placed = true
		SiteTypeEnum: IOB33
	Cell: serializer_inst/shift_reg_reg[21]        isPlaced = true      
		Site: SLICE_X39Y130
		SiteInst: SLICE_X39Y130 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/counter[3]_i_1         isPlaced = true      
		Site: SLICE_X111Y23
		SiteInst: SLICE_X111Y23 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/state[2]_i_1__1        isPlaced = true      
		Site: SLICE_X111Y45
		SiteInst: SLICE_X111Y45 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[20]      isPlaced = true      
		Site: SLICE_X111Y69
		SiteInst: SLICE_X111Y69 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/GND isPlaced = false     
	Cell: fir_filter_inst/sample_wr_addr_reg[3]    isPlaced = true      
		Site: SLICE_X57Y126
		SiteInst: SLICE_X57Y126 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_2_2/SP isPlaced = true      
		Site: SLICE_X12Y4
		SiteInst: SLICE_X12Y4 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: deserializer_inst/ov_dout_reg[15]        isPlaced = true      
		Site: SLICE_X111Y42
		SiteInst: SLICE_X111Y42 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/o_ready_i_1__0           isPlaced = true      
		Site: SLICE_X57Y123
		SiteInst: SLICE_X57Y123 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[10]      isPlaced = true      
		Site: SLICE_X84Y103
		SiteInst: SLICE_X84Y103 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[2]       isPlaced = true      
		Site: SLICE_X91Y56
		SiteInst: SLICE_X91Y56 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/state_reg[3]             isPlaced = true      
		Site: SLICE_X74Y1
		SiteInst: SLICE_X74Y1 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[9] isPlaced = true      
		Site: SLICE_X91Y31
		SiteInst: SLICE_X91Y31 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[22]      isPlaced = true      
		Site: SLICE_X84Y120
		SiteInst: SLICE_X84Y120 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[12]_i_1  isPlaced = true      
		Site: SLICE_X91Y29
		SiteInst: SLICE_X91Y29 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1] isPlaced = true      
		Site: SLICE_X111Y85
		SiteInst: SLICE_X111Y85 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg_reg[20]        isPlaced = true      
		Site: SLICE_X39Y123
		SiteInst: SLICE_X39Y123 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: o_dout                                   isPlaced = true      
		Site: IOB_X1Y87
		SiteInst: IOB_X1Y87 	Placed = true
		SiteTypeEnum: IOB33
	Cell: fir_filter_inst/inst/ov_sum_reg[21]      isPlaced = true      
		Site: SLICE_X91Y58
		SiteInst: SLICE_X91Y58 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg[18]_i_1      isPlaced = true      
		Site: SLICE_X91Y85
		SiteInst: SLICE_X91Y85 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[8]_i_1 isPlaced = true      
		Site: SLICE_X111Y59
		SiteInst: SLICE_X111Y59 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout_reg[14]        isPlaced = true      
		Site: SLICE_X61Y3
		SiteInst: SLICE_X61Y3 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/o_ready_reg              isPlaced = true      
		Site: SLICE_X57Y142
		SiteInst: SLICE_X57Y142 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[21]      isPlaced = true      
		Site: SLICE_X111Y11
		SiteInst: SLICE_X111Y11 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[3]       isPlaced = true      
		Site: SLICE_X111Y31
		SiteInst: SLICE_X111Y31 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[8] isPlaced = true      
		Site: SLICE_X13Y1
		SiteInst: SLICE_X13Y1 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2] isPlaced = true      
		Site: SLICE_X78Y31
		SiteInst: SLICE_X78Y31 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/state_reg[2]             isPlaced = true      
		Site: SLICE_X39Y131
		SiteInst: SLICE_X39Y131 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[15] isPlaced = true      
		Site: SLICE_X39Y5
		SiteInst: SLICE_X39Y5 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/SP isPlaced = true      
		Site: SLICE_X0Y8
		SiteInst: SLICE_X0Y8 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: serializer_inst/VCC                      isPlaced = false     
	Cell: fir_filter_inst/ov_dout_reg[22]          isPlaced = true      
		Site: SLICE_X57Y114
		SiteInst: SLICE_X57Y114 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[10]          isPlaced = true      
		Site: SLICE_X111Y96
		SiteInst: SLICE_X111Y96 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/sample_addr_reg[2]       isPlaced = true      
		Site: SLICE_X57Y143
		SiteInst: SLICE_X57Y143 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[8]_i_2       isPlaced = true      
		Site: SLICE_X91Y27
		SiteInst: SLICE_X91Y27 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[8]_i_4       isPlaced = true      
		Site: SLICE_X111Y64
		SiteInst: SLICE_X111Y64 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[8]_i_3       isPlaced = true      
		Site: SLICE_X91Y24
		SiteInst: SLICE_X91Y24 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[15] isPlaced = true      
		Site: SLICE_X78Y32
		SiteInst: SLICE_X78Y32 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[8]_i_5       isPlaced = true      
		Site: SLICE_X91Y26
		SiteInst: SLICE_X91Y26 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[19]      isPlaced = true      
		Site: SLICE_X111Y65
		SiteInst: SLICE_X111Y65 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/state[2]_i_1             isPlaced = true      
		Site: SLICE_X87Y3
		SiteInst: SLICE_X87Y3 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[10]_i_1__0     isPlaced = true      
		Site: SLICE_X84Y129
		SiteInst: SLICE_X84Y129 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[9]       isPlaced = true      
		Site: SLICE_X111Y25
		SiteInst: SLICE_X111Y25 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7] isPlaced = true      
		Site: SLICE_X91Y34
		SiteInst: SLICE_X91Y34 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[0]_i_1__0      isPlaced = true      
		Site: SLICE_X84Y124
		SiteInst: SLICE_X84Y124 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[12]      isPlaced = true      
		Site: SLICE_X84Y113
		SiteInst: SLICE_X84Y113 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[16] isPlaced = true      
		Site: SLICE_X111Y56
		SiteInst: SLICE_X111Y56 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/o_ready_reg              isPlaced = true      
		Site: SLICE_X84Y137
		SiteInst: SLICE_X84Y137 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[21]          isPlaced = true      
		Site: SLICE_X57Y101
		SiteInst: SLICE_X57Y101 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/sample_addr_reg[1]       isPlaced = true      
		Site: SLICE_X57Y133
		SiteInst: SLICE_X57Y133 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[16]_i_1 isPlaced = true      
		Site: SLICE_X39Y0
		SiteInst: SLICE_X39Y0 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[16] isPlaced = true      
		Site: SLICE_X111Y89
		SiteInst: SLICE_X111Y89 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/weight_re_addr[0]_i_1    isPlaced = true      
		Site: SLICE_X57Y102
		SiteInst: SLICE_X57Y102 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[8]       isPlaced = true      
		Site: SLICE_X111Y27
		SiteInst: SLICE_X111Y27 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6] isPlaced = true      
		Site: SLICE_X13Y2
		SiteInst: SLICE_X13Y2 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[23]      isPlaced = true      
		Site: SLICE_X91Y96
		SiteInst: SLICE_X91Y96 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[11]      isPlaced = true      
		Site: SLICE_X91Y93
		SiteInst: SLICE_X91Y93 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[13] isPlaced = true      
		Site: SLICE_X91Y30
		SiteInst: SLICE_X91Y30 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/GND_1               isPlaced = false     
	Cell: deserializer_inst/shift_reg[13]_i_1      isPlaced = true      
		Site: SLICE_X111Y14
		SiteInst: SLICE_X111Y14 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/weight_re_addr[2]_i_1    isPlaced = true      
		Site: SLICE_X57Y120
		SiteInst: SLICE_X57Y120 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[14]      isPlaced = true      
		Site: SLICE_X111Y17
		SiteInst: SLICE_X111Y17 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[5] isPlaced = true      
		Site: SLICE_X91Y33
		SiteInst: SLICE_X91Y33 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/sample_addr[3]_i_1       isPlaced = true      
		Site: SLICE_X111Y92
		SiteInst: SLICE_X111Y92 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[20]          isPlaced = true      
		Site: SLICE_X57Y141
		SiteInst: SLICE_X57Y141 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[13] isPlaced = true      
		Site: SLICE_X111Y83
		SiteInst: SLICE_X111Y83 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: i_ready                                  isPlaced = true      
		Site: IOB_X1Y131
		SiteInst: IOB_X1Y131 	Placed = true
		SiteTypeEnum: IOB33
	Cell: fir_filter_inst/GND                      isPlaced = false     
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_4_4/SP isPlaced = true      
		Site: SLICE_X38Y78
		SiteInst: SLICE_X38Y78 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: fir_filter_inst/weight_re_addr_reg[0]    isPlaced = true      
		Site: SLICE_X57Y140
		SiteInst: SLICE_X57Y140 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/counter[3]_i_1           isPlaced = true      
		Site: SLICE_X87Y9
		SiteInst: SLICE_X87Y9 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[7]       isPlaced = true      
		Site: SLICE_X91Y82
		SiteInst: SLICE_X91Y82 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/VCC                 isPlaced = false     
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[14] isPlaced = true      
		Site: SLICE_X111Y57
		SiteInst: SLICE_X111Y57 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/state[3]_i_3__1          isPlaced = true      
		Site: SLICE_X39Y116
		SiteInst: SLICE_X39Y116 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[3]_i_1 isPlaced = true      
		Site: SLICE_X91Y32
		SiteInst: SLICE_X91Y32 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[13]      isPlaced = true      
		Site: SLICE_X61Y9
		SiteInst: SLICE_X61Y9 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/counter_reg[4]           isPlaced = true      
		Site: SLICE_X39Y142
		SiteInst: SLICE_X39Y142 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/state_reg[0]             isPlaced = true      
		Site: SLICE_X57Y135
		SiteInst: SLICE_X57Y135 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[21]_i_1__0     isPlaced = true      
		Site: SLICE_X87Y7
		SiteInst: SLICE_X87Y7 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4] isPlaced = true      
		Site: SLICE_X111Y60
		SiteInst: SLICE_X111Y60 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/sample_addr_reg[3]       isPlaced = true      
		Site: SLICE_X57Y106
		SiteInst: SLICE_X57Y106 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[14] isPlaced = true      
		Site: SLICE_X78Y37
		SiteInst: SLICE_X78Y37 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg[23]_i_1__0   isPlaced = true      
		Site: SLICE_X91Y86
		SiteInst: SLICE_X91Y86 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_1_1/SP isPlaced = true      
		Site: SLICE_X0Y4
		SiteInst: SLICE_X0Y4 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: fir_filter_inst/weight_re_addr_reg[1]    isPlaced = true      
		Site: SLICE_X39Y120
		SiteInst: SLICE_X39Y120 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/o_dout_valid_i_2         isPlaced = true      
		Site: SLICE_X39Y105
		SiteInst: SLICE_X39Y105 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: o_dout_valid_OBUF_inst                   isPlaced = true      
		Site: IOB_X1Y88
		SiteInst: IOB_X1Y88 	Placed = true
		SiteTypeEnum: IOB33
	Cell: <LOCKED>                                 isPlaced = false     
		Site: OLOGIC_X1Y107
		SiteInst: OLOGIC_X1Y107 	Placed = true
		SiteTypeEnum: OLOGICE3
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_21_21/SP isPlaced = true      
		Site: SLICE_X0Y1
		SiteInst: SLICE_X0Y1 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: deserializer_inst/shift_reg_reg[6]       isPlaced = true      
		Site: SLICE_X84Y109
		SiteInst: SLICE_X84Y109 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/state_reg[1]             isPlaced = true      
		Site: SLICE_X57Y122
		SiteInst: SLICE_X57Y122 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/sample_re_addr[0]_i_1    isPlaced = true      
		Site: SLICE_X111Y90
		SiteInst: SLICE_X111Y90 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[3] isPlaced = true      
		Site: SLICE_X91Y36
		SiteInst: SLICE_X91Y36 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[14]          isPlaced = true      
		Site: SLICE_X57Y116
		SiteInst: SLICE_X57Y116 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[16]      isPlaced = true      
		Site: SLICE_X111Y22
		SiteInst: SLICE_X111Y22 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[11] isPlaced = true      
		Site: SLICE_X13Y5
		SiteInst: SLICE_X13Y5 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[0]           isPlaced = true      
		Site: SLICE_X57Y138
		SiteInst: SLICE_X57Y138 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[23] isPlaced = true      
		Site: SLICE_X39Y8
		SiteInst: SLICE_X39Y8 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[11] isPlaced = true      
		Site: SLICE_X39Y9
		SiteInst: SLICE_X39Y9 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/counter_reg[2]         isPlaced = true      
		Site: SLICE_X91Y71
		SiteInst: SLICE_X91Y71 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[8]_i_1   isPlaced = true      
		Site: SLICE_X111Y32
		SiteInst: SLICE_X111Y32 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[11]_i_1 isPlaced = true      
		Site: SLICE_X111Y62
		SiteInst: SLICE_X111Y62 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[5]_i_1 isPlaced = true      
		Site: SLICE_X91Y37
		SiteInst: SLICE_X91Y37 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout_reg[21]        isPlaced = true      
		Site: SLICE_X111Y10
		SiteInst: SLICE_X111Y10 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/weight_re_addr_reg[2]    isPlaced = true      
		Site: SLICE_X111Y98
		SiteInst: SLICE_X111Y98 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[15]      isPlaced = true      
		Site: SLICE_X91Y22
		SiteInst: SLICE_X91Y22 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/counter_reg[3]           isPlaced = true      
		Site: SLICE_X61Y0
		SiteInst: SLICE_X61Y0 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/state[3]_i_1__1          isPlaced = true      
		Site: SLICE_X74Y0
		SiteInst: SLICE_X74Y0 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[5]       isPlaced = true      
		Site: SLICE_X84Y114
		SiteInst: SLICE_X84Y114 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout_reg[9]         isPlaced = true      
		Site: SLICE_X84Y102
		SiteInst: SLICE_X84Y102 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/state_reg[2]             isPlaced = true      
		Site: SLICE_X57Y109
		SiteInst: SLICE_X57Y109 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[22]_i_1__0     isPlaced = true      
		Site: SLICE_X84Y132
		SiteInst: SLICE_X84Y132 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[20]_i_1  isPlaced = true      
		Site: SLICE_X111Y63
		SiteInst: SLICE_X111Y63 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[13]          isPlaced = true      
		Site: SLICE_X57Y107
		SiteInst: SLICE_X57Y107 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2] isPlaced = true      
		Site: SLICE_X13Y4
		SiteInst: SLICE_X13Y4 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[15]      isPlaced = true      
		Site: SLICE_X91Y48
		SiteInst: SLICE_X91Y48 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[12] isPlaced = true      
		Site: SLICE_X111Y55
		SiteInst: SLICE_X111Y55 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[13]_i_1 isPlaced = true      
		Site: SLICE_X39Y2
		SiteInst: SLICE_X39Y2 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/counter_reg[3]         isPlaced = true      
		Site: SLICE_X111Y41
		SiteInst: SLICE_X111Y41 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[12] isPlaced = true      
		Site: SLICE_X111Y82
		SiteInst: SLICE_X111Y82 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/state[0]_i_1__0          isPlaced = true      
		Site: SLICE_X57Y110
		SiteInst: SLICE_X57Y110 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/weight_re_addr_reg[3]    isPlaced = true      
		Site: SLICE_X57Y149
		SiteInst: SLICE_X57Y149 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[16]      isPlaced = true      
		Site: SLICE_X111Y39
		SiteInst: SLICE_X111Y39 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: o_ready                                  isPlaced = true      
		Site: IOB_X1Y107
		SiteInst: IOB_X1Y107 	Placed = true
		SiteTypeEnum: IOB33
	Cell: deserializer_inst/ov_dout_reg[20]        isPlaced = true      
		Site: SLICE_X111Y16
		SiteInst: SLICE_X111Y16 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: i_clk                                    isPlaced = true      
		Site: IOB_X1Y124
		SiteInst: IOB_X1Y124 	Placed = true
		SiteTypeEnum: IOB33
	Cell: serializer_inst/counter_reg[2]           isPlaced = true      
		Site: SLICE_X84Y136
		SiteInst: SLICE_X84Y136 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[4]       isPlaced = true      
		Site: SLICE_X84Y118
		SiteInst: SLICE_X84Y118 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout_reg[8]         isPlaced = true      
		Site: SLICE_X91Y91
		SiteInst: SLICE_X91Y91 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout[23]_i_2          isPlaced = true      
		Site: SLICE_X57Y118
		SiteInst: SLICE_X57Y118 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[18]      isPlaced = true      
		Site: SLICE_X84Y106
		SiteInst: SLICE_X84Y106 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/state_reg[3]             isPlaced = true      
		Site: SLICE_X111Y94
		SiteInst: SLICE_X111Y94 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[15]_i_1__0     isPlaced = true      
		Site: SLICE_X39Y118
		SiteInst: SLICE_X39Y118 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1] isPlaced = true      
		Site: SLICE_X111Y54
		SiteInst: SLICE_X111Y54 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/state[3]_i_2__1          isPlaced = true      
		Site: SLICE_X39Y134
		SiteInst: SLICE_X39Y134 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/state_reg[2]           isPlaced = true      
		Site: SLICE_X91Y79
		SiteInst: SLICE_X91Y79 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_13_13/SP isPlaced = true      
		Site: SLICE_X0Y7
		SiteInst: SLICE_X0Y7 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: fir_filter_inst/ov_dout_reg[2]           isPlaced = true      
		Site: SLICE_X57Y147
		SiteInst: SLICE_X57Y147 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg[5]_i_1       isPlaced = true      
		Site: SLICE_X111Y19
		SiteInst: SLICE_X111Y19 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[21] isPlaced = true      
		Site: SLICE_X78Y34
		SiteInst: SLICE_X78Y34 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[12]          isPlaced = true      
		Site: SLICE_X39Y103
		SiteInst: SLICE_X39Y103 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/counter_reg[4]         isPlaced = true      
		Site: SLICE_X91Y65
		SiteInst: SLICE_X91Y65 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/sample_addr_reg[0]       isPlaced = true      
		Site: SLICE_X57Y121
		SiteInst: SLICE_X57Y121 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/sample_re_addr_reg[0]    isPlaced = true      
		Site: SLICE_X111Y97
		SiteInst: SLICE_X111Y97 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg[0]_i_1       isPlaced = true      
		Site: SLICE_X61Y7
		SiteInst: SLICE_X61Y7 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[17]      isPlaced = true      
		Site: SLICE_X111Y30
		SiteInst: SLICE_X111Y30 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/counter_reg[1]           isPlaced = true      
		Site: SLICE_X74Y6
		SiteInst: SLICE_X74Y6 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/state[0]_i_1           isPlaced = true      
		Site: SLICE_X61Y6
		SiteInst: SLICE_X61Y6 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout_reg[7]         isPlaced = true      
		Site: SLICE_X61Y5
		SiteInst: SLICE_X61Y5 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[3]       isPlaced = true      
		Site: SLICE_X91Y78
		SiteInst: SLICE_X91Y78 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[17]      isPlaced = true      
		Site: SLICE_X111Y15
		SiteInst: SLICE_X111Y15 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0] isPlaced = true      
		Site: SLICE_X13Y6
		SiteInst: SLICE_X13Y6 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/state_reg[3]           isPlaced = true      
		Site: SLICE_X91Y60
		SiteInst: SLICE_X91Y60 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[10] isPlaced = true      
		Site: SLICE_X91Y38
		SiteInst: SLICE_X91Y38 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[1]           isPlaced = true      
		Site: SLICE_X57Y148
		SiteInst: SLICE_X57Y148 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[11]          isPlaced = true      
		Site: SLICE_X87Y0
		SiteInst: SLICE_X87Y0 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[10] isPlaced = true      
		Site: SLICE_X111Y86
		SiteInst: SLICE_X111Y86 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[23]          isPlaced = true      
		Site: SLICE_X87Y5
		SiteInst: SLICE_X87Y5 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[22] isPlaced = true      
		Site: SLICE_X111Y88
		SiteInst: SLICE_X111Y88 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg[15]_i_1      isPlaced = true      
		Site: SLICE_X91Y64
		SiteInst: SLICE_X91Y64 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: i_en_IBUF_inst                           isPlaced = true      
		Site: IOB_X1Y136
		SiteInst: IOB_X1Y136 	Placed = true
		SiteTypeEnum: IOB33
	Cell: fir_filter_inst/sample_re_addr_reg[1]    isPlaced = true      
		Site: SLICE_X57Y131
		SiteInst: SLICE_X57Y131 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: o_dout_valid                             isPlaced = true      
		Site: IOB_X1Y88
		SiteInst: IOB_X1Y88 	Placed = true
		SiteTypeEnum: IOB33
	Cell: fir_filter_inst/inst/ov_sum_reg[18]      isPlaced = true      
		Site: SLICE_X91Y45
		SiteInst: SLICE_X91Y45 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout_reg[6]         isPlaced = true      
		Site: SLICE_X91Y87
		SiteInst: SLICE_X91Y87 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_22_22/SP isPlaced = true      
		Site: SLICE_X38Y79
		SiteInst: SLICE_X38Y79 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: serializer_inst/shift_reg[5]_i_1__0      isPlaced = true      
		Site: SLICE_X39Y132
		SiteInst: SLICE_X39Y132 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/counter_reg[0]           isPlaced = true      
		Site: SLICE_X39Y119
		SiteInst: SLICE_X39Y119 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[2]       isPlaced = true      
		Site: SLICE_X91Y70
		SiteInst: SLICE_X91Y70 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/sample_re_addr_reg[2]    isPlaced = true      
		Site: SLICE_X39Y102
		SiteInst: SLICE_X39Y102 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[18]          isPlaced = true      
		Site: SLICE_X57Y124
		SiteInst: SLICE_X57Y124 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[14]_i_1__0     isPlaced = true      
		Site: SLICE_X84Y139
		SiteInst: SLICE_X84Y139 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0_i_1 isPlaced = true      
		Site: SLICE_X78Y39
		SiteInst: SLICE_X78Y39 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout_reg[5]         isPlaced = true      
		Site: SLICE_X91Y72
		SiteInst: SLICE_X91Y72 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg_reg[1]         isPlaced = true      
		Site: SLICE_X87Y4
		SiteInst: SLICE_X87Y4 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/GND                 isPlaced = false     
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[9]_i_1 isPlaced = true      
		Site: SLICE_X111Y61
		SiteInst: SLICE_X111Y61 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[5]           isPlaced = true      
		Site: SLICE_X39Y106
		SiteInst: SLICE_X39Y106 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[19]          isPlaced = true      
		Site: SLICE_X57Y132
		SiteInst: SLICE_X57Y132 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[17]          isPlaced = true      
		Site: SLICE_X111Y91
		SiteInst: SLICE_X111Y91 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/sample_re_addr_reg[3]    isPlaced = true      
		Site: SLICE_X57Y105
		SiteInst: SLICE_X57Y105 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg_reg[19]      isPlaced = true      
		Site: SLICE_X84Y110
		SiteInst: SLICE_X84Y110 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[3]           isPlaced = true      
		Site: SLICE_X57Y112
		SiteInst: SLICE_X57Y112 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[4]_i_1__0      isPlaced = true      
		Site: SLICE_X39Y122
		SiteInst: SLICE_X39Y122 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/counter[0]_i_1__0        isPlaced = true      
		Site: SLICE_X39Y114
		SiteInst: SLICE_X39Y114 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout_reg[4]         isPlaced = true      
		Site: SLICE_X91Y46
		SiteInst: SLICE_X91Y46 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_5_5/SP isPlaced = true      
		Site: SLICE_X12Y5
		SiteInst: SLICE_X12Y5 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: fir_filter_inst/xpm_memory_sprom_inst/GND isPlaced = false     
	Cell: serializer_inst/shift_reg_reg[0]         isPlaced = true      
		Site: SLICE_X39Y146
		SiteInst: SLICE_X39Y146 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[4]           isPlaced = true      
		Site: SLICE_X87Y6
		SiteInst: SLICE_X87Y6 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[17]_i_1__0     isPlaced = true      
		Site: SLICE_X84Y141
		SiteInst: SLICE_X84Y141 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg[19]_i_1      isPlaced = true      
		Site: SLICE_X91Y81
		SiteInst: SLICE_X91Y81 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[16]          isPlaced = true      
		Site: SLICE_X57Y144
		SiteInst: SLICE_X57Y144 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: i_din                                    isPlaced = true      
		Site: IOB_X1Y142
		SiteInst: IOB_X1Y142 	Placed = true
		SiteTypeEnum: IOB33
	Cell: deserializer_inst/counter_reg[0]         isPlaced = true      
		Site: SLICE_X84Y112
		SiteInst: SLICE_X84Y112 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout_reg[3]         isPlaced = true      
		Site: SLICE_X91Y62
		SiteInst: SLICE_X91Y62 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[7]           isPlaced = true      
		Site: SLICE_X111Y99
		SiteInst: SLICE_X111Y99 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[15]          isPlaced = true      
		Site: SLICE_X57Y130
		SiteInst: SLICE_X57Y130 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/o_ready_i_2            isPlaced = true      
		Site: SLICE_X84Y130
		SiteInst: SLICE_X84Y130 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/GND isPlaced = false     
	Cell: deserializer_inst/shift_reg[20]_i_1      isPlaced = true      
		Site: SLICE_X111Y18
		SiteInst: SLICE_X111Y18 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/counter_reg[1]         isPlaced = true      
		Site: SLICE_X91Y89
		SiteInst: SLICE_X91Y89 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg[7]_i_1       isPlaced = true      
		Site: SLICE_X84Y111
		SiteInst: SLICE_X84Y111 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[7]_i_1__0      isPlaced = true      
		Site: SLICE_X84Y134
		SiteInst: SLICE_X84Y134 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[20]_i_2      isPlaced = true      
		Site: SLICE_X111Y40
		SiteInst: SLICE_X111Y40 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[20]_i_4      isPlaced = true      
		Site: SLICE_X91Y43
		SiteInst: SLICE_X91Y43 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/counter[2]_i_1         isPlaced = true      
		Site: SLICE_X91Y61
		SiteInst: SLICE_X91Y61 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[20]_i_3      isPlaced = true      
		Site: SLICE_X84Y147
		SiteInst: SLICE_X84Y147 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout_reg[2]         isPlaced = true      
		Site: SLICE_X91Y77
		SiteInst: SLICE_X91Y77 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[20]_i_5      isPlaced = true      
		Site: SLICE_X111Y49
		SiteInst: SLICE_X111Y49 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[6]           isPlaced = true      
		Site: SLICE_X57Y100
		SiteInst: SLICE_X57Y100 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/state[3]_i_3           isPlaced = true      
		Site: SLICE_X84Y104
		SiteInst: SLICE_X84Y104 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/state[3]_i_2           isPlaced = true      
		Site: SLICE_X84Y121
		SiteInst: SLICE_X84Y121 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/state[3]_i_1           isPlaced = true      
		Site: SLICE_X84Y122
		SiteInst: SLICE_X84Y122 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/o_dout_valid_reg         isPlaced = true      
		Site: SLICE_X57Y125
		SiteInst: SLICE_X57Y125 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg_reg[5]         isPlaced = true      
		Site: SLICE_X39Y126
		SiteInst: SLICE_X39Y126 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/GND isPlaced = false     
	Cell: fir_filter_inst/sample_re_addr[1]_i_1    isPlaced = true      
		Site: SLICE_X57Y113
		SiteInst: SLICE_X57Y113 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout_reg[1]         isPlaced = true      
		Site: SLICE_X91Y84
		SiteInst: SLICE_X91Y84 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg[3]_i_1       isPlaced = true      
		Site: SLICE_X61Y8
		SiteInst: SLICE_X61Y8 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[9]           isPlaced = true      
		Site: SLICE_X39Y104
		SiteInst: SLICE_X39Y104 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/next_state_inferred__0/i_ isPlaced = true      
		Site: SLICE_X57Y134
		SiteInst: SLICE_X57Y134 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/weight_re_reg            isPlaced = true      
		Site: SLICE_X57Y146
		SiteInst: SLICE_X57Y146 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: i_din_valid                              isPlaced = true      
		Site: IOB_X1Y141
		SiteInst: IOB_X1Y141 	Placed = true
		SiteTypeEnum: IOB33
	Cell: deserializer_inst/ov_dout_reg[0]         isPlaced = true      
		Site: SLICE_X84Y105
		SiteInst: SLICE_X84Y105 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg_reg[4]         isPlaced = true      
		Site: SLICE_X39Y143
		SiteInst: SLICE_X39Y143 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_14/SP isPlaced = true      
		Site: SLICE_X0Y0
		SiteInst: SLICE_X0Y0 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: fir_filter_inst/sample_addr[2]_i_1       isPlaced = true      
		Site: SLICE_X57Y129
		SiteInst: SLICE_X57Y129 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/ov_dout_reg[8]           isPlaced = true      
		Site: SLICE_X87Y2
		SiteInst: SLICE_X87Y2 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg[21]_i_1      isPlaced = true      
		Site: SLICE_X91Y76
		SiteInst: SLICE_X91Y76 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_11_11/SP isPlaced = true      
		Site: SLICE_X12Y1
		SiteInst: SLICE_X12Y1 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[17] isPlaced = true      
		Site: SLICE_X111Y80
		SiteInst: SLICE_X111Y80 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg_reg[3]         isPlaced = true      
		Site: SLICE_X74Y9
		SiteInst: SLICE_X74Y9 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[2]_i_1 isPlaced = true      
		Site: SLICE_X13Y0
		SiteInst: SLICE_X13Y0 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_18/SP isPlaced = true      
		Site: SLICE_X12Y0
		SiteInst: SLICE_X12Y0 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[17] isPlaced = true      
		Site: SLICE_X39Y6
		SiteInst: SLICE_X39Y6 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[11]_i_1__0     isPlaced = true      
		Site: SLICE_X39Y147
		SiteInst: SLICE_X39Y147 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_sum[0]_i_1          isPlaced = true      
		Site: SLICE_X91Y80
		SiteInst: SLICE_X91Y80 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg[12]_i_1      isPlaced = true      
		Site: SLICE_X84Y101
		SiteInst: SLICE_X84Y101 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[1]_i_1__0      isPlaced = true      
		Site: SLICE_X74Y8
		SiteInst: SLICE_X74Y8 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[0]_i_5       isPlaced = true      
		Site: SLICE_X91Y52
		SiteInst: SLICE_X91Y52 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[0]_i_6       isPlaced = true      
		Site: SLICE_X111Y38
		SiteInst: SLICE_X111Y38 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[0]_i_3       isPlaced = true      
		Site: SLICE_X91Y53
		SiteInst: SLICE_X91Y53 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[18] isPlaced = true      
		Site: SLICE_X78Y36
		SiteInst: SLICE_X78Y36 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[0]_i_4       isPlaced = true      
		Site: SLICE_X91Y54
		SiteInst: SLICE_X91Y54 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[19] isPlaced = true      
		Site: SLICE_X78Y35
		SiteInst: SLICE_X78Y35 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/state[1]_i_1__1          isPlaced = true      
		Site: SLICE_X39Y108
		SiteInst: SLICE_X39Y108 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/sample_wr_addr[0]_i_1    isPlaced = true      
		Site: SLICE_X57Y137
		SiteInst: SLICE_X57Y137 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg_reg[2]         isPlaced = true      
		Site: SLICE_X84Y144
		SiteInst: SLICE_X84Y144 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[12]_i_3      isPlaced = true      
		Site: SLICE_X111Y35
		SiteInst: SLICE_X111Y35 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[12]_i_2      isPlaced = true      
		Site: SLICE_X91Y42
		SiteInst: SLICE_X91Y42 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[12]_i_5      isPlaced = true      
		Site: SLICE_X91Y44
		SiteInst: SLICE_X91Y44 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[12]_i_4      isPlaced = true      
		Site: SLICE_X91Y41
		SiteInst: SLICE_X91Y41 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/sample_re_addr[2]_i_1    isPlaced = true      
		Site: SLICE_X57Y127
		SiteInst: SLICE_X57Y127 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout[23]_i_1        isPlaced = true      
		Site: SLICE_X84Y117
		SiteInst: SLICE_X84Y117 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/o_dout_valid_reg         isPlaced = true      
		Site: SLICE_X39Y121
		SiteInst: SLICE_X39Y121 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[18] isPlaced = true      
		Site: SLICE_X111Y58
		SiteInst: SLICE_X111Y58 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[15]_i_1 isPlaced = true      
		Site: SLICE_X111Y53
		SiteInst: SLICE_X111Y53 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg[8]_i_1       isPlaced = true      
		Site: SLICE_X111Y21
		SiteInst: SLICE_X111Y21 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg_reg[9]         isPlaced = true      
		Site: SLICE_X87Y8
		SiteInst: SLICE_X87Y8 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/state[1]_i_1__0          isPlaced = true      
		Site: SLICE_X84Y138
		SiteInst: SLICE_X84Y138 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/state_reg[1]             isPlaced = true      
		Site: SLICE_X39Y113
		SiteInst: SLICE_X39Y113 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[8]       isPlaced = true      
		Site: SLICE_X91Y40
		SiteInst: SLICE_X91Y40 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/counter[1]_i_1         isPlaced = true      
		Site: SLICE_X91Y83
		SiteInst: SLICE_X91Y83 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/sample_wr_addr[1]_i_1    isPlaced = true      
		Site: SLICE_X57Y145
		SiteInst: SLICE_X57Y145 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg_reg[8]         isPlaced = true      
		Site: SLICE_X74Y4
		SiteInst: SLICE_X74Y4 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg[11]_i_1      isPlaced = true      
		Site: SLICE_X111Y48
		SiteInst: SLICE_X111Y48 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/VCC_1               isPlaced = false     
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_15_15/SP isPlaced = true      
		Site: SLICE_X12Y2
		SiteInst: SLICE_X12Y2 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[1]_i_1 isPlaced = true      
		Site: SLICE_X39Y1
		SiteInst: SLICE_X39Y1 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0] isPlaced = true      
		Site: SLICE_X39Y7
		SiteInst: SLICE_X39Y7 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/state_reg[0]             isPlaced = true      
		Site: SLICE_X84Y125
		SiteInst: SLICE_X84Y125 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[9]       isPlaced = true      
		Site: SLICE_X13Y9
		SiteInst: SLICE_X13Y9 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[13]_i_1__0     isPlaced = true      
		Site: SLICE_X39Y148
		SiteInst: SLICE_X39Y148 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: o_ready_OBUF_inst                        isPlaced = true      
		Site: IOB_X1Y107
		SiteInst: IOB_X1Y107 	Placed = true
		SiteTypeEnum: IOB33
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[14]_i_1 isPlaced = true      
		Site: SLICE_X13Y8
		SiteInst: SLICE_X13Y8 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/counter[1]_i_1__0        isPlaced = true      
		Site: SLICE_X74Y3
		SiteInst: SLICE_X74Y3 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/counter[4]_i_2__0      isPlaced = true      
		Site: SLICE_X91Y75
		SiteInst: SLICE_X91Y75 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[4]_i_2       isPlaced = true      
		Site: SLICE_X111Y36
		SiteInst: SLICE_X111Y36 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg_reg[7]         isPlaced = true      
		Site: SLICE_X39Y137
		SiteInst: SLICE_X39Y137 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[16]_i_2      isPlaced = true      
		Site: SLICE_X91Y51
		SiteInst: SLICE_X91Y51 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[16]_i_3      isPlaced = true      
		Site: SLICE_X111Y67
		SiteInst: SLICE_X111Y67 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[16]_i_4      isPlaced = true      
		Site: SLICE_X91Y50
		SiteInst: SLICE_X91Y50 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[16]_i_5      isPlaced = true      
		Site: SLICE_X91Y55
		SiteInst: SLICE_X91Y55 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[4]_i_4       isPlaced = true      
		Site: SLICE_X91Y47
		SiteInst: SLICE_X91Y47 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[6]       isPlaced = true      
		Site: SLICE_X111Y68
		SiteInst: SLICE_X111Y68 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout_reg[19]        isPlaced = true      
		Site: SLICE_X91Y95
		SiteInst: SLICE_X91Y95 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[4]_i_3       isPlaced = true      
		Site: SLICE_X84Y145
		SiteInst: SLICE_X84Y145 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum[4]_i_5       isPlaced = true      
		Site: SLICE_X111Y44
		SiteInst: SLICE_X111Y44 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[3]_i_1__0      isPlaced = true      
		Site: SLICE_X39Y133
		SiteInst: SLICE_X39Y133 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[6]_i_1 isPlaced = true      
		Site: SLICE_X13Y3
		SiteInst: SLICE_X13Y3 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg[4]_i_1       isPlaced = true      
		Site: SLICE_X91Y94
		SiteInst: SLICE_X91Y94 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/state[1]_i_1           isPlaced = true      
		Site: SLICE_X84Y115
		SiteInst: SLICE_X84Y115 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg_reg[6]         isPlaced = true      
		Site: SLICE_X84Y126
		SiteInst: SLICE_X84Y126 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/GND                    isPlaced = false     
	Cell: deserializer_inst/shift_reg[1]_i_1       isPlaced = true      
		Site: SLICE_X61Y4
		SiteInst: SLICE_X61Y4 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/ov_dout_reg[18]        isPlaced = true      
		Site: SLICE_X91Y68
		SiteInst: SLICE_X91Y68 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[7]       isPlaced = true      
		Site: SLICE_X91Y57
		SiteInst: SLICE_X91Y57 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg[16]_i_1      isPlaced = true      
		Site: SLICE_X111Y12
		SiteInst: SLICE_X111Y12 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/state[3]_i_3__0          isPlaced = true      
		Site: SLICE_X57Y117
		SiteInst: SLICE_X57Y117 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/counter[2]_i_1__0        isPlaced = true      
		Site: SLICE_X84Y142
		SiteInst: SLICE_X84Y142 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/ov_sum_reg[16]_i_1  isPlaced = true      
		Site: SLICE_X111Y33
		SiteInst: SLICE_X111Y33 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: o_dout_OBUF_inst                         isPlaced = true      
		Site: IOB_X1Y87
		SiteInst: IOB_X1Y87 	Placed = true
		SiteTypeEnum: IOB33
	Cell: serializer_inst/shift_reg[12]_i_1__0     isPlaced = true      
		Site: SLICE_X84Y143
		SiteInst: SLICE_X84Y143 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg_reg[19]        isPlaced = true      
		Site: SLICE_X84Y131
		SiteInst: SLICE_X84Y131 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_3_3/SP isPlaced = true      
		Site: SLICE_X0Y5
		SiteInst: SLICE_X0Y5 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_17_17/SP isPlaced = true      
		Site: SLICE_X12Y9
		SiteInst: SLICE_X12Y9 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: serializer_inst/shift_reg[2]_i_1__0      isPlaced = true      
		Site: SLICE_X61Y2
		SiteInst: SLICE_X61Y2 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/counter[4]_i_1           isPlaced = true      
		Site: SLICE_X39Y128
		SiteInst: SLICE_X39Y128 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/counter[4]_i_2           isPlaced = true      
		Site: SLICE_X39Y125
		SiteInst: SLICE_X39Y125 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/counter[4]_i_3           isPlaced = true      
		Site: SLICE_X39Y112
		SiteInst: SLICE_X39Y112 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/counter[4]_i_4           isPlaced = true      
		Site: SLICE_X39Y111
		SiteInst: SLICE_X39Y111 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_0/SP isPlaced = true      
		Site: SLICE_X12Y3
		SiteInst: SLICE_X12Y3 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: serializer_inst/shift_reg_reg[18]        isPlaced = true      
		Site: SLICE_X84Y140
		SiteInst: SLICE_X84Y140 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg[14]_i_1      isPlaced = true      
		Site: SLICE_X111Y46
		SiteInst: SLICE_X111Y46 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[23]_i_3        isPlaced = true      
		Site: SLICE_X39Y127
		SiteInst: SLICE_X39Y127 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[23]_i_2        isPlaced = true      
		Site: SLICE_X39Y110
		SiteInst: SLICE_X39Y110 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[4]_i_1 isPlaced = true      
		Site: SLICE_X111Y52
		SiteInst: SLICE_X111Y52 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[23]_i_1        isPlaced = true      
		Site: SLICE_X39Y115
		SiteInst: SLICE_X39Y115 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_9_9/SP isPlaced = true      
		Site: SLICE_X12Y8
		SiteInst: SLICE_X12Y8 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: serializer_inst/shift_reg[8]_i_1__0      isPlaced = true      
		Site: SLICE_X39Y144
		SiteInst: SLICE_X39Y144 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: i_din_IBUF_inst                          isPlaced = true      
		Site: IOB_X1Y142
		SiteInst: IOB_X1Y142 	Placed = true
		SiteTypeEnum: IOB33
	Cell: serializer_inst/state[0]_i_1__1          isPlaced = true      
		Site: SLICE_X39Y145
		SiteInst: SLICE_X39Y145 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/weight_re_i_1            isPlaced = true      
		Site: SLICE_X57Y119
		SiteInst: SLICE_X57Y119 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg_reg[17]        isPlaced = true      
		Site: SLICE_X74Y7
		SiteInst: SLICE_X74Y7 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/shift_reg[6]_i_1       isPlaced = true      
		Site: SLICE_X111Y29
		SiteInst: SLICE_X111Y29 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/weight_re_addr[1]_i_1    isPlaced = true      
		Site: SLICE_X57Y128
		SiteInst: SLICE_X57Y128 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_6/SP isPlaced = true      
		Site: SLICE_X38Y76
		SiteInst: SLICE_X38Y76 	Placed = true
		SiteTypeEnum: SLICEM
	Cell: fir_filter_inst/sample_wr_addr[3]_i_1    isPlaced = true      
		Site: SLICE_X57Y139
		SiteInst: SLICE_X57Y139 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/state[3]_i_2__0          isPlaced = true      
		Site: SLICE_X87Y1
		SiteInst: SLICE_X87Y1 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: deserializer_inst/o_dout_valid_reg       isPlaced = true      
		Site: SLICE_X61Y1
		SiteInst: SLICE_X61Y1 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[12]_i_1 isPlaced = true      
		Site: SLICE_X91Y39
		SiteInst: SLICE_X91Y39 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: fir_filter_inst/inst/sum_trunc1          isPlaced = true      
		Site: DSP48_X3Y48
		SiteInst: DSP48_X3Y48 	Placed = true
		SiteTypeEnum: DSP48E1
	Cell: serializer_inst/o_ready_i_1              isPlaced = true      
		Site: SLICE_X39Y141
		SiteInst: SLICE_X39Y141 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/shift_reg[18]_i_1__0     isPlaced = true      
		Site: SLICE_X74Y2
		SiteInst: SLICE_X74Y2 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: i_din_valid_IBUF_inst                    isPlaced = true      
		Site: IOB_X1Y141
		SiteInst: IOB_X1Y141 	Placed = true
		SiteTypeEnum: IOB33
	Cell: serializer_inst/shift_reg_reg[16]        isPlaced = true      
		Site: SLICE_X39Y129
		SiteInst: SLICE_X39Y129 	Placed = true
		SiteTypeEnum: SLICEL
	Cell: serializer_inst/GND                      isPlaced = false     