Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Aug  2 01:46:33 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  355         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (262)
6. checking no_output_delay (81)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (262)
--------------------------------
 There are 262 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (81)
--------------------------------
 There are 81 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.106        0.000                      0                 3617        0.096        0.000                      0                 3617        1.250        0.000                       0                  1879  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.106        0.000                      0                 3617        0.096        0.000                      0                 3617        1.250        0.000                       0                  1879  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.699ns (35.756%)  route 3.053ns (64.244%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_clk
    SLICE_X51Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=113, routed)         0.837     2.266    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.124     2.390 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_i_11/O
                         net (fo=2, routed)           0.323     2.713    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_sig_allocacmp_max_vote_1_load[3]
    SLICE_X52Y82         LUT6 (Prop_lut6_I4_O)        0.124     2.837 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_i_3/O
                         net (fo=1, routed)           0.466     3.303    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_i_3_n_4
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.823 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.823    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_n_4
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.940 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.940    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__0_n_4
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.057 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.057    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__1_n_4
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.174 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__2/CO[3]
                         net (fo=33, routed)          0.957     5.131    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__2_n_4
    SLICE_X50Y81         LUT5 (Prop_lut5_I4_O)        0.124     5.255 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194[11]_i_1/O
                         net (fo=1, routed)           0.470     5.725    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_fu_114_p3[11]
    SLICE_X51Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_clk
    SLICE_X51Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[11]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X51Y82         FDRE (Setup_fdre_C_D)       -0.058     5.831    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[11]
  -------------------------------------------------------------------
                         required time                          5.831    
                         arrival time                          -5.725    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 1.727ns (36.098%)  route 3.057ns (63.902%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_clk
    SLICE_X51Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=113, routed)         0.837     2.266    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.124     2.390 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_i_11/O
                         net (fo=2, routed)           0.323     2.713    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_sig_allocacmp_max_vote_1_load[3]
    SLICE_X52Y82         LUT6 (Prop_lut6_I4_O)        0.124     2.837 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_i_3/O
                         net (fo=1, routed)           0.466     3.303    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_i_3_n_4
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.823 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.823    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_n_4
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.940 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.940    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__0_n_4
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.057 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.057    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__1_n_4
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.174 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__2/CO[3]
                         net (fo=33, routed)          1.431     5.605    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__2_n_4
    SLICE_X52Y83         LUT5 (Prop_lut5_I4_O)        0.152     5.757 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194[9]_i_1/O
                         net (fo=1, routed)           0.000     5.757    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_fu_114_p3[9]
    SLICE_X52Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_clk
    SLICE_X52Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[9]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X52Y83         FDRE (Setup_fdre_C_D)        0.047     5.936    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[9]
  -------------------------------------------------------------------
                         required time                          5.936    
                         arrival time                          -5.757    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.456ns (10.072%)  route 4.071ns (89.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X43Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/Q
                         net (fo=288, routed)         4.071     5.500    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_pp0_stage3
    SLICE_X29Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X29Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[4]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X29Y85         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[4]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.456ns (10.072%)  route 4.071ns (89.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X43Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/Q
                         net (fo=288, routed)         4.071     5.500    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_pp0_stage3
    SLICE_X29Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X29Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[5]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X29Y85         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[5]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_46_reg_5512_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.456ns (10.183%)  route 4.022ns (89.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X43Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/Q
                         net (fo=288, routed)         4.022     5.451    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_pp0_stage3
    SLICE_X28Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_46_reg_5512_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X28Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_46_reg_5512_reg[0]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X28Y86         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_46_reg_5512_reg[0]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_46_reg_5512_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.456ns (10.183%)  route 4.022ns (89.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X43Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/Q
                         net (fo=288, routed)         4.022     5.451    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_pp0_stage3
    SLICE_X28Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_46_reg_5512_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X28Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_46_reg_5512_reg[1]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X28Y86         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_46_reg_5512_reg[1]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_s_reg_5417_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.456ns (10.183%)  route 4.022ns (89.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X43Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/Q
                         net (fo=288, routed)         4.022     5.451    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_pp0_stage3
    SLICE_X28Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_s_reg_5417_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X28Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_s_reg_5417_reg[0]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X28Y86         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_s_reg_5417_reg[0]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_s_reg_5417_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.456ns (10.183%)  route 4.022ns (89.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X43Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/Q
                         net (fo=288, routed)         4.022     5.451    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_pp0_stage3
    SLICE_X28Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_s_reg_5417_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X28Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_s_reg_5417_reg[1]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X28Y86         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_s_reg_5417_reg[1]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dists_0_0_fu_62_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.637ns (38.868%)  route 2.575ns (61.132%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y92         FDRE                                         r  bd_0_i/hls_inst/inst/dists_0_0_fu_62_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/dists_0_0_fu_62_reg[2]/Q
                         net (fo=5, routed)           0.833     2.324    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_0_0_fu_62_reg[8]_1[2]
    SLICE_X39Y92         LUT6 (Prop_lut6_I1_O)        0.124     2.448 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3/O
                         net (fo=1, routed)           0.332     2.780    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3_n_4
    SLICE_X38Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.300 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.300    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_n_4
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.417 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.417    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0_n_4
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.534    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1_n_4
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.651 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.784     4.435    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2_n_4
    SLICE_X39Y95         LUT2 (Prop_lut2_I1_O)        0.124     4.559 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1/O
                         net (fo=9, routed)           0.625     5.185    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1_n_4
    SLICE_X39Y95         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X39Y95         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[4]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X39Y95         FDRE (Setup_fdre_C_R)       -0.429     5.460    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[4]
  -------------------------------------------------------------------
                         required time                          5.460    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dists_0_0_fu_62_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.637ns (38.868%)  route 2.575ns (61.132%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y92         FDRE                                         r  bd_0_i/hls_inst/inst/dists_0_0_fu_62_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/dists_0_0_fu_62_reg[2]/Q
                         net (fo=5, routed)           0.833     2.324    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_0_0_fu_62_reg[8]_1[2]
    SLICE_X39Y92         LUT6 (Prop_lut6_I1_O)        0.124     2.448 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3/O
                         net (fo=1, routed)           0.332     2.780    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3_n_4
    SLICE_X38Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.300 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.300    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_n_4
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.417 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.417    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0_n_4
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.534    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1_n_4
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.651 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.784     4.435    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2_n_4
    SLICE_X39Y95         LUT2 (Prop_lut2_I1_O)        0.124     4.559 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1/O
                         net (fo=9, routed)           0.625     5.185    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1_n_4
    SLICE_X39Y95         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X39Y95         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[5]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X39Y95         FDRE (Setup_fdre_C_R)       -0.429     5.460    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[5]
  -------------------------------------------------------------------
                         required time                          5.460    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                  0.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_418_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_689_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X37Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_418_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_418_reg[50]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_418_reg_n_4_[50]
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.045     0.648 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_689[50]_i_1/O
                         net (fo=1, routed)           0.000     0.648    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/grp_fu_427_p2[50]
    SLICE_X36Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_689_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X36Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_689_reg[50]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y86         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_689_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/test_set_load_2_reg_5072_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_169_reg_5927_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X33Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/test_set_load_2_reg_5072_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/test_set_load_2_reg_5072_reg[13]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/test_set_load_2_reg_5072[13]
    SLICE_X32Y70         LUT2 (Prop_lut2_I1_O)        0.045     0.648 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_169_reg_5927[0]_i_1/O
                         net (fo=1, routed)           0.000     0.648    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/diff_2_fu_1925_p2[13]
    SLICE_X32Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_169_reg_5927_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X32Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_169_reg_5927_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y70         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_169_reg_5927_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/test_set_load_2_reg_5072_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/diff_2_reg_5797_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X33Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/test_set_load_2_reg_5072_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/test_set_load_2_reg_5072_reg[57]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/test_set_load_2_reg_5072[57]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/diff_2_reg_5797[57]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/diff_2_fu_1925_p2[57]
    SLICE_X32Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/diff_2_reg_5797_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X32Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/diff_2_reg_5797_reg[57]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y89         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/diff_2_reg_5797_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_SET_KNN_SET_fu_156/labels_1_1_fu_74_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/labels_1_3_fu_250_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_SET_KNN_SET_fu_156/ap_clk
    SLICE_X47Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_SET_KNN_SET_fu_156/labels_1_1_fu_74_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_SET_KNN_SET_fu_156/labels_1_1_fu_74_reg[2]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/labels_1_3_fu_250_reg[3][2]
    SLICE_X46Y93         LUT5 (Prop_lut5_I0_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/labels_1_3_fu_250[2]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U_n_48
    SLICE_X46Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/labels_1_3_fu_250_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X46Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/labels_1_3_fu_250_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/labels_1_3_fu_250_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_423_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_689_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X47Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_423_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_423_reg[28]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_423[28]
    SLICE_X46Y78         LUT2 (Prop_lut2_I1_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_689[28]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/grp_fu_427_p2[28]
    SLICE_X46Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_689_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X46Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_689_reg[28]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y78         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_689_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_loop_exit_ready_pp0_iter1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_loop_exit_ready_pp0_iter2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_clk
    SLICE_X51Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_loop_exit_ready_pp0_iter1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_loop_exit_ready_pp0_iter1_reg_reg/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_loop_exit_ready_pp0_iter1_reg
    SLICE_X51Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_loop_exit_ready_pp0_iter2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_clk
    SLICE_X51Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_loop_exit_ready_pp0_iter2_reg_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_loop_exit_ready_pp0_iter2_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_423_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_689_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X37Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_423_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_423_reg[42]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_423[42]
    SLICE_X36Y86         LUT2 (Prop_lut2_I1_O)        0.045     0.652 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_689[42]_i_1/O
                         net (fo=1, routed)           0.000     0.652    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/grp_fu_427_p2[42]
    SLICE_X36Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_689_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X36Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_689_reg[42]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y86         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_689_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_414_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/diff_reg_5092_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X31Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_414_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_414_reg[38]/Q
                         net (fo=2, routed)           0.066     0.617    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_414[38]
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.662 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/diff_reg_5092[38]_i_1/O
                         net (fo=1, routed)           0.000     0.662    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/diff_fu_816_p2[38]
    SLICE_X30Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/diff_reg_5092_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X30Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/diff_reg_5092_reg[38]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y80         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/diff_reg_5092_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_414_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_32_reg_5242_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_414_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_414_reg[5]/Q
                         net (fo=2, routed)           0.066     0.617    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_414[5]
    SLICE_X34Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.662 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_32_reg_5242[0]_i_1/O
                         net (fo=1, routed)           0.000     0.662    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/diff_fu_816_p2[5]
    SLICE_X34Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_32_reg_5242_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X34Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_32_reg_5242_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_32_reg_5242_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_414_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/diff_2_reg_5797_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X35Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_414_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_414_reg[17]/Q
                         net (fo=2, routed)           0.066     0.617    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_414[17]
    SLICE_X34Y75         LUT2 (Prop_lut2_I0_O)        0.045     0.662 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/diff_2_reg_5797[17]_i_1/O
                         net (fo=1, routed)           0.000     0.662    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/diff_2_fu_1925_p2[17]
    SLICE_X34Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/diff_2_reg_5797_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X34Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/diff_2_reg_5797_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y75         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/diff_2_reg_5797_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C      n/a            1.000         5.000       4.000      SLICE_X52Y96  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X52Y96  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X49Y95  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X49Y95  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X44Y96  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X44Y96  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X50Y92  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X50Y91  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X50Y91  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X50Y91  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X46Y82  bd_0_i/hls_inst/inst/votes_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X46Y82  bd_0_i/hls_inst/inst/votes_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X46Y82  bd_0_i/hls_inst/inst/votes_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X46Y82  bd_0_i/hls_inst/inst/votes_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X46Y82  bd_0_i/hls_inst/inst/votes_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X46Y82  bd_0_i/hls_inst/inst/votes_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X46Y82  bd_0_i/hls_inst/inst/votes_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X46Y82  bd_0_i/hls_inst/inst/votes_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X42Y83  bd_0_i/hls_inst/inst/votes_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X42Y83  bd_0_i/hls_inst/inst/votes_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X46Y82  bd_0_i/hls_inst/inst/votes_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X46Y82  bd_0_i/hls_inst/inst/votes_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X46Y82  bd_0_i/hls_inst/inst/votes_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X46Y82  bd_0_i/hls_inst/inst/votes_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X46Y82  bd_0_i/hls_inst/inst/votes_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X46Y82  bd_0_i/hls_inst/inst/votes_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X46Y82  bd_0_i/hls_inst/inst/votes_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X46Y82  bd_0_i/hls_inst/inst/votes_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X42Y83  bd_0_i/hls_inst/inst/votes_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X42Y83  bd_0_i/hls_inst/inst/votes_U/ram_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.096ns  (logic 0.150ns (7.156%)  route 1.946ns (92.844%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.973     2.096    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.866ns  (logic 0.046ns (5.310%)  route 0.820ns (94.690%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/ap_start
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.046     0.456 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.410     0.866    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            training_samples_address0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.737ns  (logic 0.580ns (15.520%)  route 3.157ns (84.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X37Y91         FDSE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[0]/Q
                         net (fo=361, routed)         2.184     3.613    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X44Y99         LUT6 (Prop_lut6_I3_O)        0.124     3.737 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/training_samples_address1[13]_INST_0/O
                         net (fo=0)                   0.973     4.710    training_samples_address0[13]
                                                                      r  training_samples_address0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            training_samples_address1[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.737ns  (logic 0.580ns (15.520%)  route 3.157ns (84.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X37Y91         FDSE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[0]/Q
                         net (fo=361, routed)         2.184     3.613    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X44Y99         LUT6 (Prop_lut6_I3_O)        0.124     3.737 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/training_samples_address1[13]_INST_0/O
                         net (fo=0)                   0.973     4.710    training_samples_address1[13]
                                                                      r  training_samples_address1[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            training_samples_address0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 0.580ns (15.550%)  route 3.150ns (84.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X37Y91         FDSE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[0]/Q
                         net (fo=361, routed)         2.177     3.606    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X44Y99         LUT6 (Prop_lut6_I4_O)        0.124     3.730 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/training_samples_address1[9]_INST_0/O
                         net (fo=0)                   0.973     4.703    training_samples_address0[9]
                                                                      r  training_samples_address0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            training_samples_address1[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 0.580ns (15.550%)  route 3.150ns (84.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X37Y91         FDSE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[0]/Q
                         net (fo=361, routed)         2.177     3.606    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X44Y99         LUT6 (Prop_lut6_I4_O)        0.124     3.730 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/training_samples_address1[9]_INST_0/O
                         net (fo=0)                   0.973     4.703    training_samples_address1[9]
                                                                      r  training_samples_address1[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            training_samples_address0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.593ns  (logic 0.580ns (16.143%)  route 3.013ns (83.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X37Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[1]/Q
                         net (fo=264, routed)         2.040     3.469    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/Q[1]
    SLICE_X44Y98         LUT6 (Prop_lut6_I5_O)        0.124     3.593 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/training_samples_address1[8]_INST_0/O
                         net (fo=0)                   0.973     4.566    training_samples_address0[8]
                                                                      r  training_samples_address0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            training_samples_address1[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.593ns  (logic 0.580ns (16.143%)  route 3.013ns (83.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X37Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[1]/Q
                         net (fo=264, routed)         2.040     3.469    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/Q[1]
    SLICE_X44Y98         LUT6 (Prop_lut6_I5_O)        0.124     3.593 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/training_samples_address1[8]_INST_0/O
                         net (fo=0)                   0.973     4.566    training_samples_address1[8]
                                                                      r  training_samples_address1[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            training_samples_address0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.592ns  (logic 0.580ns (16.149%)  route 3.012ns (83.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X37Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[1]/Q
                         net (fo=264, routed)         2.039     3.468    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/Q[1]
    SLICE_X44Y98         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/training_samples_address1[7]_INST_0/O
                         net (fo=0)                   0.973     4.565    training_samples_address0[7]
                                                                      r  training_samples_address0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            training_samples_address1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.592ns  (logic 0.580ns (16.149%)  route 3.012ns (83.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X37Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[1]/Q
                         net (fo=264, routed)         2.039     3.468    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/Q[1]
    SLICE_X44Y98         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/training_samples_address1[7]_INST_0/O
                         net (fo=0)                   0.973     4.565    training_samples_address1[7]
                                                                      r  training_samples_address1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            training_samples_address0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.561ns  (logic 0.580ns (16.287%)  route 2.981ns (83.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X37Y91         FDSE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[0]/Q
                         net (fo=361, routed)         2.008     3.437    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X44Y98         LUT6 (Prop_lut6_I3_O)        0.124     3.561 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/training_samples_address1[10]_INST_0/O
                         net (fo=0)                   0.973     4.534    training_samples_address0[10]
                                                                      r  training_samples_address0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            training_samples_address1[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.561ns  (logic 0.580ns (16.287%)  route 2.981ns (83.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X37Y91         FDSE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[0]/Q
                         net (fo=361, routed)         2.008     3.437    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X44Y98         LUT6 (Prop_lut6_I3_O)        0.124     3.561 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U/training_samples_address1[10]_INST_0/O
                         net (fo=0)                   0.973     4.534    training_samples_address1[10]
                                                                      r  training_samples_address1[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            results_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y97         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[2]/Q
                         net (fo=1, unset)            0.410     0.961    results_address0[0]
                                                                      r  results_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            results_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y94         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[3]/Q
                         net (fo=1, unset)            0.410     0.961    results_address0[1]
                                                                      r  results_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            results_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y96         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[4]/Q
                         net (fo=1, unset)            0.410     0.961    results_address0[2]
                                                                      r  results_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            results_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y96         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[5]/Q
                         net (fo=1, unset)            0.410     0.961    results_address0[3]
                                                                      r  results_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            results_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y94         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[6]/Q
                         net (fo=1, unset)            0.410     0.961    results_address0[4]
                                                                      r  results_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            results_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y94         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[7]/Q
                         net (fo=1, unset)            0.410     0.961    results_address0[5]
                                                                      r  results_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            results_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y96         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[8]/Q
                         net (fo=1, unset)            0.410     0.961    results_address0[6]
                                                                      r  results_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            results_address0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y94         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[9]/Q
                         net (fo=1, unset)            0.410     0.961    results_address0[7]
                                                                      r  results_address0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            results_address0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y94         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[10]/Q
                         net (fo=1, unset)            0.410     0.961    results_address0[8]
                                                                      r  results_address0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            test_set_address1[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y94         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_1_reg_477_reg[10]/Q
                         net (fo=1, unset)            0.410     0.961    test_set_address1[10]
                                                                      r  test_set_address1[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           378 Endpoints
Min Delay           378 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/t_fu_58_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.686ns  (logic 0.124ns (7.354%)  route 1.562ns (92.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/t_fu_58[8]_i_1/O
                         net (fo=9, routed)           0.589     1.686    bd_0_i/hls_inst/inst/t_fu_58[8]_i_1_n_4
    SLICE_X52Y95         FDRE                                         r  bd_0_i/hls_inst/inst/t_fu_58_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y95         FDRE                                         r  bd_0_i/hls_inst/inst/t_fu_58_reg[1]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/t_fu_58_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.686ns  (logic 0.124ns (7.354%)  route 1.562ns (92.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/t_fu_58[8]_i_1/O
                         net (fo=9, routed)           0.589     1.686    bd_0_i/hls_inst/inst/t_fu_58[8]_i_1_n_4
    SLICE_X52Y95         FDRE                                         r  bd_0_i/hls_inst/inst/t_fu_58_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y95         FDRE                                         r  bd_0_i/hls_inst/inst/t_fu_58_reg[2]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/t_fu_58_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.686ns  (logic 0.124ns (7.354%)  route 1.562ns (92.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/t_fu_58[8]_i_1/O
                         net (fo=9, routed)           0.589     1.686    bd_0_i/hls_inst/inst/t_fu_58[8]_i_1_n_4
    SLICE_X52Y95         FDRE                                         r  bd_0_i/hls_inst/inst/t_fu_58_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y95         FDRE                                         r  bd_0_i/hls_inst/inst/t_fu_58_reg[3]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/t_fu_58_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.686ns  (logic 0.124ns (7.354%)  route 1.562ns (92.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/t_fu_58[8]_i_1/O
                         net (fo=9, routed)           0.589     1.686    bd_0_i/hls_inst/inst/t_fu_58[8]_i_1_n_4
    SLICE_X52Y95         FDRE                                         r  bd_0_i/hls_inst/inst/t_fu_58_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y95         FDRE                                         r  bd_0_i/hls_inst/inst/t_fu_58_reg[4]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/t_fu_58_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.686ns  (logic 0.124ns (7.354%)  route 1.562ns (92.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/t_fu_58[8]_i_1/O
                         net (fo=9, routed)           0.589     1.686    bd_0_i/hls_inst/inst/t_fu_58[8]_i_1_n_4
    SLICE_X52Y95         FDRE                                         r  bd_0_i/hls_inst/inst/t_fu_58_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y95         FDRE                                         r  bd_0_i/hls_inst/inst/t_fu_58_reg[5]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/t_fu_58_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.682ns  (logic 0.124ns (7.373%)  route 1.558ns (92.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/t_fu_58[8]_i_1/O
                         net (fo=9, routed)           0.585     1.682    bd_0_i/hls_inst/inst/t_fu_58[8]_i_1_n_4
    SLICE_X53Y95         FDRE                                         r  bd_0_i/hls_inst/inst/t_fu_58_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y95         FDRE                                         r  bd_0_i/hls_inst/inst/t_fu_58_reg[6]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/t_fu_58_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.682ns  (logic 0.124ns (7.373%)  route 1.558ns (92.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/t_fu_58[8]_i_1/O
                         net (fo=9, routed)           0.585     1.682    bd_0_i/hls_inst/inst/t_fu_58[8]_i_1_n_4
    SLICE_X53Y95         FDRE                                         r  bd_0_i/hls_inst/inst/t_fu_58_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y95         FDRE                                         r  bd_0_i/hls_inst/inst/t_fu_58_reg[7]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/t_fu_58_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.682ns  (logic 0.124ns (7.373%)  route 1.558ns (92.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/t_fu_58[8]_i_1/O
                         net (fo=9, routed)           0.585     1.682    bd_0_i/hls_inst/inst/t_fu_58[8]_i_1_n_4
    SLICE_X53Y95         FDRE                                         r  bd_0_i/hls_inst/inst/t_fu_58_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y95         FDRE                                         r  bd_0_i/hls_inst/inst/t_fu_58_reg[8]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/t_fu_58_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.630ns  (logic 0.124ns (7.609%)  route 1.506ns (92.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/t_fu_58[8]_i_1/O
                         net (fo=9, routed)           0.533     1.630    bd_0_i/hls_inst/inst/t_fu_58[8]_i_1_n_4
    SLICE_X52Y97         FDRE                                         r  bd_0_i/hls_inst/inst/t_fu_58_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y97         FDRE                                         r  bd_0_i/hls_inst/inst/t_fu_58_reg[0]/C

Slack:                    inf
  Source:                 test_set_q1[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_418_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.125ns  (logic 0.152ns (13.511%)  route 0.973ns (86.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  test_set_q1[11] (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/test_set_q1[11]
    SLICE_X43Y71         LUT3 (Prop_lut3_I2_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_418[11]_i_1/O
                         net (fo=1, routed)           0.000     1.125    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_418[11]_i_1_n_4
    SLICE_X43Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_418_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     0.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X43Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/reg_418_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=42, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X52Y96         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y96         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=42, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X52Y96         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y96         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=42, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X49Y95         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y95         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=42, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X49Y95         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y95         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=42, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X44Y96         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y96         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=42, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X44Y96         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y96         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=42, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X50Y92         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y92         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=42, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X50Y91         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y91         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=42, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X50Y91         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y91         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=42, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X50Y91         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y91         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C





