Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Jan  6 18:31:54 2021
| Host         : DESKTOP-L9EPDB3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file snake_game_control_sets_placed.rpt
| Design       : snake_game
| Device       : xc7a35ti
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             601 |          216 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              65 |           22 |
| Yes          | No                    | No                     |              13 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+--------------------------------+---------------------------------+------------------+----------------+--------------+
|           Clock Signal           |          Enable Signal         |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+--------------------------------+---------------------------------+------------------+----------------+--------------+
|  View/clk_divider0/clk_out_reg_0 |                                |                                 |                1 |              1 |         1.00 |
|  View/clk_divider0/clk_out_reg_0 |                                | Logic/SR[0]                     |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG                   | Input/direction_reg[3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                   | reset_n_IBUF                   |                                 |                7 |              9 |         1.29 |
|  View/clk_divider0/clk_out_reg_0 | View/vs0/h_count_next          | View/vs0/v_count_reg[9]_i_1_n_0 |                4 |             10 |         2.50 |
|  View/clk_divider0/clk_out_reg_0 | View/vs0/pixel_tick            | View/vs0/h_count_reg[9]_i_1_n_0 |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                   | reset_n_IBUF                   | Logic/SR[0]                     |               11 |             24 |         2.18 |
|  clk_IBUF_BUFG                   |                                | Logic/clear                     |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG                   |                                | Logic/SR[0]                     |               13 |             35 |         2.69 |
|  clk_IBUF_BUFG                   |                                |                                 |              215 |            600 |         2.79 |
+----------------------------------+--------------------------------+---------------------------------+------------------+----------------+--------------+


