$comment
	File created using the following command:
		vcd file Part2.msim.vcd -direction
$end
$date
	Tue Nov 06 22:30:49 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Part2_vlg_vec_tst $end
$var reg 2 ! SW [1:0] $end
$var wire 1 " LEDR [1] $end
$var wire 1 # LEDR [0] $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * LEDR[0]~output_o $end
$var wire 1 + LEDR[1]~output_o $end
$var wire 1 , SW[1]~input_o $end
$var wire 1 - comb_3|S~combout $end
$var wire 1 . SW[0]~input_o $end
$var wire 1 / comb_3|S_g~combout $end
$var wire 1 0 comb_3|R~combout $end
$var wire 1 1 comb_3|R_g~combout $end
$var wire 1 2 comb_3|Qb~combout $end
$var wire 1 3 comb_3|Qa~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
x#
0"
0$
1%
x&
1'
1(
1)
x*
0+
0,
0-
0.
0/
10
01
x2
x3
$end
#2500
b1 !
1.
11
12
03
0*
0#
#3456
b11 !
1,
00
1-
01
1/
13
1*
02
1#
#5000
b10 !
0.
0/
#6756
b0 !
0,
10
0-
#7500
b1 !
1.
11
12
03
0*
0#
#10000
b0 !
0.
01
#11091
b10 !
1,
00
1-
#11657
b0 !
0,
10
0-
#12500
b1 !
1.
11
#12757
b11 !
1,
00
1-
01
1/
13
1*
02
1#
#13323
b1 !
0,
10
0-
11
0/
12
03
0*
0#
#14423
b11 !
1,
00
1-
01
1/
13
1*
02
1#
#14989
b1 !
0,
10
0-
11
0/
12
03
0*
0#
#15000
b0 !
0.
01
#17500
b1 !
1.
11
#17990
b11 !
1,
00
1-
01
1/
13
1*
02
1#
#19540
b1 !
0,
10
0-
11
0/
12
03
0*
0#
#20000
