   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,2
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "ifx_i2c_physical_layer.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.ifx_i2c_pl_pal_slave_addr_event_handler,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	ifx_i2c_pl_pal_slave_addr_event_handler:
  25              	.LFB14:
  26              	 .file 1 "D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c/ifx_i2c_physical_layer.c"
   1:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** /**
   2:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * \copyright
   3:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * MIT License
   4:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** *
   5:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * Copyright (c) 2020 Infineon Technologies AG
   6:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** *
   7:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * Permission is hereby granted, free of charge, to any person obtaining a copy
   8:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * of this software and associated documentation files (the "Software"), to deal
   9:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * in the Software without restriction, including without limitation the rights
  10:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  11:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * copies of the Software, and to permit persons to whom the Software is
  12:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * furnished to do so, subject to the following conditions:
  13:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** *
  14:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * The above copyright notice and this permission notice shall be included in all
  15:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * copies or substantial portions of the Software.
  16:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** *
  17:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  18:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  19:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  20:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  21:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  22:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  23:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * SOFTWARE
  24:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** *
  25:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * \endcopyright
  26:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** *
  27:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * \author Infineon Technologies AG
  28:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** *
  29:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * \file ifx_i2c_physical_layer.c
  30:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** *
  31:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * \brief   This file implements the APIs for physical layer of the Infineon I2C Protocol Stack libr
  32:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** *
  33:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * \ingroup  grIFXI2C
  34:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** *
  35:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** * @{
  36:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** */
  37:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
  38:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #include "optiga/ifx_i2c/ifx_i2c_physical_layer.h"
  39:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #include "optiga/pal/pal_os_event.h"
  40:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
  41:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** /// @cond hidden
  42:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
  43:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** // Physical Layer Register addresses
  44:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_DATA                     (0x80)
  45:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_DATA_REG_LEN             (0x81)
  46:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_I2C_STATE                (0x82)
  47:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_BASE_ADDR                (0x83)
  48:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_MAX_SCL_FREQU            (0x84)
  49:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_SOFT_RESET               (0x88)
  50:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_I2C_MODE                 (0x89)
  51:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
  52:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** // Physical Layer Register lengths
  53:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_LEN_I2C_STATE            (4U)
  54:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_LEN_MAX_SCL_FREQU        (4U)
  55:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_LEN_I2C_MODE             (2U)
  56:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_LEN_DATA_REG_LEN         (2U)
  57:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_LEN_SOFT_RESET           (2U)
  58:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_LEN_BASE_ADDR            (2U)
  59:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
  60:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** // Physical Layer State Register masks
  61:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_I2C_STATE_RESPONSE_READY (0x40)
  62:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_I2C_STATE_SOFT_RESET     (0x08)
  63:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
  64:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** // Physical Layer low level interface constants
  65:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_ACTION_READ_REGISTER         (0x01)
  66:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_ACTION_WRITE_REGISTER        (0x02)
  67:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_I2C_CMD_WRITE                (0x01)
  68:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_I2C_CMD_READ                 (0x02)
  69:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
  70:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** // Physical Layer high level interface constants
  71:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_ACTION_WRITE_FRAME           (0x01)
  72:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_ACTION_READ_FRAME            (0x02)
  73:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_STATE_UNINIT                 (0x00)
  74:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_STATE_INIT                   (0x01)
  75:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_STATE_READY                  (0x02)
  76:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_STATE_DATA_AVAILABLE         (0x03)
  77:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_STATE_RXTX                   (0x04)
  78:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_STATE_SOFT_RESET             (0x05)
  79:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
  80:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** //Physical Layer negotiation constants
  81:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_INIT_SET_DATA_REG_LEN        (0x11)
  82:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_INIT_GET_DATA_REG_LEN        (0x22)
  83:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_INIT_GET_FREQ_REG            (0x33)
  84:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_INIT_SET_FREQ_REG            (0x44)
  85:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_INIT_READ_FREQ               (0x55)
  86:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_INIT_VERIFY_FREQ             (0x66)
  87:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_INIT_AGREE_FREQ              (0x77)
  88:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_INIT_VERIFY_DATA_REG         (0x88)
  89:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_INIT_GET_STATUS_REG          (0x99)
  90:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_INIT_DONE                    (0xAA)
  91:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_INIT_SET_FREQ_DEFAULT        (0xBB)
  92:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
  93:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** //Physical layer soft reset states
  94:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_RESET_INIT                   (0xA1)
  95:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_RESET_WRITE                  (0xA2)
  96:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_RESET_STARTUP                (0xA3)
  97:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
  98:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_I2C_MODE_PERSISTANT      (0x80)
  99:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_I2C_MODE_SM_FM           (0x03)
 100:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_I2C_MODE_FM_PLUS         (0x04)
 101:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_SM_FM_MAX_FREQUENCY          (0x190)
 102:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_DEFAULT_FREQUENCY            (0x64)
 103:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_BASE_ADDR_PERSISTANT     (0x80)
 104:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_BASE_ADDR_VOLATILE       (0x00)
 105:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 106:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** // Physical Layer Base Address Register mask
 107:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define PL_REG_I2C_BASE_ADDRESS_MASK    (0x7F)
 108:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 109:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** // Setup debug log statements
 110:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #if IFX_I2C_LOG_PL == 1
 111:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define LOG_PL IFX_I2C_LOG
 112:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #else
 113:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #define LOG_PL(...) //printf(__VA_ARGS__)
 114:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** #endif
 115:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 116:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H optiga_lib_status_t g_pal_event_status;
 117:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 118:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 119:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** /// Physical Layer low level interface function
 120:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H void ifx_i2c_pl_read_register(ifx_i2c_context_t * p_ctx, uint8_t reg_addr, uint16_t reg_l
 121:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** /// Physical Layer low level interface function
 122:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H void ifx_i2c_pl_write_register(ifx_i2c_context_t * p_ctx,
 123:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                          uint8_t reg_addr,
 124:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                          uint16_t reg_len,
 125:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                          const uint8_t * p_content);
 126:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** /// Physical Layer high level interface timer callback (Status register polling)
 127:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H void ifx_i2c_pl_status_poll_callback(void * p_ctx);
 128:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** /// Physical Layer intermediate state machine (Negotiation with slave)
 129:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H void ifx_i2c_pl_negotiation_event_handler(void * p_input_ctx);
 130:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** /// Physical Layer intermediate state machine(Set bit rate)
 131:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H optiga_lib_status_t ifx_i2c_pl_set_bit_rate(ifx_i2c_context_t * p_ctx, uint16_t bitrate);
 132:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** /// Physical Layer intermediate state machine (soft reset)
 133:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H void ifx_i2c_pl_soft_reset(ifx_i2c_context_t * p_ctx);
 134:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** /// Physical Layer high level interface state machine (read/write frames)
 135:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H void ifx_i2c_pl_frame_event_handler(ifx_i2c_context_t * p_ctx, optiga_lib_status_t event)
 136:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** /// Physical Layer low level interface timer callback (I2C Nack/Busy polling)
 137:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H void ifx_i2c_pal_poll_callback(void * p_ctx);
 138:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** /// Physical Layer low level guard time callback
 139:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H void ifx_i2c_pl_guard_time_callback(void * p_ctx);
 140:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** /// Physical Layer low level interface state machine (read/write registers)
 141:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H void ifx_i2c_pl_pal_event_handler(void * p_ctx, optiga_lib_status_t event);
 142:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** /// Physical layer low level event handler for set slave address
 143:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H void ifx_i2c_pl_pal_slave_addr_event_handler(void * p_input_ctx, optiga_lib_status_t even
 144:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 145:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** /// @endcond
 146:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 147:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** optiga_lib_status_t ifx_i2c_pl_init(ifx_i2c_context_t * p_ctx, ifx_i2c_event_handler_t handler)
 148:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** {
 149:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     LOG_PL("[IFX-PL]: Init\n");
 150:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 151:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.upper_layer_event_handler = handler;
 152:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.frame_state = PL_STATE_UNINIT;
 153:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.negotiate_state = PL_INIT_SET_FREQ_DEFAULT;
 154:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->p_pal_i2c_ctx->slave_address = p_ctx->slave_address;
 155:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->p_pal_i2c_ctx->upper_layer_event_handler = ifx_i2c_pl_pal_event_handler;
 156:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter = PL_POLLING_MAX_CNT;
 157:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     if (TRUE == p_ctx->do_pal_init)
 158:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 159:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         // Initialize I2C driver
 160:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         if (PAL_STATUS_SUCCESS != pal_i2c_init(p_ctx->p_pal_i2c_ctx))
 161:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 162:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             return (IFX_I2C_STACK_ERROR);
 163:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         }
 164:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 165:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Set Physical Layer internal state
 166:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     if ((uint8_t)TRUE == p_ctx->pl.request_soft_reset)
 167:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 168:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         //Set the soft reset request to initial state to read register
 169:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         p_ctx->pl.request_soft_reset = PL_INIT_GET_STATUS_REG;
 170:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         p_ctx->pl.frame_state = PL_STATE_SOFT_RESET;
 171:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 172:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     else
 173:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 174:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         p_ctx->pl.frame_state = PL_STATE_INIT;
 175:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 176:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 177:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 178:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 179:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     return (IFX_I2C_STACK_SUCCESS);
 180:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 181:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 182:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** optiga_lib_status_t ifx_i2c_pl_send_frame(ifx_i2c_context_t * p_ctx, uint8_t * p_frame, uint16_t fr
 183:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** {
 184:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Physical Layer must be idle, set requested action
 185:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     if ((PL_STATE_INIT != p_ctx->pl.frame_state) && (PL_STATE_READY != p_ctx->pl.frame_state))
 186:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 187:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         return (IFX_I2C_STACK_ERROR);
 188:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 189:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.frame_action = PL_ACTION_WRITE_FRAME;
 190:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 191:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Store reference to frame for sending it later
 192:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.p_tx_frame   = p_frame;
 193:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.tx_frame_len = frame_len;
 194:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 195:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 196:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     return (IFX_I2C_STACK_SUCCESS);
 197:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 198:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 199:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** optiga_lib_status_t ifx_i2c_pl_receive_frame(ifx_i2c_context_t * p_ctx)
 200:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** {
 201:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Physical Layer must be idle, set requested action
 202:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     if ((PL_STATE_INIT != p_ctx->pl.frame_state) && (PL_STATE_READY != p_ctx->pl.frame_state))
 203:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 204:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         return (IFX_I2C_STACK_ERROR);
 205:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 206:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.frame_action = PL_ACTION_READ_FRAME;
 207:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 208:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 209:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     return (IFX_I2C_STACK_SUCCESS);
 210:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 211:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 212:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** optiga_lib_status_t ifx_i2c_pl_write_slave_address(ifx_i2c_context_t * p_ctx, uint8_t slave_address
 213:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** {
 214:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     optiga_lib_status_t status = IFX_I2C_STACK_ERROR;
 215:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     upper_layer_callback_t * p_temp_upper_layer_event_handler;
 216:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 217:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     /// @cond hidden
 218:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     #define PAL_WRITE_INIT_STATUS       (0x00FF)
 219:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     #define ADDRESS_OFFSET              (0x02)
 220:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     #define BASE_ADDRESS_REG_OFFSET     (0x00)
 221:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     #define MODE_OFFSET                 (0x01)
 222:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     #define POLLING_INTERVAL            (0x01)
 223:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     #define DELAY_FOR_COMPLETION        (0x0A)
 224:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     /// @endcond
 225:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 226:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //lint --e{611} suppress "void* function pointer is type casted to upper_layer_callback_t type"
 227:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //ifx i2c wrapper api for setting slave address in synchronous. hence the event handler is back
 228:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_temp_upper_layer_event_handler = (upper_layer_callback_t * )(p_ctx->p_pal_i2c_ctx->upper_laye
 229:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //since the lower level APIs are asynchronous, a temporary event handler for set slave address 
 230:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->p_pal_i2c_ctx->upper_layer_event_handler = ifx_i2c_pl_pal_slave_addr_event_handler;
 231:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 232:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer[BASE_ADDRESS_REG_OFFSET] = PL_REG_BASE_ADDR;
 233:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer[MODE_OFFSET] = PL_REG_BASE_ADDR_VOLATILE;
 234:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //supported base addresses are 0x00 - 0x7F. Hence 8th bit is ignored
 235:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer[ADDRESS_OFFSET] = slave_address & PL_REG_I2C_BASE_ADDRESS_MASK;
 236:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1 + PL_REG_LEN_BASE_ADDR;
 237:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 238:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     if (PL_REG_BASE_ADDR_VOLATILE != persistent)
 239:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 240:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         p_ctx->pl.buffer[MODE_OFFSET] = PL_REG_BASE_ADDR_PERSISTANT;
 241:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 242:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 243:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 244:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 245:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     while (0 != p_ctx->pl.retry_counter)
 246:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 247:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         g_pal_event_status = PAL_WRITE_INIT_STATUS;
 248:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 249:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         //lint --e{534} suppress "Error handling is not required so return value is not checked"
 250:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 251:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         while (PAL_WRITE_INIT_STATUS == g_pal_event_status){};
 252:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         if (PAL_I2C_EVENT_SUCCESS == g_pal_event_status)
 253:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 254:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 255:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         }
 256:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         p_ctx->pl.retry_counter--;
 257:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         pal_os_timer_delay_in_milliseconds(POLLING_INTERVAL);
 258:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 259:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 260:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     if (PAL_I2C_EVENT_SUCCESS == g_pal_event_status)
 261:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 262:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         p_ctx->p_pal_i2c_ctx->slave_address = p_ctx->pl.buffer[ADDRESS_OFFSET];
 263:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         if (PL_REG_BASE_ADDR_VOLATILE != persistent)
 264:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 265:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             p_ctx->slave_address = p_ctx->pl.buffer[ADDRESS_OFFSET];
 266:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         }
 267:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         pal_os_timer_delay_in_milliseconds(DELAY_FOR_COMPLETION);
 268:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         status = IFX_I2C_STACK_SUCCESS;
 269:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 270:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //restoring the backed up event handler
 271:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->p_pal_i2c_ctx->upper_layer_event_handler = p_temp_upper_layer_event_handler;
 272:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 273:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     /// @cond hidden
 274:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     #undef PAL_WRITE_INIT_STATUS
 275:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     #undef ADDRESS_OFFSET
 276:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     #undef BASE_ADDRESS_REG_OFFSET
 277:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     #undef MODE_OFFSET
 278:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     #undef POLLING_INTERVAL
 279:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     #undef DELAY_FOR_COMPLETION
 280:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     /// @endcond
 281:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 282:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     return (status);
 283:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 284:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 285:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H void ifx_i2c_pl_read_register(ifx_i2c_context_t * p_ctx, uint8_t reg_addr, uint16_t reg_l
 286:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** {
 287:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     LOG_PL("[IFX-PL]: Read register %x len %d\n", reg_addr, reg_len);
 288:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 289:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Prepare transmit buffer to write register address
 290:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer[0]     = reg_addr;
 291:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1;
 292:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 293:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Set low level interface variables and start transmission
 294:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_rx_len   = reg_len;
 295:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
 296:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 297:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 298:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 299:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //lint --e{534} suppress "This is the last statement of asynchronous function hence return valu
 300:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 301:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 302:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 303:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 304:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H void ifx_i2c_pl_write_register(ifx_i2c_context_t * p_ctx,
 305:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                          uint8_t reg_addr,
 306:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                          uint16_t reg_len,
 307:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                          const uint8_t * p_content)
 308:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** {
 309:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     LOG_PL("[IFX-PL]: Write register %x len %d\n", reg_addr, reg_len);
 310:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 311:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Prepare transmit buffer to write register address and content
 312:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer[0] = reg_addr;
 313:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 314:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1 + reg_len;
 315:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 316:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Set Physical Layer low level interface variables and start transmission
 317:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.register_action = PL_ACTION_WRITE_REGISTER;
 318:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 319:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 320:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //lint --e{534} suppress "This is the last statement of asynchronous function hence return valu
 321:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     pal_i2c_write(p_ctx->p_pal_i2c_ctx, p_ctx->pl.buffer, p_ctx->pl.buffer_tx_len);
 322:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 323:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 324:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 325:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H void ifx_i2c_pl_status_poll_callback(void * p_ctx)
 326:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** {
 327:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     LOG_PL("[IFX-PL]: Status poll Timer elapsed  -> Read STATUS register\n");
 328:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     ifx_i2c_pl_read_register((ifx_i2c_context_t * )p_ctx, PL_REG_I2C_STATE, PL_REG_LEN_I2C_STATE);
 329:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 330:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 331:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H optiga_lib_status_t ifx_i2c_pl_set_bit_rate(ifx_i2c_context_t * p_ctx, uint16_t bitrate)
 332:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** {
 333:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     optiga_lib_status_t status;
 334:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     void* p_pal_ctx_upper_layer_handler;
 335:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Save upper layer context in pal
 336:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_pal_ctx_upper_layer_handler = p_ctx->p_pal_i2c_ctx->upper_layer_event_handler;
 337:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Pass context as NULL to avoid callback invocation
 338:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->p_pal_i2c_ctx->upper_layer_event_handler  = NULL;
 339:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     status = pal_i2c_set_bitrate(p_ctx->p_pal_i2c_ctx , bitrate);
 340:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Restore callback
 341:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->p_pal_i2c_ctx->upper_layer_event_handler  = p_pal_ctx_upper_layer_handler;
 342:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     if (PAL_I2C_EVENT_SUCCESS != status)
 343:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 344:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         if (0 != (p_ctx->pl.retry_counter--))
 345:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 346:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             LOG_PL("[IFX-PL]: Set bit rate failed, Retry setting.\n");
 347:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             pal_os_event_register_callback_oneshot( p_ctx->pal_os_event_ctx,
 348:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                     ifx_i2c_pl_negotiation_event_handler,
 349:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                    ((void * )p_ctx),
 350:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                    PL_POLLING_INVERVAL_US);
 351:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             status = IFX_I2C_STACK_BUSY;
 352:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         }
 353:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         else
 354:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 355:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****            status = IFX_I2C_STACK_ERROR;
 356:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         }
 357:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 358:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     else
 359:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 360:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         status = IFX_I2C_STACK_SUCCESS;
 361:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 362:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 363:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     return (status);
 364:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 365:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 366:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H void ifx_i2c_pl_negotiation_event_handler(void * p_input_ctx)
 367:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** {
 368:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     optiga_lib_status_t event = (optiga_lib_status_t)IFX_I2C_STACK_ERROR;
 369:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     uint8_t continue_negotiation;
 370:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     ifx_i2c_context_t * p_ctx = (ifx_i2c_context_t * )p_input_ctx;
 371:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     uint8_t i2c_mode_value[2];
 372:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     uint8_t max_frame_size[2] = { (uint8_t)(p_ctx->frame_size >> 8), (uint8_t)(p_ctx->frame_size) }
 373:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     uint16_t buffer_len = 0;
 374:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     uint16_t slave_frequency;
 375:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     uint16_t slave_frame_len;
 376:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     uint8_t* p_buffer = NULL;
 377:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 378:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     do
 379:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 380:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         continue_negotiation = FALSE;
 381:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         LOG_PL("[IFX-PL]: Negotiation started\n");
 382:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         switch (p_ctx->pl.negotiate_state)
 383:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 384:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             // Set initial frequency to PL_DEFAULT_FREQUENCY to be able to negotiate with slave
 385:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             case PL_INIT_SET_FREQ_DEFAULT:
 386:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 387:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 // Default frequency set to master
 388:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 event = ifx_i2c_pl_set_bit_rate(p_input_ctx, PL_DEFAULT_FREQUENCY);
 389:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 if (IFX_I2C_STACK_SUCCESS == event)
 390:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 391:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     p_ctx->pl.negotiate_state = PL_INIT_GET_FREQ_REG;
 392:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     continue_negotiation = TRUE;
 393:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 394:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 else if (IFX_I2C_STACK_ERROR == event)
 395:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 396:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     p_ctx->pl.negotiate_state = PL_INIT_DONE;
 397:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     p_buffer = NULL;
 398:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     buffer_len = 0;
 399:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,(register_callba
 400:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                            (void * )p_ctx,
 401:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                            STARTUP_TIME_MSEC);
 402:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 403:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 404:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 405:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             // Read the current Max frequency supported by slave
 406:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             case PL_INIT_GET_FREQ_REG:
 407:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 408:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 p_ctx->pl.negotiate_state = PL_INIT_SET_FREQ_REG;
 409:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 ifx_i2c_pl_read_register(p_ctx, PL_REG_MAX_SCL_FREQU, PL_REG_LEN_MAX_SCL_FREQU);
 410:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 411:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 412:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             // Set the I2C mode register
 413:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             case PL_INIT_SET_FREQ_REG:
 414:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 415:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 slave_frequency = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
 416:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 417:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 i2c_mode_value[0] = PL_REG_I2C_MODE_PERSISTANT;
 418:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 if ((p_ctx->frequency > PL_SM_FM_MAX_FREQUENCY) && (slave_frequency <= PL_SM_FM_MAX
 419:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 420:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     //Change to FM+ mode if slave's current supported frequency is below user's req
 421:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     i2c_mode_value[1] = PL_REG_I2C_MODE_FM_PLUS;
 422:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     p_ctx->pl.negotiate_state = PL_INIT_READ_FREQ;
 423:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     ifx_i2c_pl_write_register(p_ctx, PL_REG_I2C_MODE, PL_REG_LEN_I2C_MODE, i2c_mode
 424:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 425:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 else if ((p_ctx->frequency <= PL_SM_FM_MAX_FREQUENCY) && (slave_frequency > PL_SM_F
 426:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 427:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     //Change to SM&FM mode if slave's current supported frequency is above user's r
 428:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     i2c_mode_value[1] = PL_REG_I2C_MODE_SM_FM;
 429:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     p_ctx->pl.negotiate_state = PL_INIT_READ_FREQ;
 430:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     ifx_i2c_pl_write_register(p_ctx, PL_REG_I2C_MODE, PL_REG_LEN_I2C_MODE, i2c_mode
 431:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 432:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 else
 433:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 434:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     p_ctx->pl.negotiate_state = PL_INIT_VERIFY_FREQ;
 435:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     continue_negotiation = TRUE;
 436:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 437:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 438:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 439:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             // After setting I2C mode register, read the slave's supported frequency
 440:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             case PL_INIT_READ_FREQ:
 441:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 442:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 p_ctx->pl.negotiate_state = PL_INIT_VERIFY_FREQ;
 443:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 ifx_i2c_pl_read_register(p_ctx, PL_REG_MAX_SCL_FREQU, PL_REG_LEN_MAX_SCL_FREQU);
 444:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 445:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 446:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             // Verify the requested frequency and slave's supported frequency
 447:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             case PL_INIT_VERIFY_FREQ:
 448:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 449:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 slave_frequency = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
 450:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 if (p_ctx->frequency > slave_frequency)
 451:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 452:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     LOG_PL("[IFX-PL]: Unexpected frequency in MAX_SCL_FREQU\n");
 453:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     p_buffer = NULL;
 454:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     buffer_len = 0;
 455:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     p_ctx->pl.negotiate_state = PL_INIT_DONE;
 456:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 457:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 else
 458:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 459:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     p_ctx->pl.negotiate_state = PL_INIT_AGREE_FREQ;
 460:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 461:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 continue_negotiation = TRUE;
 462:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 463:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 464:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             // Frequency negotiated, Set frequency at master
 465:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             case PL_INIT_AGREE_FREQ:
 466:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 467:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 // Frequency negotiation between master and slave is complete
 468:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 event = ifx_i2c_pl_set_bit_rate(p_input_ctx, p_ctx->frequency);
 469:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 if (IFX_I2C_STACK_SUCCESS == event)
 470:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 471:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     p_ctx->pl.negotiate_state = PL_INIT_SET_DATA_REG_LEN;
 472:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     continue_negotiation = TRUE;
 473:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 474:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 else if (IFX_I2C_STACK_ERROR == event)
 475:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 476:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     p_ctx->pl.negotiate_state = PL_INIT_DONE;
 477:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     p_buffer = NULL;
 478:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     buffer_len = 0;
 479:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 480:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 481:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 482:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             // Start frame length negotiation by writing the requested frame length
 483:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             case PL_INIT_SET_DATA_REG_LEN:
 484:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 485:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 p_ctx->pl.negotiate_state = PL_INIT_GET_DATA_REG_LEN;
 486:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 ifx_i2c_pl_write_register(p_ctx, PL_REG_DATA_REG_LEN, sizeof(max_frame_size), max_f
 487:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 488:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 489:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             // Read the frame length to verify
 490:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             case PL_INIT_GET_DATA_REG_LEN:
 491:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 492:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 p_ctx->pl.negotiate_state = PL_INIT_VERIFY_DATA_REG;
 493:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 ifx_i2c_pl_read_register(p_ctx, PL_REG_DATA_REG_LEN, PL_REG_LEN_DATA_REG_LEN);
 494:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 495:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 496:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             // Check is slave accepted the new frame length
 497:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             case PL_INIT_VERIFY_DATA_REG:
 498:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 499:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 p_ctx->pl.negotiate_state = PL_INIT_DONE;
 500:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 slave_frame_len = (p_ctx->pl.buffer[0] << 8) | p_ctx->pl.buffer[1];
 501:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 // Error if slave's frame length is more than requested frame length
 502:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 if (p_ctx->frame_size >= slave_frame_len)
 503:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 504:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     p_ctx->frame_size = slave_frame_len;
 505:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     event = IFX_I2C_STACK_SUCCESS;
 506:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 507:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 p_buffer = NULL;
 508:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 buffer_len = 0;
 509:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 continue_negotiation = TRUE;
 510:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 511:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 512:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             case PL_INIT_DONE:
 513:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 514:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 if (IFX_I2C_STACK_SUCCESS == event)
 515:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 516:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     p_ctx->pl.frame_state = PL_STATE_READY;
 517:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 518:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 else
 519:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 520:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     p_ctx->pl.frame_state = PL_STATE_UNINIT;
 521:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 522:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 // Negotiation between master and slave is complete
 523:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 p_ctx->pl.upper_layer_event_handler(p_ctx,event, p_buffer, buffer_len);
 524:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 525:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 526:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             default:
 527:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 break;
 528:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         }
 529:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     } while (FALSE != continue_negotiation);
 530:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 531:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 532:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 533:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H void ifx_i2c_pl_frame_event_handler(ifx_i2c_context_t * p_ctx, optiga_lib_status_t event)
 534:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** {
 535:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     uint32_t time_stamp_diff;
 536:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     uint32_t current_time;
 537:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     uint16_t frame_size;
 538:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     if (IFX_I2C_STACK_SUCCESS != event)
 539:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 540:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         p_ctx->pl.frame_state = PL_STATE_READY;
 541:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         // I2C read or write failed, report to upper layer
 542:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         p_ctx->pl.upper_layer_event_handler(p_ctx, event, 0, 0);
 543:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 544:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     else
 545:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 546:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         switch (p_ctx->pl.frame_state)
 547:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 548:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             // Perform soft reset
 549:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             case PL_STATE_SOFT_RESET:
 550:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 551:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 ifx_i2c_pl_soft_reset(p_ctx);
 552:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 553:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 554:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             // Negotiate frame and frequency with slave
 555:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             case PL_STATE_INIT:
 556:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 557:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 ifx_i2c_pl_negotiation_event_handler(p_ctx);
 558:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 559:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 560:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             // Check status of slave data
 561:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             case PL_STATE_READY:
 562:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 563:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 // Start polling status register
 564:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 p_ctx->pl.frame_state            = PL_STATE_DATA_AVAILABLE;
 565:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 if (PL_ACTION_READ_FRAME == p_ctx->pl.frame_action)
 566:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 567:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     ifx_i2c_pl_read_register(p_ctx, PL_REG_I2C_STATE, PL_REG_LEN_I2C_STATE);
 568:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     break;
 569:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 570:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 571:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             //lint -fallthrough "For write frame, polling of i2c status register is skipped"
 572:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             // Do read/write frame
 573:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             case PL_STATE_DATA_AVAILABLE:
 574:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 575:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 // Read frame, if response is ready. Ignore busy flag
 576:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 if ((PL_ACTION_READ_FRAME == p_ctx->pl.frame_action)
 577:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 && (0 != (p_ctx->pl.buffer[0] & PL_REG_I2C_STATE_RESPONSE_READY)))
 578:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 579:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     frame_size = (p_ctx->pl.buffer[2] << 8) | p_ctx->pl.buffer[3];
 580:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
 581:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     {
 582:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         p_ctx->pl.frame_state = PL_STATE_RXTX;
 583:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         ifx_i2c_pl_read_register(p_ctx,PL_REG_DATA, frame_size);
 584:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     }
 585:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     else
 586:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     {
 587:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         current_time = pal_os_timer_get_time_in_milliseconds();
 588:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         time_stamp_diff = (current_time - p_ctx->dl.frame_start_time);
 589:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         if (p_ctx->dl.frame_start_time > current_time)
 590:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         {
 591:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                             time_stamp_diff = (0xFFFFFFFF + (current_time -
 592:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                p_ctx->dl.frame_start_time)) + 0x01;
 593:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         }
 594:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         // Continue polling STATUS register if retry limit is not reached
 595:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         if (time_stamp_diff < p_ctx->dl.data_poll_timeout)
 596:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         {
 597:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                             pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,
 598:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                                     ifx_i2c_pl_status_poll_callback
 599:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                                    (void * )p_ctx,
 600:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                                    PL_DATA_POLLING_INVERVAL_US);
 601:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         }
 602:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         else
 603:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         {
 604:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                             p_ctx->pl.frame_state = PL_STATE_READY;
 605:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                             p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 606:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         }
 607:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     }
 608:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 609:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 // Write frame is slave is not busy
 610:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 else if (PL_ACTION_WRITE_FRAME == p_ctx->pl.frame_action)
 611:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 612:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     // Write frame if device is not busy, otherwise wait and poll STATUS again late
 613:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     p_ctx->pl.frame_state = PL_STATE_RXTX;
 614:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     ifx_i2c_pl_write_register(p_ctx,
 615:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                               PL_REG_DATA,
 616:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                               p_ctx->pl.tx_frame_len,
 617:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                               (uint8_t * )p_ctx->pl.p_tx_frame);
 618:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 619:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 // Continue checking the slave status register
 620:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 else
 621:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 622:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     current_time = pal_os_timer_get_time_in_milliseconds();
 623:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     time_stamp_diff = (current_time - p_ctx->dl.frame_start_time);
 624:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     if (p_ctx->dl.frame_start_time > current_time)
 625:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     {
 626:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         time_stamp_diff = (0xFFFFFFFF + (current_time -
 627:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                            p_ctx->dl.frame_start_time)) + 0x01;
 628:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     }
 629:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     // Continue polling STATUS register if retry limit is not reached
 630:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     if (time_stamp_diff < p_ctx->dl.data_poll_timeout)
 631:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     {
 632:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,
 633:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                                ifx_i2c_pl_status_poll_callback,
 634:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                                (void * )p_ctx,
 635:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                                PL_DATA_POLLING_INVERVAL_US);
 636:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     }
 637:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     else
 638:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     {
 639:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         p_ctx->pl.frame_state = PL_STATE_READY;
 640:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 641:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     }
 642:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 643:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 644:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 645:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             // Frame reading is complete
 646:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             case PL_STATE_RXTX:
 647:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 648:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 // Writing/reading of frame to/from DATA register complete
 649:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 p_ctx->pl.frame_state = PL_STATE_READY;
 650:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 p_ctx->pl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 651:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                     p_ctx->pl.buffer,
 652:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                     p_ctx->pl.buffer_rx_len);
 653:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 654:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 655:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             default:
 656:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 657:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 // Default condition occurred
 658:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 p_ctx->pl.frame_state = PL_STATE_INIT;
 659:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 660:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 661:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 662:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         }
 663:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 664:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 665:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 666:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H void ifx_i2c_pal_poll_callback(void * p_ctx)
 667:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** {
 668:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 669:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     if (PL_I2C_CMD_WRITE == p_local_ctx->pl.i2c_cmd)
 670:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 671:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         LOG_PL("[IFX-PL]: Poll Timer elapsed -> Restart TX\n");
 672:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         //lint --e{534} suppress "This is the last statement of asynchronous function hence return 
 673:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         pal_i2c_write(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_tx
 674:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 675:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     else if (PL_I2C_CMD_READ == p_local_ctx->pl.i2c_cmd)
 676:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 677:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         LOG_PL("[IFX-PL]: Poll Timer elapsed  -> Restart Read Register -> Start TX\n");
 678:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         //lint --e{534} suppress "This is the last statement of asynchronous function hence return 
 679:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         pal_i2c_read(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer_rx_
 680:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 681:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 682:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 683:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 684:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H void ifx_i2c_pl_guard_time_callback(void * p_ctx)
 685:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** {
 686:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 687:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     if (PL_ACTION_READ_REGISTER == p_local_ctx->pl.register_action)
 688:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 689:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         if (PL_I2C_CMD_WRITE == p_local_ctx->pl.i2c_cmd)
 690:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 691:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             LOG_PL("[IFX-PL]: GT done-> Start RX\n");
 692:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             p_local_ctx->pl.i2c_cmd = PL_I2C_CMD_READ;
 693:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             //lint --e{534} suppress "This is the last statement of asynchronous function hence ret
 694:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             pal_i2c_read(p_local_ctx->p_pal_i2c_ctx, p_local_ctx->pl.buffer, p_local_ctx->pl.buffer
 695:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         }
 696:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         else if (PL_I2C_CMD_READ == p_local_ctx->pl.i2c_cmd)
 697:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 698:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             LOG_PL("[IFX-PL]: GT done -> REG is read\n");
 699:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
 700:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         }
 701:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 702:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     else if (PL_ACTION_WRITE_REGISTER == p_local_ctx->pl.register_action)
 703:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 704:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         LOG_PL("[IFX-PL]: GT done -> REG written\n");
 705:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         ifx_i2c_pl_frame_event_handler(p_local_ctx,IFX_I2C_STACK_SUCCESS);
 706:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 707:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 708:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 709:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H void ifx_i2c_pl_pal_event_handler(void * p_ctx, optiga_lib_status_t event)
 710:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** {
 711:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 712:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     switch (event)
 713:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 714:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         case PAL_I2C_EVENT_ERROR:
 715:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         case PAL_I2C_EVENT_BUSY:
 716:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             // Error event usually occurs when the device is in sleep mode and needs time to wake u
 717:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             if (p_local_ctx->pl.retry_counter--)
 718:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 719:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 LOG_PL("[IFX-PL]: PAL Error -> Continue polling\n");
 720:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 pal_os_event_register_callback_oneshot(p_local_ctx->pal_os_event_ctx,
 721:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                         ifx_i2c_pal_poll_callback, p_local_ctx, PL_
 722:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 723:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             else
 724:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 725:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 LOG_PL("[IFX-PL]: PAL Error -> Stop\n");
 726:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 ifx_i2c_pl_frame_event_handler(p_local_ctx, IFX_I2C_FATAL_ERROR);
 727:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 728:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 729:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 730:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         case PAL_I2C_EVENT_SUCCESS:
 731:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             LOG_PL("[IFX-PL]: PAL Success -> Wait Guard Time\n");
 732:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             pal_os_event_register_callback_oneshot(p_local_ctx->pal_os_event_ctx, ifx_i2c_pl_guard_
 733:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                     p_local_ctx,PL_GUARD_TIME_INTERVAL_US);
 734:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 735:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         default:
 736:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 737:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 738:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 739:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 740:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 741:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H void ifx_i2c_pl_soft_reset(ifx_i2c_context_t * p_ctx)
 742:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** {
 743:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     uint8_t i2c_mode_value[2] = {0};
 744:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     switch (p_ctx->pl.request_soft_reset)
 745:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 746:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         case PL_INIT_GET_STATUS_REG:
 747:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 748:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             p_ctx->pl.request_soft_reset = PL_RESET_WRITE;
 749:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             //Read the status register to check if soft reset is supported
 750:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             ifx_i2c_pl_read_register(p_ctx, PL_REG_I2C_STATE, PL_REG_LEN_I2C_STATE);
 751:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 752:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         }
 753:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         case PL_RESET_WRITE:
 754:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 755:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             //Mask for soft reset bit(5th bit) from the 1st byte of status register
 756:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             p_ctx->pl.buffer[0] &= PL_REG_I2C_STATE_SOFT_RESET;
 757:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             if (PL_REG_I2C_STATE_SOFT_RESET == p_ctx->pl.buffer[0])
 758:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 759:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 p_ctx->pl.request_soft_reset = PL_RESET_STARTUP;
 760:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 //Write 88 register with 0 value
 761:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 ifx_i2c_pl_write_register(p_ctx, PL_REG_SOFT_RESET, PL_REG_LEN_SOFT_RESET, i2c_mode
 762:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 763:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             else
 764:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 765:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 //Soft reset is not supported by the slave
 766:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 p_ctx->pl.frame_state = PL_STATE_UNINIT;
 767:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_ERROR);
 768:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 769:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 770:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         }
 771:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         case PL_RESET_STARTUP:
 772:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 773:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             p_ctx->pl.request_soft_reset= PL_RESET_INIT;
 774:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,(register_callback)ifx_i
 775:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                    (void * )p_ctx,
 776:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                    STARTUP_TIME_MSEC);
 777:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 778:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         }
 779:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         case PL_RESET_INIT:
 780:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 781:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             p_ctx->pl.frame_state = PL_STATE_INIT;
 782:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 783:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 784:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         }
 785:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         default:
 786:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             break;
 787:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 788:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 789:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 790:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** //lint --e{715} suppress "This is used for synchromous implementation, hence p_ctx not used"
 791:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** //lint --e{818} suppress "This is ignored as upper layer handler function prototype requires this a
 792:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** _STATIC_H void ifx_i2c_pl_pal_slave_addr_event_handler(void * p_ctx, optiga_lib_status_t event)
 793:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** {
  27              	 .loc 1 793 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32              	.LVL0:
 794:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     g_pal_event_status = event;
  33              	 .loc 1 794 0
  34 0000 014B     	 ldr r3,.L2
  35 0002 1980     	 strh r1,[r3]
  36 0004 7047     	 bx lr
  37              	.L3:
  38 0006 00BF     	 .align 2
  39              	.L2:
  40 0008 00000000 	 .word .LANCHOR0
  41              	 .cfi_endproc
  42              	.LFE14:
  44              	 .section .text.ifx_i2c_pl_status_poll_callback,"ax",%progbits
  45              	 .align 2
  46              	 .thumb
  47              	 .thumb_func
  49              	ifx_i2c_pl_status_poll_callback:
  50              	.LFB6:
 326:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     LOG_PL("[IFX-PL]: Status poll Timer elapsed  -> Read STATUS register\n");
  51              	 .loc 1 326 0
  52              	 .cfi_startproc
  53              	 
  54              	 
  55              	 
  56              	.LVL1:
  57 0000 0146     	 mov r1,r0
  58              	.LVL2:
  59 0002 10B4     	 push {r4}
  60              	.LCFI0:
  61              	 .cfi_def_cfa_offset 4
  62              	 .cfi_offset 4,-4
  63              	.LBB16:
  64              	.LBB17:
 291:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
  65              	 .loc 1 291 0
  66 0004 0122     	 movs r2,#1
 290:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1;
  67              	 .loc 1 290 0
  68 0006 8224     	 movs r4,#130
 294:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
  69              	 .loc 1 294 0
  70 0008 0420     	 movs r0,#4
  71              	.LVL3:
 290:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1;
  72              	 .loc 1 290 0
  73 000a 81F88040 	 strb r4,[r1,#128]
 295:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
  74              	 .loc 1 295 0
  75 000e 81F89A21 	 strb r2,[r1,#410]
 297:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
  76              	 .loc 1 297 0
  77 0012 81F89B21 	 strb r2,[r1,#411]
 296:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
  78              	 .loc 1 296 0
  79 0016 C823     	 movs r3,#200
 294:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
  80              	 .loc 1 294 0
  81 0018 A1F89801 	 strh r0,[r1,#408]
 296:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
  82              	 .loc 1 296 0
  83 001c A1F89C31 	 strh r3,[r1,#412]
 291:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
  84              	 .loc 1 291 0
  85 0020 A1F89621 	 strh r2,[r1,#406]
 300:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
  86              	 .loc 1 300 0
  87 0024 0869     	 ldr r0,[r1,#16]
  88              	.LBE17:
  89              	.LBE16:
 329:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
  90              	 .loc 1 329 0
  91 0026 5DF8044B 	 ldr r4,[sp],#4
  92              	.LCFI1:
  93              	 .cfi_restore 4
  94              	 .cfi_def_cfa_offset 0
  95              	.LBB19:
  96              	.LBB18:
 300:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
  97              	 .loc 1 300 0
  98 002a 8031     	 adds r1,r1,#128
  99              	.LVL4:
 100 002c FFF7FEBF 	 b pal_i2c_write
 101              	.LVL5:
 102              	.LBE18:
 103              	.LBE19:
 104              	 .cfi_endproc
 105              	.LFE6:
 107              	 .section .text.ifx_i2c_pal_poll_callback,"ax",%progbits
 108              	 .align 2
 109              	 .thumb
 110              	 .thumb_func
 112              	ifx_i2c_pal_poll_callback:
 113              	.LFB10:
 667:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 114              	 .loc 1 667 0
 115              	 .cfi_startproc
 116              	 
 117              	 
 118              	 
 119              	.LVL6:
 669:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 120              	 .loc 1 669 0
 121 0000 90F89B31 	 ldrb r3,[r0,#411]
 122 0004 012B     	 cmp r3,#1
 667:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 123              	 .loc 1 667 0
 124 0006 0146     	 mov r1,r0
 125              	.LVL7:
 669:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 126              	 .loc 1 669 0
 127 0008 08D0     	 beq .L10
 675:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 128              	 .loc 1 675 0
 129 000a 022B     	 cmp r3,#2
 130 000c 00D0     	 beq .L11
 131 000e 7047     	 bx lr
 132              	.L11:
 679:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 133              	 .loc 1 679 0
 134 0010 B1F89821 	 ldrh r2,[r1,#408]
 135 0014 0069     	 ldr r0,[r0,#16]
 136              	.LVL8:
 137 0016 8031     	 adds r1,r1,#128
 138              	.LVL9:
 139 0018 FFF7FEBF 	 b pal_i2c_read
 140              	.LVL10:
 141              	.L10:
 142              	.LBB22:
 143              	.LBB23:
 673:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 144              	 .loc 1 673 0
 145 001c B1F89621 	 ldrh r2,[r1,#406]
 146 0020 0069     	 ldr r0,[r0,#16]
 147              	.LVL11:
 148 0022 8031     	 adds r1,r1,#128
 149              	.LVL12:
 150 0024 FFF7FEBF 	 b pal_i2c_write
 151              	.LVL13:
 152              	.LBE23:
 153              	.LBE22:
 154              	 .cfi_endproc
 155              	.LFE10:
 157              	 .section .text.ifx_i2c_pl_negotiation_event_handler,"ax",%progbits
 158              	 .align 2
 159              	 .thumb
 160              	 .thumb_func
 162              	ifx_i2c_pl_negotiation_event_handler:
 163              	.LFB8:
 367:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     optiga_lib_status_t event = (optiga_lib_status_t)IFX_I2C_STACK_ERROR;
 164              	 .loc 1 367 0
 165              	 .cfi_startproc
 166              	 
 167              	 
 168              	.LVL14:
 169 0000 2DE9F047 	 push {r4,r5,r6,r7,r8,r9,r10,lr}
 170              	.LCFI2:
 171              	 .cfi_def_cfa_offset 32
 172              	 .cfi_offset 4,-32
 173              	 .cfi_offset 5,-28
 174              	 .cfi_offset 6,-24
 175              	 .cfi_offset 7,-20
 176              	 .cfi_offset 8,-16
 177              	 .cfi_offset 9,-12
 178              	 .cfi_offset 10,-8
 179              	 .cfi_offset 14,-4
 180 0004 90F8AC31 	 ldrb r3,[r0,#428]
 372:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     uint16_t buffer_len = 0;
 181              	 .loc 1 372 0
 182 0008 8588     	 ldrh r5,[r0,#4]
 382:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 183              	 .loc 1 382 0
 184 000a 552B     	 cmp r3,#85
 372:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     uint16_t buffer_len = 0;
 185              	 .loc 1 372 0
 186 000c 4FEA1527 	 lsr r7,r5,#8
 367:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     optiga_lib_status_t event = (optiga_lib_status_t)IFX_I2C_STACK_ERROR;
 187              	 .loc 1 367 0
 188 0010 0446     	 mov r4,r0
 189              	.LVL15:
 368:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     uint8_t continue_negotiation;
 190              	 .loc 1 368 0
 191 0012 4FF48171 	 mov r1,#258
 372:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     uint16_t buffer_len = 0;
 192              	 .loc 1 372 0
 193 0016 EDB2     	 uxtb r5,r5
 194              	.LVL16:
 499:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 slave_frame_len = (p_ctx->pl.buffer[0] << 8) | p_ctx->pl.buffer[1];
 195              	 .loc 1 499 0
 196 0018 4FF0AA06 	 mov r6,#170
 391:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     continue_negotiation = TRUE;
 197              	 .loc 1 391 0
 198 001c 4FF03308 	 mov r8,#51
 199              	.LVL17:
 382:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 200              	 .loc 1 382 0
 201 0020 25D0     	 beq .L14
 202              	.LVL18:
 203              	.L39:
 204 0022 3ED9     	 bls .L44
 205 0024 882B     	 cmp r3,#136
 206 0026 00F0C680 	 beq .L21
 207 002a 58D8     	 bhi .L22
 208 002c 662B     	 cmp r3,#102
 209 002e 00F0AF80 	 beq .L23
 210 0032 772B     	 cmp r3,#119
 211 0034 40F00A81 	 bne .L45
 212              	.LBB44:
 213              	.LBB45:
 336:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Pass context as NULL to avoid callback invocation
 214              	 .loc 1 336 0
 215 0038 2069     	 ldr r0,[r4,#16]
 216              	.LBE45:
 217              	.LBE44:
 468:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 if (IFX_I2C_STACK_SUCCESS == event)
 218              	 .loc 1 468 0
 219 003a 6188     	 ldrh r1,[r4,#2]
 220              	.LVL19:
 221              	.LBB53:
 222              	.LBB50:
 336:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Pass context as NULL to avoid callback invocation
 223              	 .loc 1 336 0
 224 003c D0F80C90 	 ldr r9,[r0,#12]
 225              	.LVL20:
 338:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     status = pal_i2c_set_bitrate(p_ctx->p_pal_i2c_ctx , bitrate);
 226              	 .loc 1 338 0
 227 0040 0023     	 movs r3,#0
 228 0042 C360     	 str r3,[r0,#12]
 339:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Restore callback
 229              	 .loc 1 339 0
 230 0044 FFF7FEFF 	 bl pal_i2c_set_bitrate
 231              	.LVL21:
 341:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     if (PAL_I2C_EVENT_SUCCESS != status)
 232              	 .loc 1 341 0
 233 0048 2369     	 ldr r3,[r4,#16]
 234 004a C3F80C90 	 str r9,[r3,#12]
 342:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 235              	 .loc 1 342 0
 236 004e 0028     	 cmp r0,#0
 237 0050 00F0EB80 	 beq .L33
 344:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 238              	 .loc 1 344 0
 239 0054 B4F89C31 	 ldrh r3,[r4,#412]
 240 0058 5A1E     	 subs r2,r3,#1
 241 005a A4F89C21 	 strh r2,[r4,#412]
 242 005e 002B     	 cmp r3,#0
 243 0060 40F0F680 	 bne .L41
 244              	.LVL22:
 245              	.LBE50:
 246              	.LBE53:
 476:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     p_buffer = NULL;
 247              	 .loc 1 476 0
 248 0064 AA23     	 movs r3,#170
 249 0066 84F8AC31 	 strb r3,[r4,#428]
 250              	.LVL23:
 251              	.L12:
 252 006a BDE8F087 	 pop {r4,r5,r6,r7,r8,r9,r10,pc}
 253              	.LVL24:
 254              	.L14:
 442:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 ifx_i2c_pl_read_register(p_ctx, PL_REG_MAX_SCL_FREQU, PL_REG_LEN_MAX_SCL_FREQU);
 255              	 .loc 1 442 0
 256 006e 6625     	 movs r5,#102
 257              	.LVL25:
 258              	.L42:
 259              	.LBB54:
 260              	.LBB55:
 290:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1;
 261              	 .loc 1 290 0
 262 0070 8420     	 movs r0,#132
 291:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 263              	 .loc 1 291 0
 264 0072 0122     	 movs r2,#1
 294:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
 265              	 .loc 1 294 0
 266 0074 0421     	 movs r1,#4
 267              	.L43:
 290:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1;
 268              	 .loc 1 290 0
 269 0076 84F88000 	 strb r0,[r4,#128]
 296:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 270              	 .loc 1 296 0
 271 007a C823     	 movs r3,#200
 272              	.LBE55:
 273              	.LBE54:
 442:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 ifx_i2c_pl_read_register(p_ctx, PL_REG_MAX_SCL_FREQU, PL_REG_LEN_MAX_SCL_FREQU);
 274              	 .loc 1 442 0
 275 007c 84F8AC51 	 strb r5,[r4,#428]
 276              	.LVL26:
 277              	.LBB58:
 278              	.LBB56:
 295:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 279              	 .loc 1 295 0
 280 0080 84F89A21 	 strb r2,[r4,#410]
 297:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 281              	 .loc 1 297 0
 282 0084 84F89B21 	 strb r2,[r4,#411]
 294:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
 283              	 .loc 1 294 0
 284 0088 A4F89811 	 strh r1,[r4,#408]
 291:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 285              	 .loc 1 291 0
 286 008c A4F89621 	 strh r2,[r4,#406]
 296:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 287              	 .loc 1 296 0
 288 0090 A4F89C31 	 strh r3,[r4,#412]
 300:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 289              	 .loc 1 300 0
 290 0094 2069     	 ldr r0,[r4,#16]
 291 0096 04F18001 	 add r1,r4,#128
 292              	.LBE56:
 293              	.LBE58:
 530:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 294              	 .loc 1 530 0
 295 009a BDE8F047 	 pop {r4,r5,r6,r7,r8,r9,r10,lr}
 296              	.LCFI3:
 297              	 .cfi_remember_state
 298              	 .cfi_restore 14
 299              	 .cfi_restore 10
 300              	 .cfi_restore 9
 301              	 .cfi_restore 8
 302              	 .cfi_restore 7
 303              	 .cfi_restore 6
 304              	 .cfi_restore 5
 305              	 .cfi_restore 4
 306              	 .cfi_def_cfa_offset 0
 307              	.LVL27:
 308              	.LBB59:
 309              	.LBB57:
 300:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 310              	 .loc 1 300 0
 311 009e FFF7FEBF 	 b pal_i2c_write
 312              	.LVL28:
 313              	.L44:
 314              	.LCFI4:
 315              	 .cfi_restore_state
 316              	.LBE57:
 317              	.LBE59:
 382:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 318              	 .loc 1 382 0
 319 00a2 222B     	 cmp r3,#34
 320 00a4 00F08280 	 beq .L16
 321 00a8 40D9     	 bls .L46
 322 00aa 332B     	 cmp r3,#51
 323 00ac 5FD0     	 beq .L19
 324 00ae 442B     	 cmp r3,#68
 325 00b0 40F0CA80 	 bne .L47
 418:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 326              	 .loc 1 418 0
 327 00b4 6288     	 ldrh r2,[r4,#2]
 415:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 328              	 .loc 1 415 0
 329 00b6 94F88200 	 ldrb r0,[r4,#130]
 330 00ba 94F88330 	 ldrb r3,[r4,#131]
 418:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 331              	 .loc 1 418 0
 332 00be B2F5C87F 	 cmp r2,#400
 415:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 333              	 .loc 1 415 0
 334 00c2 43EA0023 	 orr r3,r3,r0,lsl#8
 335              	.LVL29:
 418:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 336              	 .loc 1 418 0
 337 00c6 40F28F80 	 bls .L29
 418:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 338              	 .loc 1 418 0 is_stmt 0 discriminator 1
 339 00ca B3F5C87F 	 cmp r3,#400
 340 00ce 40F2C980 	 bls .L48
 341              	.L30:
 434:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     continue_negotiation = TRUE;
 342              	 .loc 1 434 0 is_stmt 1
 343 00d2 6622     	 movs r2,#102
 344 00d4 1346     	 mov r3,r2
 345              	.LVL30:
 346 00d6 84F8AC21 	 strb r2,[r4,#428]
 347              	.LVL31:
 348 00da 552A     	 cmp r2,#85
 349 00dc A1E7     	 b .L39
 350              	.LVL32:
 351              	.L22:
 382:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 352              	 .loc 1 382 0
 353 00de AA2B     	 cmp r3,#170
 354 00e0 47D0     	 beq .L25
 355 00e2 BB2B     	 cmp r3,#187
 356 00e4 C1D1     	 bne .L12
 357              	.LVL33:
 358              	.LBB60:
 359              	.LBB61:
 336:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Pass context as NULL to avoid callback invocation
 360              	 .loc 1 336 0
 361 00e6 2069     	 ldr r0,[r4,#16]
 338:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     status = pal_i2c_set_bitrate(p_ctx->p_pal_i2c_ctx , bitrate);
 362              	 .loc 1 338 0
 363 00e8 0023     	 movs r3,#0
 336:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Pass context as NULL to avoid callback invocation
 364              	 .loc 1 336 0
 365 00ea D0F80C90 	 ldr r9,[r0,#12]
 366              	.LVL34:
 338:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     status = pal_i2c_set_bitrate(p_ctx->p_pal_i2c_ctx , bitrate);
 367              	 .loc 1 338 0
 368 00ee C360     	 str r3,[r0,#12]
 339:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Restore callback
 369              	 .loc 1 339 0
 370 00f0 6421     	 movs r1,#100
 371 00f2 FFF7FEFF 	 bl pal_i2c_set_bitrate
 372              	.LVL35:
 341:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     if (PAL_I2C_EVENT_SUCCESS != status)
 373              	 .loc 1 341 0
 374 00f6 2369     	 ldr r3,[r4,#16]
 375 00f8 C3F80C90 	 str r9,[r3,#12]
 342:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 376              	 .loc 1 342 0
 377 00fc 0028     	 cmp r0,#0
 378 00fe 00F09B80 	 beq .L27
 344:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 379              	 .loc 1 344 0
 380 0102 B4F89C31 	 ldrh r3,[r4,#412]
 381 0106 5A1E     	 subs r2,r3,#1
 382 0108 A4F89C21 	 strh r2,[r4,#412]
 383 010c 002B     	 cmp r3,#0
 384 010e 40F09F80 	 bne .L41
 385              	.LVL36:
 386              	.LBE61:
 387              	.LBE60:
 396:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     p_buffer = NULL;
 388              	 .loc 1 396 0
 389 0112 AA23     	 movs r3,#170
 390 0114 84F8AC31 	 strb r3,[r4,#428]
 399:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                            (void * )p_ctx,
 391              	 .loc 1 399 0
 392 0118 D4F8D004 	 ldr r0,[r4,#1232]
 393 011c 6149     	 ldr r1,.L50
 394 011e 2246     	 mov r2,r4
 395 0120 42F6E063 	 movw r3,#12000
 530:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 396              	 .loc 1 530 0
 397 0124 BDE8F047 	 pop {r4,r5,r6,r7,r8,r9,r10,lr}
 398              	.LCFI5:
 399              	 .cfi_remember_state
 400              	 .cfi_restore 14
 401              	 .cfi_restore 10
 402              	 .cfi_restore 9
 403              	 .cfi_restore 8
 404              	 .cfi_restore 7
 405              	 .cfi_restore 6
 406              	 .cfi_restore 5
 407              	 .cfi_restore 4
 408              	 .cfi_def_cfa_offset 0
 409              	.LVL37:
 399:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                            (void * )p_ctx,
 410              	 .loc 1 399 0
 411 0128 FFF7FEBF 	 b pal_os_event_register_callback_oneshot
 412              	.LVL38:
 413              	.L46:
 414              	.LCFI6:
 415              	 .cfi_restore_state
 382:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 416              	 .loc 1 382 0
 417 012c 112B     	 cmp r3,#17
 418 012e 40F08980 	 bne .L49
 485:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 ifx_i2c_pl_write_register(p_ctx, PL_REG_DATA_REG_LEN, sizeof(max_frame_size), max_f
 419              	 .loc 1 485 0
 420 0132 4FF0220E 	 mov lr,#34
 421              	.LBB62:
 422              	.LBB63:
 312:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 423              	 .loc 1 312 0
 424 0136 8126     	 movs r6,#129
 317:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 425              	 .loc 1 317 0
 426 0138 0220     	 movs r0,#2
 319:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //lint --e{534} suppress "This is the last statement of asynchronous function hence return valu
 427              	 .loc 1 319 0
 428 013a 0123     	 movs r3,#1
 318:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 429              	 .loc 1 318 0
 430 013c C821     	 movs r1,#200
 317:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 431              	 .loc 1 317 0
 432 013e 84F89A01 	 strb r0,[r4,#410]
 314:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 433              	 .loc 1 314 0
 434 0142 0322     	 movs r2,#3
 313:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1 + reg_len;
 435              	 .loc 1 313 0
 436 0144 84F88170 	 strb r7,[r4,#129]
 437 0148 84F88250 	 strb r5,[r4,#130]
 438              	.LBE63:
 439              	.LBE62:
 485:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 ifx_i2c_pl_write_register(p_ctx, PL_REG_DATA_REG_LEN, sizeof(max_frame_size), max_f
 440              	 .loc 1 485 0
 441 014c 84F8ACE1 	 strb lr,[r4,#428]
 442              	.LVL39:
 443              	.LBB66:
 444              	.LBB64:
 312:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 445              	 .loc 1 312 0
 446 0150 84F88060 	 strb r6,[r4,#128]
 319:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //lint --e{534} suppress "This is the last statement of asynchronous function hence return valu
 447              	 .loc 1 319 0
 448 0154 84F89B31 	 strb r3,[r4,#411]
 318:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 449              	 .loc 1 318 0
 450 0158 A4F89C11 	 strh r1,[r4,#412]
 314:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 451              	 .loc 1 314 0
 452 015c A4F89621 	 strh r2,[r4,#406]
 321:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 453              	 .loc 1 321 0
 454 0160 2069     	 ldr r0,[r4,#16]
 455 0162 04F18001 	 add r1,r4,#128
 456              	.LBE64:
 457              	.LBE66:
 530:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 458              	 .loc 1 530 0
 459 0166 BDE8F047 	 pop {r4,r5,r6,r7,r8,r9,r10,lr}
 460              	.LCFI7:
 461              	 .cfi_remember_state
 462              	 .cfi_restore 14
 463              	 .cfi_restore 10
 464              	 .cfi_restore 9
 465              	 .cfi_restore 8
 466              	 .cfi_restore 7
 467              	 .cfi_restore 6
 468              	 .cfi_restore 5
 469              	 .cfi_restore 4
 470              	 .cfi_def_cfa_offset 0
 471              	.LVL40:
 472              	.LBB67:
 473              	.LBB65:
 321:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 474              	 .loc 1 321 0
 475 016a FFF7FEBF 	 b pal_i2c_write
 476              	.LVL41:
 477              	.L19:
 478              	.LCFI8:
 479              	 .cfi_restore_state
 480              	.LBE65:
 481              	.LBE67:
 408:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 ifx_i2c_pl_read_register(p_ctx, PL_REG_MAX_SCL_FREQU, PL_REG_LEN_MAX_SCL_FREQU);
 482              	 .loc 1 408 0
 483 016e 4425     	 movs r5,#68
 484              	.LVL42:
 485 0170 7EE7     	 b .L42
 486              	.LVL43:
 487              	.L25:
 516:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 488              	 .loc 1 516 0
 489 0172 0029     	 cmp r1,#0
 490 0174 14BF     	 ite ne
 491 0176 0023     	 movne r3,#0
 492 0178 0223     	 moveq r3,#2
 523:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 493              	 .loc 1 523 0
 494 017a D4F8A851 	 ldr r5,[r4,#424]
 495              	.LVL44:
 496 017e 84F89F31 	 strb r3,[r4,#415]
 497 0182 0022     	 movs r2,#0
 498 0184 2046     	 mov r0,r4
 499 0186 AC46     	 mov ip,r5
 500 0188 1346     	 mov r3,r2
 530:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 501              	 .loc 1 530 0
 502 018a BDE8F047 	 pop {r4,r5,r6,r7,r8,r9,r10,lr}
 503              	.LCFI9:
 504              	 .cfi_remember_state
 505              	 .cfi_restore 14
 506              	 .cfi_restore 10
 507              	 .cfi_restore 9
 508              	 .cfi_restore 8
 509              	 .cfi_restore 7
 510              	 .cfi_restore 6
 511              	 .cfi_restore 5
 512              	 .cfi_restore 4
 513              	 .cfi_def_cfa_offset 0
 514              	.LVL45:
 523:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 515              	 .loc 1 523 0
 516 018e 6047     	 bx ip
 517              	.LVL46:
 518              	.L23:
 519              	.LCFI10:
 520              	 .cfi_restore_state
 449:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 if (p_ctx->frequency > slave_frequency)
 521              	 .loc 1 449 0
 522 0190 94F88200 	 ldrb r0,[r4,#130]
 523 0194 94F88330 	 ldrb r3,[r4,#131]
 450:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 524              	 .loc 1 450 0
 525 0198 6288     	 ldrh r2,[r4,#2]
 526 019a 43EA0023 	 orr r3,r3,r0,lsl#8
 527 019e 9A42     	 cmp r2,r3
 528 01a0 1CD9     	 bls .L32
 529 01a2 AA23     	 movs r3,#170
 455:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 530              	 .loc 1 455 0
 531 01a4 84F8AC61 	 strb r6,[r4,#428]
 532 01a8 552B     	 cmp r3,#85
 533 01aa 3AE7     	 b .L39
 534              	.LVL47:
 535              	.L16:
 492:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 ifx_i2c_pl_read_register(p_ctx, PL_REG_DATA_REG_LEN, PL_REG_LEN_DATA_REG_LEN);
 536              	 .loc 1 492 0
 537 01ac 8825     	 movs r5,#136
 538              	.LVL48:
 539              	.LBB68:
 540              	.LBB69:
 290:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1;
 541              	 .loc 1 290 0
 542 01ae 8120     	 movs r0,#129
 291:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 543              	 .loc 1 291 0
 544 01b0 0122     	 movs r2,#1
 294:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
 545              	 .loc 1 294 0
 546 01b2 0221     	 movs r1,#2
 547 01b4 5FE7     	 b .L43
 548              	.LVL49:
 549              	.L21:
 550              	.LBE69:
 551              	.LBE68:
 500:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 // Error if slave's frame length is more than requested frame length
 552              	 .loc 1 500 0
 553 01b6 94F88130 	 ldrb r3,[r4,#129]
 554 01ba 94F88020 	 ldrb r2,[r4,#128]
 502:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 555              	 .loc 1 502 0
 556 01be A088     	 ldrh r0,[r4,#4]
 499:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 slave_frame_len = (p_ctx->pl.buffer[0] << 8) | p_ctx->pl.buffer[1];
 557              	 .loc 1 499 0
 558 01c0 84F8AC61 	 strb r6,[r4,#428]
 500:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 // Error if slave's frame length is more than requested frame length
 559              	 .loc 1 500 0
 560 01c4 43EA0222 	 orr r2,r3,r2,lsl#8
 561              	.LVL50:
 502:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 562              	 .loc 1 502 0
 563 01c8 9042     	 cmp r0,r2
 504:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     event = IFX_I2C_STACK_SUCCESS;
 564              	 .loc 1 504 0
 565 01ca 4FF0AA03 	 mov r3,#170
 502:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 566              	 .loc 1 502 0
 567 01ce 03D3     	 bcc .L37
 504:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     event = IFX_I2C_STACK_SUCCESS;
 568              	 .loc 1 504 0
 569 01d0 A280     	 strh r2,[r4,#4]
 570              	.LVL51:
 505:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 571              	 .loc 1 505 0
 572 01d2 0021     	 movs r1,#0
 573 01d4 552B     	 cmp r3,#85
 574 01d6 24E7     	 b .L39
 575              	.LVL52:
 576              	.L37:
 577 01d8 552B     	 cmp r3,#85
 578 01da 22E7     	 b .L39
 579              	.LVL53:
 580              	.L32:
 459:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 581              	 .loc 1 459 0
 582 01dc 7722     	 movs r2,#119
 583 01de 1346     	 mov r3,r2
 584 01e0 84F8AC21 	 strb r2,[r4,#428]
 585 01e4 552A     	 cmp r2,#85
 586 01e6 1CE7     	 b .L39
 587              	.LVL54:
 588              	.L29:
 425:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 589              	 .loc 1 425 0 discriminator 1
 590 01e8 B3F5C87F 	 cmp r3,#400
 591 01ec 7FF671AF 	 bls .L30
 592              	.LVL55:
 593              	.LBB70:
 594              	.LBB71:
 313:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1 + reg_len;
 595              	 .loc 1 313 0
 596 01f0 8025     	 movs r5,#128
 597              	.LVL56:
 598              	.LBE71:
 599              	.LBE70:
 429:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     ifx_i2c_pl_write_register(p_ctx, PL_REG_I2C_MODE, PL_REG_LEN_I2C_MODE, i2c_mode
 600              	 .loc 1 429 0
 601 01f2 5527     	 movs r7,#85
 602              	.LVL57:
 603              	.LBB75:
 604              	.LBB72:
 312:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 605              	 .loc 1 312 0
 606 01f4 8926     	 movs r6,#137
 313:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1 + reg_len;
 607              	 .loc 1 313 0
 608 01f6 0322     	 movs r2,#3
 317:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 609              	 .loc 1 317 0
 610 01f8 0220     	 movs r0,#2
 319:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //lint --e{534} suppress "This is the last statement of asynchronous function hence return valu
 611              	 .loc 1 319 0
 612 01fa 0123     	 movs r3,#1
 613              	.LVL58:
 318:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 614              	 .loc 1 318 0
 615 01fc C821     	 movs r1,#200
 317:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 616              	 .loc 1 317 0
 617 01fe 84F89A01 	 strb r0,[r4,#410]
 618              	.LBE72:
 619              	.LBE75:
 429:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     ifx_i2c_pl_write_register(p_ctx, PL_REG_I2C_MODE, PL_REG_LEN_I2C_MODE, i2c_mode
 620              	 .loc 1 429 0
 621 0202 84F8AC71 	 strb r7,[r4,#428]
 622              	.LVL59:
 623              	.LBB76:
 624              	.LBB73:
 312:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 625              	 .loc 1 312 0
 626 0206 84F88060 	 strb r6,[r4,#128]
 313:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1 + reg_len;
 627              	 .loc 1 313 0
 628 020a 84F88150 	 strb r5,[r4,#129]
 629 020e 84F88220 	 strb r2,[r4,#130]
 630              	.LVL60:
 319:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //lint --e{534} suppress "This is the last statement of asynchronous function hence return valu
 631              	 .loc 1 319 0
 632 0212 84F89B31 	 strb r3,[r4,#411]
 318:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 633              	 .loc 1 318 0
 634 0216 A4F89C11 	 strh r1,[r4,#412]
 314:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 635              	 .loc 1 314 0
 636 021a A4F89621 	 strh r2,[r4,#406]
 321:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 637              	 .loc 1 321 0
 638 021e 2069     	 ldr r0,[r4,#16]
 639 0220 6119     	 adds r1,r4,r5
 640              	.LBE73:
 641              	.LBE76:
 530:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 642              	 .loc 1 530 0
 643 0222 BDE8F047 	 pop {r4,r5,r6,r7,r8,r9,r10,lr}
 644              	.LCFI11:
 645              	 .cfi_remember_state
 646              	 .cfi_restore 14
 647              	 .cfi_restore 10
 648              	 .cfi_restore 9
 649              	 .cfi_restore 8
 650              	 .cfi_restore 7
 651              	 .cfi_restore 6
 652              	 .cfi_restore 5
 653              	 .cfi_restore 4
 654              	 .cfi_def_cfa_offset 0
 655              	.LVL61:
 656              	.LBB77:
 657              	.LBB74:
 321:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 658              	 .loc 1 321 0
 659 0226 FFF7FEBF 	 b pal_i2c_write
 660              	.LVL62:
 661              	.L33:
 662              	.LCFI12:
 663              	 .cfi_restore_state
 664              	.LBE74:
 665              	.LBE77:
 471:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     continue_negotiation = TRUE;
 666              	 .loc 1 471 0
 667 022a 1122     	 movs r2,#17
 668 022c 1346     	 mov r3,r2
 669 022e 0146     	 mov r1,r0
 670 0230 84F8AC21 	 strb r2,[r4,#428]
 671              	.LVL63:
 672 0234 552A     	 cmp r2,#85
 673 0236 F4E6     	 b .L39
 674              	.LVL64:
 675              	.L27:
 676 0238 3323     	 movs r3,#51
 391:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     continue_negotiation = TRUE;
 677              	 .loc 1 391 0
 678 023a 84F8AC81 	 strb r8,[r4,#428]
 679              	.LVL65:
 680 023e 0146     	 mov r1,r0
 681 0240 552B     	 cmp r3,#85
 682 0242 EEE6     	 b .L39
 683              	.LVL66:
 684              	.L49:
 685 0244 BDE8F087 	 pop {r4,r5,r6,r7,r8,r9,r10,pc}
 686              	.LVL67:
 687              	.L47:
 688 0248 BDE8F087 	 pop {r4,r5,r6,r7,r8,r9,r10,pc}
 689              	.LVL68:
 690              	.L45:
 691 024c BDE8F087 	 pop {r4,r5,r6,r7,r8,r9,r10,pc}
 692              	.LVL69:
 693              	.L41:
 694              	.LBB78:
 695              	.LBB51:
 696              	.LBB46:
 697              	.LBB47:
 347:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                     ifx_i2c_pl_negotiation_event_handler,
 698              	 .loc 1 347 0
 699 0250 D4F8D004 	 ldr r0,[r4,#1232]
 700 0254 1349     	 ldr r1,.L50
 701 0256 2246     	 mov r2,r4
 702 0258 4FF47A73 	 mov r3,#1000
 703              	.LBE47:
 704              	.LBE46:
 705              	.LBE51:
 706              	.LBE78:
 530:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 707              	 .loc 1 530 0
 708 025c BDE8F047 	 pop {r4,r5,r6,r7,r8,r9,r10,lr}
 709              	.LCFI13:
 710              	 .cfi_remember_state
 711              	 .cfi_restore 14
 712              	 .cfi_restore 10
 713              	 .cfi_restore 9
 714              	 .cfi_restore 8
 715              	 .cfi_restore 7
 716              	 .cfi_restore 6
 717              	 .cfi_restore 5
 718              	 .cfi_restore 4
 719              	 .cfi_def_cfa_offset 0
 720              	.LVL70:
 721              	.LBB79:
 722              	.LBB52:
 723              	.LBB49:
 724              	.LBB48:
 347:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                     ifx_i2c_pl_negotiation_event_handler,
 725              	 .loc 1 347 0
 726 0260 FFF7FEBF 	 b pal_os_event_register_callback_oneshot
 727              	.LVL71:
 728              	.L48:
 729              	.LCFI14:
 730              	 .cfi_restore_state
 731              	.LBE48:
 732              	.LBE49:
 733              	.LBE52:
 734              	.LBE79:
 735              	.LBB80:
 736              	.LBB81:
 313:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1 + reg_len;
 737              	 .loc 1 313 0
 738 0264 8026     	 movs r6,#128
 739              	.LBE81:
 740              	.LBE80:
 422:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     ifx_i2c_pl_write_register(p_ctx, PL_REG_I2C_MODE, PL_REG_LEN_I2C_MODE, i2c_mode
 741              	 .loc 1 422 0
 742 0266 4FF0550E 	 mov lr,#85
 743              	.LBB85:
 744              	.LBB82:
 312:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 745              	 .loc 1 312 0
 746 026a 8927     	 movs r7,#137
 747              	.LVL72:
 313:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1 + reg_len;
 748              	 .loc 1 313 0
 749 026c 0425     	 movs r5,#4
 750              	.LVL73:
 317:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 751              	 .loc 1 317 0
 752 026e 0220     	 movs r0,#2
 319:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //lint --e{534} suppress "This is the last statement of asynchronous function hence return valu
 753              	 .loc 1 319 0
 754 0270 0123     	 movs r3,#1
 755              	.LVL74:
 318:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 756              	 .loc 1 318 0
 757 0272 C821     	 movs r1,#200
 317:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 758              	 .loc 1 317 0
 759 0274 84F89A01 	 strb r0,[r4,#410]
 314:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 760              	 .loc 1 314 0
 761 0278 0322     	 movs r2,#3
 762              	.LBE82:
 763              	.LBE85:
 422:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     ifx_i2c_pl_write_register(p_ctx, PL_REG_I2C_MODE, PL_REG_LEN_I2C_MODE, i2c_mode
 764              	 .loc 1 422 0
 765 027a 84F8ACE1 	 strb lr,[r4,#428]
 766              	.LVL75:
 767              	.LBB86:
 768              	.LBB83:
 312:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 769              	 .loc 1 312 0
 770 027e 84F88070 	 strb r7,[r4,#128]
 313:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1 + reg_len;
 771              	 .loc 1 313 0
 772 0282 84F88160 	 strb r6,[r4,#129]
 773 0286 84F88250 	 strb r5,[r4,#130]
 774              	.LVL76:
 319:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //lint --e{534} suppress "This is the last statement of asynchronous function hence return valu
 775              	 .loc 1 319 0
 776 028a 84F89B31 	 strb r3,[r4,#411]
 318:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 777              	 .loc 1 318 0
 778 028e A4F89C11 	 strh r1,[r4,#412]
 314:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 779              	 .loc 1 314 0
 780 0292 A4F89621 	 strh r2,[r4,#406]
 321:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 781              	 .loc 1 321 0
 782 0296 2069     	 ldr r0,[r4,#16]
 783 0298 A119     	 adds r1,r4,r6
 784              	.LBE83:
 785              	.LBE86:
 530:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 786              	 .loc 1 530 0
 787 029a BDE8F047 	 pop {r4,r5,r6,r7,r8,r9,r10,lr}
 788              	.LCFI15:
 789              	 .cfi_restore 14
 790              	 .cfi_restore 10
 791              	 .cfi_restore 9
 792              	 .cfi_restore 8
 793              	 .cfi_restore 7
 794              	 .cfi_restore 6
 795              	 .cfi_restore 5
 796              	 .cfi_restore 4
 797              	 .cfi_def_cfa_offset 0
 798              	.LVL77:
 799              	.LBB87:
 800              	.LBB84:
 321:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 801              	 .loc 1 321 0
 802 029e FFF7FEBF 	 b pal_i2c_write
 803              	.LVL78:
 804              	.L51:
 805 02a2 00BF     	 .align 2
 806              	.L50:
 807 02a4 00000000 	 .word ifx_i2c_pl_negotiation_event_handler
 808              	.LBE84:
 809              	.LBE87:
 810              	 .cfi_endproc
 811              	.LFE8:
 813              	 .section .text.ifx_i2c_pl_pal_event_handler,"ax",%progbits
 814              	 .align 2
 815              	 .thumb
 816              	 .thumb_func
 818              	ifx_i2c_pl_pal_event_handler:
 819              	.LFB12:
 710:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 820              	 .loc 1 710 0
 821              	 .cfi_startproc
 822              	 
 823              	 
 824              	 
 825              	.LVL79:
 826 0000 0246     	 mov r2,r0
 827              	.LVL80:
 712:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 828              	 .loc 1 712 0
 829 0002 79B1     	 cbz r1,.L54
 830 0004 0229     	 cmp r1,#2
 831 0006 00D9     	 bls .L59
 832 0008 7047     	 bx lr
 833              	.L59:
 717:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 834              	 .loc 1 717 0
 835 000a B0F89C31 	 ldrh r3,[r0,#412]
 836 000e 591E     	 subs r1,r3,#1
 837              	.LVL81:
 838 0010 A0F89C11 	 strh r1,[r0,#412]
 839 0014 63B1     	 cbz r3,.L56
 840              	.LVL82:
 841              	.LBB98:
 842              	.LBB99:
 720:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                         ifx_i2c_pal_poll_callback, p_local_ctx, PL_
 843              	 .loc 1 720 0
 844 0016 D0F8D004 	 ldr r0,[r0,#1232]
 845              	.LVL83:
 846 001a 0C49     	 ldr r1,.L60
 847 001c 4FF47A73 	 mov r3,#1000
 848 0020 FFF7FEBF 	 b pal_os_event_register_callback_oneshot
 849              	.LVL84:
 850              	.L54:
 851              	.LBE99:
 852              	.LBE98:
 732:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                     p_local_ctx,PL_GUARD_TIME_INTERVAL_US);
 853              	 .loc 1 732 0
 854 0024 D0F8D004 	 ldr r0,[r0,#1232]
 855              	.LVL85:
 856 0028 0949     	 ldr r1,.L60+4
 857              	.LVL86:
 858 002a 3223     	 movs r3,#50
 859 002c FFF7FEBF 	 b pal_os_event_register_callback_oneshot
 860              	.LVL87:
 861              	.L56:
 710:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 862              	 .loc 1 710 0
 863 0030 10B4     	 push {r4}
 864              	.LCFI16:
 865              	 .cfi_def_cfa_offset 4
 866              	 .cfi_offset 4,-4
 867              	.LBB100:
 868              	.LBB101:
 540:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         // I2C read or write failed, report to upper layer
 869              	 .loc 1 540 0
 870 0032 0221     	 movs r1,#2
 542:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 871              	 .loc 1 542 0
 872 0034 D0F8A841 	 ldr r4,[r0,#424]
 540:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         // I2C read or write failed, report to upper layer
 873              	 .loc 1 540 0
 874 0038 80F89F11 	 strb r1,[r0,#415]
 542:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 875              	 .loc 1 542 0
 876 003c A446     	 mov ip,r4
 877 003e 4FF48371 	 mov r1,#262
 878 0042 1A46     	 mov r2,r3
 879              	.LBE101:
 880              	.LBE100:
 738:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 881              	 .loc 1 738 0
 882 0044 5DF8044B 	 ldr r4,[sp],#4
 883              	.LCFI17:
 884              	 .cfi_restore 4
 885              	 .cfi_def_cfa_offset 0
 886              	.LBB103:
 887              	.LBB102:
 542:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 888              	 .loc 1 542 0
 889 0048 6047     	 bx ip
 890              	.LVL88:
 891              	.L61:
 892 004a 00BF     	 .align 2
 893              	.L60:
 894 004c 00000000 	 .word ifx_i2c_pal_poll_callback
 895 0050 00000000 	 .word ifx_i2c_pl_guard_time_callback
 896              	.LBE102:
 897              	.LBE103:
 898              	 .cfi_endproc
 899              	.LFE12:
 901              	 .section .text.ifx_i2c_pl_soft_reset,"ax",%progbits
 902              	 .align 2
 903              	 .thumb
 904              	 .thumb_func
 906              	ifx_i2c_pl_soft_reset:
 907              	.LFB13:
 742:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     uint8_t i2c_mode_value[2] = {0};
 908              	 .loc 1 742 0
 909              	 .cfi_startproc
 910              	 
 911              	 
 912              	 
 913              	.LVL89:
 914 0000 70B4     	 push {r4,r5,r6}
 915              	.LCFI18:
 916              	 .cfi_def_cfa_offset 12
 917              	 .cfi_offset 4,-12
 918              	 .cfi_offset 5,-8
 919              	 .cfi_offset 6,-4
 744:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 920              	 .loc 1 744 0
 921 0002 90F8AD31 	 ldrb r3,[r0,#429]
 742:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     uint8_t i2c_mode_value[2] = {0};
 922              	 .loc 1 742 0
 923 0006 83B0     	 sub sp,sp,#12
 924              	.LCFI19:
 925              	 .cfi_def_cfa_offset 24
 743:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     switch (p_ctx->pl.request_soft_reset)
 926              	 .loc 1 743 0
 927 0008 0022     	 movs r2,#0
 744:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 928              	 .loc 1 744 0
 929 000a 993B     	 subs r3,r3,#153
 742:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     uint8_t i2c_mode_value[2] = {0};
 930              	 .loc 1 742 0
 931 000c 0446     	 mov r4,r0
 743:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     switch (p_ctx->pl.request_soft_reset)
 932              	 .loc 1 743 0
 933 000e ADF80420 	 strh r2,[sp,#4]
 744:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 934              	 .loc 1 744 0
 935 0012 0A2B     	 cmp r3,#10
 936 0014 4AD8     	 bhi .L62
 937 0016 DFE803F0 	 tbb [pc,r3]
 938              	.L65:
 939 001a 2F       	 .byte (.L64-.L65)/2
 940 001b 49       	 .byte (.L62-.L65)/2
 941 001c 49       	 .byte (.L62-.L65)/2
 942 001d 49       	 .byte (.L62-.L65)/2
 943 001e 49       	 .byte (.L62-.L65)/2
 944 001f 49       	 .byte (.L62-.L65)/2
 945 0020 49       	 .byte (.L62-.L65)/2
 946 0021 49       	 .byte (.L62-.L65)/2
 947 0022 28       	 .byte (.L66-.L65)/2
 948 0023 13       	 .byte (.L67-.L65)/2
 949 0024 06       	 .byte (.L68-.L65)/2
 950 0025 00       	 .p2align 1
 951              	.L68:
 773:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             pal_os_event_register_callback_oneshot(p_ctx->pal_os_event_ctx,(register_callback)ifx_i
 952              	 .loc 1 773 0
 953 0026 A123     	 movs r3,#161
 954 0028 80F8AD31 	 strb r3,[r0,#429]
 774:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                    (void * )p_ctx,
 955              	 .loc 1 774 0
 956 002c 2C49     	 ldr r1,.L73
 957 002e D0F8D004 	 ldr r0,[r0,#1232]
 958              	.LVL90:
 959 0032 2246     	 mov r2,r4
 960 0034 42F6E063 	 movw r3,#12000
 788:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 961              	 .loc 1 788 0
 962 0038 03B0     	 add sp,sp,#12
 963              	.LCFI20:
 964              	 .cfi_remember_state
 965              	 .cfi_def_cfa_offset 12
 966              	 
 967 003a 70BC     	 pop {r4,r5,r6}
 968              	.LCFI21:
 969              	 .cfi_restore 6
 970              	 .cfi_restore 5
 971              	 .cfi_restore 4
 972              	 .cfi_def_cfa_offset 0
 973              	.LVL91:
 774:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                    (void * )p_ctx,
 974              	 .loc 1 774 0
 975 003c FFF7FEBF 	 b pal_os_event_register_callback_oneshot
 976              	.LVL92:
 977              	.L67:
 978              	.LCFI22:
 979              	 .cfi_restore_state
 756:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             if (PL_REG_I2C_STATE_SOFT_RESET == p_ctx->pl.buffer[0])
 980              	 .loc 1 756 0
 981 0040 90F88030 	 ldrb r3,[r0,#128]
 982 0044 03F00803 	 and r3,r3,#8
 983 0048 DBB2     	 uxtb r3,r3
 984 004a 80F88030 	 strb r3,[r0,#128]
 757:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             {
 985              	 .loc 1 757 0
 986 004e 83BB     	 cbnz r3,.L72
 987              	.LVL93:
 988              	.LBB124:
 989              	.LBB125:
 542:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 990              	 .loc 1 542 0
 991 0050 D0F8A851 	 ldr r5,[r0,#424]
 540:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         // I2C read or write failed, report to upper layer
 992              	 .loc 1 540 0
 993 0054 0223     	 movs r3,#2
 542:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 994              	 .loc 1 542 0
 995 0056 0022     	 movs r2,#0
 540:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         // I2C read or write failed, report to upper layer
 996              	 .loc 1 540 0
 997 0058 80F89F31 	 strb r3,[r0,#415]
 542:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 998              	 .loc 1 542 0
 999 005c 4FF48171 	 mov r1,#258
 1000 0060 1346     	 mov r3,r2
 1001 0062 AC46     	 mov ip,r5
 1002              	.LBE125:
 1003              	.LBE124:
 788:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1004              	 .loc 1 788 0
 1005 0064 03B0     	 add sp,sp,#12
 1006              	.LCFI23:
 1007              	 .cfi_remember_state
 1008              	 .cfi_def_cfa_offset 12
 1009              	 
 1010 0066 70BC     	 pop {r4,r5,r6}
 1011              	.LCFI24:
 1012              	 .cfi_restore 6
 1013              	 .cfi_restore 5
 1014              	 .cfi_restore 4
 1015              	 .cfi_def_cfa_offset 0
 1016              	.LBB127:
 1017              	.LBB126:
 542:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 1018              	 .loc 1 542 0
 1019 0068 6047     	 bx ip
 1020              	.LVL94:
 1021              	.L66:
 1022              	.LCFI25:
 1023              	 .cfi_restore_state
 1024              	.LBE126:
 1025              	.LBE127:
 781:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             ifx_i2c_pl_frame_event_handler(p_ctx, IFX_I2C_STACK_SUCCESS);
 1026              	 .loc 1 781 0
 1027 006a 0123     	 movs r3,#1
 1028 006c 80F89F31 	 strb r3,[r0,#415]
 1029              	.LVL95:
 788:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1030              	 .loc 1 788 0
 1031 0070 03B0     	 add sp,sp,#12
 1032              	.LCFI26:
 1033              	 .cfi_remember_state
 1034              	 .cfi_def_cfa_offset 12
 1035              	 
 1036 0072 70BC     	 pop {r4,r5,r6}
 1037              	.LCFI27:
 1038              	 .cfi_restore 6
 1039              	 .cfi_restore 5
 1040              	 .cfi_restore 4
 1041              	 .cfi_def_cfa_offset 0
 1042              	.LBB128:
 1043              	.LBB129:
 557:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 1044              	 .loc 1 557 0
 1045 0074 FFF7FEBF 	 b ifx_i2c_pl_negotiation_event_handler
 1046              	.LVL96:
 1047              	.L64:
 1048              	.LCFI28:
 1049              	 .cfi_restore_state
 1050              	.LBE129:
 1051              	.LBE128:
 1052              	.LBB130:
 1053              	.LBB131:
 291:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1054              	 .loc 1 291 0
 1055 0078 0122     	 movs r2,#1
 1056              	.LBE131:
 1057              	.LBE130:
 748:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             //Read the status register to check if soft reset is supported
 1058              	 .loc 1 748 0
 1059 007a A225     	 movs r5,#162
 1060              	.LBB134:
 1061              	.LBB132:
 290:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1;
 1062              	 .loc 1 290 0
 1063 007c 8220     	 movs r0,#130
 1064              	.LVL97:
 294:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
 1065              	 .loc 1 294 0
 1066 007e 0421     	 movs r1,#4
 296:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 1067              	 .loc 1 296 0
 1068 0080 C823     	 movs r3,#200
 1069              	.LBE132:
 1070              	.LBE134:
 748:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             //Read the status register to check if soft reset is supported
 1071              	 .loc 1 748 0
 1072 0082 84F8AD51 	 strb r5,[r4,#429]
 1073              	.LVL98:
 1074              	.LBB135:
 1075              	.LBB133:
 290:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1;
 1076              	 .loc 1 290 0
 1077 0086 84F88000 	 strb r0,[r4,#128]
 291:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1078              	 .loc 1 291 0
 1079 008a A4F89621 	 strh r2,[r4,#406]
 295:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 1080              	 .loc 1 295 0
 1081 008e 84F89A21 	 strb r2,[r4,#410]
 297:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1082              	 .loc 1 297 0
 1083 0092 84F89B21 	 strb r2,[r4,#411]
 294:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
 1084              	 .loc 1 294 0
 1085 0096 A4F89811 	 strh r1,[r4,#408]
 296:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 1086              	 .loc 1 296 0
 1087 009a A4F89C31 	 strh r3,[r4,#412]
 1088              	.LVL99:
 1089              	.L71:
 1090              	.LBE133:
 1091              	.LBE135:
 1092              	.LBB136:
 1093              	.LBB137:
 321:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 1094              	 .loc 1 321 0
 1095 009e 2069     	 ldr r0,[r4,#16]
 1096 00a0 04F18001 	 add r1,r4,#128
 1097              	.LBE137:
 1098              	.LBE136:
 788:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1099              	 .loc 1 788 0
 1100 00a4 03B0     	 add sp,sp,#12
 1101              	.LCFI29:
 1102              	 .cfi_remember_state
 1103              	 .cfi_def_cfa_offset 12
 1104              	 
 1105 00a6 70BC     	 pop {r4,r5,r6}
 1106              	.LCFI30:
 1107              	 .cfi_restore 6
 1108              	 .cfi_restore 5
 1109              	 .cfi_restore 4
 1110              	 .cfi_def_cfa_offset 0
 1111              	.LVL100:
 1112              	.LBB140:
 1113              	.LBB138:
 321:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 1114              	 .loc 1 321 0
 1115 00a8 FFF7FEBF 	 b pal_i2c_write
 1116              	.LVL101:
 1117              	.L62:
 1118              	.LCFI31:
 1119              	 .cfi_restore_state
 1120              	.LBE138:
 1121              	.LBE140:
 788:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1122              	 .loc 1 788 0
 1123 00ac 03B0     	 add sp,sp,#12
 1124              	.LCFI32:
 1125              	 .cfi_remember_state
 1126              	 .cfi_def_cfa_offset 12
 1127              	 
 1128 00ae 70BC     	 pop {r4,r5,r6}
 1129              	.LCFI33:
 1130              	 .cfi_restore 6
 1131              	 .cfi_restore 5
 1132              	 .cfi_restore 4
 1133              	 .cfi_def_cfa_offset 0
 1134 00b0 7047     	 bx lr
 1135              	.L72:
 1136              	.LCFI34:
 1137              	 .cfi_restore_state
 759:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 //Write 88 register with 0 value
 1138              	 .loc 1 759 0
 1139 00b2 A323     	 movs r3,#163
 1140 00b4 80F8AD31 	 strb r3,[r0,#429]
 1141              	.LVL102:
 1142              	.LBB141:
 1143              	.LBB139:
 312:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 1144              	 .loc 1 312 0
 1145 00b8 8826     	 movs r6,#136
 313:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1 + reg_len;
 1146              	 .loc 1 313 0
 1147 00ba BDF80450 	 ldrh r5,[sp,#4]
 312:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 1148              	 .loc 1 312 0
 1149 00be 84F88060 	 strb r6,[r4,#128]
 314:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1150              	 .loc 1 314 0
 1151 00c2 0322     	 movs r2,#3
 317:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 1152              	 .loc 1 317 0
 1153 00c4 0220     	 movs r0,#2
 1154              	.LVL103:
 318:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 1155              	 .loc 1 318 0
 1156 00c6 C821     	 movs r1,#200
 319:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //lint --e{534} suppress "This is the last statement of asynchronous function hence return valu
 1157              	 .loc 1 319 0
 1158 00c8 0123     	 movs r3,#1
 313:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1 + reg_len;
 1159              	 .loc 1 313 0
 1160 00ca A4F88150 	 strh r5,[r4,#129]
 314:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1161              	 .loc 1 314 0
 1162 00ce A4F89621 	 strh r2,[r4,#406]
 317:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 1163              	 .loc 1 317 0
 1164 00d2 84F89A01 	 strb r0,[r4,#410]
 318:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 1165              	 .loc 1 318 0
 1166 00d6 A4F89C11 	 strh r1,[r4,#412]
 319:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //lint --e{534} suppress "This is the last statement of asynchronous function hence return valu
 1167              	 .loc 1 319 0
 1168 00da 84F89B31 	 strb r3,[r4,#411]
 1169 00de DEE7     	 b .L71
 1170              	.L74:
 1171              	 .align 2
 1172              	.L73:
 1173 00e0 00000000 	 .word ifx_i2c_pl_soft_reset
 1174              	.LBE139:
 1175              	.LBE141:
 1176              	 .cfi_endproc
 1177              	.LFE13:
 1179              	 .section .text.ifx_i2c_pl_guard_time_callback,"ax",%progbits
 1180              	 .align 2
 1181              	 .thumb
 1182              	 .thumb_func
 1184              	ifx_i2c_pl_guard_time_callback:
 1185              	.LFB11:
 685:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 1186              	 .loc 1 685 0
 1187              	 .cfi_startproc
 1188              	 
 1189              	 
 1190              	.LVL104:
 1191 0000 70B5     	 push {r4,r5,r6,lr}
 1192              	.LCFI35:
 1193              	 .cfi_def_cfa_offset 16
 1194              	 .cfi_offset 4,-16
 1195              	 .cfi_offset 5,-12
 1196              	 .cfi_offset 6,-8
 1197              	 .cfi_offset 14,-4
 687:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 1198              	 .loc 1 687 0
 1199 0002 90F89A31 	 ldrb r3,[r0,#410]
 1200 0006 012B     	 cmp r3,#1
 685:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     ifx_i2c_context_t * p_local_ctx = (ifx_i2c_context_t * )p_ctx;
 1201              	 .loc 1 685 0
 1202 0008 0446     	 mov r4,r0
 1203              	.LVL105:
 687:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 1204              	 .loc 1 687 0
 1205 000a 02D0     	 beq .L136
 1206              	.L76:
 702:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 1207              	 .loc 1 702 0
 1208 000c 022B     	 cmp r3,#2
 1209 000e 10D0     	 beq .L137
 1210 0010 70BD     	 pop {r4,r5,r6,pc}
 1211              	.L136:
 689:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 1212              	 .loc 1 689 0
 1213 0012 90F89B31 	 ldrb r3,[r0,#411]
 1214 0016 012B     	 cmp r3,#1
 1215 0018 F8D1     	 bne .L76
 1216              	.LVL106:
 1217              	.LBB160:
 1218              	.LBB161:
 692:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             //lint --e{534} suppress "This is the last statement of asynchronous function hence ret
 1219              	 .loc 1 692 0
 1220 001a 0223     	 movs r3,#2
 1221 001c 80F89B31 	 strb r3,[r0,#411]
 694:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         }
 1222              	 .loc 1 694 0
 1223 0020 B4F89821 	 ldrh r2,[r4,#408]
 1224 0024 0069     	 ldr r0,[r0,#16]
 1225              	.LVL107:
 1226 0026 04F18001 	 add r1,r4,#128
 1227              	.LBE161:
 1228              	.LBE160:
 707:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1229              	 .loc 1 707 0
 1230 002a BDE87040 	 pop {r4,r5,r6,lr}
 1231              	.LCFI36:
 1232              	 .cfi_remember_state
 1233              	 .cfi_restore 14
 1234              	 .cfi_restore 6
 1235              	 .cfi_restore 5
 1236              	 .cfi_restore 4
 1237              	 .cfi_def_cfa_offset 0
 1238              	.LVL108:
 1239              	.LBB163:
 1240              	.LBB162:
 694:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         }
 1241              	 .loc 1 694 0
 1242 002e FFF7FEBF 	 b pal_i2c_read
 1243              	.LVL109:
 1244              	.L137:
 1245              	.LCFI37:
 1246              	 .cfi_restore_state
 1247              	.LBE162:
 1248              	.LBE163:
 1249              	.LBB164:
 1250              	.LBB165:
 546:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 1251              	 .loc 1 546 0
 1252 0032 94F89F31 	 ldrb r3,[r4,#415]
 1253 0036 013B     	 subs r3,r3,#1
 1254 0038 042B     	 cmp r3,#4
 1255 003a 6BD8     	 bhi .L91
 1256 003c DFE803F0 	 tbb [pc,r3]
 1257              	.L93:
 1258 0040 65       	 .byte (.L92-.L93)/2
 1259 0041 3A       	 .byte (.L94-.L93)/2
 1260 0042 17       	 .byte (.L95-.L93)/2
 1261 0043 08       	 .byte (.L96-.L93)/2
 1262 0044 03       	 .byte (.L97-.L93)/2
 1263 0045 00       	 .p2align 1
 1264              	.L97:
 551:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 1265              	 .loc 1 551 0
 1266 0046 2046     	 mov r0,r4
 1267              	.LVL110:
 1268              	.LBE165:
 1269              	.LBE164:
 707:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1270              	 .loc 1 707 0
 1271 0048 BDE87040 	 pop {r4,r5,r6,lr}
 1272              	.LCFI38:
 1273              	 .cfi_remember_state
 1274              	 .cfi_restore 14
 1275              	 .cfi_restore 6
 1276              	 .cfi_restore 5
 1277              	 .cfi_restore 4
 1278              	 .cfi_def_cfa_offset 0
 1279              	.LVL111:
 1280              	.LBB183:
 1281              	.LBB176:
 551:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 1282              	 .loc 1 551 0
 1283 004c FFF7FEBF 	 b ifx_i2c_pl_soft_reset
 1284              	.LVL112:
 1285              	.L96:
 1286              	.LCFI39:
 1287              	 .cfi_restore_state
 649:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 p_ctx->pl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 1288              	 .loc 1 649 0
 1289 0050 0223     	 movs r3,#2
 650:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                     p_ctx->pl.buffer,
 1290              	 .loc 1 650 0
 1291 0052 D4F8A851 	 ldr r5,[r4,#424]
 649:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 p_ctx->pl.upper_layer_event_handler(p_ctx,IFX_I2C_STACK_SUCCESS,
 1292              	 .loc 1 649 0
 1293 0056 84F89F31 	 strb r3,[r4,#415]
 650:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                     p_ctx->pl.buffer,
 1294              	 .loc 1 650 0
 1295 005a 2046     	 mov r0,r4
 1296              	.LVL113:
 1297 005c B4F89831 	 ldrh r3,[r4,#408]
 1298 0060 04F18002 	 add r2,r4,#128
 1299 0064 AC46     	 mov ip,r5
 1300 0066 0021     	 movs r1,#0
 1301              	.LBE176:
 1302              	.LBE183:
 707:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1303              	 .loc 1 707 0
 1304 0068 BDE87040 	 pop {r4,r5,r6,lr}
 1305              	.LCFI40:
 1306              	 .cfi_remember_state
 1307              	 .cfi_restore 14
 1308              	 .cfi_restore 6
 1309              	 .cfi_restore 5
 1310              	 .cfi_restore 4
 1311              	 .cfi_def_cfa_offset 0
 1312              	.LVL114:
 1313              	.LBB184:
 1314              	.LBB177:
 650:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                     p_ctx->pl.buffer,
 1315              	 .loc 1 650 0
 1316 006c 6047     	 bx ip
 1317              	.LVL115:
 1318              	.L95:
 1319              	.LCFI41:
 1320              	 .cfi_restore_state
 576:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 && (0 != (p_ctx->pl.buffer[0] & PL_REG_I2C_STATE_RESPONSE_READY)))
 1321              	 .loc 1 576 0
 1322 006e 94F89E51 	 ldrb r5,[r4,#414]
 1323 0072 022D     	 cmp r5,#2
 1324 0074 25D1     	 bne .L86
 577:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 1325              	 .loc 1 577 0
 1326 0076 94F88030 	 ldrb r3,[r4,#128]
 1327 007a 5B06     	 lsls r3,r3,#25
 1328 007c 09D5     	 bpl .L99
 579:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     if ((frame_size > 0) && (frame_size <= p_ctx->frame_size))
 1329              	 .loc 1 579 0
 1330 007e 94F88220 	 ldrb r2,[r4,#130]
 1331 0082 94F88330 	 ldrb r3,[r4,#131]
 1332              	.LVL116:
 580:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     {
 1333              	 .loc 1 580 0
 1334 0086 53EA0223 	 orrs r3,r3,r2,lsl#8
 1335              	.LVL117:
 1336 008a 02D0     	 beq .L99
 1337 008c A288     	 ldrh r2,[r4,#4]
 1338              	.LVL118:
 1339 008e 9A42     	 cmp r2,r3
 1340 0090 5FD2     	 bcs .L138
 1341              	.LVL119:
 1342              	.L99:
 622:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     time_stamp_diff = (current_time - p_ctx->dl.frame_start_time);
 1343              	 .loc 1 622 0
 1344 0092 FFF7FEFF 	 bl pal_os_timer_get_time_in_milliseconds
 1345              	.LVL120:
 623:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     if (p_ctx->dl.frame_start_time > current_time)
 1346              	 .loc 1 623 0
 1347 0096 A36F     	 ldr r3,[r4,#120]
 630:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     {
 1348              	 .loc 1 630 0
 1349 0098 A26E     	 ldr r2,[r4,#104]
 623:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     if (p_ctx->dl.frame_start_time > current_time)
 1350              	 .loc 1 623 0
 1351 009a C01A     	 subs r0,r0,r3
 1352              	.LVL121:
 630:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     {
 1353              	 .loc 1 630 0
 1354 009c 9042     	 cmp r0,r2
 1355 009e 47D2     	 bcs .L102
 632:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                                ifx_i2c_pl_status_poll_callback,
 1356              	 .loc 1 632 0
 1357 00a0 D4F8D004 	 ldr r0,[r4,#1232]
 1358              	.LVL122:
 1359 00a4 3749     	 ldr r1,.L140
 1360 00a6 2246     	 mov r2,r4
 1361 00a8 41F28833 	 movw r3,#5000
 1362              	.LBE177:
 1363              	.LBE184:
 707:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1364              	 .loc 1 707 0
 1365 00ac BDE87040 	 pop {r4,r5,r6,lr}
 1366              	.LCFI42:
 1367              	 .cfi_remember_state
 1368              	 .cfi_restore 14
 1369              	 .cfi_restore 6
 1370              	 .cfi_restore 5
 1371              	 .cfi_restore 4
 1372              	 .cfi_def_cfa_offset 0
 1373              	.LVL123:
 1374              	.LBB185:
 1375              	.LBB178:
 632:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                                                ifx_i2c_pl_status_poll_callback,
 1376              	 .loc 1 632 0
 1377 00b0 FFF7FEBF 	 b pal_os_event_register_callback_oneshot
 1378              	.LVL124:
 1379              	.L94:
 1380              	.LCFI43:
 1381              	 .cfi_restore_state
 565:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 1382              	 .loc 1 565 0
 1383 00b4 94F89E51 	 ldrb r5,[r4,#414]
 564:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 if (PL_ACTION_READ_FRAME == p_ctx->pl.frame_action)
 1384              	 .loc 1 564 0
 1385 00b8 0323     	 movs r3,#3
 565:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 1386              	 .loc 1 565 0
 1387 00ba 022D     	 cmp r5,#2
 564:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 if (PL_ACTION_READ_FRAME == p_ctx->pl.frame_action)
 1388              	 .loc 1 564 0
 1389 00bc 84F89F31 	 strb r3,[r4,#415]
 565:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 1390              	 .loc 1 565 0
 1391 00c0 38D0     	 beq .L139
 1392              	.L86:
 1393              	.LBE178:
 1394              	.LBE185:
 1395              	.LBB186:
 1396              	.LBB187:
 610:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 {
 1397              	 .loc 1 610 0
 1398 00c2 012D     	 cmp r5,#1
 1399 00c4 E5D1     	 bne .L99
 614:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                                               PL_REG_DATA,
 1400              	 .loc 1 614 0
 1401 00c6 B4F8A461 	 ldrh r6,[r4,#420]
 617:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 }
 1402              	 .loc 1 617 0
 1403 00ca D4F8A011 	 ldr r1,[r4,#416]
 1404              	.LVL125:
 1405              	.LBB188:
 1406              	.LBB189:
 312:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 1407              	 .loc 1 312 0
 1408 00ce 8023     	 movs r3,#128
 1409              	.LBE189:
 1410              	.LBE188:
 613:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     ifx_i2c_pl_write_register(p_ctx,
 1411              	 .loc 1 613 0
 1412 00d0 0420     	 movs r0,#4
 1413              	.LVL126:
 1414              	.LBB193:
 1415              	.LBB190:
 313:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1 + reg_len;
 1416              	 .loc 1 313 0
 1417 00d2 3246     	 mov r2,r6
 1418              	.LBE190:
 1419              	.LBE193:
 613:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     ifx_i2c_pl_write_register(p_ctx,
 1420              	 .loc 1 613 0
 1421 00d4 84F89F01 	 strb r0,[r4,#415]
 1422              	.LBB194:
 1423              	.LBB191:
 312:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 1424              	 .loc 1 312 0
 1425 00d8 84F88030 	 strb r3,[r4,#128]
 313:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1 + reg_len;
 1426              	 .loc 1 313 0
 1427 00dc 04F18100 	 add r0,r4,#129
 1428 00e0 FFF7FEFF 	 bl memcpy
 1429              	.LVL127:
 314:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1430              	 .loc 1 314 0
 1431 00e4 721C     	 adds r2,r6,#1
 1432 00e6 92B2     	 uxth r2,r2
 317:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 1433              	 .loc 1 317 0
 1434 00e8 0221     	 movs r1,#2
 318:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 1435              	 .loc 1 318 0
 1436 00ea C823     	 movs r3,#200
 314:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1437              	 .loc 1 314 0
 1438 00ec A4F89621 	 strh r2,[r4,#406]
 319:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //lint --e{534} suppress "This is the last statement of asynchronous function hence return valu
 1439              	 .loc 1 319 0
 1440 00f0 84F89B51 	 strb r5,[r4,#411]
 317:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 1441              	 .loc 1 317 0
 1442 00f4 84F89A11 	 strb r1,[r4,#410]
 1443              	.LVL128:
 1444              	.L116:
 318:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 1445              	 .loc 1 318 0
 1446 00f8 A4F89C31 	 strh r3,[r4,#412]
 321:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 1447              	 .loc 1 321 0
 1448 00fc 2069     	 ldr r0,[r4,#16]
 1449 00fe 04F18001 	 add r1,r4,#128
 1450              	.LBE191:
 1451              	.LBE194:
 1452              	.LBE187:
 1453              	.LBE186:
 707:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1454              	 .loc 1 707 0
 1455 0102 BDE87040 	 pop {r4,r5,r6,lr}
 1456              	.LCFI44:
 1457              	 .cfi_remember_state
 1458              	 .cfi_restore 14
 1459              	 .cfi_restore 6
 1460              	 .cfi_restore 5
 1461              	 .cfi_restore 4
 1462              	 .cfi_def_cfa_offset 0
 1463              	.LVL129:
 1464              	.LBB197:
 1465              	.LBB196:
 1466              	.LBB195:
 1467              	.LBB192:
 321:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 1468              	 .loc 1 321 0
 1469 0106 FFF7FEBF 	 b pal_i2c_write
 1470              	.LVL130:
 1471              	.L92:
 1472              	.LCFI45:
 1473              	 .cfi_restore_state
 1474              	.LBE192:
 1475              	.LBE195:
 1476              	.LBE196:
 1477              	.LBE197:
 1478              	.LBB198:
 1479              	.LBB179:
 557:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 1480              	 .loc 1 557 0
 1481 010a 2046     	 mov r0,r4
 1482              	.LVL131:
 1483              	.LBE179:
 1484              	.LBE198:
 707:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1485              	 .loc 1 707 0
 1486 010c BDE87040 	 pop {r4,r5,r6,lr}
 1487              	.LCFI46:
 1488              	 .cfi_remember_state
 1489              	 .cfi_restore 14
 1490              	 .cfi_restore 6
 1491              	 .cfi_restore 5
 1492              	 .cfi_restore 4
 1493              	 .cfi_def_cfa_offset 0
 1494              	.LVL132:
 1495              	.LBB199:
 1496              	.LBB180:
 557:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 1497              	 .loc 1 557 0
 1498 0110 FFF7FEBF 	 b ifx_i2c_pl_negotiation_event_handler
 1499              	.LVL133:
 1500              	.L91:
 658:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 1501              	 .loc 1 658 0
 1502 0114 0123     	 movs r3,#1
 1503              	.LVL134:
 1504              	.L117:
 1505              	.LCFI47:
 1506              	 .cfi_restore_state
 659:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 1507              	 .loc 1 659 0
 1508 0116 D4F8A851 	 ldr r5,[r4,#424]
 658:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 1509              	 .loc 1 658 0
 1510 011a 84F89F31 	 strb r3,[r4,#415]
 659:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 1511              	 .loc 1 659 0
 1512 011e 0022     	 movs r2,#0
 1513 0120 2046     	 mov r0,r4
 1514 0122 AC46     	 mov ip,r5
 1515 0124 1346     	 mov r3,r2
 1516 0126 4FF48171 	 mov r1,#258
 1517              	.LBE180:
 1518              	.LBE199:
 707:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1519              	 .loc 1 707 0
 1520 012a BDE87040 	 pop {r4,r5,r6,lr}
 1521              	.LCFI48:
 1522              	 .cfi_remember_state
 1523              	 .cfi_restore 14
 1524              	 .cfi_restore 6
 1525              	 .cfi_restore 5
 1526              	 .cfi_restore 4
 1527              	 .cfi_def_cfa_offset 0
 1528              	.LVL135:
 1529              	.LBB200:
 1530              	.LBB181:
 659:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 1531              	 .loc 1 659 0
 1532 012e 6047     	 bx ip
 1533              	.LVL136:
 1534              	.L102:
 1535              	.LCFI49:
 1536              	 .cfi_restore_state
 639:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         p_ctx->pl.upper_layer_event_handler(p_ctx, IFX_I2C_STACK_ERROR, 0, 0);
 1537              	 .loc 1 639 0
 1538 0130 0223     	 movs r3,#2
 1539 0132 F0E7     	 b .L117
 1540              	.LVL137:
 1541              	.L139:
 1542              	.LBB166:
 1543              	.LBB167:
 291:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1544              	 .loc 1 291 0
 1545 0134 0122     	 movs r2,#1
 290:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1;
 1546              	 .loc 1 290 0
 1547 0136 8220     	 movs r0,#130
 1548              	.LVL138:
 294:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
 1549              	 .loc 1 294 0
 1550 0138 0421     	 movs r1,#4
 296:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 1551              	 .loc 1 296 0
 1552 013a C823     	 movs r3,#200
 290:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1;
 1553              	 .loc 1 290 0
 1554 013c 84F88000 	 strb r0,[r4,#128]
 291:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1555              	 .loc 1 291 0
 1556 0140 A4F89621 	 strh r2,[r4,#406]
 295:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 1557              	 .loc 1 295 0
 1558 0144 84F89A21 	 strb r2,[r4,#410]
 297:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1559              	 .loc 1 297 0
 1560 0148 84F89B21 	 strb r2,[r4,#411]
 294:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
 1561              	 .loc 1 294 0
 1562 014c A4F89811 	 strh r1,[r4,#408]
 1563 0150 D2E7     	 b .L116
 1564              	.LVL139:
 1565              	.L138:
 1566              	.LBE167:
 1567              	.LBE166:
 1568              	.LBB168:
 1569              	.LBB169:
 291:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1570              	 .loc 1 291 0
 1571 0152 0122     	 movs r2,#1
 1572              	.LBE169:
 1573              	.LBE168:
 582:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         ifx_i2c_pl_read_register(p_ctx,PL_REG_DATA, frame_size);
 1574              	 .loc 1 582 0
 1575 0154 0425     	 movs r5,#4
 1576              	.LBB173:
 1577              	.LBB170:
 290:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1;
 1578              	 .loc 1 290 0
 1579 0156 8020     	 movs r0,#128
 1580              	.LVL140:
 296:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 1581              	 .loc 1 296 0
 1582 0158 C821     	 movs r1,#200
 290:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1;
 1583              	 .loc 1 290 0
 1584 015a 84F88000 	 strb r0,[r4,#128]
 1585              	.LBE170:
 1586              	.LBE173:
 582:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                         ifx_i2c_pl_read_register(p_ctx,PL_REG_DATA, frame_size);
 1587              	 .loc 1 582 0
 1588 015e 84F89F51 	 strb r5,[r4,#415]
 1589              	.LVL141:
 1590              	.LBB174:
 1591              	.LBB171:
 295:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 1592              	 .loc 1 295 0
 1593 0162 84F89A21 	 strb r2,[r4,#410]
 297:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1594              	 .loc 1 297 0
 1595 0166 84F89B21 	 strb r2,[r4,#411]
 296:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 1596              	 .loc 1 296 0
 1597 016a A4F89C11 	 strh r1,[r4,#412]
 294:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
 1598              	 .loc 1 294 0
 1599 016e A4F89831 	 strh r3,[r4,#408]
 291:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1600              	 .loc 1 291 0
 1601 0172 A4F89621 	 strh r2,[r4,#406]
 300:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 1602              	 .loc 1 300 0
 1603 0176 2069     	 ldr r0,[r4,#16]
 1604 0178 04F18001 	 add r1,r4,#128
 1605              	.LBE171:
 1606              	.LBE174:
 1607              	.LBE181:
 1608              	.LBE200:
 707:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1609              	 .loc 1 707 0
 1610 017c BDE87040 	 pop {r4,r5,r6,lr}
 1611              	.LCFI50:
 1612              	 .cfi_restore 14
 1613              	 .cfi_restore 6
 1614              	 .cfi_restore 5
 1615              	 .cfi_restore 4
 1616              	 .cfi_def_cfa_offset 0
 1617              	.LVL142:
 1618              	.LBB201:
 1619              	.LBB182:
 1620              	.LBB175:
 1621              	.LBB172:
 300:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 1622              	 .loc 1 300 0
 1623 0180 FFF7FEBF 	 b pal_i2c_write
 1624              	.LVL143:
 1625              	.L141:
 1626              	 .align 2
 1627              	.L140:
 1628 0184 00000000 	 .word ifx_i2c_pl_status_poll_callback
 1629              	.LBE172:
 1630              	.LBE175:
 1631              	.LBE182:
 1632              	.LBE201:
 1633              	 .cfi_endproc
 1634              	.LFE11:
 1636              	 .section .text.ifx_i2c_pl_init,"ax",%progbits
 1637              	 .align 2
 1638              	 .global ifx_i2c_pl_init
 1639              	 .thumb
 1640              	 .thumb_func
 1642              	ifx_i2c_pl_init:
 1643              	.LFB0:
 148:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     LOG_PL("[IFX-PL]: Init\n");
 1644              	 .loc 1 148 0
 1645              	 .cfi_startproc
 1646              	 
 1647              	 
 1648              	.LVL144:
 1649 0000 10B5     	 push {r4,lr}
 1650              	.LCFI51:
 1651              	 .cfi_def_cfa_offset 8
 1652              	 .cfi_offset 4,-8
 1653              	 .cfi_offset 14,-4
 148:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     LOG_PL("[IFX-PL]: Init\n");
 1654              	 .loc 1 148 0
 1655 0002 0446     	 mov r4,r0
 152:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.negotiate_state = PL_INIT_SET_FREQ_DEFAULT;
 1656              	 .loc 1 152 0
 1657 0004 0020     	 movs r0,#0
 1658              	.LVL145:
 154:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->p_pal_i2c_ctx->upper_layer_event_handler = ifx_i2c_pl_pal_event_handler;
 1659              	 .loc 1 154 0
 1660 0006 2369     	 ldr r3,[r4,#16]
 1661 0008 2278     	 ldrb r2,[r4]
 151:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.frame_state = PL_STATE_UNINIT;
 1662              	 .loc 1 151 0
 1663 000a C4F8A811 	 str r1,[r4,#424]
 153:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->p_pal_i2c_ctx->slave_address = p_ctx->slave_address;
 1664              	 .loc 1 153 0
 1665 000e BB21     	 movs r1,#187
 1666              	.LVL146:
 152:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.negotiate_state = PL_INIT_SET_FREQ_DEFAULT;
 1667              	 .loc 1 152 0
 1668 0010 84F89F01 	 strb r0,[r4,#415]
 153:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->p_pal_i2c_ctx->slave_address = p_ctx->slave_address;
 1669              	 .loc 1 153 0
 1670 0014 84F8AC11 	 strb r1,[r4,#428]
 154:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->p_pal_i2c_ctx->upper_layer_event_handler = ifx_i2c_pl_pal_event_handler;
 1671              	 .loc 1 154 0
 1672 0018 1A71     	 strb r2,[r3,#4]
 1673              	.LVL147:
 155:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter = PL_POLLING_MAX_CNT;
 1674              	 .loc 1 155 0
 1675 001a 2069     	 ldr r0,[r4,#16]
 1676 001c 134B     	 ldr r3,.L154
 1677 001e C360     	 str r3,[r0,#12]
 157:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 1678              	 .loc 1 157 0
 1679 0020 94F82F30 	 ldrb r3,[r4,#47]
 156:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     if (TRUE == p_ctx->do_pal_init)
 1680              	 .loc 1 156 0
 1681 0024 C822     	 movs r2,#200
 157:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 1682              	 .loc 1 157 0
 1683 0026 012B     	 cmp r3,#1
 156:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     if (TRUE == p_ctx->do_pal_init)
 1684              	 .loc 1 156 0
 1685 0028 A4F89C21 	 strh r2,[r4,#412]
 157:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 1686              	 .loc 1 157 0
 1687 002c 16D0     	 beq .L143
 1688              	.L147:
 166:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 1689              	 .loc 1 166 0
 1690 002e 94F8AD31 	 ldrb r3,[r4,#429]
 1691 0032 012B     	 cmp r3,#1
 1692 0034 07D0     	 beq .L153
 1693 0036 0123     	 movs r3,#1
 1694              	.LBB210:
 1695              	.LBB211:
 557:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 1696              	 .loc 1 557 0
 1697 0038 2046     	 mov r0,r4
 1698 003a 84F89F31 	 strb r3,[r4,#415]
 1699              	.LVL148:
 1700 003e FFF7FEFF 	 bl ifx_i2c_pl_negotiation_event_handler
 1701              	.LVL149:
 1702              	.LBE211:
 1703              	.LBE210:
 179:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 1704              	 .loc 1 179 0
 1705 0042 0020     	 movs r0,#0
 180:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1706              	 .loc 1 180 0
 1707 0044 10BD     	 pop {r4,pc}
 1708              	.LVL150:
 1709              	.L153:
 169:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         p_ctx->pl.frame_state = PL_STATE_SOFT_RESET;
 1710              	 .loc 1 169 0
 1711 0046 9922     	 movs r2,#153
 1712 0048 0523     	 movs r3,#5
 1713              	.LBB214:
 1714              	.LBB212:
 551:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 1715              	 .loc 1 551 0
 1716 004a 2046     	 mov r0,r4
 1717              	.LBE212:
 1718              	.LBE214:
 169:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         p_ctx->pl.frame_state = PL_STATE_SOFT_RESET;
 1719              	 .loc 1 169 0
 1720 004c 84F8AD21 	 strb r2,[r4,#429]
 1721 0050 84F89F31 	 strb r3,[r4,#415]
 1722              	.LVL151:
 1723              	.LBB215:
 1724              	.LBB213:
 551:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 1725              	 .loc 1 551 0
 1726 0054 FFF7FEFF 	 bl ifx_i2c_pl_soft_reset
 1727              	.LVL152:
 1728              	.LBE213:
 1729              	.LBE215:
 179:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 1730              	 .loc 1 179 0
 1731 0058 0020     	 movs r0,#0
 1732 005a 10BD     	 pop {r4,pc}
 1733              	.LVL153:
 1734              	.L143:
 160:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 1735              	 .loc 1 160 0
 1736 005c FFF7FEFF 	 bl pal_i2c_init
 1737              	.LVL154:
 1738 0060 0028     	 cmp r0,#0
 1739 0062 E4D0     	 beq .L147
 162:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         }
 1740              	 .loc 1 162 0
 1741 0064 4FF48170 	 mov r0,#258
 1742 0068 10BD     	 pop {r4,pc}
 1743              	.LVL155:
 1744              	.L155:
 1745 006a 00BF     	 .align 2
 1746              	.L154:
 1747 006c 00000000 	 .word ifx_i2c_pl_pal_event_handler
 1748              	 .cfi_endproc
 1749              	.LFE0:
 1751              	 .section .text.ifx_i2c_pl_send_frame,"ax",%progbits
 1752              	 .align 2
 1753              	 .global ifx_i2c_pl_send_frame
 1754              	 .thumb
 1755              	 .thumb_func
 1757              	ifx_i2c_pl_send_frame:
 1758              	.LFB1:
 183:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Physical Layer must be idle, set requested action
 1759              	 .loc 1 183 0
 1760              	 .cfi_startproc
 1761              	 
 1762              	 
 1763              	.LVL156:
 1764 0000 2DE9F041 	 push {r4,r5,r6,r7,r8,lr}
 1765              	.LCFI52:
 1766              	 .cfi_def_cfa_offset 24
 1767              	 .cfi_offset 4,-24
 1768              	 .cfi_offset 5,-20
 1769              	 .cfi_offset 6,-16
 1770              	 .cfi_offset 7,-12
 1771              	 .cfi_offset 8,-8
 1772              	 .cfi_offset 14,-4
 185:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 1773              	 .loc 1 185 0
 1774 0004 90F89F51 	 ldrb r5,[r0,#415]
 1775 0008 6B1E     	 subs r3,r5,#1
 1776 000a 012B     	 cmp r3,#1
 183:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Physical Layer must be idle, set requested action
 1777              	 .loc 1 183 0
 1778 000c 0446     	 mov r4,r0
 185:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 1779              	 .loc 1 185 0
 1780 000e 03D9     	 bls .L162
 187:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 1781              	 .loc 1 187 0
 1782 0010 4FF48170 	 mov r0,#258
 1783              	.LVL157:
 197:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1784              	 .loc 1 197 0
 1785 0014 BDE8F081 	 pop {r4,r5,r6,r7,r8,pc}
 1786              	.LVL158:
 1787              	.L162:
 189:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1788              	 .loc 1 189 0
 1789 0018 4FF00108 	 mov r8,#1
 1790              	.LBB224:
 1791              	.LBB225:
 546:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 1792              	 .loc 1 546 0
 1793 001c 022D     	 cmp r5,#2
 1794              	.LBE225:
 1795              	.LBE224:
 192:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.tx_frame_len = frame_len;
 1796              	 .loc 1 192 0
 1797 001e C4F8A011 	 str r1,[r4,#416]
 193:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1798              	 .loc 1 193 0
 1799 0022 A4F8A421 	 strh r2,[r4,#420]
 1800              	.LVL159:
 1801 0026 1646     	 mov r6,r2
 189:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1802              	 .loc 1 189 0
 1803 0028 80F89E81 	 strb r8,[r0,#414]
 1804              	.LBB232:
 1805              	.LBB230:
 546:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 1806              	 .loc 1 546 0
 1807 002c 1CD1     	 bne .L163
 1808              	.LBB226:
 1809              	.LBB227:
 312:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 1810              	 .loc 1 312 0
 1811 002e 8023     	 movs r3,#128
 1812              	.LBE227:
 1813              	.LBE226:
 613:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                     ifx_i2c_pl_write_register(p_ctx,
 1814              	 .loc 1 613 0
 1815 0030 0420     	 movs r0,#4
 1816              	.LVL160:
 1817 0032 84F89F01 	 strb r0,[r4,#415]
 1818              	.LVL161:
 1819              	.LBB229:
 1820              	.LBB228:
 312:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     memcpy(p_ctx->pl.buffer + 1, p_content, reg_len);
 1821              	 .loc 1 312 0
 1822 0036 84F88030 	 strb r3,[r4,#128]
 313:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1 + reg_len;
 1823              	 .loc 1 313 0
 1824 003a 04F18100 	 add r0,r4,#129
 1825 003e FFF7FEFF 	 bl memcpy
 1826              	.LVL162:
 314:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1827              	 .loc 1 314 0
 1828 0042 721C     	 adds r2,r6,#1
 1829 0044 92B2     	 uxth r2,r2
 318:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 1830              	 .loc 1 318 0
 1831 0046 C823     	 movs r3,#200
 314:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1832              	 .loc 1 314 0
 1833 0048 A4F89621 	 strh r2,[r4,#406]
 317:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 1834              	 .loc 1 317 0
 1835 004c 84F89A51 	 strb r5,[r4,#410]
 319:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //lint --e{534} suppress "This is the last statement of asynchronous function hence return valu
 1836              	 .loc 1 319 0
 1837 0050 84F89B81 	 strb r8,[r4,#411]
 318:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 1838              	 .loc 1 318 0
 1839 0054 A4F89C31 	 strh r3,[r4,#412]
 321:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 1840              	 .loc 1 321 0
 1841 0058 2069     	 ldr r0,[r4,#16]
 1842 005a 04F18001 	 add r1,r4,#128
 1843 005e FFF7FEFF 	 bl pal_i2c_write
 1844              	.LVL163:
 1845              	.LBE228:
 1846              	.LBE229:
 1847              	.LBE230:
 1848              	.LBE232:
 196:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 1849              	 .loc 1 196 0
 1850 0062 0020     	 movs r0,#0
 1851 0064 BDE8F081 	 pop {r4,r5,r6,r7,r8,pc}
 1852              	.LVL164:
 1853              	.L163:
 1854              	.LBB233:
 1855              	.LBB231:
 557:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 1856              	 .loc 1 557 0
 1857 0068 FFF7FEFF 	 bl ifx_i2c_pl_negotiation_event_handler
 1858              	.LVL165:
 1859              	.LBE231:
 1860              	.LBE233:
 196:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 1861              	 .loc 1 196 0
 1862 006c 0020     	 movs r0,#0
 1863 006e BDE8F081 	 pop {r4,r5,r6,r7,r8,pc}
 1864              	 .cfi_endproc
 1865              	.LFE1:
 1867 0072 00BF     	 .section .text.ifx_i2c_pl_receive_frame,"ax",%progbits
 1868              	 .align 2
 1869              	 .global ifx_i2c_pl_receive_frame
 1870              	 .thumb
 1871              	 .thumb_func
 1873              	ifx_i2c_pl_receive_frame:
 1874              	.LFB2:
 200:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Physical Layer must be idle, set requested action
 1875              	 .loc 1 200 0
 1876              	 .cfi_startproc
 1877              	 
 1878              	 
 1879              	.LVL166:
 1880 0000 38B5     	 push {r3,r4,r5,lr}
 1881              	.LCFI53:
 1882              	 .cfi_def_cfa_offset 16
 1883              	 .cfi_offset 3,-16
 1884              	 .cfi_offset 4,-12
 1885              	 .cfi_offset 5,-8
 1886              	 .cfi_offset 14,-4
 202:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 1887              	 .loc 1 202 0
 1888 0002 90F89F31 	 ldrb r3,[r0,#415]
 1889 0006 5A1E     	 subs r2,r3,#1
 1890 0008 012A     	 cmp r2,#1
 200:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     // Physical Layer must be idle, set requested action
 1891              	 .loc 1 200 0
 1892 000a 0146     	 mov r1,r0
 202:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 1893              	 .loc 1 202 0
 1894 000c 02D9     	 bls .L170
 204:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 1895              	 .loc 1 204 0
 1896 000e 4FF48170 	 mov r0,#258
 1897              	.LVL167:
 210:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1898              	 .loc 1 210 0
 1899 0012 38BD     	 pop {r3,r4,r5,pc}
 1900              	.LVL168:
 1901              	.L170:
 206:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1902              	 .loc 1 206 0
 1903 0014 0222     	 movs r2,#2
 1904              	.LBB242:
 1905              	.LBB243:
 546:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 1906              	 .loc 1 546 0
 1907 0016 9342     	 cmp r3,r2
 1908              	.LBE243:
 1909              	.LBE242:
 206:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1910              	 .loc 1 206 0
 1911 0018 80F89E21 	 strb r2,[r0,#414]
 1912              	.LVL169:
 1913              	.LBB252:
 1914              	.LBB250:
 546:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 1915              	 .loc 1 546 0
 1916 001c 18D1     	 bne .L171
 1917              	.LBB244:
 1918              	.LBB245:
 291:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1919              	 .loc 1 291 0
 1920 001e 0122     	 movs r2,#1
 296:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 1921              	 .loc 1 296 0
 1922 0020 C823     	 movs r3,#200
 1923              	.LBE245:
 1924              	.LBE244:
 564:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 if (PL_ACTION_READ_FRAME == p_ctx->pl.frame_action)
 1925              	 .loc 1 564 0
 1926 0022 0325     	 movs r5,#3
 1927              	.LBB248:
 1928              	.LBB246:
 290:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1;
 1929              	 .loc 1 290 0
 1930 0024 8224     	 movs r4,#130
 294:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.register_action = PL_ACTION_READ_REGISTER;
 1931              	 .loc 1 294 0
 1932 0026 0420     	 movs r0,#4
 1933              	.LVL170:
 1934 0028 A1F89801 	 strh r0,[r1,#408]
 1935              	.LBE246:
 1936              	.LBE248:
 564:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****                 if (PL_ACTION_READ_FRAME == p_ctx->pl.frame_action)
 1937              	 .loc 1 564 0
 1938 002c 81F89F51 	 strb r5,[r1,#415]
 1939              	.LVL171:
 1940              	.LBB249:
 1941              	.LBB247:
 290:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1;
 1942              	 .loc 1 290 0
 1943 0030 81F88040 	 strb r4,[r1,#128]
 291:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1944              	 .loc 1 291 0
 1945 0034 A1F89621 	 strh r2,[r1,#406]
 295:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.retry_counter   = PL_POLLING_MAX_CNT;
 1946              	 .loc 1 295 0
 1947 0038 81F89A21 	 strb r2,[r1,#410]
 297:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 1948              	 .loc 1 297 0
 1949 003c 81F89B21 	 strb r2,[r1,#411]
 296:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.i2c_cmd         = PL_I2C_CMD_WRITE;
 1950              	 .loc 1 296 0
 1951 0040 A1F89C31 	 strh r3,[r1,#412]
 300:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 1952              	 .loc 1 300 0
 1953 0044 0869     	 ldr r0,[r1,#16]
 1954 0046 8031     	 adds r1,r1,#128
 1955              	.LVL172:
 1956 0048 FFF7FEFF 	 bl pal_i2c_write
 1957              	.LVL173:
 1958              	.LBE247:
 1959              	.LBE249:
 1960              	.LBE250:
 1961              	.LBE252:
 209:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 1962              	 .loc 1 209 0
 1963 004c 0020     	 movs r0,#0
 1964 004e 38BD     	 pop {r3,r4,r5,pc}
 1965              	.LVL174:
 1966              	.L171:
 1967              	.LBB253:
 1968              	.LBB251:
 557:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****             }
 1969              	 .loc 1 557 0
 1970 0050 FFF7FEFF 	 bl ifx_i2c_pl_negotiation_event_handler
 1971              	.LVL175:
 1972              	.LBE251:
 1973              	.LBE253:
 209:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** }
 1974              	 .loc 1 209 0
 1975 0054 0020     	 movs r0,#0
 1976 0056 38BD     	 pop {r3,r4,r5,pc}
 1977              	 .cfi_endproc
 1978              	.LFE2:
 1980              	 .section .text.ifx_i2c_pl_write_slave_address,"ax",%progbits
 1981              	 .align 2
 1982              	 .global ifx_i2c_pl_write_slave_address
 1983              	 .thumb
 1984              	 .thumb_func
 1986              	ifx_i2c_pl_write_slave_address:
 1987              	.LFB3:
 213:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     optiga_lib_status_t status = IFX_I2C_STACK_ERROR;
 1988              	 .loc 1 213 0
 1989              	 .cfi_startproc
 1990              	 
 1991              	 
 1992              	.LVL176:
 1993 0000 2DE9F047 	 push {r4,r5,r6,r7,r8,r9,r10,lr}
 1994              	.LCFI54:
 1995              	 .cfi_def_cfa_offset 32
 1996              	 .cfi_offset 4,-32
 1997              	 .cfi_offset 5,-28
 1998              	 .cfi_offset 6,-24
 1999              	 .cfi_offset 7,-20
 2000              	 .cfi_offset 8,-16
 2001              	 .cfi_offset 9,-12
 2002              	 .cfi_offset 10,-8
 2003              	 .cfi_offset 14,-4
 213:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     optiga_lib_status_t status = IFX_I2C_STACK_ERROR;
 2004              	 .loc 1 213 0
 2005 0004 0446     	 mov r4,r0
 228:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //since the lower level APIs are asynchronous, a temporary event handler for set slave address 
 2006              	 .loc 1 228 0
 2007 0006 0069     	 ldr r0,[r0,#16]
 2008              	.LVL177:
 230:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 2009              	 .loc 1 230 0
 2010 0008 2C4B     	 ldr r3,.L191
 228:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //since the lower level APIs are asynchronous, a temporary event handler for set slave address 
 2011              	 .loc 1 228 0
 2012 000a D0F80CA0 	 ldr r10,[r0,#12]
 2013              	.LVL178:
 230:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 2014              	 .loc 1 230 0
 2015 000e C360     	 str r3,[r0,#12]
 235:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1 + PL_REG_LEN_BASE_ADDR;
 2016              	 .loc 1 235 0
 2017 0010 01F07F01 	 and r1,r1,#127
 2018              	.LVL179:
 232:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer[MODE_OFFSET] = PL_REG_BASE_ADDR_VOLATILE;
 2019              	 .loc 1 232 0
 2020 0014 8326     	 movs r6,#131
 233:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //supported base addresses are 0x00 - 0x7F. Hence 8th bit is ignored
 2021              	 .loc 1 233 0
 2022 0016 0025     	 movs r5,#0
 236:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 2023              	 .loc 1 236 0
 2024 0018 0323     	 movs r3,#3
 235:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer_tx_len = 1 + PL_REG_LEN_BASE_ADDR;
 2025              	 .loc 1 235 0
 2026 001a 84F88210 	 strb r1,[r4,#130]
 232:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     p_ctx->pl.buffer[MODE_OFFSET] = PL_REG_BASE_ADDR_VOLATILE;
 2027              	 .loc 1 232 0
 2028 001e 84F88060 	 strb r6,[r4,#128]
 233:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     //supported base addresses are 0x00 - 0x7F. Hence 8th bit is ignored
 2029              	 .loc 1 233 0
 2030 0022 84F88150 	 strb r5,[r4,#129]
 236:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 2031              	 .loc 1 236 0
 2032 0026 A4F89631 	 strh r3,[r4,#406]
 238:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 2033              	 .loc 1 238 0
 2034 002a 9146     	 mov r9,r2
 2035 002c 22B3     	 cbz r2,.L173
 240:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 2036              	 .loc 1 240 0
 2037 002e 8022     	 movs r2,#128
 2038              	.LVL180:
 243:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 2039              	 .loc 1 243 0
 2040 0030 C823     	 movs r3,#200
 240:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 2041              	 .loc 1 240 0
 2042 0032 84F88120 	 strb r2,[r4,#129]
 243:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 2043              	 .loc 1 243 0
 2044 0036 A4F89C31 	 strh r3,[r4,#412]
 2045              	.L181:
 2046 003a 214D     	 ldr r5,.L191+4
 2047 003c 04F18007 	 add r7,r4,#128
 213:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     optiga_lib_status_t status = IFX_I2C_STACK_ERROR;
 2048              	 .loc 1 213 0
 2049 0040 0322     	 movs r2,#3
 247:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 2050              	 .loc 1 247 0
 2051 0042 FF26     	 movs r6,#255
 2052              	.L178:
 250:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         while (PAL_WRITE_INIT_STATUS == g_pal_event_status){};
 2053              	 .loc 1 250 0
 2054 0044 3946     	 mov r1,r7
 247:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 2055              	 .loc 1 247 0
 2056 0046 2E80     	 strh r6,[r5]
 250:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         while (PAL_WRITE_INIT_STATUS == g_pal_event_status){};
 2057              	 .loc 1 250 0
 2058 0048 FFF7FEFF 	 bl pal_i2c_write
 2059              	.LVL181:
 2060 004c 2B88     	 ldrh r3,[r5]
 247:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 2061              	 .loc 1 247 0
 2062 004e DFF87080 	 ldr r8,.L191+4
 2063 0052 FF2B     	 cmp r3,#255
 2064 0054 00D1     	 bne .L174
 2065              	.L175:
 2066 0056 FEE7     	 b .L175
 2067              	.L174:
 257:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 2068              	 .loc 1 257 0
 2069 0058 0120     	 movs r0,#1
 252:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 2070              	 .loc 1 252 0
 2071 005a DBB1     	 cbz r3,.L176
 256:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         pal_os_timer_delay_in_milliseconds(POLLING_INTERVAL);
 2072              	 .loc 1 256 0
 2073 005c B4F89C31 	 ldrh r3,[r4,#412]
 2074 0060 013B     	 subs r3,r3,#1
 2075 0062 A4F89C31 	 strh r3,[r4,#412]
 257:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 2076              	 .loc 1 257 0
 2077 0066 FFF7FEFF 	 bl pal_os_timer_delay_in_milliseconds
 2078              	.LVL182:
 245:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 2079              	 .loc 1 245 0
 2080 006a B4F89C31 	 ldrh r3,[r4,#412]
 2081 006e 3BB1     	 cbz r3,.L177
 2082 0070 B4F89621 	 ldrh r2,[r4,#406]
 2083 0074 2069     	 ldr r0,[r4,#16]
 2084 0076 E5E7     	 b .L178
 2085              	.LVL183:
 2086              	.L173:
 243:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 2087              	 .loc 1 243 0
 2088 0078 C823     	 movs r3,#200
 2089 007a A4F89C31 	 strh r3,[r4,#412]
 2090 007e DCE7     	 b .L181
 2091              	.LVL184:
 2092              	.L177:
 260:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 2093              	 .loc 1 260 0
 2094 0080 B8F80030 	 ldrh r3,[r8]
 214:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     upper_layer_callback_t * p_temp_upper_layer_event_handler;
 2095              	 .loc 1 214 0
 2096 0084 4FF48170 	 mov r0,#258
 260:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     {
 2097              	 .loc 1 260 0
 2098 0088 23B1     	 cbz r3,.L176
 2099              	.LVL185:
 271:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 2100              	 .loc 1 271 0
 2101 008a 2369     	 ldr r3,[r4,#16]
 2102 008c C3F80CA0 	 str r10,[r3,#12]
 283:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 2103              	 .loc 1 283 0
 2104 0090 BDE8F087 	 pop {r4,r5,r6,r7,r8,r9,r10,pc}
 2105              	.LVL186:
 2106              	.L176:
 262:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         if (PL_REG_BASE_ADDR_VOLATILE != persistent)
 2107              	 .loc 1 262 0
 2108 0094 2369     	 ldr r3,[r4,#16]
 2109 0096 94F88220 	 ldrb r2,[r4,#130]
 2110 009a 1A71     	 strb r2,[r3,#4]
 263:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         {
 2111              	 .loc 1 263 0
 2112 009c B9F1000F 	 cmp r9,#0
 2113 00a0 02D0     	 beq .L180
 265:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         }
 2114              	 .loc 1 265 0
 2115 00a2 94F88230 	 ldrb r3,[r4,#130]
 2116 00a6 2370     	 strb r3,[r4]
 2117              	.L180:
 267:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****         status = IFX_I2C_STACK_SUCCESS;
 2118              	 .loc 1 267 0
 2119 00a8 0A20     	 movs r0,#10
 2120 00aa FFF7FEFF 	 bl pal_os_timer_delay_in_milliseconds
 2121              	.LVL187:
 271:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 2122              	 .loc 1 271 0
 2123 00ae 2369     	 ldr r3,[r4,#16]
 268:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c ****     }
 2124              	 .loc 1 268 0
 2125 00b0 0020     	 movs r0,#0
 2126              	.LVL188:
 271:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 2127              	 .loc 1 271 0
 2128 00b2 C3F80CA0 	 str r10,[r3,#12]
 283:D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/comms/ifx_i2c\ifx_i2c_physical_layer.c **** 
 2129              	 .loc 1 283 0
 2130 00b6 BDE8F087 	 pop {r4,r5,r6,r7,r8,r9,r10,pc}
 2131              	.LVL189:
 2132              	.L192:
 2133 00ba 00BF     	 .align 2
 2134              	.L191:
 2135 00bc 00000000 	 .word ifx_i2c_pl_pal_slave_addr_event_handler
 2136 00c0 00000000 	 .word .LANCHOR0
 2137              	 .cfi_endproc
 2138              	.LFE3:
 2140              	 .section .bss.g_pal_event_status,"aw",%nobits
 2141              	 .align 1
 2142              	 .set .LANCHOR0,.+0
 2145              	g_pal_event_status:
 2146 0000 0000     	 .space 2
 2147              	 .text
 2148              	.Letext0:
 2149              	 .file 2 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 2150              	 .file 3 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 2151              	 .file 4 "D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/include/optiga/common/optiga_lib_types.h"
 2152              	 .file 5 "D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/include/optiga/pal/pal.h"
 2153              	 .file 6 "D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/include/optiga/pal/pal_i2c.h"
 2154              	 .file 7 "D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/include/optiga/pal/pal_gpio.h"
 2155              	 .file 8 "D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/include/optiga/ifx_i2c/ifx_i2c_config.h"
 2156              	 .file 9 "D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/include/optiga/pal/pal_os_event.h"
 2157              	 .file 10 "D:/School/diseratie/SEMS/xmc4800_evaluation_kit/optiga-trust-m/optiga/include/optiga/pal/pal_os_timer.h"
DEFINED SYMBOLS
                            *ABS*:00000000 ifx_i2c_physical_layer.c
    {standard input}:20     .text.ifx_i2c_pl_pal_slave_addr_event_handler:00000000 $t
    {standard input}:24     .text.ifx_i2c_pl_pal_slave_addr_event_handler:00000000 ifx_i2c_pl_pal_slave_addr_event_handler
    {standard input}:40     .text.ifx_i2c_pl_pal_slave_addr_event_handler:00000008 $d
    {standard input}:45     .text.ifx_i2c_pl_status_poll_callback:00000000 $t
    {standard input}:49     .text.ifx_i2c_pl_status_poll_callback:00000000 ifx_i2c_pl_status_poll_callback
    {standard input}:108    .text.ifx_i2c_pal_poll_callback:00000000 $t
    {standard input}:112    .text.ifx_i2c_pal_poll_callback:00000000 ifx_i2c_pal_poll_callback
    {standard input}:158    .text.ifx_i2c_pl_negotiation_event_handler:00000000 $t
    {standard input}:162    .text.ifx_i2c_pl_negotiation_event_handler:00000000 ifx_i2c_pl_negotiation_event_handler
    {standard input}:807    .text.ifx_i2c_pl_negotiation_event_handler:000002a4 $d
    {standard input}:814    .text.ifx_i2c_pl_pal_event_handler:00000000 $t
    {standard input}:818    .text.ifx_i2c_pl_pal_event_handler:00000000 ifx_i2c_pl_pal_event_handler
    {standard input}:894    .text.ifx_i2c_pl_pal_event_handler:0000004c $d
    {standard input}:1184   .text.ifx_i2c_pl_guard_time_callback:00000000 ifx_i2c_pl_guard_time_callback
    {standard input}:902    .text.ifx_i2c_pl_soft_reset:00000000 $t
    {standard input}:906    .text.ifx_i2c_pl_soft_reset:00000000 ifx_i2c_pl_soft_reset
    {standard input}:939    .text.ifx_i2c_pl_soft_reset:0000001a $d
    {standard input}:1173   .text.ifx_i2c_pl_soft_reset:000000e0 $d
    {standard input}:1180   .text.ifx_i2c_pl_guard_time_callback:00000000 $t
    {standard input}:1258   .text.ifx_i2c_pl_guard_time_callback:00000040 $d
    {standard input}:1628   .text.ifx_i2c_pl_guard_time_callback:00000184 $d
    {standard input}:1637   .text.ifx_i2c_pl_init:00000000 $t
    {standard input}:1642   .text.ifx_i2c_pl_init:00000000 ifx_i2c_pl_init
    {standard input}:1747   .text.ifx_i2c_pl_init:0000006c $d
    {standard input}:1752   .text.ifx_i2c_pl_send_frame:00000000 $t
    {standard input}:1757   .text.ifx_i2c_pl_send_frame:00000000 ifx_i2c_pl_send_frame
    {standard input}:1868   .text.ifx_i2c_pl_receive_frame:00000000 $t
    {standard input}:1873   .text.ifx_i2c_pl_receive_frame:00000000 ifx_i2c_pl_receive_frame
    {standard input}:1981   .text.ifx_i2c_pl_write_slave_address:00000000 $t
    {standard input}:1986   .text.ifx_i2c_pl_write_slave_address:00000000 ifx_i2c_pl_write_slave_address
    {standard input}:2135   .text.ifx_i2c_pl_write_slave_address:000000bc $d
    {standard input}:2141   .bss.g_pal_event_status:00000000 $d
    {standard input}:2145   .bss.g_pal_event_status:00000000 g_pal_event_status
                     .debug_frame:00000010 $d
    {standard input}:950    .text.ifx_i2c_pl_soft_reset:00000025 $d
    {standard input}:950    .text.ifx_i2c_pl_soft_reset:00000026 $t
    {standard input}:1263   .text.ifx_i2c_pl_guard_time_callback:00000045 $d
    {standard input}:1263   .text.ifx_i2c_pl_guard_time_callback:00000046 $t

UNDEFINED SYMBOLS
pal_i2c_write
pal_i2c_read
pal_i2c_set_bitrate
pal_os_event_register_callback_oneshot
pal_os_timer_get_time_in_milliseconds
memcpy
pal_i2c_init
pal_os_timer_delay_in_milliseconds
