<profile>

<section name = "Vitis HLS Report for 'traficLights'" level="0">
<item name = "Date">Sun Feb 26 17:59:36 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Trafic_Lights</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.934 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">0, 0, 0 ns, 0 ns, 1, 1, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 32, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="and_ln34_fu_74_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln43_fu_98_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln51_1_fu_141_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln51_fu_80_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln58_fu_159_p2">and, 0, 0, 2, 1, 1</column>
<column name="EW">or, 0, 0, 2, 1, 1</column>
<column name="NS">or, 0, 0, 2, 1, 1</column>
<column name="or_ln43_fu_122_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln65_1_fu_110_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln65_fu_104_p2">or, 0, 0, 2, 1, 1</column>
<column name="xor_ln43_1_fu_92_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln43_fu_86_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln51_fu_135_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln58_1_fu_153_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln58_fu_147_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln65_fu_116_p2">xor, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="R">in, 1, ap_none, R, scalar</column>
<column name="L">in, 1, ap_none, L, scalar</column>
<column name="U">in, 1, ap_none, U, scalar</column>
<column name="D">in, 1, ap_none, D, scalar</column>
<column name="NS">out, 1, ap_none, NS, pointer</column>
<column name="EW">out, 1, ap_none, EW, pointer</column>
</table>
</item>
</section>
</profile>
