{
  "module_name": "vx222.h",
  "hash_id": "993d1fdb7d66014dbb3095c8e8f5aa324c8ad58551cc25fa33941d721d060151",
  "original_prompt": "Ingested from linux-6.6.14/sound/pci/vx222/vx222.h",
  "human_readable_source": " \n \n\n#ifndef __VX222_H\n#define __VX222_H\n\n#include <sound/vx_core.h>\n\nstruct snd_vx222 {\n\n\tstruct vx_core core;\n\n\t \n\tstruct pci_dev *pci;\n\tunsigned long port[2];\n\n\tunsigned int regCDSP;\t \n\tunsigned int regCFG;\t \n\tunsigned int regSELMIC;\t \n\n\tint input_level[2];\t \n\tint mic_level;\t\t \n};\n\n#define to_vx222(x)\tcontainer_of(x, struct snd_vx222, core)\n\n \n#define VX2_AKM_LEVEL_MAX\t0x93\n\nextern const struct snd_vx_ops vx222_ops;\nextern const struct snd_vx_ops vx222_old_ops;\n\n \n#define VX_RESET_DMA_REGISTER_OFFSET    0x00000008\n\n \n#define VX_INTCSR_VALUE                 0x00000001\n#define VX_PCI_INTERRUPT_MASK           0x00000040\n\n \n#define VX_CDSP_TEST1_MASK              0x00000080\n#define VX_CDSP_TOR1_MASK               0x00000040\n#define VX_CDSP_TOR2_MASK               0x00000020\n#define VX_CDSP_RESERVED0_0_MASK        0x00000010\n#define VX_CDSP_CODEC_RESET_MASK        0x00000008\n#define VX_CDSP_VALID_IRQ_MASK          0x00000004\n#define VX_CDSP_TEST0_MASK              0x00000002\n#define VX_CDSP_DSP_RESET_MASK          0x00000001\n\n#define VX_CDSP_GPIO_OUT_MASK           0x00000060\n#define VX_GPIO_OUT_BIT_OFFSET          5               \n\n \n#define VX_CFG_SYNCDSP_MASK             0x00000080\n#define VX_CFG_RESERVED0_0_MASK         0x00000040\n#define VX_CFG_RESERVED1_0_MASK         0x00000020\n#define VX_CFG_RESERVED2_0_MASK         0x00000010\n#define VX_CFG_DATAIN_SEL_MASK          0x00000008     \n#define VX_CFG_RESERVED3_0_MASK         0x00000004\n#define VX_CFG_RESERVED4_0_MASK         0x00000002\n#define VX_CFG_CLOCKIN_SEL_MASK         0x00000001     \n\n \n#define VX_STATUS_DATA_XICOR_MASK       0x00000080\n#define VX_STATUS_VAL_TEST1_MASK        0x00000040\n#define VX_STATUS_VAL_TEST0_MASK        0x00000020\n#define VX_STATUS_RESERVED0_MASK        0x00000010\n#define VX_STATUS_VAL_TOR1_MASK         0x00000008\n#define VX_STATUS_VAL_TOR0_MASK         0x00000004\n#define VX_STATUS_LEVEL_IN_MASK         0x00000002    \n#define VX_STATUS_MEMIRQ_MASK           0x00000001\n\n#define VX_STATUS_GPIO_IN_MASK          0x0000000C\n#define VX_GPIO_IN_BIT_OFFSET           0             \n\n \n#define MICRO_SELECT_INPUT_NORM        0x00\n#define MICRO_SELECT_INPUT_MUTE        0x01\n#define MICRO_SELECT_INPUT_LIMIT       0x02\n#define MICRO_SELECT_INPUT_MASK        0x03\n\n#define MICRO_SELECT_PREAMPLI_G_0      0x00\n#define MICRO_SELECT_PREAMPLI_G_1      0x04\n#define MICRO_SELECT_PREAMPLI_G_2      0x08\n#define MICRO_SELECT_PREAMPLI_G_3      0x0C\n#define MICRO_SELECT_PREAMPLI_MASK     0x0C\n#define MICRO_SELECT_PREAMPLI_OFFSET   2\n\n#define MICRO_SELECT_RAISE_COMPR       0x10\n\n#define MICRO_SELECT_NOISE_T_52DB      0x00\n#define MICRO_SELECT_NOISE_T_42DB      0x20\n#define MICRO_SELECT_NOISE_T_32DB      0x40\n#define MICRO_SELECT_NOISE_T_MASK      0x60\n\n#define MICRO_SELECT_PHANTOM_ALIM      0x80\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}