
quantized_looper.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f0c  080001f8  080001f8  000011f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08002104  08002104  00003104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080021c4  080021c4  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080021c4  080021c4  000031c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080021cc  080021cc  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080021cc  080021cc  000031cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080021d0  080021d0  000031d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080021d4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080021e0  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080021e0  0000402c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000054ac  00000000  00000000  0000403a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001580  00000000  00000000  000094e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000590  00000000  00000000  0000aa68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003ff  00000000  00000000  0000aff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003946  00000000  00000000  0000b3f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007901  00000000  00000000  0000ed3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2adc  00000000  00000000  0001663e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010911a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001380  00000000  00000000  00109160  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  0010a4e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	2000000c 	.word	0x2000000c
 8000214:	00000000 	.word	0x00000000
 8000218:	080020ec 	.word	0x080020ec

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000010 	.word	0x20000010
 8000234:	080020ec 	.word	0x080020ec

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000248:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800024c:	f000 b988 	b.w	8000560 <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	9d08      	ldr	r5, [sp, #32]
 800026e:	468e      	mov	lr, r1
 8000270:	4604      	mov	r4, r0
 8000272:	4688      	mov	r8, r1
 8000274:	2b00      	cmp	r3, #0
 8000276:	d14a      	bne.n	800030e <__udivmoddi4+0xa6>
 8000278:	428a      	cmp	r2, r1
 800027a:	4617      	mov	r7, r2
 800027c:	d962      	bls.n	8000344 <__udivmoddi4+0xdc>
 800027e:	fab2 f682 	clz	r6, r2
 8000282:	b14e      	cbz	r6, 8000298 <__udivmoddi4+0x30>
 8000284:	f1c6 0320 	rsb	r3, r6, #32
 8000288:	fa01 f806 	lsl.w	r8, r1, r6
 800028c:	fa20 f303 	lsr.w	r3, r0, r3
 8000290:	40b7      	lsls	r7, r6
 8000292:	ea43 0808 	orr.w	r8, r3, r8
 8000296:	40b4      	lsls	r4, r6
 8000298:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800029c:	fa1f fc87 	uxth.w	ip, r7
 80002a0:	fbb8 f1fe 	udiv	r1, r8, lr
 80002a4:	0c23      	lsrs	r3, r4, #16
 80002a6:	fb0e 8811 	mls	r8, lr, r1, r8
 80002aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002ae:	fb01 f20c 	mul.w	r2, r1, ip
 80002b2:	429a      	cmp	r2, r3
 80002b4:	d909      	bls.n	80002ca <__udivmoddi4+0x62>
 80002b6:	18fb      	adds	r3, r7, r3
 80002b8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002bc:	f080 80ea 	bcs.w	8000494 <__udivmoddi4+0x22c>
 80002c0:	429a      	cmp	r2, r3
 80002c2:	f240 80e7 	bls.w	8000494 <__udivmoddi4+0x22c>
 80002c6:	3902      	subs	r1, #2
 80002c8:	443b      	add	r3, r7
 80002ca:	1a9a      	subs	r2, r3, r2
 80002cc:	b2a3      	uxth	r3, r4
 80002ce:	fbb2 f0fe 	udiv	r0, r2, lr
 80002d2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002da:	fb00 fc0c 	mul.w	ip, r0, ip
 80002de:	459c      	cmp	ip, r3
 80002e0:	d909      	bls.n	80002f6 <__udivmoddi4+0x8e>
 80002e2:	18fb      	adds	r3, r7, r3
 80002e4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002e8:	f080 80d6 	bcs.w	8000498 <__udivmoddi4+0x230>
 80002ec:	459c      	cmp	ip, r3
 80002ee:	f240 80d3 	bls.w	8000498 <__udivmoddi4+0x230>
 80002f2:	443b      	add	r3, r7
 80002f4:	3802      	subs	r0, #2
 80002f6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002fa:	eba3 030c 	sub.w	r3, r3, ip
 80002fe:	2100      	movs	r1, #0
 8000300:	b11d      	cbz	r5, 800030a <__udivmoddi4+0xa2>
 8000302:	40f3      	lsrs	r3, r6
 8000304:	2200      	movs	r2, #0
 8000306:	e9c5 3200 	strd	r3, r2, [r5]
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	428b      	cmp	r3, r1
 8000310:	d905      	bls.n	800031e <__udivmoddi4+0xb6>
 8000312:	b10d      	cbz	r5, 8000318 <__udivmoddi4+0xb0>
 8000314:	e9c5 0100 	strd	r0, r1, [r5]
 8000318:	2100      	movs	r1, #0
 800031a:	4608      	mov	r0, r1
 800031c:	e7f5      	b.n	800030a <__udivmoddi4+0xa2>
 800031e:	fab3 f183 	clz	r1, r3
 8000322:	2900      	cmp	r1, #0
 8000324:	d146      	bne.n	80003b4 <__udivmoddi4+0x14c>
 8000326:	4573      	cmp	r3, lr
 8000328:	d302      	bcc.n	8000330 <__udivmoddi4+0xc8>
 800032a:	4282      	cmp	r2, r0
 800032c:	f200 8105 	bhi.w	800053a <__udivmoddi4+0x2d2>
 8000330:	1a84      	subs	r4, r0, r2
 8000332:	eb6e 0203 	sbc.w	r2, lr, r3
 8000336:	2001      	movs	r0, #1
 8000338:	4690      	mov	r8, r2
 800033a:	2d00      	cmp	r5, #0
 800033c:	d0e5      	beq.n	800030a <__udivmoddi4+0xa2>
 800033e:	e9c5 4800 	strd	r4, r8, [r5]
 8000342:	e7e2      	b.n	800030a <__udivmoddi4+0xa2>
 8000344:	2a00      	cmp	r2, #0
 8000346:	f000 8090 	beq.w	800046a <__udivmoddi4+0x202>
 800034a:	fab2 f682 	clz	r6, r2
 800034e:	2e00      	cmp	r6, #0
 8000350:	f040 80a4 	bne.w	800049c <__udivmoddi4+0x234>
 8000354:	1a8a      	subs	r2, r1, r2
 8000356:	0c03      	lsrs	r3, r0, #16
 8000358:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035c:	b280      	uxth	r0, r0
 800035e:	b2bc      	uxth	r4, r7
 8000360:	2101      	movs	r1, #1
 8000362:	fbb2 fcfe 	udiv	ip, r2, lr
 8000366:	fb0e 221c 	mls	r2, lr, ip, r2
 800036a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800036e:	fb04 f20c 	mul.w	r2, r4, ip
 8000372:	429a      	cmp	r2, r3
 8000374:	d907      	bls.n	8000386 <__udivmoddi4+0x11e>
 8000376:	18fb      	adds	r3, r7, r3
 8000378:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800037c:	d202      	bcs.n	8000384 <__udivmoddi4+0x11c>
 800037e:	429a      	cmp	r2, r3
 8000380:	f200 80e0 	bhi.w	8000544 <__udivmoddi4+0x2dc>
 8000384:	46c4      	mov	ip, r8
 8000386:	1a9b      	subs	r3, r3, r2
 8000388:	fbb3 f2fe 	udiv	r2, r3, lr
 800038c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000390:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000394:	fb02 f404 	mul.w	r4, r2, r4
 8000398:	429c      	cmp	r4, r3
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x144>
 800039c:	18fb      	adds	r3, r7, r3
 800039e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x142>
 80003a4:	429c      	cmp	r4, r3
 80003a6:	f200 80ca 	bhi.w	800053e <__udivmoddi4+0x2d6>
 80003aa:	4602      	mov	r2, r0
 80003ac:	1b1b      	subs	r3, r3, r4
 80003ae:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003b2:	e7a5      	b.n	8000300 <__udivmoddi4+0x98>
 80003b4:	f1c1 0620 	rsb	r6, r1, #32
 80003b8:	408b      	lsls	r3, r1
 80003ba:	fa22 f706 	lsr.w	r7, r2, r6
 80003be:	431f      	orrs	r7, r3
 80003c0:	fa0e f401 	lsl.w	r4, lr, r1
 80003c4:	fa20 f306 	lsr.w	r3, r0, r6
 80003c8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003cc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003d0:	4323      	orrs	r3, r4
 80003d2:	fa00 f801 	lsl.w	r8, r0, r1
 80003d6:	fa1f fc87 	uxth.w	ip, r7
 80003da:	fbbe f0f9 	udiv	r0, lr, r9
 80003de:	0c1c      	lsrs	r4, r3, #16
 80003e0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003e4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003e8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003ec:	45a6      	cmp	lr, r4
 80003ee:	fa02 f201 	lsl.w	r2, r2, r1
 80003f2:	d909      	bls.n	8000408 <__udivmoddi4+0x1a0>
 80003f4:	193c      	adds	r4, r7, r4
 80003f6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003fa:	f080 809c 	bcs.w	8000536 <__udivmoddi4+0x2ce>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f240 8099 	bls.w	8000536 <__udivmoddi4+0x2ce>
 8000404:	3802      	subs	r0, #2
 8000406:	443c      	add	r4, r7
 8000408:	eba4 040e 	sub.w	r4, r4, lr
 800040c:	fa1f fe83 	uxth.w	lr, r3
 8000410:	fbb4 f3f9 	udiv	r3, r4, r9
 8000414:	fb09 4413 	mls	r4, r9, r3, r4
 8000418:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800041c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000420:	45a4      	cmp	ip, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x1ce>
 8000424:	193c      	adds	r4, r7, r4
 8000426:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 800042a:	f080 8082 	bcs.w	8000532 <__udivmoddi4+0x2ca>
 800042e:	45a4      	cmp	ip, r4
 8000430:	d97f      	bls.n	8000532 <__udivmoddi4+0x2ca>
 8000432:	3b02      	subs	r3, #2
 8000434:	443c      	add	r4, r7
 8000436:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800043a:	eba4 040c 	sub.w	r4, r4, ip
 800043e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000442:	4564      	cmp	r4, ip
 8000444:	4673      	mov	r3, lr
 8000446:	46e1      	mov	r9, ip
 8000448:	d362      	bcc.n	8000510 <__udivmoddi4+0x2a8>
 800044a:	d05f      	beq.n	800050c <__udivmoddi4+0x2a4>
 800044c:	b15d      	cbz	r5, 8000466 <__udivmoddi4+0x1fe>
 800044e:	ebb8 0203 	subs.w	r2, r8, r3
 8000452:	eb64 0409 	sbc.w	r4, r4, r9
 8000456:	fa04 f606 	lsl.w	r6, r4, r6
 800045a:	fa22 f301 	lsr.w	r3, r2, r1
 800045e:	431e      	orrs	r6, r3
 8000460:	40cc      	lsrs	r4, r1
 8000462:	e9c5 6400 	strd	r6, r4, [r5]
 8000466:	2100      	movs	r1, #0
 8000468:	e74f      	b.n	800030a <__udivmoddi4+0xa2>
 800046a:	fbb1 fcf2 	udiv	ip, r1, r2
 800046e:	0c01      	lsrs	r1, r0, #16
 8000470:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000474:	b280      	uxth	r0, r0
 8000476:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800047a:	463b      	mov	r3, r7
 800047c:	4638      	mov	r0, r7
 800047e:	463c      	mov	r4, r7
 8000480:	46b8      	mov	r8, r7
 8000482:	46be      	mov	lr, r7
 8000484:	2620      	movs	r6, #32
 8000486:	fbb1 f1f7 	udiv	r1, r1, r7
 800048a:	eba2 0208 	sub.w	r2, r2, r8
 800048e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000492:	e766      	b.n	8000362 <__udivmoddi4+0xfa>
 8000494:	4601      	mov	r1, r0
 8000496:	e718      	b.n	80002ca <__udivmoddi4+0x62>
 8000498:	4610      	mov	r0, r2
 800049a:	e72c      	b.n	80002f6 <__udivmoddi4+0x8e>
 800049c:	f1c6 0220 	rsb	r2, r6, #32
 80004a0:	fa2e f302 	lsr.w	r3, lr, r2
 80004a4:	40b7      	lsls	r7, r6
 80004a6:	40b1      	lsls	r1, r6
 80004a8:	fa20 f202 	lsr.w	r2, r0, r2
 80004ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b0:	430a      	orrs	r2, r1
 80004b2:	fbb3 f8fe 	udiv	r8, r3, lr
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	fb0e 3318 	mls	r3, lr, r8, r3
 80004bc:	0c11      	lsrs	r1, r2, #16
 80004be:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004c2:	fb08 f904 	mul.w	r9, r8, r4
 80004c6:	40b0      	lsls	r0, r6
 80004c8:	4589      	cmp	r9, r1
 80004ca:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ce:	b280      	uxth	r0, r0
 80004d0:	d93e      	bls.n	8000550 <__udivmoddi4+0x2e8>
 80004d2:	1879      	adds	r1, r7, r1
 80004d4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004d8:	d201      	bcs.n	80004de <__udivmoddi4+0x276>
 80004da:	4589      	cmp	r9, r1
 80004dc:	d81f      	bhi.n	800051e <__udivmoddi4+0x2b6>
 80004de:	eba1 0109 	sub.w	r1, r1, r9
 80004e2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e6:	fb09 f804 	mul.w	r8, r9, r4
 80004ea:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ee:	b292      	uxth	r2, r2
 80004f0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004f4:	4542      	cmp	r2, r8
 80004f6:	d229      	bcs.n	800054c <__udivmoddi4+0x2e4>
 80004f8:	18ba      	adds	r2, r7, r2
 80004fa:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004fe:	d2c4      	bcs.n	800048a <__udivmoddi4+0x222>
 8000500:	4542      	cmp	r2, r8
 8000502:	d2c2      	bcs.n	800048a <__udivmoddi4+0x222>
 8000504:	f1a9 0102 	sub.w	r1, r9, #2
 8000508:	443a      	add	r2, r7
 800050a:	e7be      	b.n	800048a <__udivmoddi4+0x222>
 800050c:	45f0      	cmp	r8, lr
 800050e:	d29d      	bcs.n	800044c <__udivmoddi4+0x1e4>
 8000510:	ebbe 0302 	subs.w	r3, lr, r2
 8000514:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000518:	3801      	subs	r0, #1
 800051a:	46e1      	mov	r9, ip
 800051c:	e796      	b.n	800044c <__udivmoddi4+0x1e4>
 800051e:	eba7 0909 	sub.w	r9, r7, r9
 8000522:	4449      	add	r1, r9
 8000524:	f1a8 0c02 	sub.w	ip, r8, #2
 8000528:	fbb1 f9fe 	udiv	r9, r1, lr
 800052c:	fb09 f804 	mul.w	r8, r9, r4
 8000530:	e7db      	b.n	80004ea <__udivmoddi4+0x282>
 8000532:	4673      	mov	r3, lr
 8000534:	e77f      	b.n	8000436 <__udivmoddi4+0x1ce>
 8000536:	4650      	mov	r0, sl
 8000538:	e766      	b.n	8000408 <__udivmoddi4+0x1a0>
 800053a:	4608      	mov	r0, r1
 800053c:	e6fd      	b.n	800033a <__udivmoddi4+0xd2>
 800053e:	443b      	add	r3, r7
 8000540:	3a02      	subs	r2, #2
 8000542:	e733      	b.n	80003ac <__udivmoddi4+0x144>
 8000544:	f1ac 0c02 	sub.w	ip, ip, #2
 8000548:	443b      	add	r3, r7
 800054a:	e71c      	b.n	8000386 <__udivmoddi4+0x11e>
 800054c:	4649      	mov	r1, r9
 800054e:	e79c      	b.n	800048a <__udivmoddi4+0x222>
 8000550:	eba1 0109 	sub.w	r1, r1, r9
 8000554:	46c4      	mov	ip, r8
 8000556:	fbb1 f9fe 	udiv	r9, r1, lr
 800055a:	fb09 f804 	mul.w	r8, r9, r4
 800055e:	e7c4      	b.n	80004ea <__udivmoddi4+0x282>

08000560 <__aeabi_idiv0>:
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop

08000564 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b08c      	sub	sp, #48	@ 0x30
 8000568:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800056a:	f107 031c 	add.w	r3, r7, #28
 800056e:	2200      	movs	r2, #0
 8000570:	601a      	str	r2, [r3, #0]
 8000572:	605a      	str	r2, [r3, #4]
 8000574:	609a      	str	r2, [r3, #8]
 8000576:	60da      	str	r2, [r3, #12]
 8000578:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800057a:	4b47      	ldr	r3, [pc, #284]	@ (8000698 <MX_GPIO_Init+0x134>)
 800057c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800057e:	4a46      	ldr	r2, [pc, #280]	@ (8000698 <MX_GPIO_Init+0x134>)
 8000580:	f043 0304 	orr.w	r3, r3, #4
 8000584:	6313      	str	r3, [r2, #48]	@ 0x30
 8000586:	4b44      	ldr	r3, [pc, #272]	@ (8000698 <MX_GPIO_Init+0x134>)
 8000588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800058a:	f003 0304 	and.w	r3, r3, #4
 800058e:	61bb      	str	r3, [r7, #24]
 8000590:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000592:	4b41      	ldr	r3, [pc, #260]	@ (8000698 <MX_GPIO_Init+0x134>)
 8000594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000596:	4a40      	ldr	r2, [pc, #256]	@ (8000698 <MX_GPIO_Init+0x134>)
 8000598:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800059c:	6313      	str	r3, [r2, #48]	@ 0x30
 800059e:	4b3e      	ldr	r3, [pc, #248]	@ (8000698 <MX_GPIO_Init+0x134>)
 80005a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005a6:	617b      	str	r3, [r7, #20]
 80005a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005aa:	4b3b      	ldr	r3, [pc, #236]	@ (8000698 <MX_GPIO_Init+0x134>)
 80005ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ae:	4a3a      	ldr	r2, [pc, #232]	@ (8000698 <MX_GPIO_Init+0x134>)
 80005b0:	f043 0301 	orr.w	r3, r3, #1
 80005b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80005b6:	4b38      	ldr	r3, [pc, #224]	@ (8000698 <MX_GPIO_Init+0x134>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ba:	f003 0301 	and.w	r3, r3, #1
 80005be:	613b      	str	r3, [r7, #16]
 80005c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005c2:	4b35      	ldr	r3, [pc, #212]	@ (8000698 <MX_GPIO_Init+0x134>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c6:	4a34      	ldr	r2, [pc, #208]	@ (8000698 <MX_GPIO_Init+0x134>)
 80005c8:	f043 0302 	orr.w	r3, r3, #2
 80005cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ce:	4b32      	ldr	r3, [pc, #200]	@ (8000698 <MX_GPIO_Init+0x134>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d2:	f003 0302 	and.w	r3, r3, #2
 80005d6:	60fb      	str	r3, [r7, #12]
 80005d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005da:	4b2f      	ldr	r3, [pc, #188]	@ (8000698 <MX_GPIO_Init+0x134>)
 80005dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005de:	4a2e      	ldr	r2, [pc, #184]	@ (8000698 <MX_GPIO_Init+0x134>)
 80005e0:	f043 0308 	orr.w	r3, r3, #8
 80005e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80005e6:	4b2c      	ldr	r3, [pc, #176]	@ (8000698 <MX_GPIO_Init+0x134>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ea:	f003 0308 	and.w	r3, r3, #8
 80005ee:	60bb      	str	r3, [r7, #8]
 80005f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80005f2:	4b29      	ldr	r3, [pc, #164]	@ (8000698 <MX_GPIO_Init+0x134>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f6:	4a28      	ldr	r2, [pc, #160]	@ (8000698 <MX_GPIO_Init+0x134>)
 80005f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80005fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80005fe:	4b26      	ldr	r3, [pc, #152]	@ (8000698 <MX_GPIO_Init+0x134>)
 8000600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000602:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000606:	607b      	str	r3, [r7, #4]
 8000608:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800060a:	2200      	movs	r2, #0
 800060c:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000610:	4822      	ldr	r0, [pc, #136]	@ (800069c <MX_GPIO_Init+0x138>)
 8000612:	f000 fe67 	bl	80012e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000616:	2200      	movs	r2, #0
 8000618:	2140      	movs	r1, #64	@ 0x40
 800061a:	4821      	ldr	r0, [pc, #132]	@ (80006a0 <MX_GPIO_Init+0x13c>)
 800061c:	f000 fe62 	bl	80012e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000620:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000624:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000626:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800062a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062c:	2300      	movs	r3, #0
 800062e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000630:	f107 031c 	add.w	r3, r7, #28
 8000634:	4619      	mov	r1, r3
 8000636:	481b      	ldr	r0, [pc, #108]	@ (80006a4 <MX_GPIO_Init+0x140>)
 8000638:	f000 fad4 	bl	8000be4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800063c:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000640:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000642:	2301      	movs	r3, #1
 8000644:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000646:	2300      	movs	r3, #0
 8000648:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800064a:	2300      	movs	r3, #0
 800064c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800064e:	f107 031c 	add.w	r3, r7, #28
 8000652:	4619      	mov	r1, r3
 8000654:	4811      	ldr	r0, [pc, #68]	@ (800069c <MX_GPIO_Init+0x138>)
 8000656:	f000 fac5 	bl	8000be4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800065a:	2340      	movs	r3, #64	@ 0x40
 800065c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800065e:	2301      	movs	r3, #1
 8000660:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000662:	2300      	movs	r3, #0
 8000664:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000666:	2300      	movs	r3, #0
 8000668:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800066a:	f107 031c 	add.w	r3, r7, #28
 800066e:	4619      	mov	r1, r3
 8000670:	480b      	ldr	r0, [pc, #44]	@ (80006a0 <MX_GPIO_Init+0x13c>)
 8000672:	f000 fab7 	bl	8000be4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000676:	2380      	movs	r3, #128	@ 0x80
 8000678:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800067a:	2300      	movs	r3, #0
 800067c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067e:	2300      	movs	r3, #0
 8000680:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000682:	f107 031c 	add.w	r3, r7, #28
 8000686:	4619      	mov	r1, r3
 8000688:	4805      	ldr	r0, [pc, #20]	@ (80006a0 <MX_GPIO_Init+0x13c>)
 800068a:	f000 faab 	bl	8000be4 <HAL_GPIO_Init>

}
 800068e:	bf00      	nop
 8000690:	3730      	adds	r7, #48	@ 0x30
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	40023800 	.word	0x40023800
 800069c:	40020400 	.word	0x40020400
 80006a0:	40021800 	.word	0x40021800
 80006a4:	40020800 	.word	0x40020800

080006a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b094      	sub	sp, #80	@ 0x50
 80006ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ae:	f107 031c 	add.w	r3, r7, #28
 80006b2:	2234      	movs	r2, #52	@ 0x34
 80006b4:	2100      	movs	r1, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f001 fcec 	bl	8002094 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006bc:	f107 0308 	add.w	r3, r7, #8
 80006c0:	2200      	movs	r2, #0
 80006c2:	601a      	str	r2, [r3, #0]
 80006c4:	605a      	str	r2, [r3, #4]
 80006c6:	609a      	str	r2, [r3, #8]
 80006c8:	60da      	str	r2, [r3, #12]
 80006ca:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006cc:	f000 fe36 	bl	800133c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d0:	4b2c      	ldr	r3, [pc, #176]	@ (8000784 <SystemClock_Config+0xdc>)
 80006d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006d4:	4a2b      	ldr	r2, [pc, #172]	@ (8000784 <SystemClock_Config+0xdc>)
 80006d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006da:	6413      	str	r3, [r2, #64]	@ 0x40
 80006dc:	4b29      	ldr	r3, [pc, #164]	@ (8000784 <SystemClock_Config+0xdc>)
 80006de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006e4:	607b      	str	r3, [r7, #4]
 80006e6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006e8:	4b27      	ldr	r3, [pc, #156]	@ (8000788 <SystemClock_Config+0xe0>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006f0:	4a25      	ldr	r2, [pc, #148]	@ (8000788 <SystemClock_Config+0xe0>)
 80006f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006f6:	6013      	str	r3, [r2, #0]
 80006f8:	4b23      	ldr	r3, [pc, #140]	@ (8000788 <SystemClock_Config+0xe0>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000700:	603b      	str	r3, [r7, #0]
 8000702:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000704:	2301      	movs	r3, #1
 8000706:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000708:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800070c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800070e:	2302      	movs	r3, #2
 8000710:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000712:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000716:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000718:	2304      	movs	r3, #4
 800071a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 800071c:	2360      	movs	r3, #96	@ 0x60
 800071e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000720:	2302      	movs	r3, #2
 8000722:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000724:	2304      	movs	r3, #4
 8000726:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000728:	2302      	movs	r3, #2
 800072a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800072c:	f107 031c 	add.w	r3, r7, #28
 8000730:	4618      	mov	r0, r3
 8000732:	f000 fe63 	bl	80013fc <HAL_RCC_OscConfig>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800073c:	f000 f826 	bl	800078c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000740:	f000 fe0c 	bl	800135c <HAL_PWREx_EnableOverDrive>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800074a:	f000 f81f 	bl	800078c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800074e:	230f      	movs	r3, #15
 8000750:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000752:	2302      	movs	r3, #2
 8000754:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000756:	2300      	movs	r3, #0
 8000758:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800075a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800075e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000760:	2300      	movs	r3, #0
 8000762:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000764:	f107 0308 	add.w	r3, r7, #8
 8000768:	2103      	movs	r1, #3
 800076a:	4618      	mov	r0, r3
 800076c:	f001 f9b6 	bl	8001adc <HAL_RCC_ClockConfig>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000776:	f000 f809 	bl	800078c <Error_Handler>
  }
}
 800077a:	bf00      	nop
 800077c:	3750      	adds	r7, #80	@ 0x50
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	40023800 	.word	0x40023800
 8000788:	40007000 	.word	0x40007000

0800078c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000790:	b672      	cpsid	i
}
 8000792:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000794:	bf00      	nop
 8000796:	e7fd      	b.n	8000794 <Error_Handler+0x8>

08000798 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8000798:	b480      	push	{r7}
 800079a:	b083      	sub	sp, #12
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
 80007a0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 80007a2:	bf00      	nop
 80007a4:	370c      	adds	r7, #12
 80007a6:	46bd      	mov	sp, r7
 80007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ac:	4770      	bx	lr
	...

080007b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	b083      	sub	sp, #12
 80007b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80007b6:	4b0f      	ldr	r3, [pc, #60]	@ (80007f4 <HAL_MspInit+0x44>)
 80007b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007ba:	4a0e      	ldr	r2, [pc, #56]	@ (80007f4 <HAL_MspInit+0x44>)
 80007bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80007c2:	4b0c      	ldr	r3, [pc, #48]	@ (80007f4 <HAL_MspInit+0x44>)
 80007c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007ca:	607b      	str	r3, [r7, #4]
 80007cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ce:	4b09      	ldr	r3, [pc, #36]	@ (80007f4 <HAL_MspInit+0x44>)
 80007d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007d2:	4a08      	ldr	r2, [pc, #32]	@ (80007f4 <HAL_MspInit+0x44>)
 80007d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80007da:	4b06      	ldr	r3, [pc, #24]	@ (80007f4 <HAL_MspInit+0x44>)
 80007dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007e2:	603b      	str	r3, [r7, #0]
 80007e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007e6:	bf00      	nop
 80007e8:	370c      	adds	r7, #12
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	40023800 	.word	0x40023800

080007f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007fc:	bf00      	nop
 80007fe:	e7fd      	b.n	80007fc <NMI_Handler+0x4>

08000800 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000804:	bf00      	nop
 8000806:	e7fd      	b.n	8000804 <HardFault_Handler+0x4>

08000808 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800080c:	bf00      	nop
 800080e:	e7fd      	b.n	800080c <MemManage_Handler+0x4>

08000810 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000814:	bf00      	nop
 8000816:	e7fd      	b.n	8000814 <BusFault_Handler+0x4>

08000818 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800081c:	bf00      	nop
 800081e:	e7fd      	b.n	800081c <UsageFault_Handler+0x4>

08000820 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000824:	bf00      	nop
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr

0800082e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800082e:	b480      	push	{r7}
 8000830:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000832:	bf00      	nop
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr

0800083c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000840:	bf00      	nop
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr

0800084a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800084a:	b580      	push	{r7, lr}
 800084c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800084e:	f000 f87b 	bl	8000948 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000852:	bf00      	nop
 8000854:	bd80      	pop	{r7, pc}
	...

08000858 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800085c:	4b06      	ldr	r3, [pc, #24]	@ (8000878 <SystemInit+0x20>)
 800085e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000862:	4a05      	ldr	r2, [pc, #20]	@ (8000878 <SystemInit+0x20>)
 8000864:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000868:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800086c:	bf00      	nop
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	e000ed00 	.word	0xe000ed00

0800087c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800087c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80008b4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000880:	f7ff ffea 	bl	8000858 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000884:	480c      	ldr	r0, [pc, #48]	@ (80008b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000886:	490d      	ldr	r1, [pc, #52]	@ (80008bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000888:	4a0d      	ldr	r2, [pc, #52]	@ (80008c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800088a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800088c:	e002      	b.n	8000894 <LoopCopyDataInit>

0800088e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800088e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000890:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000892:	3304      	adds	r3, #4

08000894 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000894:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000896:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000898:	d3f9      	bcc.n	800088e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800089a:	4a0a      	ldr	r2, [pc, #40]	@ (80008c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800089c:	4c0a      	ldr	r4, [pc, #40]	@ (80008c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800089e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008a0:	e001      	b.n	80008a6 <LoopFillZerobss>

080008a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008a4:	3204      	adds	r2, #4

080008a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008a8:	d3fb      	bcc.n	80008a2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80008aa:	f001 fbfb 	bl	80020a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80008ae:	f001 fbc3 	bl	8002038 <main>
  bx  lr    
 80008b2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80008b4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80008b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008bc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80008c0:	080021d4 	.word	0x080021d4
  ldr r2, =_sbss
 80008c4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80008c8:	2000002c 	.word	0x2000002c

080008cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80008cc:	e7fe      	b.n	80008cc <ADC_IRQHandler>

080008ce <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008ce:	b580      	push	{r7, lr}
 80008d0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008d2:	2003      	movs	r0, #3
 80008d4:	f000 f92e 	bl	8000b34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008d8:	2000      	movs	r0, #0
 80008da:	f000 f805 	bl	80008e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008de:	f7ff ff67 	bl	80007b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008e2:	2300      	movs	r3, #0
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	bd80      	pop	{r7, pc}

080008e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008f0:	4b12      	ldr	r3, [pc, #72]	@ (800093c <HAL_InitTick+0x54>)
 80008f2:	681a      	ldr	r2, [r3, #0]
 80008f4:	4b12      	ldr	r3, [pc, #72]	@ (8000940 <HAL_InitTick+0x58>)
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	4619      	mov	r1, r3
 80008fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000902:	fbb2 f3f3 	udiv	r3, r2, r3
 8000906:	4618      	mov	r0, r3
 8000908:	f000 f960 	bl	8000bcc <HAL_SYSTICK_Config>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000912:	2301      	movs	r3, #1
 8000914:	e00e      	b.n	8000934 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	2b0f      	cmp	r3, #15
 800091a:	d80a      	bhi.n	8000932 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800091c:	2200      	movs	r2, #0
 800091e:	6879      	ldr	r1, [r7, #4]
 8000920:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000924:	f000 f926 	bl	8000b74 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000928:	4a06      	ldr	r2, [pc, #24]	@ (8000944 <HAL_InitTick+0x5c>)
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800092e:	2300      	movs	r3, #0
 8000930:	e000      	b.n	8000934 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000932:	2301      	movs	r3, #1
}
 8000934:	4618      	mov	r0, r3
 8000936:	3708      	adds	r7, #8
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	20000000 	.word	0x20000000
 8000940:	20000008 	.word	0x20000008
 8000944:	20000004 	.word	0x20000004

08000948 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800094c:	4b06      	ldr	r3, [pc, #24]	@ (8000968 <HAL_IncTick+0x20>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	461a      	mov	r2, r3
 8000952:	4b06      	ldr	r3, [pc, #24]	@ (800096c <HAL_IncTick+0x24>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4413      	add	r3, r2
 8000958:	4a04      	ldr	r2, [pc, #16]	@ (800096c <HAL_IncTick+0x24>)
 800095a:	6013      	str	r3, [r2, #0]
}
 800095c:	bf00      	nop
 800095e:	46bd      	mov	sp, r7
 8000960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000964:	4770      	bx	lr
 8000966:	bf00      	nop
 8000968:	20000008 	.word	0x20000008
 800096c:	20000028 	.word	0x20000028

08000970 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  return uwTick;
 8000974:	4b03      	ldr	r3, [pc, #12]	@ (8000984 <HAL_GetTick+0x14>)
 8000976:	681b      	ldr	r3, [r3, #0]
}
 8000978:	4618      	mov	r0, r3
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop
 8000984:	20000028 	.word	0x20000028

08000988 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b084      	sub	sp, #16
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000990:	f7ff ffee 	bl	8000970 <HAL_GetTick>
 8000994:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80009a0:	d005      	beq.n	80009ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009a2:	4b0a      	ldr	r3, [pc, #40]	@ (80009cc <HAL_Delay+0x44>)
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	461a      	mov	r2, r3
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	4413      	add	r3, r2
 80009ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80009ae:	bf00      	nop
 80009b0:	f7ff ffde 	bl	8000970 <HAL_GetTick>
 80009b4:	4602      	mov	r2, r0
 80009b6:	68bb      	ldr	r3, [r7, #8]
 80009b8:	1ad3      	subs	r3, r2, r3
 80009ba:	68fa      	ldr	r2, [r7, #12]
 80009bc:	429a      	cmp	r2, r3
 80009be:	d8f7      	bhi.n	80009b0 <HAL_Delay+0x28>
  {
  }
}
 80009c0:	bf00      	nop
 80009c2:	bf00      	nop
 80009c4:	3710      	adds	r7, #16
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	20000008 	.word	0x20000008

080009d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b085      	sub	sp, #20
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	f003 0307 	and.w	r3, r3, #7
 80009de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009e0:	4b0b      	ldr	r3, [pc, #44]	@ (8000a10 <__NVIC_SetPriorityGrouping+0x40>)
 80009e2:	68db      	ldr	r3, [r3, #12]
 80009e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009e6:	68ba      	ldr	r2, [r7, #8]
 80009e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80009ec:	4013      	ands	r3, r2
 80009ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80009f8:	4b06      	ldr	r3, [pc, #24]	@ (8000a14 <__NVIC_SetPriorityGrouping+0x44>)
 80009fa:	4313      	orrs	r3, r2
 80009fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009fe:	4a04      	ldr	r2, [pc, #16]	@ (8000a10 <__NVIC_SetPriorityGrouping+0x40>)
 8000a00:	68bb      	ldr	r3, [r7, #8]
 8000a02:	60d3      	str	r3, [r2, #12]
}
 8000a04:	bf00      	nop
 8000a06:	3714      	adds	r7, #20
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0e:	4770      	bx	lr
 8000a10:	e000ed00 	.word	0xe000ed00
 8000a14:	05fa0000 	.word	0x05fa0000

08000a18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a1c:	4b04      	ldr	r3, [pc, #16]	@ (8000a30 <__NVIC_GetPriorityGrouping+0x18>)
 8000a1e:	68db      	ldr	r3, [r3, #12]
 8000a20:	0a1b      	lsrs	r3, r3, #8
 8000a22:	f003 0307 	and.w	r3, r3, #7
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2e:	4770      	bx	lr
 8000a30:	e000ed00 	.word	0xe000ed00

08000a34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a34:	b480      	push	{r7}
 8000a36:	b083      	sub	sp, #12
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	6039      	str	r1, [r7, #0]
 8000a3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	db0a      	blt.n	8000a5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	b2da      	uxtb	r2, r3
 8000a4c:	490c      	ldr	r1, [pc, #48]	@ (8000a80 <__NVIC_SetPriority+0x4c>)
 8000a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a52:	0112      	lsls	r2, r2, #4
 8000a54:	b2d2      	uxtb	r2, r2
 8000a56:	440b      	add	r3, r1
 8000a58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a5c:	e00a      	b.n	8000a74 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	b2da      	uxtb	r2, r3
 8000a62:	4908      	ldr	r1, [pc, #32]	@ (8000a84 <__NVIC_SetPriority+0x50>)
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	f003 030f 	and.w	r3, r3, #15
 8000a6a:	3b04      	subs	r3, #4
 8000a6c:	0112      	lsls	r2, r2, #4
 8000a6e:	b2d2      	uxtb	r2, r2
 8000a70:	440b      	add	r3, r1
 8000a72:	761a      	strb	r2, [r3, #24]
}
 8000a74:	bf00      	nop
 8000a76:	370c      	adds	r7, #12
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr
 8000a80:	e000e100 	.word	0xe000e100
 8000a84:	e000ed00 	.word	0xe000ed00

08000a88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b089      	sub	sp, #36	@ 0x24
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	60f8      	str	r0, [r7, #12]
 8000a90:	60b9      	str	r1, [r7, #8]
 8000a92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	f003 0307 	and.w	r3, r3, #7
 8000a9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a9c:	69fb      	ldr	r3, [r7, #28]
 8000a9e:	f1c3 0307 	rsb	r3, r3, #7
 8000aa2:	2b04      	cmp	r3, #4
 8000aa4:	bf28      	it	cs
 8000aa6:	2304      	movcs	r3, #4
 8000aa8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000aaa:	69fb      	ldr	r3, [r7, #28]
 8000aac:	3304      	adds	r3, #4
 8000aae:	2b06      	cmp	r3, #6
 8000ab0:	d902      	bls.n	8000ab8 <NVIC_EncodePriority+0x30>
 8000ab2:	69fb      	ldr	r3, [r7, #28]
 8000ab4:	3b03      	subs	r3, #3
 8000ab6:	e000      	b.n	8000aba <NVIC_EncodePriority+0x32>
 8000ab8:	2300      	movs	r3, #0
 8000aba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000abc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000ac0:	69bb      	ldr	r3, [r7, #24]
 8000ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac6:	43da      	mvns	r2, r3
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	401a      	ands	r2, r3
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ad0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8000ada:	43d9      	mvns	r1, r3
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ae0:	4313      	orrs	r3, r2
         );
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	3724      	adds	r7, #36	@ 0x24
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr
	...

08000af0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	3b01      	subs	r3, #1
 8000afc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b00:	d301      	bcc.n	8000b06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b02:	2301      	movs	r3, #1
 8000b04:	e00f      	b.n	8000b26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b06:	4a0a      	ldr	r2, [pc, #40]	@ (8000b30 <SysTick_Config+0x40>)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	3b01      	subs	r3, #1
 8000b0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b0e:	210f      	movs	r1, #15
 8000b10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b14:	f7ff ff8e 	bl	8000a34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b18:	4b05      	ldr	r3, [pc, #20]	@ (8000b30 <SysTick_Config+0x40>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b1e:	4b04      	ldr	r3, [pc, #16]	@ (8000b30 <SysTick_Config+0x40>)
 8000b20:	2207      	movs	r2, #7
 8000b22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b24:	2300      	movs	r3, #0
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	3708      	adds	r7, #8
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	e000e010 	.word	0xe000e010

08000b34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2b07      	cmp	r3, #7
 8000b40:	d00f      	beq.n	8000b62 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	2b06      	cmp	r3, #6
 8000b46:	d00c      	beq.n	8000b62 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	2b05      	cmp	r3, #5
 8000b4c:	d009      	beq.n	8000b62 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2b04      	cmp	r3, #4
 8000b52:	d006      	beq.n	8000b62 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2b03      	cmp	r3, #3
 8000b58:	d003      	beq.n	8000b62 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000b5a:	2191      	movs	r1, #145	@ 0x91
 8000b5c:	4804      	ldr	r0, [pc, #16]	@ (8000b70 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8000b5e:	f7ff fe1b 	bl	8000798 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f7ff ff34 	bl	80009d0 <__NVIC_SetPriorityGrouping>
}
 8000b68:	bf00      	nop
 8000b6a:	3708      	adds	r7, #8
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	08002104 	.word	0x08002104

08000b74 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	60b9      	str	r1, [r7, #8]
 8000b7e:	607a      	str	r2, [r7, #4]
 8000b80:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000b82:	2300      	movs	r3, #0
 8000b84:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	2b0f      	cmp	r3, #15
 8000b8a:	d903      	bls.n	8000b94 <HAL_NVIC_SetPriority+0x20>
 8000b8c:	21a9      	movs	r1, #169	@ 0xa9
 8000b8e:	480e      	ldr	r0, [pc, #56]	@ (8000bc8 <HAL_NVIC_SetPriority+0x54>)
 8000b90:	f7ff fe02 	bl	8000798 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8000b94:	68bb      	ldr	r3, [r7, #8]
 8000b96:	2b0f      	cmp	r3, #15
 8000b98:	d903      	bls.n	8000ba2 <HAL_NVIC_SetPriority+0x2e>
 8000b9a:	21aa      	movs	r1, #170	@ 0xaa
 8000b9c:	480a      	ldr	r0, [pc, #40]	@ (8000bc8 <HAL_NVIC_SetPriority+0x54>)
 8000b9e:	f7ff fdfb 	bl	8000798 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ba2:	f7ff ff39 	bl	8000a18 <__NVIC_GetPriorityGrouping>
 8000ba6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ba8:	687a      	ldr	r2, [r7, #4]
 8000baa:	68b9      	ldr	r1, [r7, #8]
 8000bac:	6978      	ldr	r0, [r7, #20]
 8000bae:	f7ff ff6b 	bl	8000a88 <NVIC_EncodePriority>
 8000bb2:	4602      	mov	r2, r0
 8000bb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bb8:	4611      	mov	r1, r2
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f7ff ff3a 	bl	8000a34 <__NVIC_SetPriority>
}
 8000bc0:	bf00      	nop
 8000bc2:	3718      	adds	r7, #24
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	08002104 	.word	0x08002104

08000bcc <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bd4:	6878      	ldr	r0, [r7, #4]
 8000bd6:	f7ff ff8b 	bl	8000af0 <SysTick_Config>
 8000bda:	4603      	mov	r3, r0
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3708      	adds	r7, #8
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b088      	sub	sp, #32
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
 8000bec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	4a3a      	ldr	r2, [pc, #232]	@ (8000cec <HAL_GPIO_Init+0x108>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d02b      	beq.n	8000c5e <HAL_GPIO_Init+0x7a>
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	4a39      	ldr	r2, [pc, #228]	@ (8000cf0 <HAL_GPIO_Init+0x10c>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d027      	beq.n	8000c5e <HAL_GPIO_Init+0x7a>
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4a38      	ldr	r2, [pc, #224]	@ (8000cf4 <HAL_GPIO_Init+0x110>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d023      	beq.n	8000c5e <HAL_GPIO_Init+0x7a>
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	4a37      	ldr	r2, [pc, #220]	@ (8000cf8 <HAL_GPIO_Init+0x114>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d01f      	beq.n	8000c5e <HAL_GPIO_Init+0x7a>
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	4a36      	ldr	r2, [pc, #216]	@ (8000cfc <HAL_GPIO_Init+0x118>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d01b      	beq.n	8000c5e <HAL_GPIO_Init+0x7a>
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	4a35      	ldr	r2, [pc, #212]	@ (8000d00 <HAL_GPIO_Init+0x11c>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d017      	beq.n	8000c5e <HAL_GPIO_Init+0x7a>
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4a34      	ldr	r2, [pc, #208]	@ (8000d04 <HAL_GPIO_Init+0x120>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d013      	beq.n	8000c5e <HAL_GPIO_Init+0x7a>
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	4a33      	ldr	r2, [pc, #204]	@ (8000d08 <HAL_GPIO_Init+0x124>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d00f      	beq.n	8000c5e <HAL_GPIO_Init+0x7a>
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4a32      	ldr	r2, [pc, #200]	@ (8000d0c <HAL_GPIO_Init+0x128>)
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d00b      	beq.n	8000c5e <HAL_GPIO_Init+0x7a>
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	4a31      	ldr	r2, [pc, #196]	@ (8000d10 <HAL_GPIO_Init+0x12c>)
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	d007      	beq.n	8000c5e <HAL_GPIO_Init+0x7a>
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	4a30      	ldr	r2, [pc, #192]	@ (8000d14 <HAL_GPIO_Init+0x130>)
 8000c52:	4293      	cmp	r3, r2
 8000c54:	d003      	beq.n	8000c5e <HAL_GPIO_Init+0x7a>
 8000c56:	21aa      	movs	r1, #170	@ 0xaa
 8000c58:	482f      	ldr	r0, [pc, #188]	@ (8000d18 <HAL_GPIO_Init+0x134>)
 8000c5a:	f7ff fd9d 	bl	8000798 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	b29b      	uxth	r3, r3
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d103      	bne.n	8000c70 <HAL_GPIO_Init+0x8c>
 8000c68:	21ab      	movs	r1, #171	@ 0xab
 8000c6a:	482b      	ldr	r0, [pc, #172]	@ (8000d18 <HAL_GPIO_Init+0x134>)
 8000c6c:	f7ff fd94 	bl	8000798 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d035      	beq.n	8000ce4 <HAL_GPIO_Init+0x100>
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	2b01      	cmp	r3, #1
 8000c7e:	d031      	beq.n	8000ce4 <HAL_GPIO_Init+0x100>
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	2b11      	cmp	r3, #17
 8000c86:	d02d      	beq.n	8000ce4 <HAL_GPIO_Init+0x100>
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	2b02      	cmp	r3, #2
 8000c8e:	d029      	beq.n	8000ce4 <HAL_GPIO_Init+0x100>
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	2b12      	cmp	r3, #18
 8000c96:	d025      	beq.n	8000ce4 <HAL_GPIO_Init+0x100>
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8000ca0:	d020      	beq.n	8000ce4 <HAL_GPIO_Init+0x100>
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8000caa:	d01b      	beq.n	8000ce4 <HAL_GPIO_Init+0x100>
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8000cb4:	d016      	beq.n	8000ce4 <HAL_GPIO_Init+0x100>
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	685b      	ldr	r3, [r3, #4]
 8000cba:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8000cbe:	d011      	beq.n	8000ce4 <HAL_GPIO_Init+0x100>
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	685b      	ldr	r3, [r3, #4]
 8000cc4:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8000cc8:	d00c      	beq.n	8000ce4 <HAL_GPIO_Init+0x100>
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8000cd2:	d007      	beq.n	8000ce4 <HAL_GPIO_Init+0x100>
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	2b03      	cmp	r3, #3
 8000cda:	d003      	beq.n	8000ce4 <HAL_GPIO_Init+0x100>
 8000cdc:	21ac      	movs	r1, #172	@ 0xac
 8000cde:	480e      	ldr	r0, [pc, #56]	@ (8000d18 <HAL_GPIO_Init+0x134>)
 8000ce0:	f7ff fd5a 	bl	8000798 <assert_failed>

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	61fb      	str	r3, [r7, #28]
 8000ce8:	e2d6      	b.n	8001298 <HAL_GPIO_Init+0x6b4>
 8000cea:	bf00      	nop
 8000cec:	40020000 	.word	0x40020000
 8000cf0:	40020400 	.word	0x40020400
 8000cf4:	40020800 	.word	0x40020800
 8000cf8:	40020c00 	.word	0x40020c00
 8000cfc:	40021000 	.word	0x40021000
 8000d00:	40021400 	.word	0x40021400
 8000d04:	40021800 	.word	0x40021800
 8000d08:	40021c00 	.word	0x40021c00
 8000d0c:	40022000 	.word	0x40022000
 8000d10:	40022400 	.word	0x40022400
 8000d14:	40022800 	.word	0x40022800
 8000d18:	08002140 	.word	0x08002140
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	69fb      	ldr	r3, [r7, #28]
 8000d20:	fa02 f303 	lsl.w	r3, r2, r3
 8000d24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	697a      	ldr	r2, [r7, #20]
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8000d30:	693a      	ldr	r2, [r7, #16]
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	429a      	cmp	r2, r3
 8000d36:	f040 82ac 	bne.w	8001292 <HAL_GPIO_Init+0x6ae>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	f003 0303 	and.w	r3, r3, #3
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d005      	beq.n	8000d52 <HAL_GPIO_Init+0x16e>
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	685b      	ldr	r3, [r3, #4]
 8000d4a:	f003 0303 	and.w	r3, r3, #3
 8000d4e:	2b02      	cmp	r3, #2
 8000d50:	d144      	bne.n	8000ddc <HAL_GPIO_Init+0x1f8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	68db      	ldr	r3, [r3, #12]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d00f      	beq.n	8000d7a <HAL_GPIO_Init+0x196>
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	68db      	ldr	r3, [r3, #12]
 8000d5e:	2b01      	cmp	r3, #1
 8000d60:	d00b      	beq.n	8000d7a <HAL_GPIO_Init+0x196>
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	68db      	ldr	r3, [r3, #12]
 8000d66:	2b02      	cmp	r3, #2
 8000d68:	d007      	beq.n	8000d7a <HAL_GPIO_Init+0x196>
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	68db      	ldr	r3, [r3, #12]
 8000d6e:	2b03      	cmp	r3, #3
 8000d70:	d003      	beq.n	8000d7a <HAL_GPIO_Init+0x196>
 8000d72:	21bd      	movs	r1, #189	@ 0xbd
 8000d74:	4831      	ldr	r0, [pc, #196]	@ (8000e3c <HAL_GPIO_Init+0x258>)
 8000d76:	f7ff fd0f 	bl	8000798 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	689b      	ldr	r3, [r3, #8]
 8000d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000d80:	69fb      	ldr	r3, [r7, #28]
 8000d82:	005b      	lsls	r3, r3, #1
 8000d84:	2203      	movs	r2, #3
 8000d86:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8a:	43db      	mvns	r3, r3
 8000d8c:	69ba      	ldr	r2, [r7, #24]
 8000d8e:	4013      	ands	r3, r2
 8000d90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	68da      	ldr	r2, [r3, #12]
 8000d96:	69fb      	ldr	r3, [r7, #28]
 8000d98:	005b      	lsls	r3, r3, #1
 8000d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9e:	69ba      	ldr	r2, [r7, #24]
 8000da0:	4313      	orrs	r3, r2
 8000da2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	69ba      	ldr	r2, [r7, #24]
 8000da8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000db0:	2201      	movs	r2, #1
 8000db2:	69fb      	ldr	r3, [r7, #28]
 8000db4:	fa02 f303 	lsl.w	r3, r2, r3
 8000db8:	43db      	mvns	r3, r3
 8000dba:	69ba      	ldr	r2, [r7, #24]
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	091b      	lsrs	r3, r3, #4
 8000dc6:	f003 0201 	and.w	r2, r3, #1
 8000dca:	69fb      	ldr	r3, [r7, #28]
 8000dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd0:	69ba      	ldr	r2, [r7, #24]
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	69ba      	ldr	r2, [r7, #24]
 8000dda:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	f003 0303 	and.w	r3, r3, #3
 8000de4:	2b03      	cmp	r3, #3
 8000de6:	d02b      	beq.n	8000e40 <HAL_GPIO_Init+0x25c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	689b      	ldr	r3, [r3, #8]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d00b      	beq.n	8000e08 <HAL_GPIO_Init+0x224>
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	689b      	ldr	r3, [r3, #8]
 8000df4:	2b01      	cmp	r3, #1
 8000df6:	d007      	beq.n	8000e08 <HAL_GPIO_Init+0x224>
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	689b      	ldr	r3, [r3, #8]
 8000dfc:	2b02      	cmp	r3, #2
 8000dfe:	d003      	beq.n	8000e08 <HAL_GPIO_Init+0x224>
 8000e00:	21ce      	movs	r1, #206	@ 0xce
 8000e02:	480e      	ldr	r0, [pc, #56]	@ (8000e3c <HAL_GPIO_Init+0x258>)
 8000e04:	f7ff fcc8 	bl	8000798 <assert_failed>

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000e0e:	69fb      	ldr	r3, [r7, #28]
 8000e10:	005b      	lsls	r3, r3, #1
 8000e12:	2203      	movs	r2, #3
 8000e14:	fa02 f303 	lsl.w	r3, r2, r3
 8000e18:	43db      	mvns	r3, r3
 8000e1a:	69ba      	ldr	r2, [r7, #24]
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	689a      	ldr	r2, [r3, #8]
 8000e24:	69fb      	ldr	r3, [r7, #28]
 8000e26:	005b      	lsls	r3, r3, #1
 8000e28:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2c:	69ba      	ldr	r2, [r7, #24]
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	69ba      	ldr	r2, [r7, #24]
 8000e36:	60da      	str	r2, [r3, #12]
 8000e38:	e002      	b.n	8000e40 <HAL_GPIO_Init+0x25c>
 8000e3a:	bf00      	nop
 8000e3c:	08002140 	.word	0x08002140
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	f003 0303 	and.w	r3, r3, #3
 8000e48:	2b02      	cmp	r3, #2
 8000e4a:	f040 8143 	bne.w	80010d4 <HAL_GPIO_Init+0x4f0>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	691b      	ldr	r3, [r3, #16]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	f000 811a 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	691b      	ldr	r3, [r3, #16]
 8000e5c:	2b01      	cmp	r3, #1
 8000e5e:	f000 8115 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	691b      	ldr	r3, [r3, #16]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	f000 8110 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	691b      	ldr	r3, [r3, #16]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	f000 810b 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	691b      	ldr	r3, [r3, #16]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	f000 8106 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	691b      	ldr	r3, [r3, #16]
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	f000 8101 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	691b      	ldr	r3, [r3, #16]
 8000e8e:	2b02      	cmp	r3, #2
 8000e90:	f000 80fc 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	691b      	ldr	r3, [r3, #16]
 8000e98:	2b02      	cmp	r3, #2
 8000e9a:	f000 80f7 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	691b      	ldr	r3, [r3, #16]
 8000ea2:	2b02      	cmp	r3, #2
 8000ea4:	f000 80f2 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	691b      	ldr	r3, [r3, #16]
 8000eac:	2b03      	cmp	r3, #3
 8000eae:	f000 80ed 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	691b      	ldr	r3, [r3, #16]
 8000eb6:	2b03      	cmp	r3, #3
 8000eb8:	f000 80e8 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	691b      	ldr	r3, [r3, #16]
 8000ec0:	2b03      	cmp	r3, #3
 8000ec2:	f000 80e3 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	691b      	ldr	r3, [r3, #16]
 8000eca:	2b03      	cmp	r3, #3
 8000ecc:	f000 80de 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	691b      	ldr	r3, [r3, #16]
 8000ed4:	2b03      	cmp	r3, #3
 8000ed6:	f000 80d9 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	691b      	ldr	r3, [r3, #16]
 8000ede:	2b03      	cmp	r3, #3
 8000ee0:	f000 80d4 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	691b      	ldr	r3, [r3, #16]
 8000ee8:	2b04      	cmp	r3, #4
 8000eea:	f000 80cf 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	691b      	ldr	r3, [r3, #16]
 8000ef2:	2b04      	cmp	r3, #4
 8000ef4:	f000 80ca 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	691b      	ldr	r3, [r3, #16]
 8000efc:	2b04      	cmp	r3, #4
 8000efe:	f000 80c5 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	691b      	ldr	r3, [r3, #16]
 8000f06:	2b04      	cmp	r3, #4
 8000f08:	f000 80c0 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	691b      	ldr	r3, [r3, #16]
 8000f10:	2b04      	cmp	r3, #4
 8000f12:	f000 80bb 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	691b      	ldr	r3, [r3, #16]
 8000f1a:	2b05      	cmp	r3, #5
 8000f1c:	f000 80b6 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	691b      	ldr	r3, [r3, #16]
 8000f24:	2b05      	cmp	r3, #5
 8000f26:	f000 80b1 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	691b      	ldr	r3, [r3, #16]
 8000f2e:	2b05      	cmp	r3, #5
 8000f30:	f000 80ac 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	691b      	ldr	r3, [r3, #16]
 8000f38:	2b05      	cmp	r3, #5
 8000f3a:	f000 80a7 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	691b      	ldr	r3, [r3, #16]
 8000f42:	2b05      	cmp	r3, #5
 8000f44:	f000 80a2 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	691b      	ldr	r3, [r3, #16]
 8000f4c:	2b05      	cmp	r3, #5
 8000f4e:	f000 809d 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	691b      	ldr	r3, [r3, #16]
 8000f56:	2b06      	cmp	r3, #6
 8000f58:	f000 8098 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	691b      	ldr	r3, [r3, #16]
 8000f60:	2b06      	cmp	r3, #6
 8000f62:	f000 8093 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	691b      	ldr	r3, [r3, #16]
 8000f6a:	2b07      	cmp	r3, #7
 8000f6c:	f000 808e 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	691b      	ldr	r3, [r3, #16]
 8000f74:	2b07      	cmp	r3, #7
 8000f76:	f000 8089 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	691b      	ldr	r3, [r3, #16]
 8000f7e:	2b07      	cmp	r3, #7
 8000f80:	f000 8084 	beq.w	800108c <HAL_GPIO_Init+0x4a8>
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	691b      	ldr	r3, [r3, #16]
 8000f88:	2b07      	cmp	r3, #7
 8000f8a:	d07f      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	691b      	ldr	r3, [r3, #16]
 8000f90:	2b07      	cmp	r3, #7
 8000f92:	d07b      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	691b      	ldr	r3, [r3, #16]
 8000f98:	2b07      	cmp	r3, #7
 8000f9a:	d077      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	691b      	ldr	r3, [r3, #16]
 8000fa0:	2b07      	cmp	r3, #7
 8000fa2:	d073      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	691b      	ldr	r3, [r3, #16]
 8000fa8:	2b08      	cmp	r3, #8
 8000faa:	d06f      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	691b      	ldr	r3, [r3, #16]
 8000fb0:	2b08      	cmp	r3, #8
 8000fb2:	d06b      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	691b      	ldr	r3, [r3, #16]
 8000fb8:	2b08      	cmp	r3, #8
 8000fba:	d067      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	691b      	ldr	r3, [r3, #16]
 8000fc0:	2b08      	cmp	r3, #8
 8000fc2:	d063      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	691b      	ldr	r3, [r3, #16]
 8000fc8:	2b08      	cmp	r3, #8
 8000fca:	d05f      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	691b      	ldr	r3, [r3, #16]
 8000fd0:	2b08      	cmp	r3, #8
 8000fd2:	d05b      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	691b      	ldr	r3, [r3, #16]
 8000fd8:	2b08      	cmp	r3, #8
 8000fda:	d057      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	691b      	ldr	r3, [r3, #16]
 8000fe0:	2b09      	cmp	r3, #9
 8000fe2:	d053      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	691b      	ldr	r3, [r3, #16]
 8000fe8:	2b09      	cmp	r3, #9
 8000fea:	d04f      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	691b      	ldr	r3, [r3, #16]
 8000ff0:	2b09      	cmp	r3, #9
 8000ff2:	d04b      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	691b      	ldr	r3, [r3, #16]
 8000ff8:	2b09      	cmp	r3, #9
 8000ffa:	d047      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	691b      	ldr	r3, [r3, #16]
 8001000:	2b09      	cmp	r3, #9
 8001002:	d043      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	691b      	ldr	r3, [r3, #16]
 8001008:	2b09      	cmp	r3, #9
 800100a:	d03f      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	691b      	ldr	r3, [r3, #16]
 8001010:	2b0a      	cmp	r3, #10
 8001012:	d03b      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	691b      	ldr	r3, [r3, #16]
 8001018:	2b09      	cmp	r3, #9
 800101a:	d037      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	691b      	ldr	r3, [r3, #16]
 8001020:	2b0a      	cmp	r3, #10
 8001022:	d033      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	691b      	ldr	r3, [r3, #16]
 8001028:	2b0a      	cmp	r3, #10
 800102a:	d02f      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	691b      	ldr	r3, [r3, #16]
 8001030:	2b0a      	cmp	r3, #10
 8001032:	d02b      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	691b      	ldr	r3, [r3, #16]
 8001038:	2b0b      	cmp	r3, #11
 800103a:	d027      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	691b      	ldr	r3, [r3, #16]
 8001040:	2b0a      	cmp	r3, #10
 8001042:	d023      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	691b      	ldr	r3, [r3, #16]
 8001048:	2b0b      	cmp	r3, #11
 800104a:	d01f      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	691b      	ldr	r3, [r3, #16]
 8001050:	2b0b      	cmp	r3, #11
 8001052:	d01b      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	691b      	ldr	r3, [r3, #16]
 8001058:	2b0c      	cmp	r3, #12
 800105a:	d017      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	691b      	ldr	r3, [r3, #16]
 8001060:	2b0c      	cmp	r3, #12
 8001062:	d013      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	691b      	ldr	r3, [r3, #16]
 8001068:	2b0c      	cmp	r3, #12
 800106a:	d00f      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	691b      	ldr	r3, [r3, #16]
 8001070:	2b0f      	cmp	r3, #15
 8001072:	d00b      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	691b      	ldr	r3, [r3, #16]
 8001078:	2b0d      	cmp	r3, #13
 800107a:	d007      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	691b      	ldr	r3, [r3, #16]
 8001080:	2b0e      	cmp	r3, #14
 8001082:	d003      	beq.n	800108c <HAL_GPIO_Init+0x4a8>
 8001084:	21db      	movs	r1, #219	@ 0xdb
 8001086:	4889      	ldr	r0, [pc, #548]	@ (80012ac <HAL_GPIO_Init+0x6c8>)
 8001088:	f7ff fb86 	bl	8000798 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800108c:	69fb      	ldr	r3, [r7, #28]
 800108e:	08da      	lsrs	r2, r3, #3
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	3208      	adds	r2, #8
 8001094:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001098:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	f003 0307 	and.w	r3, r3, #7
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	220f      	movs	r2, #15
 80010a4:	fa02 f303 	lsl.w	r3, r2, r3
 80010a8:	43db      	mvns	r3, r3
 80010aa:	69ba      	ldr	r2, [r7, #24]
 80010ac:	4013      	ands	r3, r2
 80010ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	691a      	ldr	r2, [r3, #16]
 80010b4:	69fb      	ldr	r3, [r7, #28]
 80010b6:	f003 0307 	and.w	r3, r3, #7
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	fa02 f303 	lsl.w	r3, r2, r3
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80010c6:	69fb      	ldr	r3, [r7, #28]
 80010c8:	08da      	lsrs	r2, r3, #3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	3208      	adds	r2, #8
 80010ce:	69b9      	ldr	r1, [r7, #24]
 80010d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	005b      	lsls	r3, r3, #1
 80010de:	2203      	movs	r2, #3
 80010e0:	fa02 f303 	lsl.w	r3, r2, r3
 80010e4:	43db      	mvns	r3, r3
 80010e6:	69ba      	ldr	r2, [r7, #24]
 80010e8:	4013      	ands	r3, r2
 80010ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f003 0203 	and.w	r2, r3, #3
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	005b      	lsls	r3, r3, #1
 80010f8:	fa02 f303 	lsl.w	r3, r2, r3
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	4313      	orrs	r3, r2
 8001100:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	69ba      	ldr	r2, [r7, #24]
 8001106:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001110:	2b00      	cmp	r3, #0
 8001112:	f000 80be 	beq.w	8001292 <HAL_GPIO_Init+0x6ae>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001116:	4b66      	ldr	r3, [pc, #408]	@ (80012b0 <HAL_GPIO_Init+0x6cc>)
 8001118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800111a:	4a65      	ldr	r2, [pc, #404]	@ (80012b0 <HAL_GPIO_Init+0x6cc>)
 800111c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001120:	6453      	str	r3, [r2, #68]	@ 0x44
 8001122:	4b63      	ldr	r3, [pc, #396]	@ (80012b0 <HAL_GPIO_Init+0x6cc>)
 8001124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001126:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800112e:	4a61      	ldr	r2, [pc, #388]	@ (80012b4 <HAL_GPIO_Init+0x6d0>)
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	089b      	lsrs	r3, r3, #2
 8001134:	3302      	adds	r3, #2
 8001136:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800113a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	f003 0303 	and.w	r3, r3, #3
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	220f      	movs	r2, #15
 8001146:	fa02 f303 	lsl.w	r3, r2, r3
 800114a:	43db      	mvns	r3, r3
 800114c:	69ba      	ldr	r2, [r7, #24]
 800114e:	4013      	ands	r3, r2
 8001150:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4a58      	ldr	r2, [pc, #352]	@ (80012b8 <HAL_GPIO_Init+0x6d4>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d037      	beq.n	80011ca <HAL_GPIO_Init+0x5e6>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a57      	ldr	r2, [pc, #348]	@ (80012bc <HAL_GPIO_Init+0x6d8>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d031      	beq.n	80011c6 <HAL_GPIO_Init+0x5e2>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4a56      	ldr	r2, [pc, #344]	@ (80012c0 <HAL_GPIO_Init+0x6dc>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d02b      	beq.n	80011c2 <HAL_GPIO_Init+0x5de>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4a55      	ldr	r2, [pc, #340]	@ (80012c4 <HAL_GPIO_Init+0x6e0>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d025      	beq.n	80011be <HAL_GPIO_Init+0x5da>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a54      	ldr	r2, [pc, #336]	@ (80012c8 <HAL_GPIO_Init+0x6e4>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d01f      	beq.n	80011ba <HAL_GPIO_Init+0x5d6>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a53      	ldr	r2, [pc, #332]	@ (80012cc <HAL_GPIO_Init+0x6e8>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d019      	beq.n	80011b6 <HAL_GPIO_Init+0x5d2>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a52      	ldr	r2, [pc, #328]	@ (80012d0 <HAL_GPIO_Init+0x6ec>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d013      	beq.n	80011b2 <HAL_GPIO_Init+0x5ce>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4a51      	ldr	r2, [pc, #324]	@ (80012d4 <HAL_GPIO_Init+0x6f0>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d00d      	beq.n	80011ae <HAL_GPIO_Init+0x5ca>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4a50      	ldr	r2, [pc, #320]	@ (80012d8 <HAL_GPIO_Init+0x6f4>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d007      	beq.n	80011aa <HAL_GPIO_Init+0x5c6>
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	4a4f      	ldr	r2, [pc, #316]	@ (80012dc <HAL_GPIO_Init+0x6f8>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d101      	bne.n	80011a6 <HAL_GPIO_Init+0x5c2>
 80011a2:	2309      	movs	r3, #9
 80011a4:	e012      	b.n	80011cc <HAL_GPIO_Init+0x5e8>
 80011a6:	230a      	movs	r3, #10
 80011a8:	e010      	b.n	80011cc <HAL_GPIO_Init+0x5e8>
 80011aa:	2308      	movs	r3, #8
 80011ac:	e00e      	b.n	80011cc <HAL_GPIO_Init+0x5e8>
 80011ae:	2307      	movs	r3, #7
 80011b0:	e00c      	b.n	80011cc <HAL_GPIO_Init+0x5e8>
 80011b2:	2306      	movs	r3, #6
 80011b4:	e00a      	b.n	80011cc <HAL_GPIO_Init+0x5e8>
 80011b6:	2305      	movs	r3, #5
 80011b8:	e008      	b.n	80011cc <HAL_GPIO_Init+0x5e8>
 80011ba:	2304      	movs	r3, #4
 80011bc:	e006      	b.n	80011cc <HAL_GPIO_Init+0x5e8>
 80011be:	2303      	movs	r3, #3
 80011c0:	e004      	b.n	80011cc <HAL_GPIO_Init+0x5e8>
 80011c2:	2302      	movs	r3, #2
 80011c4:	e002      	b.n	80011cc <HAL_GPIO_Init+0x5e8>
 80011c6:	2301      	movs	r3, #1
 80011c8:	e000      	b.n	80011cc <HAL_GPIO_Init+0x5e8>
 80011ca:	2300      	movs	r3, #0
 80011cc:	69fa      	ldr	r2, [r7, #28]
 80011ce:	f002 0203 	and.w	r2, r2, #3
 80011d2:	0092      	lsls	r2, r2, #2
 80011d4:	4093      	lsls	r3, r2
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	4313      	orrs	r3, r2
 80011da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80011dc:	4935      	ldr	r1, [pc, #212]	@ (80012b4 <HAL_GPIO_Init+0x6d0>)
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	089b      	lsrs	r3, r3, #2
 80011e2:	3302      	adds	r3, #2
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011ea:	4b3d      	ldr	r3, [pc, #244]	@ (80012e0 <HAL_GPIO_Init+0x6fc>)
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011f0:	693b      	ldr	r3, [r7, #16]
 80011f2:	43db      	mvns	r3, r3
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	4013      	ands	r3, r2
 80011f8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001202:	2b00      	cmp	r3, #0
 8001204:	d003      	beq.n	800120e <HAL_GPIO_Init+0x62a>
        {
          temp |= iocurrent;
 8001206:	69ba      	ldr	r2, [r7, #24]
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	4313      	orrs	r3, r2
 800120c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800120e:	4a34      	ldr	r2, [pc, #208]	@ (80012e0 <HAL_GPIO_Init+0x6fc>)
 8001210:	69bb      	ldr	r3, [r7, #24]
 8001212:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001214:	4b32      	ldr	r3, [pc, #200]	@ (80012e0 <HAL_GPIO_Init+0x6fc>)
 8001216:	68db      	ldr	r3, [r3, #12]
 8001218:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	43db      	mvns	r3, r3
 800121e:	69ba      	ldr	r2, [r7, #24]
 8001220:	4013      	ands	r3, r2
 8001222:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800122c:	2b00      	cmp	r3, #0
 800122e:	d003      	beq.n	8001238 <HAL_GPIO_Init+0x654>
        {
          temp |= iocurrent;
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	4313      	orrs	r3, r2
 8001236:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001238:	4a29      	ldr	r2, [pc, #164]	@ (80012e0 <HAL_GPIO_Init+0x6fc>)
 800123a:	69bb      	ldr	r3, [r7, #24]
 800123c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800123e:	4b28      	ldr	r3, [pc, #160]	@ (80012e0 <HAL_GPIO_Init+0x6fc>)
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	43db      	mvns	r3, r3
 8001248:	69ba      	ldr	r2, [r7, #24]
 800124a:	4013      	ands	r3, r2
 800124c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001256:	2b00      	cmp	r3, #0
 8001258:	d003      	beq.n	8001262 <HAL_GPIO_Init+0x67e>
        {
          temp |= iocurrent;
 800125a:	69ba      	ldr	r2, [r7, #24]
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	4313      	orrs	r3, r2
 8001260:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001262:	4a1f      	ldr	r2, [pc, #124]	@ (80012e0 <HAL_GPIO_Init+0x6fc>)
 8001264:	69bb      	ldr	r3, [r7, #24]
 8001266:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001268:	4b1d      	ldr	r3, [pc, #116]	@ (80012e0 <HAL_GPIO_Init+0x6fc>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	43db      	mvns	r3, r3
 8001272:	69ba      	ldr	r2, [r7, #24]
 8001274:	4013      	ands	r3, r2
 8001276:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001280:	2b00      	cmp	r3, #0
 8001282:	d003      	beq.n	800128c <HAL_GPIO_Init+0x6a8>
        {
          temp |= iocurrent;
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	4313      	orrs	r3, r2
 800128a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800128c:	4a14      	ldr	r2, [pc, #80]	@ (80012e0 <HAL_GPIO_Init+0x6fc>)
 800128e:	69bb      	ldr	r3, [r7, #24]
 8001290:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	3301      	adds	r3, #1
 8001296:	61fb      	str	r3, [r7, #28]
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	2b0f      	cmp	r3, #15
 800129c:	f67f ad3e 	bls.w	8000d1c <HAL_GPIO_Init+0x138>
      }
    }
  }
}
 80012a0:	bf00      	nop
 80012a2:	bf00      	nop
 80012a4:	3720      	adds	r7, #32
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	08002140 	.word	0x08002140
 80012b0:	40023800 	.word	0x40023800
 80012b4:	40013800 	.word	0x40013800
 80012b8:	40020000 	.word	0x40020000
 80012bc:	40020400 	.word	0x40020400
 80012c0:	40020800 	.word	0x40020800
 80012c4:	40020c00 	.word	0x40020c00
 80012c8:	40021000 	.word	0x40021000
 80012cc:	40021400 	.word	0x40021400
 80012d0:	40021800 	.word	0x40021800
 80012d4:	40021c00 	.word	0x40021c00
 80012d8:	40022000 	.word	0x40022000
 80012dc:	40022400 	.word	0x40022400
 80012e0:	40013c00 	.word	0x40013c00

080012e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	460b      	mov	r3, r1
 80012ee:	807b      	strh	r3, [r7, #2]
 80012f0:	4613      	mov	r3, r2
 80012f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80012f4:	887b      	ldrh	r3, [r7, #2]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d104      	bne.n	8001304 <HAL_GPIO_WritePin+0x20>
 80012fa:	f240 1197 	movw	r1, #407	@ 0x197
 80012fe:	480e      	ldr	r0, [pc, #56]	@ (8001338 <HAL_GPIO_WritePin+0x54>)
 8001300:	f7ff fa4a 	bl	8000798 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8001304:	787b      	ldrb	r3, [r7, #1]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d007      	beq.n	800131a <HAL_GPIO_WritePin+0x36>
 800130a:	787b      	ldrb	r3, [r7, #1]
 800130c:	2b01      	cmp	r3, #1
 800130e:	d004      	beq.n	800131a <HAL_GPIO_WritePin+0x36>
 8001310:	f44f 71cc 	mov.w	r1, #408	@ 0x198
 8001314:	4808      	ldr	r0, [pc, #32]	@ (8001338 <HAL_GPIO_WritePin+0x54>)
 8001316:	f7ff fa3f 	bl	8000798 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 800131a:	787b      	ldrb	r3, [r7, #1]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d003      	beq.n	8001328 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001320:	887a      	ldrh	r2, [r7, #2]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001326:	e003      	b.n	8001330 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001328:	887b      	ldrh	r3, [r7, #2]
 800132a:	041a      	lsls	r2, r3, #16
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	619a      	str	r2, [r3, #24]
}
 8001330:	bf00      	nop
 8001332:	3708      	adds	r7, #8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	08002140 	.word	0x08002140

0800133c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001340:	4b05      	ldr	r3, [pc, #20]	@ (8001358 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a04      	ldr	r2, [pc, #16]	@ (8001358 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001346:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800134a:	6013      	str	r3, [r2, #0]
}
 800134c:	bf00      	nop
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	40007000 	.word	0x40007000

0800135c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001362:	2300      	movs	r3, #0
 8001364:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001366:	4b23      	ldr	r3, [pc, #140]	@ (80013f4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800136a:	4a22      	ldr	r2, [pc, #136]	@ (80013f4 <HAL_PWREx_EnableOverDrive+0x98>)
 800136c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001370:	6413      	str	r3, [r2, #64]	@ 0x40
 8001372:	4b20      	ldr	r3, [pc, #128]	@ (80013f4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001376:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800137a:	603b      	str	r3, [r7, #0]
 800137c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800137e:	4b1e      	ldr	r3, [pc, #120]	@ (80013f8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a1d      	ldr	r2, [pc, #116]	@ (80013f8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001384:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001388:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800138a:	f7ff faf1 	bl	8000970 <HAL_GetTick>
 800138e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001390:	e009      	b.n	80013a6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001392:	f7ff faed 	bl	8000970 <HAL_GetTick>
 8001396:	4602      	mov	r2, r0
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	1ad3      	subs	r3, r2, r3
 800139c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80013a0:	d901      	bls.n	80013a6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	e022      	b.n	80013ec <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80013a6:	4b14      	ldr	r3, [pc, #80]	@ (80013f8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013b2:	d1ee      	bne.n	8001392 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80013b4:	4b10      	ldr	r3, [pc, #64]	@ (80013f8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a0f      	ldr	r2, [pc, #60]	@ (80013f8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80013ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013be:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013c0:	f7ff fad6 	bl	8000970 <HAL_GetTick>
 80013c4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80013c6:	e009      	b.n	80013dc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80013c8:	f7ff fad2 	bl	8000970 <HAL_GetTick>
 80013cc:	4602      	mov	r2, r0
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80013d6:	d901      	bls.n	80013dc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80013d8:	2303      	movs	r3, #3
 80013da:	e007      	b.n	80013ec <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80013dc:	4b06      	ldr	r3, [pc, #24]	@ (80013f8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80013e8:	d1ee      	bne.n	80013c8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80013ea:	2300      	movs	r3, #0
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40023800 	.word	0x40023800
 80013f8:	40007000 	.word	0x40007000

080013fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b086      	sub	sp, #24
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001404:	2300      	movs	r3, #0
 8001406:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d101      	bne.n	8001412 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e35c      	b.n	8001acc <HAL_RCC_OscConfig+0x6d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2b0f      	cmp	r3, #15
 8001418:	d904      	bls.n	8001424 <HAL_RCC_OscConfig+0x28>
 800141a:	f240 1163 	movw	r1, #355	@ 0x163
 800141e:	4892      	ldr	r0, [pc, #584]	@ (8001668 <HAL_RCC_OscConfig+0x26c>)
 8001420:	f7ff f9ba 	bl	8000798 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f003 0301 	and.w	r3, r3, #1
 800142c:	2b00      	cmp	r3, #0
 800142e:	f000 809a 	beq.w	8001566 <HAL_RCC_OscConfig+0x16a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d00e      	beq.n	8001458 <HAL_RCC_OscConfig+0x5c>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001442:	d009      	beq.n	8001458 <HAL_RCC_OscConfig+0x5c>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800144c:	d004      	beq.n	8001458 <HAL_RCC_OscConfig+0x5c>
 800144e:	f240 1169 	movw	r1, #361	@ 0x169
 8001452:	4885      	ldr	r0, [pc, #532]	@ (8001668 <HAL_RCC_OscConfig+0x26c>)
 8001454:	f7ff f9a0 	bl	8000798 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001458:	4b84      	ldr	r3, [pc, #528]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	f003 030c 	and.w	r3, r3, #12
 8001460:	2b04      	cmp	r3, #4
 8001462:	d00c      	beq.n	800147e <HAL_RCC_OscConfig+0x82>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001464:	4b81      	ldr	r3, [pc, #516]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	f003 030c 	and.w	r3, r3, #12
 800146c:	2b08      	cmp	r3, #8
 800146e:	d112      	bne.n	8001496 <HAL_RCC_OscConfig+0x9a>
 8001470:	4b7e      	ldr	r3, [pc, #504]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001478:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800147c:	d10b      	bne.n	8001496 <HAL_RCC_OscConfig+0x9a>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800147e:	4b7b      	ldr	r3, [pc, #492]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001486:	2b00      	cmp	r3, #0
 8001488:	d06c      	beq.n	8001564 <HAL_RCC_OscConfig+0x168>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d168      	bne.n	8001564 <HAL_RCC_OscConfig+0x168>
      {
        return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	e31a      	b.n	8001acc <HAL_RCC_OscConfig+0x6d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800149e:	d106      	bne.n	80014ae <HAL_RCC_OscConfig+0xb2>
 80014a0:	4b72      	ldr	r3, [pc, #456]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a71      	ldr	r2, [pc, #452]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 80014a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014aa:	6013      	str	r3, [r2, #0]
 80014ac:	e02e      	b.n	800150c <HAL_RCC_OscConfig+0x110>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d10c      	bne.n	80014d0 <HAL_RCC_OscConfig+0xd4>
 80014b6:	4b6d      	ldr	r3, [pc, #436]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a6c      	ldr	r2, [pc, #432]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 80014bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014c0:	6013      	str	r3, [r2, #0]
 80014c2:	4b6a      	ldr	r3, [pc, #424]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4a69      	ldr	r2, [pc, #420]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 80014c8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014cc:	6013      	str	r3, [r2, #0]
 80014ce:	e01d      	b.n	800150c <HAL_RCC_OscConfig+0x110>
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80014d8:	d10c      	bne.n	80014f4 <HAL_RCC_OscConfig+0xf8>
 80014da:	4b64      	ldr	r3, [pc, #400]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a63      	ldr	r2, [pc, #396]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 80014e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014e4:	6013      	str	r3, [r2, #0]
 80014e6:	4b61      	ldr	r3, [pc, #388]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4a60      	ldr	r2, [pc, #384]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 80014ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014f0:	6013      	str	r3, [r2, #0]
 80014f2:	e00b      	b.n	800150c <HAL_RCC_OscConfig+0x110>
 80014f4:	4b5d      	ldr	r3, [pc, #372]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a5c      	ldr	r2, [pc, #368]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 80014fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014fe:	6013      	str	r3, [r2, #0]
 8001500:	4b5a      	ldr	r3, [pc, #360]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a59      	ldr	r2, [pc, #356]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 8001506:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800150a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d013      	beq.n	800153c <HAL_RCC_OscConfig+0x140>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001514:	f7ff fa2c 	bl	8000970 <HAL_GetTick>
 8001518:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800151a:	e008      	b.n	800152e <HAL_RCC_OscConfig+0x132>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800151c:	f7ff fa28 	bl	8000970 <HAL_GetTick>
 8001520:	4602      	mov	r2, r0
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	2b64      	cmp	r3, #100	@ 0x64
 8001528:	d901      	bls.n	800152e <HAL_RCC_OscConfig+0x132>
          {
            return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e2ce      	b.n	8001acc <HAL_RCC_OscConfig+0x6d0>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800152e:	4b4f      	ldr	r3, [pc, #316]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d0f0      	beq.n	800151c <HAL_RCC_OscConfig+0x120>
 800153a:	e014      	b.n	8001566 <HAL_RCC_OscConfig+0x16a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800153c:	f7ff fa18 	bl	8000970 <HAL_GetTick>
 8001540:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001542:	e008      	b.n	8001556 <HAL_RCC_OscConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001544:	f7ff fa14 	bl	8000970 <HAL_GetTick>
 8001548:	4602      	mov	r2, r0
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	1ad3      	subs	r3, r2, r3
 800154e:	2b64      	cmp	r3, #100	@ 0x64
 8001550:	d901      	bls.n	8001556 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8001552:	2303      	movs	r3, #3
 8001554:	e2ba      	b.n	8001acc <HAL_RCC_OscConfig+0x6d0>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001556:	4b45      	ldr	r3, [pc, #276]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800155e:	2b00      	cmp	r3, #0
 8001560:	d1f0      	bne.n	8001544 <HAL_RCC_OscConfig+0x148>
 8001562:	e000      	b.n	8001566 <HAL_RCC_OscConfig+0x16a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001564:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f003 0302 	and.w	r3, r3, #2
 800156e:	2b00      	cmp	r3, #0
 8001570:	f000 8084 	beq.w	800167c <HAL_RCC_OscConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d008      	beq.n	800158e <HAL_RCC_OscConfig+0x192>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	2b01      	cmp	r3, #1
 8001582:	d004      	beq.n	800158e <HAL_RCC_OscConfig+0x192>
 8001584:	f240 119b 	movw	r1, #411	@ 0x19b
 8001588:	4837      	ldr	r0, [pc, #220]	@ (8001668 <HAL_RCC_OscConfig+0x26c>)
 800158a:	f7ff f905 	bl	8000798 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	691b      	ldr	r3, [r3, #16]
 8001592:	2b1f      	cmp	r3, #31
 8001594:	d904      	bls.n	80015a0 <HAL_RCC_OscConfig+0x1a4>
 8001596:	f44f 71ce 	mov.w	r1, #412	@ 0x19c
 800159a:	4833      	ldr	r0, [pc, #204]	@ (8001668 <HAL_RCC_OscConfig+0x26c>)
 800159c:	f7ff f8fc 	bl	8000798 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80015a0:	4b32      	ldr	r3, [pc, #200]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	f003 030c 	and.w	r3, r3, #12
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d00b      	beq.n	80015c4 <HAL_RCC_OscConfig+0x1c8>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015ac:	4b2f      	ldr	r3, [pc, #188]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	f003 030c 	and.w	r3, r3, #12
 80015b4:	2b08      	cmp	r3, #8
 80015b6:	d11c      	bne.n	80015f2 <HAL_RCC_OscConfig+0x1f6>
 80015b8:	4b2c      	ldr	r3, [pc, #176]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d116      	bne.n	80015f2 <HAL_RCC_OscConfig+0x1f6>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015c4:	4b29      	ldr	r3, [pc, #164]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 0302 	and.w	r3, r3, #2
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d005      	beq.n	80015dc <HAL_RCC_OscConfig+0x1e0>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	2b01      	cmp	r3, #1
 80015d6:	d001      	beq.n	80015dc <HAL_RCC_OscConfig+0x1e0>
      {
        return HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	e277      	b.n	8001acc <HAL_RCC_OscConfig+0x6d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015dc:	4b23      	ldr	r3, [pc, #140]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	691b      	ldr	r3, [r3, #16]
 80015e8:	00db      	lsls	r3, r3, #3
 80015ea:	4920      	ldr	r1, [pc, #128]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 80015ec:	4313      	orrs	r3, r2
 80015ee:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015f0:	e044      	b.n	800167c <HAL_RCC_OscConfig+0x280>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	68db      	ldr	r3, [r3, #12]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d023      	beq.n	8001642 <HAL_RCC_OscConfig+0x246>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015fa:	4b1c      	ldr	r3, [pc, #112]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4a1b      	ldr	r2, [pc, #108]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 8001600:	f043 0301 	orr.w	r3, r3, #1
 8001604:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001606:	f7ff f9b3 	bl	8000970 <HAL_GetTick>
 800160a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800160c:	e008      	b.n	8001620 <HAL_RCC_OscConfig+0x224>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800160e:	f7ff f9af 	bl	8000970 <HAL_GetTick>
 8001612:	4602      	mov	r2, r0
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	2b02      	cmp	r3, #2
 800161a:	d901      	bls.n	8001620 <HAL_RCC_OscConfig+0x224>
          {
            return HAL_TIMEOUT;
 800161c:	2303      	movs	r3, #3
 800161e:	e255      	b.n	8001acc <HAL_RCC_OscConfig+0x6d0>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001620:	4b12      	ldr	r3, [pc, #72]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f003 0302 	and.w	r3, r3, #2
 8001628:	2b00      	cmp	r3, #0
 800162a:	d0f0      	beq.n	800160e <HAL_RCC_OscConfig+0x212>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800162c:	4b0f      	ldr	r3, [pc, #60]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	691b      	ldr	r3, [r3, #16]
 8001638:	00db      	lsls	r3, r3, #3
 800163a:	490c      	ldr	r1, [pc, #48]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 800163c:	4313      	orrs	r3, r2
 800163e:	600b      	str	r3, [r1, #0]
 8001640:	e01c      	b.n	800167c <HAL_RCC_OscConfig+0x280>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001642:	4b0a      	ldr	r3, [pc, #40]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a09      	ldr	r2, [pc, #36]	@ (800166c <HAL_RCC_OscConfig+0x270>)
 8001648:	f023 0301 	bic.w	r3, r3, #1
 800164c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800164e:	f7ff f98f 	bl	8000970 <HAL_GetTick>
 8001652:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001654:	e00c      	b.n	8001670 <HAL_RCC_OscConfig+0x274>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001656:	f7ff f98b 	bl	8000970 <HAL_GetTick>
 800165a:	4602      	mov	r2, r0
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	1ad3      	subs	r3, r2, r3
 8001660:	2b02      	cmp	r3, #2
 8001662:	d905      	bls.n	8001670 <HAL_RCC_OscConfig+0x274>
          {
            return HAL_TIMEOUT;
 8001664:	2303      	movs	r3, #3
 8001666:	e231      	b.n	8001acc <HAL_RCC_OscConfig+0x6d0>
 8001668:	0800217c 	.word	0x0800217c
 800166c:	40023800 	.word	0x40023800
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001670:	4b7e      	ldr	r3, [pc, #504]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 0302 	and.w	r3, r3, #2
 8001678:	2b00      	cmp	r3, #0
 800167a:	d1ec      	bne.n	8001656 <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f003 0308 	and.w	r3, r3, #8
 8001684:	2b00      	cmp	r3, #0
 8001686:	d043      	beq.n	8001710 <HAL_RCC_OscConfig+0x314>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	695b      	ldr	r3, [r3, #20]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d008      	beq.n	80016a2 <HAL_RCC_OscConfig+0x2a6>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	695b      	ldr	r3, [r3, #20]
 8001694:	2b01      	cmp	r3, #1
 8001696:	d004      	beq.n	80016a2 <HAL_RCC_OscConfig+0x2a6>
 8001698:	f44f 71ee 	mov.w	r1, #476	@ 0x1dc
 800169c:	4874      	ldr	r0, [pc, #464]	@ (8001870 <HAL_RCC_OscConfig+0x474>)
 800169e:	f7ff f87b 	bl	8000798 <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	695b      	ldr	r3, [r3, #20]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d019      	beq.n	80016de <HAL_RCC_OscConfig+0x2e2>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016aa:	4b70      	ldr	r3, [pc, #448]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 80016ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80016ae:	4a6f      	ldr	r2, [pc, #444]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 80016b0:	f043 0301 	orr.w	r3, r3, #1
 80016b4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016b6:	f7ff f95b 	bl	8000970 <HAL_GetTick>
 80016ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016bc:	e008      	b.n	80016d0 <HAL_RCC_OscConfig+0x2d4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016be:	f7ff f957 	bl	8000970 <HAL_GetTick>
 80016c2:	4602      	mov	r2, r0
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d901      	bls.n	80016d0 <HAL_RCC_OscConfig+0x2d4>
        {
          return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e1fd      	b.n	8001acc <HAL_RCC_OscConfig+0x6d0>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016d0:	4b66      	ldr	r3, [pc, #408]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 80016d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80016d4:	f003 0302 	and.w	r3, r3, #2
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d0f0      	beq.n	80016be <HAL_RCC_OscConfig+0x2c2>
 80016dc:	e018      	b.n	8001710 <HAL_RCC_OscConfig+0x314>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016de:	4b63      	ldr	r3, [pc, #396]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 80016e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80016e2:	4a62      	ldr	r2, [pc, #392]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 80016e4:	f023 0301 	bic.w	r3, r3, #1
 80016e8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016ea:	f7ff f941 	bl	8000970 <HAL_GetTick>
 80016ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016f0:	e008      	b.n	8001704 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016f2:	f7ff f93d 	bl	8000970 <HAL_GetTick>
 80016f6:	4602      	mov	r2, r0
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d901      	bls.n	8001704 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001700:	2303      	movs	r3, #3
 8001702:	e1e3      	b.n	8001acc <HAL_RCC_OscConfig+0x6d0>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001704:	4b59      	ldr	r3, [pc, #356]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 8001706:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001708:	f003 0302 	and.w	r3, r3, #2
 800170c:	2b00      	cmp	r3, #0
 800170e:	d1f0      	bne.n	80016f2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 0304 	and.w	r3, r3, #4
 8001718:	2b00      	cmp	r3, #0
 800171a:	f000 80bc 	beq.w	8001896 <HAL_RCC_OscConfig+0x49a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d00c      	beq.n	8001740 <HAL_RCC_OscConfig+0x344>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	2b01      	cmp	r3, #1
 800172c:	d008      	beq.n	8001740 <HAL_RCC_OscConfig+0x344>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	2b05      	cmp	r3, #5
 8001734:	d004      	beq.n	8001740 <HAL_RCC_OscConfig+0x344>
 8001736:	f240 2106 	movw	r1, #518	@ 0x206
 800173a:	484d      	ldr	r0, [pc, #308]	@ (8001870 <HAL_RCC_OscConfig+0x474>)
 800173c:	f7ff f82c 	bl	8000798 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001740:	4b4a      	ldr	r3, [pc, #296]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 8001742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001744:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d10d      	bne.n	8001768 <HAL_RCC_OscConfig+0x36c>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800174c:	4b47      	ldr	r3, [pc, #284]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 800174e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001750:	4a46      	ldr	r2, [pc, #280]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 8001752:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001756:	6413      	str	r3, [r2, #64]	@ 0x40
 8001758:	4b44      	ldr	r3, [pc, #272]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 800175a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001760:	60bb      	str	r3, [r7, #8]
 8001762:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001764:	2301      	movs	r3, #1
 8001766:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001768:	4b42      	ldr	r3, [pc, #264]	@ (8001874 <HAL_RCC_OscConfig+0x478>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001770:	2b00      	cmp	r3, #0
 8001772:	d118      	bne.n	80017a6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001774:	4b3f      	ldr	r3, [pc, #252]	@ (8001874 <HAL_RCC_OscConfig+0x478>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a3e      	ldr	r2, [pc, #248]	@ (8001874 <HAL_RCC_OscConfig+0x478>)
 800177a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800177e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001780:	f7ff f8f6 	bl	8000970 <HAL_GetTick>
 8001784:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001786:	e008      	b.n	800179a <HAL_RCC_OscConfig+0x39e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001788:	f7ff f8f2 	bl	8000970 <HAL_GetTick>
 800178c:	4602      	mov	r2, r0
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	2b64      	cmp	r3, #100	@ 0x64
 8001794:	d901      	bls.n	800179a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001796:	2303      	movs	r3, #3
 8001798:	e198      	b.n	8001acc <HAL_RCC_OscConfig+0x6d0>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800179a:	4b36      	ldr	r3, [pc, #216]	@ (8001874 <HAL_RCC_OscConfig+0x478>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d0f0      	beq.n	8001788 <HAL_RCC_OscConfig+0x38c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d106      	bne.n	80017bc <HAL_RCC_OscConfig+0x3c0>
 80017ae:	4b2f      	ldr	r3, [pc, #188]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 80017b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017b2:	4a2e      	ldr	r2, [pc, #184]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 80017b4:	f043 0301 	orr.w	r3, r3, #1
 80017b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80017ba:	e02d      	b.n	8001818 <HAL_RCC_OscConfig+0x41c>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d10c      	bne.n	80017de <HAL_RCC_OscConfig+0x3e2>
 80017c4:	4b29      	ldr	r3, [pc, #164]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 80017c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017c8:	4a28      	ldr	r2, [pc, #160]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 80017ca:	f023 0301 	bic.w	r3, r3, #1
 80017ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80017d0:	4b26      	ldr	r3, [pc, #152]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 80017d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017d4:	4a25      	ldr	r2, [pc, #148]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 80017d6:	f023 0304 	bic.w	r3, r3, #4
 80017da:	6713      	str	r3, [r2, #112]	@ 0x70
 80017dc:	e01c      	b.n	8001818 <HAL_RCC_OscConfig+0x41c>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	2b05      	cmp	r3, #5
 80017e4:	d10c      	bne.n	8001800 <HAL_RCC_OscConfig+0x404>
 80017e6:	4b21      	ldr	r3, [pc, #132]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 80017e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017ea:	4a20      	ldr	r2, [pc, #128]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 80017ec:	f043 0304 	orr.w	r3, r3, #4
 80017f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80017f2:	4b1e      	ldr	r3, [pc, #120]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 80017f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017f6:	4a1d      	ldr	r2, [pc, #116]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 80017f8:	f043 0301 	orr.w	r3, r3, #1
 80017fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80017fe:	e00b      	b.n	8001818 <HAL_RCC_OscConfig+0x41c>
 8001800:	4b1a      	ldr	r3, [pc, #104]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 8001802:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001804:	4a19      	ldr	r2, [pc, #100]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 8001806:	f023 0301 	bic.w	r3, r3, #1
 800180a:	6713      	str	r3, [r2, #112]	@ 0x70
 800180c:	4b17      	ldr	r3, [pc, #92]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 800180e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001810:	4a16      	ldr	r2, [pc, #88]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 8001812:	f023 0304 	bic.w	r3, r3, #4
 8001816:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d015      	beq.n	800184c <HAL_RCC_OscConfig+0x450>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001820:	f7ff f8a6 	bl	8000970 <HAL_GetTick>
 8001824:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001826:	e00a      	b.n	800183e <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001828:	f7ff f8a2 	bl	8000970 <HAL_GetTick>
 800182c:	4602      	mov	r2, r0
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001836:	4293      	cmp	r3, r2
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e146      	b.n	8001acc <HAL_RCC_OscConfig+0x6d0>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800183e:	4b0b      	ldr	r3, [pc, #44]	@ (800186c <HAL_RCC_OscConfig+0x470>)
 8001840:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	2b00      	cmp	r3, #0
 8001848:	d0ee      	beq.n	8001828 <HAL_RCC_OscConfig+0x42c>
 800184a:	e01b      	b.n	8001884 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800184c:	f7ff f890 	bl	8000970 <HAL_GetTick>
 8001850:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001852:	e011      	b.n	8001878 <HAL_RCC_OscConfig+0x47c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001854:	f7ff f88c 	bl	8000970 <HAL_GetTick>
 8001858:	4602      	mov	r2, r0
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001862:	4293      	cmp	r3, r2
 8001864:	d908      	bls.n	8001878 <HAL_RCC_OscConfig+0x47c>
        {
          return HAL_TIMEOUT;
 8001866:	2303      	movs	r3, #3
 8001868:	e130      	b.n	8001acc <HAL_RCC_OscConfig+0x6d0>
 800186a:	bf00      	nop
 800186c:	40023800 	.word	0x40023800
 8001870:	0800217c 	.word	0x0800217c
 8001874:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001878:	4b96      	ldr	r3, [pc, #600]	@ (8001ad4 <HAL_RCC_OscConfig+0x6d8>)
 800187a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800187c:	f003 0302 	and.w	r3, r3, #2
 8001880:	2b00      	cmp	r3, #0
 8001882:	d1e7      	bne.n	8001854 <HAL_RCC_OscConfig+0x458>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001884:	7dfb      	ldrb	r3, [r7, #23]
 8001886:	2b01      	cmp	r3, #1
 8001888:	d105      	bne.n	8001896 <HAL_RCC_OscConfig+0x49a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800188a:	4b92      	ldr	r3, [pc, #584]	@ (8001ad4 <HAL_RCC_OscConfig+0x6d8>)
 800188c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800188e:	4a91      	ldr	r2, [pc, #580]	@ (8001ad4 <HAL_RCC_OscConfig+0x6d8>)
 8001890:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001894:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	699b      	ldr	r3, [r3, #24]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d00c      	beq.n	80018b8 <HAL_RCC_OscConfig+0x4bc>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	699b      	ldr	r3, [r3, #24]
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d008      	beq.n	80018b8 <HAL_RCC_OscConfig+0x4bc>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	699b      	ldr	r3, [r3, #24]
 80018aa:	2b02      	cmp	r3, #2
 80018ac:	d004      	beq.n	80018b8 <HAL_RCC_OscConfig+0x4bc>
 80018ae:	f240 214a 	movw	r1, #586	@ 0x24a
 80018b2:	4889      	ldr	r0, [pc, #548]	@ (8001ad8 <HAL_RCC_OscConfig+0x6dc>)
 80018b4:	f7fe ff70 	bl	8000798 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	699b      	ldr	r3, [r3, #24]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	f000 8104 	beq.w	8001aca <HAL_RCC_OscConfig+0x6ce>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018c2:	4b84      	ldr	r3, [pc, #528]	@ (8001ad4 <HAL_RCC_OscConfig+0x6d8>)
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	f003 030c 	and.w	r3, r3, #12
 80018ca:	2b08      	cmp	r3, #8
 80018cc:	f000 80c3 	beq.w	8001a56 <HAL_RCC_OscConfig+0x65a>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	699b      	ldr	r3, [r3, #24]
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	f040 80a4 	bne.w	8001a22 <HAL_RCC_OscConfig+0x626>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	69db      	ldr	r3, [r3, #28]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d009      	beq.n	80018f6 <HAL_RCC_OscConfig+0x4fa>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	69db      	ldr	r3, [r3, #28]
 80018e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80018ea:	d004      	beq.n	80018f6 <HAL_RCC_OscConfig+0x4fa>
 80018ec:	f240 2153 	movw	r1, #595	@ 0x253
 80018f0:	4879      	ldr	r0, [pc, #484]	@ (8001ad8 <HAL_RCC_OscConfig+0x6dc>)
 80018f2:	f7fe ff51 	bl	8000798 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6a1b      	ldr	r3, [r3, #32]
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d903      	bls.n	8001906 <HAL_RCC_OscConfig+0x50a>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6a1b      	ldr	r3, [r3, #32]
 8001902:	2b3f      	cmp	r3, #63	@ 0x3f
 8001904:	d904      	bls.n	8001910 <HAL_RCC_OscConfig+0x514>
 8001906:	f44f 7115 	mov.w	r1, #596	@ 0x254
 800190a:	4873      	ldr	r0, [pc, #460]	@ (8001ad8 <HAL_RCC_OscConfig+0x6dc>)
 800190c:	f7fe ff44 	bl	8000798 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001914:	2b31      	cmp	r3, #49	@ 0x31
 8001916:	d904      	bls.n	8001922 <HAL_RCC_OscConfig+0x526>
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800191c:	f5b3 7fd8 	cmp.w	r3, #432	@ 0x1b0
 8001920:	d904      	bls.n	800192c <HAL_RCC_OscConfig+0x530>
 8001922:	f240 2155 	movw	r1, #597	@ 0x255
 8001926:	486c      	ldr	r0, [pc, #432]	@ (8001ad8 <HAL_RCC_OscConfig+0x6dc>)
 8001928:	f7fe ff36 	bl	8000798 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001930:	2b02      	cmp	r3, #2
 8001932:	d010      	beq.n	8001956 <HAL_RCC_OscConfig+0x55a>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001938:	2b04      	cmp	r3, #4
 800193a:	d00c      	beq.n	8001956 <HAL_RCC_OscConfig+0x55a>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001940:	2b06      	cmp	r3, #6
 8001942:	d008      	beq.n	8001956 <HAL_RCC_OscConfig+0x55a>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001948:	2b08      	cmp	r3, #8
 800194a:	d004      	beq.n	8001956 <HAL_RCC_OscConfig+0x55a>
 800194c:	f240 2156 	movw	r1, #598	@ 0x256
 8001950:	4861      	ldr	r0, [pc, #388]	@ (8001ad8 <HAL_RCC_OscConfig+0x6dc>)
 8001952:	f7fe ff21 	bl	8000798 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800195a:	2b01      	cmp	r3, #1
 800195c:	d903      	bls.n	8001966 <HAL_RCC_OscConfig+0x56a>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001962:	2b0f      	cmp	r3, #15
 8001964:	d904      	bls.n	8001970 <HAL_RCC_OscConfig+0x574>
 8001966:	f240 2157 	movw	r1, #599	@ 0x257
 800196a:	485b      	ldr	r0, [pc, #364]	@ (8001ad8 <HAL_RCC_OscConfig+0x6dc>)
 800196c:	f7fe ff14 	bl	8000798 <assert_failed>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001974:	2b01      	cmp	r3, #1
 8001976:	d903      	bls.n	8001980 <HAL_RCC_OscConfig+0x584>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197c:	2b07      	cmp	r3, #7
 800197e:	d904      	bls.n	800198a <HAL_RCC_OscConfig+0x58e>
 8001980:	f240 2159 	movw	r1, #601	@ 0x259
 8001984:	4854      	ldr	r0, [pc, #336]	@ (8001ad8 <HAL_RCC_OscConfig+0x6dc>)
 8001986:	f7fe ff07 	bl	8000798 <assert_failed>
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800198a:	4b52      	ldr	r3, [pc, #328]	@ (8001ad4 <HAL_RCC_OscConfig+0x6d8>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a51      	ldr	r2, [pc, #324]	@ (8001ad4 <HAL_RCC_OscConfig+0x6d8>)
 8001990:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001994:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001996:	f7fe ffeb 	bl	8000970 <HAL_GetTick>
 800199a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800199c:	e008      	b.n	80019b0 <HAL_RCC_OscConfig+0x5b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800199e:	f7fe ffe7 	bl	8000970 <HAL_GetTick>
 80019a2:	4602      	mov	r2, r0
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	1ad3      	subs	r3, r2, r3
 80019a8:	2b02      	cmp	r3, #2
 80019aa:	d901      	bls.n	80019b0 <HAL_RCC_OscConfig+0x5b4>
          {
            return HAL_TIMEOUT;
 80019ac:	2303      	movs	r3, #3
 80019ae:	e08d      	b.n	8001acc <HAL_RCC_OscConfig+0x6d0>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019b0:	4b48      	ldr	r3, [pc, #288]	@ (8001ad4 <HAL_RCC_OscConfig+0x6d8>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d1f0      	bne.n	800199e <HAL_RCC_OscConfig+0x5a2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	69da      	ldr	r2, [r3, #28]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6a1b      	ldr	r3, [r3, #32]
 80019c4:	431a      	orrs	r2, r3
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ca:	019b      	lsls	r3, r3, #6
 80019cc:	431a      	orrs	r2, r3
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019d2:	085b      	lsrs	r3, r3, #1
 80019d4:	3b01      	subs	r3, #1
 80019d6:	041b      	lsls	r3, r3, #16
 80019d8:	431a      	orrs	r2, r3
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019de:	061b      	lsls	r3, r3, #24
 80019e0:	431a      	orrs	r2, r3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	071b      	lsls	r3, r3, #28
 80019e8:	493a      	ldr	r1, [pc, #232]	@ (8001ad4 <HAL_RCC_OscConfig+0x6d8>)
 80019ea:	4313      	orrs	r3, r2
 80019ec:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019ee:	4b39      	ldr	r3, [pc, #228]	@ (8001ad4 <HAL_RCC_OscConfig+0x6d8>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a38      	ldr	r2, [pc, #224]	@ (8001ad4 <HAL_RCC_OscConfig+0x6d8>)
 80019f4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019fa:	f7fe ffb9 	bl	8000970 <HAL_GetTick>
 80019fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a00:	e008      	b.n	8001a14 <HAL_RCC_OscConfig+0x618>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a02:	f7fe ffb5 	bl	8000970 <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d901      	bls.n	8001a14 <HAL_RCC_OscConfig+0x618>
          {
            return HAL_TIMEOUT;
 8001a10:	2303      	movs	r3, #3
 8001a12:	e05b      	b.n	8001acc <HAL_RCC_OscConfig+0x6d0>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a14:	4b2f      	ldr	r3, [pc, #188]	@ (8001ad4 <HAL_RCC_OscConfig+0x6d8>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d0f0      	beq.n	8001a02 <HAL_RCC_OscConfig+0x606>
 8001a20:	e053      	b.n	8001aca <HAL_RCC_OscConfig+0x6ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a22:	4b2c      	ldr	r3, [pc, #176]	@ (8001ad4 <HAL_RCC_OscConfig+0x6d8>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4a2b      	ldr	r2, [pc, #172]	@ (8001ad4 <HAL_RCC_OscConfig+0x6d8>)
 8001a28:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a2e:	f7fe ff9f 	bl	8000970 <HAL_GetTick>
 8001a32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a34:	e008      	b.n	8001a48 <HAL_RCC_OscConfig+0x64c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a36:	f7fe ff9b 	bl	8000970 <HAL_GetTick>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	1ad3      	subs	r3, r2, r3
 8001a40:	2b02      	cmp	r3, #2
 8001a42:	d901      	bls.n	8001a48 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8001a44:	2303      	movs	r3, #3
 8001a46:	e041      	b.n	8001acc <HAL_RCC_OscConfig+0x6d0>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a48:	4b22      	ldr	r3, [pc, #136]	@ (8001ad4 <HAL_RCC_OscConfig+0x6d8>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d1f0      	bne.n	8001a36 <HAL_RCC_OscConfig+0x63a>
 8001a54:	e039      	b.n	8001aca <HAL_RCC_OscConfig+0x6ce>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001a56:	4b1f      	ldr	r3, [pc, #124]	@ (8001ad4 <HAL_RCC_OscConfig+0x6d8>)
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d030      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x6ca>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d129      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x6ca>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d122      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x6ca>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a80:	68fa      	ldr	r2, [r7, #12]
 8001a82:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001a86:	4013      	ands	r3, r2
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001a8c:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d119      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x6ca>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a9c:	085b      	lsrs	r3, r3, #1
 8001a9e:	3b01      	subs	r3, #1
 8001aa0:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d10f      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x6ca>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ab0:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	d107      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x6ca>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac0:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	d001      	beq.n	8001aca <HAL_RCC_OscConfig+0x6ce>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e000      	b.n	8001acc <HAL_RCC_OscConfig+0x6d0>
      }
    }
  }
  return HAL_OK;
 8001aca:	2300      	movs	r3, #0
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3718      	adds	r7, #24
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	0800217c 	.word	0x0800217c

08001adc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d101      	bne.n	8001af4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e18c      	b.n	8001e0e <HAL_RCC_ClockConfig+0x332>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d003      	beq.n	8001b04 <HAL_RCC_ClockConfig+0x28>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2b0f      	cmp	r3, #15
 8001b02:	d904      	bls.n	8001b0e <HAL_RCC_ClockConfig+0x32>
 8001b04:	f240 21dd 	movw	r1, #733	@ 0x2dd
 8001b08:	4887      	ldr	r0, [pc, #540]	@ (8001d28 <HAL_RCC_ClockConfig+0x24c>)
 8001b0a:	f7fe fe45 	bl	8000798 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d031      	beq.n	8001b78 <HAL_RCC_ClockConfig+0x9c>
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d02e      	beq.n	8001b78 <HAL_RCC_ClockConfig+0x9c>
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	2b02      	cmp	r3, #2
 8001b1e:	d02b      	beq.n	8001b78 <HAL_RCC_ClockConfig+0x9c>
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	2b03      	cmp	r3, #3
 8001b24:	d028      	beq.n	8001b78 <HAL_RCC_ClockConfig+0x9c>
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	2b04      	cmp	r3, #4
 8001b2a:	d025      	beq.n	8001b78 <HAL_RCC_ClockConfig+0x9c>
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	2b05      	cmp	r3, #5
 8001b30:	d022      	beq.n	8001b78 <HAL_RCC_ClockConfig+0x9c>
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	2b06      	cmp	r3, #6
 8001b36:	d01f      	beq.n	8001b78 <HAL_RCC_ClockConfig+0x9c>
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	2b07      	cmp	r3, #7
 8001b3c:	d01c      	beq.n	8001b78 <HAL_RCC_ClockConfig+0x9c>
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	2b08      	cmp	r3, #8
 8001b42:	d019      	beq.n	8001b78 <HAL_RCC_ClockConfig+0x9c>
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	2b09      	cmp	r3, #9
 8001b48:	d016      	beq.n	8001b78 <HAL_RCC_ClockConfig+0x9c>
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	2b0a      	cmp	r3, #10
 8001b4e:	d013      	beq.n	8001b78 <HAL_RCC_ClockConfig+0x9c>
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	2b0b      	cmp	r3, #11
 8001b54:	d010      	beq.n	8001b78 <HAL_RCC_ClockConfig+0x9c>
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	2b0c      	cmp	r3, #12
 8001b5a:	d00d      	beq.n	8001b78 <HAL_RCC_ClockConfig+0x9c>
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	2b0d      	cmp	r3, #13
 8001b60:	d00a      	beq.n	8001b78 <HAL_RCC_ClockConfig+0x9c>
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	2b0e      	cmp	r3, #14
 8001b66:	d007      	beq.n	8001b78 <HAL_RCC_ClockConfig+0x9c>
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	2b0f      	cmp	r3, #15
 8001b6c:	d004      	beq.n	8001b78 <HAL_RCC_ClockConfig+0x9c>
 8001b6e:	f240 21de 	movw	r1, #734	@ 0x2de
 8001b72:	486d      	ldr	r0, [pc, #436]	@ (8001d28 <HAL_RCC_ClockConfig+0x24c>)
 8001b74:	f7fe fe10 	bl	8000798 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b78:	4b6c      	ldr	r3, [pc, #432]	@ (8001d2c <HAL_RCC_ClockConfig+0x250>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 030f 	and.w	r3, r3, #15
 8001b80:	683a      	ldr	r2, [r7, #0]
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d910      	bls.n	8001ba8 <HAL_RCC_ClockConfig+0xcc>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b86:	4b69      	ldr	r3, [pc, #420]	@ (8001d2c <HAL_RCC_ClockConfig+0x250>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f023 020f 	bic.w	r2, r3, #15
 8001b8e:	4967      	ldr	r1, [pc, #412]	@ (8001d2c <HAL_RCC_ClockConfig+0x250>)
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	4313      	orrs	r3, r2
 8001b94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b96:	4b65      	ldr	r3, [pc, #404]	@ (8001d2c <HAL_RCC_ClockConfig+0x250>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 030f 	and.w	r3, r3, #15
 8001b9e:	683a      	ldr	r2, [r7, #0]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d001      	beq.n	8001ba8 <HAL_RCC_ClockConfig+0xcc>
    {
      return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e132      	b.n	8001e0e <HAL_RCC_ClockConfig+0x332>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 0302 	and.w	r3, r3, #2
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d049      	beq.n	8001c48 <HAL_RCC_ClockConfig+0x16c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f003 0304 	and.w	r3, r3, #4
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d005      	beq.n	8001bcc <HAL_RCC_ClockConfig+0xf0>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001bc0:	4b5b      	ldr	r3, [pc, #364]	@ (8001d30 <HAL_RCC_ClockConfig+0x254>)
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	4a5a      	ldr	r2, [pc, #360]	@ (8001d30 <HAL_RCC_ClockConfig+0x254>)
 8001bc6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001bca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 0308 	and.w	r3, r3, #8
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d005      	beq.n	8001be4 <HAL_RCC_ClockConfig+0x108>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001bd8:	4b55      	ldr	r3, [pc, #340]	@ (8001d30 <HAL_RCC_ClockConfig+0x254>)
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	4a54      	ldr	r2, [pc, #336]	@ (8001d30 <HAL_RCC_ClockConfig+0x254>)
 8001bde:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001be2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d024      	beq.n	8001c36 <HAL_RCC_ClockConfig+0x15a>
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	2b80      	cmp	r3, #128	@ 0x80
 8001bf2:	d020      	beq.n	8001c36 <HAL_RCC_ClockConfig+0x15a>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	2b90      	cmp	r3, #144	@ 0x90
 8001bfa:	d01c      	beq.n	8001c36 <HAL_RCC_ClockConfig+0x15a>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	2ba0      	cmp	r3, #160	@ 0xa0
 8001c02:	d018      	beq.n	8001c36 <HAL_RCC_ClockConfig+0x15a>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	2bb0      	cmp	r3, #176	@ 0xb0
 8001c0a:	d014      	beq.n	8001c36 <HAL_RCC_ClockConfig+0x15a>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	2bc0      	cmp	r3, #192	@ 0xc0
 8001c12:	d010      	beq.n	8001c36 <HAL_RCC_ClockConfig+0x15a>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	2bd0      	cmp	r3, #208	@ 0xd0
 8001c1a:	d00c      	beq.n	8001c36 <HAL_RCC_ClockConfig+0x15a>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	2be0      	cmp	r3, #224	@ 0xe0
 8001c22:	d008      	beq.n	8001c36 <HAL_RCC_ClockConfig+0x15a>
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	2bf0      	cmp	r3, #240	@ 0xf0
 8001c2a:	d004      	beq.n	8001c36 <HAL_RCC_ClockConfig+0x15a>
 8001c2c:	f240 3102 	movw	r1, #770	@ 0x302
 8001c30:	483d      	ldr	r0, [pc, #244]	@ (8001d28 <HAL_RCC_ClockConfig+0x24c>)
 8001c32:	f7fe fdb1 	bl	8000798 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c36:	4b3e      	ldr	r3, [pc, #248]	@ (8001d30 <HAL_RCC_ClockConfig+0x254>)
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	493b      	ldr	r1, [pc, #236]	@ (8001d30 <HAL_RCC_ClockConfig+0x254>)
 8001c44:	4313      	orrs	r3, r2
 8001c46:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0301 	and.w	r3, r3, #1
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d051      	beq.n	8001cf8 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d00c      	beq.n	8001c76 <HAL_RCC_ClockConfig+0x19a>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d008      	beq.n	8001c76 <HAL_RCC_ClockConfig+0x19a>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d004      	beq.n	8001c76 <HAL_RCC_ClockConfig+0x19a>
 8001c6c:	f240 3109 	movw	r1, #777	@ 0x309
 8001c70:	482d      	ldr	r0, [pc, #180]	@ (8001d28 <HAL_RCC_ClockConfig+0x24c>)
 8001c72:	f7fe fd91 	bl	8000798 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	2b01      	cmp	r3, #1
 8001c7c:	d107      	bne.n	8001c8e <HAL_RCC_ClockConfig+0x1b2>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c7e:	4b2c      	ldr	r3, [pc, #176]	@ (8001d30 <HAL_RCC_ClockConfig+0x254>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d115      	bne.n	8001cb6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e0bf      	b.n	8001e0e <HAL_RCC_ClockConfig+0x332>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	2b02      	cmp	r3, #2
 8001c94:	d107      	bne.n	8001ca6 <HAL_RCC_ClockConfig+0x1ca>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c96:	4b26      	ldr	r3, [pc, #152]	@ (8001d30 <HAL_RCC_ClockConfig+0x254>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d109      	bne.n	8001cb6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e0b3      	b.n	8001e0e <HAL_RCC_ClockConfig+0x332>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca6:	4b22      	ldr	r3, [pc, #136]	@ (8001d30 <HAL_RCC_ClockConfig+0x254>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0302 	and.w	r3, r3, #2
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d101      	bne.n	8001cb6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e0ab      	b.n	8001e0e <HAL_RCC_ClockConfig+0x332>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cb6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d30 <HAL_RCC_ClockConfig+0x254>)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	f023 0203 	bic.w	r2, r3, #3
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	491b      	ldr	r1, [pc, #108]	@ (8001d30 <HAL_RCC_ClockConfig+0x254>)
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001cc8:	f7fe fe52 	bl	8000970 <HAL_GetTick>
 8001ccc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cce:	e00a      	b.n	8001ce6 <HAL_RCC_ClockConfig+0x20a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cd0:	f7fe fe4e 	bl	8000970 <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_ClockConfig+0x20a>
      {
        return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e093      	b.n	8001e0e <HAL_RCC_ClockConfig+0x332>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ce6:	4b12      	ldr	r3, [pc, #72]	@ (8001d30 <HAL_RCC_ClockConfig+0x254>)
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	f003 020c 	and.w	r2, r3, #12
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d1eb      	bne.n	8001cd0 <HAL_RCC_ClockConfig+0x1f4>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001cf8:	4b0c      	ldr	r3, [pc, #48]	@ (8001d2c <HAL_RCC_ClockConfig+0x250>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 030f 	and.w	r3, r3, #15
 8001d00:	683a      	ldr	r2, [r7, #0]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d216      	bcs.n	8001d34 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d06:	4b09      	ldr	r3, [pc, #36]	@ (8001d2c <HAL_RCC_ClockConfig+0x250>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f023 020f 	bic.w	r2, r3, #15
 8001d0e:	4907      	ldr	r1, [pc, #28]	@ (8001d2c <HAL_RCC_ClockConfig+0x250>)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	4313      	orrs	r3, r2
 8001d14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d16:	4b05      	ldr	r3, [pc, #20]	@ (8001d2c <HAL_RCC_ClockConfig+0x250>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 030f 	and.w	r3, r3, #15
 8001d1e:	683a      	ldr	r2, [r7, #0]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d007      	beq.n	8001d34 <HAL_RCC_ClockConfig+0x258>
    {
      return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e072      	b.n	8001e0e <HAL_RCC_ClockConfig+0x332>
 8001d28:	0800217c 	.word	0x0800217c
 8001d2c:	40023c00 	.word	0x40023c00
 8001d30:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0304 	and.w	r3, r3, #4
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d025      	beq.n	8001d8c <HAL_RCC_ClockConfig+0x2b0>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d018      	beq.n	8001d7a <HAL_RCC_ClockConfig+0x29e>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d50:	d013      	beq.n	8001d7a <HAL_RCC_ClockConfig+0x29e>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8001d5a:	d00e      	beq.n	8001d7a <HAL_RCC_ClockConfig+0x29e>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8001d64:	d009      	beq.n	8001d7a <HAL_RCC_ClockConfig+0x29e>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	68db      	ldr	r3, [r3, #12]
 8001d6a:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 8001d6e:	d004      	beq.n	8001d7a <HAL_RCC_ClockConfig+0x29e>
 8001d70:	f240 3146 	movw	r1, #838	@ 0x346
 8001d74:	4828      	ldr	r0, [pc, #160]	@ (8001e18 <HAL_RCC_ClockConfig+0x33c>)
 8001d76:	f7fe fd0f 	bl	8000798 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d7a:	4b28      	ldr	r3, [pc, #160]	@ (8001e1c <HAL_RCC_ClockConfig+0x340>)
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	4925      	ldr	r1, [pc, #148]	@ (8001e1c <HAL_RCC_ClockConfig+0x340>)
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f003 0308 	and.w	r3, r3, #8
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d026      	beq.n	8001de6 <HAL_RCC_ClockConfig+0x30a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	691b      	ldr	r3, [r3, #16]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d018      	beq.n	8001dd2 <HAL_RCC_ClockConfig+0x2f6>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	691b      	ldr	r3, [r3, #16]
 8001da4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001da8:	d013      	beq.n	8001dd2 <HAL_RCC_ClockConfig+0x2f6>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	691b      	ldr	r3, [r3, #16]
 8001dae:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8001db2:	d00e      	beq.n	8001dd2 <HAL_RCC_ClockConfig+0x2f6>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	691b      	ldr	r3, [r3, #16]
 8001db8:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8001dbc:	d009      	beq.n	8001dd2 <HAL_RCC_ClockConfig+0x2f6>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	691b      	ldr	r3, [r3, #16]
 8001dc2:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 8001dc6:	d004      	beq.n	8001dd2 <HAL_RCC_ClockConfig+0x2f6>
 8001dc8:	f240 314d 	movw	r1, #845	@ 0x34d
 8001dcc:	4812      	ldr	r0, [pc, #72]	@ (8001e18 <HAL_RCC_ClockConfig+0x33c>)
 8001dce:	f7fe fce3 	bl	8000798 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001dd2:	4b12      	ldr	r3, [pc, #72]	@ (8001e1c <HAL_RCC_ClockConfig+0x340>)
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	691b      	ldr	r3, [r3, #16]
 8001dde:	00db      	lsls	r3, r3, #3
 8001de0:	490e      	ldr	r1, [pc, #56]	@ (8001e1c <HAL_RCC_ClockConfig+0x340>)
 8001de2:	4313      	orrs	r3, r2
 8001de4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001de6:	f000 f821 	bl	8001e2c <HAL_RCC_GetSysClockFreq>
 8001dea:	4602      	mov	r2, r0
 8001dec:	4b0b      	ldr	r3, [pc, #44]	@ (8001e1c <HAL_RCC_ClockConfig+0x340>)
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	091b      	lsrs	r3, r3, #4
 8001df2:	f003 030f 	and.w	r3, r3, #15
 8001df6:	490a      	ldr	r1, [pc, #40]	@ (8001e20 <HAL_RCC_ClockConfig+0x344>)
 8001df8:	5ccb      	ldrb	r3, [r1, r3]
 8001dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8001dfe:	4a09      	ldr	r2, [pc, #36]	@ (8001e24 <HAL_RCC_ClockConfig+0x348>)
 8001e00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e02:	4b09      	ldr	r3, [pc, #36]	@ (8001e28 <HAL_RCC_ClockConfig+0x34c>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7fe fd6e 	bl	80008e8 <HAL_InitTick>

  return HAL_OK;
 8001e0c:	2300      	movs	r3, #0
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3710      	adds	r7, #16
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	0800217c 	.word	0x0800217c
 8001e1c:	40023800 	.word	0x40023800
 8001e20:	080021b4 	.word	0x080021b4
 8001e24:	20000000 	.word	0x20000000
 8001e28:	20000004 	.word	0x20000004

08001e2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e30:	b094      	sub	sp, #80	@ 0x50
 8001e32:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001e34:	2300      	movs	r3, #0
 8001e36:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e38:	2300      	movs	r3, #0
 8001e3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8001e40:	2300      	movs	r3, #0
 8001e42:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e44:	4b79      	ldr	r3, [pc, #484]	@ (800202c <HAL_RCC_GetSysClockFreq+0x200>)
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	f003 030c 	and.w	r3, r3, #12
 8001e4c:	2b08      	cmp	r3, #8
 8001e4e:	d00d      	beq.n	8001e6c <HAL_RCC_GetSysClockFreq+0x40>
 8001e50:	2b08      	cmp	r3, #8
 8001e52:	f200 80e1 	bhi.w	8002018 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d002      	beq.n	8001e60 <HAL_RCC_GetSysClockFreq+0x34>
 8001e5a:	2b04      	cmp	r3, #4
 8001e5c:	d003      	beq.n	8001e66 <HAL_RCC_GetSysClockFreq+0x3a>
 8001e5e:	e0db      	b.n	8002018 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e60:	4b73      	ldr	r3, [pc, #460]	@ (8002030 <HAL_RCC_GetSysClockFreq+0x204>)
 8001e62:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001e64:	e0db      	b.n	800201e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e66:	4b73      	ldr	r3, [pc, #460]	@ (8002034 <HAL_RCC_GetSysClockFreq+0x208>)
 8001e68:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001e6a:	e0d8      	b.n	800201e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e6c:	4b6f      	ldr	r3, [pc, #444]	@ (800202c <HAL_RCC_GetSysClockFreq+0x200>)
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e74:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001e76:	4b6d      	ldr	r3, [pc, #436]	@ (800202c <HAL_RCC_GetSysClockFreq+0x200>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d063      	beq.n	8001f4a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e82:	4b6a      	ldr	r3, [pc, #424]	@ (800202c <HAL_RCC_GetSysClockFreq+0x200>)
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	099b      	lsrs	r3, r3, #6
 8001e88:	2200      	movs	r2, #0
 8001e8a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001e8c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e94:	633b      	str	r3, [r7, #48]	@ 0x30
 8001e96:	2300      	movs	r3, #0
 8001e98:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e9a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001e9e:	4622      	mov	r2, r4
 8001ea0:	462b      	mov	r3, r5
 8001ea2:	f04f 0000 	mov.w	r0, #0
 8001ea6:	f04f 0100 	mov.w	r1, #0
 8001eaa:	0159      	lsls	r1, r3, #5
 8001eac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001eb0:	0150      	lsls	r0, r2, #5
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	4621      	mov	r1, r4
 8001eb8:	1a51      	subs	r1, r2, r1
 8001eba:	6139      	str	r1, [r7, #16]
 8001ebc:	4629      	mov	r1, r5
 8001ebe:	eb63 0301 	sbc.w	r3, r3, r1
 8001ec2:	617b      	str	r3, [r7, #20]
 8001ec4:	f04f 0200 	mov.w	r2, #0
 8001ec8:	f04f 0300 	mov.w	r3, #0
 8001ecc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001ed0:	4659      	mov	r1, fp
 8001ed2:	018b      	lsls	r3, r1, #6
 8001ed4:	4651      	mov	r1, sl
 8001ed6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001eda:	4651      	mov	r1, sl
 8001edc:	018a      	lsls	r2, r1, #6
 8001ede:	4651      	mov	r1, sl
 8001ee0:	ebb2 0801 	subs.w	r8, r2, r1
 8001ee4:	4659      	mov	r1, fp
 8001ee6:	eb63 0901 	sbc.w	r9, r3, r1
 8001eea:	f04f 0200 	mov.w	r2, #0
 8001eee:	f04f 0300 	mov.w	r3, #0
 8001ef2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ef6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001efa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001efe:	4690      	mov	r8, r2
 8001f00:	4699      	mov	r9, r3
 8001f02:	4623      	mov	r3, r4
 8001f04:	eb18 0303 	adds.w	r3, r8, r3
 8001f08:	60bb      	str	r3, [r7, #8]
 8001f0a:	462b      	mov	r3, r5
 8001f0c:	eb49 0303 	adc.w	r3, r9, r3
 8001f10:	60fb      	str	r3, [r7, #12]
 8001f12:	f04f 0200 	mov.w	r2, #0
 8001f16:	f04f 0300 	mov.w	r3, #0
 8001f1a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001f1e:	4629      	mov	r1, r5
 8001f20:	024b      	lsls	r3, r1, #9
 8001f22:	4621      	mov	r1, r4
 8001f24:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001f28:	4621      	mov	r1, r4
 8001f2a:	024a      	lsls	r2, r1, #9
 8001f2c:	4610      	mov	r0, r2
 8001f2e:	4619      	mov	r1, r3
 8001f30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f32:	2200      	movs	r2, #0
 8001f34:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f36:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001f38:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001f3c:	f7fe f97c 	bl	8000238 <__aeabi_uldivmod>
 8001f40:	4602      	mov	r2, r0
 8001f42:	460b      	mov	r3, r1
 8001f44:	4613      	mov	r3, r2
 8001f46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001f48:	e058      	b.n	8001ffc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f4a:	4b38      	ldr	r3, [pc, #224]	@ (800202c <HAL_RCC_GetSysClockFreq+0x200>)
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	099b      	lsrs	r3, r3, #6
 8001f50:	2200      	movs	r2, #0
 8001f52:	4618      	mov	r0, r3
 8001f54:	4611      	mov	r1, r2
 8001f56:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001f5a:	623b      	str	r3, [r7, #32]
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f60:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001f64:	4642      	mov	r2, r8
 8001f66:	464b      	mov	r3, r9
 8001f68:	f04f 0000 	mov.w	r0, #0
 8001f6c:	f04f 0100 	mov.w	r1, #0
 8001f70:	0159      	lsls	r1, r3, #5
 8001f72:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f76:	0150      	lsls	r0, r2, #5
 8001f78:	4602      	mov	r2, r0
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	4641      	mov	r1, r8
 8001f7e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001f82:	4649      	mov	r1, r9
 8001f84:	eb63 0b01 	sbc.w	fp, r3, r1
 8001f88:	f04f 0200 	mov.w	r2, #0
 8001f8c:	f04f 0300 	mov.w	r3, #0
 8001f90:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001f94:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001f98:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001f9c:	ebb2 040a 	subs.w	r4, r2, sl
 8001fa0:	eb63 050b 	sbc.w	r5, r3, fp
 8001fa4:	f04f 0200 	mov.w	r2, #0
 8001fa8:	f04f 0300 	mov.w	r3, #0
 8001fac:	00eb      	lsls	r3, r5, #3
 8001fae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001fb2:	00e2      	lsls	r2, r4, #3
 8001fb4:	4614      	mov	r4, r2
 8001fb6:	461d      	mov	r5, r3
 8001fb8:	4643      	mov	r3, r8
 8001fba:	18e3      	adds	r3, r4, r3
 8001fbc:	603b      	str	r3, [r7, #0]
 8001fbe:	464b      	mov	r3, r9
 8001fc0:	eb45 0303 	adc.w	r3, r5, r3
 8001fc4:	607b      	str	r3, [r7, #4]
 8001fc6:	f04f 0200 	mov.w	r2, #0
 8001fca:	f04f 0300 	mov.w	r3, #0
 8001fce:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001fd2:	4629      	mov	r1, r5
 8001fd4:	028b      	lsls	r3, r1, #10
 8001fd6:	4621      	mov	r1, r4
 8001fd8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001fdc:	4621      	mov	r1, r4
 8001fde:	028a      	lsls	r2, r1, #10
 8001fe0:	4610      	mov	r0, r2
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	61bb      	str	r3, [r7, #24]
 8001fea:	61fa      	str	r2, [r7, #28]
 8001fec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ff0:	f7fe f922 	bl	8000238 <__aeabi_uldivmod>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	460b      	mov	r3, r1
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800202c <HAL_RCC_GetSysClockFreq+0x200>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	0c1b      	lsrs	r3, r3, #16
 8002002:	f003 0303 	and.w	r3, r3, #3
 8002006:	3301      	adds	r3, #1
 8002008:	005b      	lsls	r3, r3, #1
 800200a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800200c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800200e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002010:	fbb2 f3f3 	udiv	r3, r2, r3
 8002014:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002016:	e002      	b.n	800201e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002018:	4b05      	ldr	r3, [pc, #20]	@ (8002030 <HAL_RCC_GetSysClockFreq+0x204>)
 800201a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800201c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800201e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002020:	4618      	mov	r0, r3
 8002022:	3750      	adds	r7, #80	@ 0x50
 8002024:	46bd      	mov	sp, r7
 8002026:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800202a:	bf00      	nop
 800202c:	40023800 	.word	0x40023800
 8002030:	00f42400 	.word	0x00f42400
 8002034:	007a1200 	.word	0x007a1200

08002038 <main>:
	static void set_pin_high() { HAL_GPIO_WritePin(reinterpret_cast<GPIO_TypeDef*>(port), pin, GPIO_PIN_SET); }
	static void set_pin_low() { HAL_GPIO_WritePin(reinterpret_cast<GPIO_TypeDef*>(port), pin, GPIO_PIN_RESET); }
};

int main()
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
	HAL_Init();
 800203c:	f7fe fc47 	bl	80008ce <HAL_Init>

	SystemClock_Config();
 8002040:	f7fe fb32 	bl	80006a8 <SystemClock_Config>

	MX_GPIO_Init();
 8002044:	f7fe fa8e 	bl	8000564 <MX_GPIO_Init>

	while(true)
	{
		port_pin<GPIOB_BASE, LD2_Pin>::set_pin_high();
 8002048:	f000 f80c 	bl	8002064 <_ZN8port_pinILm1073873920ELt128EE12set_pin_highEv>
		HAL_Delay(2000);
 800204c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002050:	f7fe fc9a 	bl	8000988 <HAL_Delay>
		port_pin<GPIOB_BASE, LD2_Pin>::set_pin_low();
 8002054:	f000 f812 	bl	800207c <_ZN8port_pinILm1073873920ELt128EE11set_pin_lowEv>
		HAL_Delay(1000);
 8002058:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800205c:	f7fe fc94 	bl	8000988 <HAL_Delay>
		port_pin<GPIOB_BASE, LD2_Pin>::set_pin_high();
 8002060:	bf00      	nop
 8002062:	e7f1      	b.n	8002048 <main+0x10>

08002064 <_ZN8port_pinILm1073873920ELt128EE12set_pin_highEv>:
	static void set_pin_high() { HAL_GPIO_WritePin(reinterpret_cast<GPIO_TypeDef*>(port), pin, GPIO_PIN_SET); }
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
 8002068:	2201      	movs	r2, #1
 800206a:	2180      	movs	r1, #128	@ 0x80
 800206c:	4802      	ldr	r0, [pc, #8]	@ (8002078 <_ZN8port_pinILm1073873920ELt128EE12set_pin_highEv+0x14>)
 800206e:	f7ff f939 	bl	80012e4 <HAL_GPIO_WritePin>
 8002072:	bf00      	nop
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	40020400 	.word	0x40020400

0800207c <_ZN8port_pinILm1073873920ELt128EE11set_pin_lowEv>:
	static void set_pin_low() { HAL_GPIO_WritePin(reinterpret_cast<GPIO_TypeDef*>(port), pin, GPIO_PIN_RESET); }
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
 8002080:	2200      	movs	r2, #0
 8002082:	2180      	movs	r1, #128	@ 0x80
 8002084:	4802      	ldr	r0, [pc, #8]	@ (8002090 <_ZN8port_pinILm1073873920ELt128EE11set_pin_lowEv+0x14>)
 8002086:	f7ff f92d 	bl	80012e4 <HAL_GPIO_WritePin>
 800208a:	bf00      	nop
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	40020400 	.word	0x40020400

08002094 <memset>:
 8002094:	4402      	add	r2, r0
 8002096:	4603      	mov	r3, r0
 8002098:	4293      	cmp	r3, r2
 800209a:	d100      	bne.n	800209e <memset+0xa>
 800209c:	4770      	bx	lr
 800209e:	f803 1b01 	strb.w	r1, [r3], #1
 80020a2:	e7f9      	b.n	8002098 <memset+0x4>

080020a4 <__libc_init_array>:
 80020a4:	b570      	push	{r4, r5, r6, lr}
 80020a6:	4d0d      	ldr	r5, [pc, #52]	@ (80020dc <__libc_init_array+0x38>)
 80020a8:	4c0d      	ldr	r4, [pc, #52]	@ (80020e0 <__libc_init_array+0x3c>)
 80020aa:	1b64      	subs	r4, r4, r5
 80020ac:	10a4      	asrs	r4, r4, #2
 80020ae:	2600      	movs	r6, #0
 80020b0:	42a6      	cmp	r6, r4
 80020b2:	d109      	bne.n	80020c8 <__libc_init_array+0x24>
 80020b4:	4d0b      	ldr	r5, [pc, #44]	@ (80020e4 <__libc_init_array+0x40>)
 80020b6:	4c0c      	ldr	r4, [pc, #48]	@ (80020e8 <__libc_init_array+0x44>)
 80020b8:	f000 f818 	bl	80020ec <_init>
 80020bc:	1b64      	subs	r4, r4, r5
 80020be:	10a4      	asrs	r4, r4, #2
 80020c0:	2600      	movs	r6, #0
 80020c2:	42a6      	cmp	r6, r4
 80020c4:	d105      	bne.n	80020d2 <__libc_init_array+0x2e>
 80020c6:	bd70      	pop	{r4, r5, r6, pc}
 80020c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80020cc:	4798      	blx	r3
 80020ce:	3601      	adds	r6, #1
 80020d0:	e7ee      	b.n	80020b0 <__libc_init_array+0xc>
 80020d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80020d6:	4798      	blx	r3
 80020d8:	3601      	adds	r6, #1
 80020da:	e7f2      	b.n	80020c2 <__libc_init_array+0x1e>
 80020dc:	080021cc 	.word	0x080021cc
 80020e0:	080021cc 	.word	0x080021cc
 80020e4:	080021cc 	.word	0x080021cc
 80020e8:	080021d0 	.word	0x080021d0

080020ec <_init>:
 80020ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020ee:	bf00      	nop
 80020f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020f2:	bc08      	pop	{r3}
 80020f4:	469e      	mov	lr, r3
 80020f6:	4770      	bx	lr

080020f8 <_fini>:
 80020f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020fa:	bf00      	nop
 80020fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020fe:	bc08      	pop	{r3}
 8002100:	469e      	mov	lr, r3
 8002102:	4770      	bx	lr
