$date
	Sat Oct 22 18:45:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#38095
b1010 !
1"
#38098
b1010 &
b1010 %
1$
#38099
0"
#38102
b101 &
b101 %
#38106
b10000 &
b10000 %
#38110
b1000 &
b1000 %
#38114
b100 &
b100 %
#38118
b10 &
b10 %
#38122
b1 &
b1 %
1#
#38126
b0 &
0#
b0 %
0$
#1019821
b1011 !
1"
#1019822
b1011 &
b1011 %
1$
#1019823
0"
#1019826
b100010 &
b100010 %
#1019830
b10001 &
b10001 %
#1019834
b110100 &
b110100 %
#1019838
b11010 &
b11010 %
#1019842
b1101 &
b1101 %
#1019846
b101000 &
b101000 %
#1019850
b10100 &
b10100 %
#1019854
b1010 &
b1010 %
#1019858
b101 &
b101 %
#1019862
b10000 &
b10000 %
#1019866
b1000 &
b1000 %
#1019870
b100 &
b100 %
#1019874
b10 &
b10 %
#1019878
b1 &
1#
b1 %
#1019882
b0 &
b0 %
0#
0$
#2032786
b1100 &
b1100 %
1$
b1100 !
1"
#2032787
0"
#2032790
b110 &
b110 %
#2032794
b11 &
b11 %
#2032798
b1010 &
b1010 %
#2032802
b101 &
b101 %
#2032806
b10000 &
b10000 %
#2032810
b1000 &
b1000 %
#2032814
b100 &
b100 %
#2032818
b10 &
b10 %
#2032822
b1 &
1#
b1 %
#2032826
b0 &
b0 %
0#
0$
#4500012
