<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Jun  5 08:24:46 2022" VIVADOVERSION="2021.1">

  <SYSTEMINFO ARCH="virtexuplus" DEVICE="xcvu9p" NAME="xlx_design_subsystem" PACKAGE="flga2104" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="10000000" DIR="I" NAME="s_axi_aclk_0" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="aclk"/>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="aclk"/>
        <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_aresetn_0" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_aresetn_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="14" NAME="SMU_m_awid" RIGHT="10" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="191" NAME="SMU_m_awaddr" RIGHT="128" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="23" NAME="SMU_m_awlen" RIGHT="16" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="8" NAME="SMU_m_awsize" RIGHT="6" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="SMU_m_awburst" RIGHT="4" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="SMU_m_awlock" RIGHT="2" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="SMU_m_awcache" RIGHT="8" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="8" NAME="SMU_m_awprot" RIGHT="6" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="SMU_m_awregion" RIGHT="8" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="SMU_m_awqos" RIGHT="8" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="SMU_m_awvalid" RIGHT="2" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="SMU_m_awready" RIGHT="2" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="191" NAME="SMU_m_wdata" RIGHT="128" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="23" NAME="SMU_m_wstrb" RIGHT="16" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="SMU_m_wlast" RIGHT="2" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="SMU_m_wvalid" RIGHT="2" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="SMU_m_wready" RIGHT="2" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="14" NAME="SMU_m_bid" RIGHT="10" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="SMU_m_bresp" RIGHT="4" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="SMU_m_bvalid" RIGHT="2" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="SMU_m_bready" RIGHT="2" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="14" NAME="SMU_m_arid" RIGHT="10" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="191" NAME="SMU_m_araddr" RIGHT="128" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="23" NAME="SMU_m_arlen" RIGHT="16" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="8" NAME="SMU_m_arsize" RIGHT="6" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="SMU_m_arburst" RIGHT="4" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="SMU_m_arlock" RIGHT="2" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="SMU_m_arcache" RIGHT="8" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="8" NAME="SMU_m_arprot" RIGHT="6" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="SMU_m_arregion" RIGHT="8" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="SMU_m_arqos" RIGHT="8" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="SMU_m_arvalid" RIGHT="2" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="SMU_m_arready" RIGHT="2" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="14" NAME="SMU_m_rid" RIGHT="10" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="191" NAME="SMU_m_rdata" RIGHT="128" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="SMU_m_rresp" RIGHT="4" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="SMU_m_rlast" RIGHT="2" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="SMU_m_rvalid" RIGHT="2" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="SMU_m_rready" RIGHT="2" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="19" NAME="ethernet_m_awid" RIGHT="15" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="ethernet_m_awaddr" RIGHT="192" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ethernet_m_awlen" RIGHT="24" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="ethernet_m_awsize" RIGHT="9" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="ethernet_m_awburst" RIGHT="6" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ethernet_m_awlock" RIGHT="3" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="ethernet_m_awcache" RIGHT="12" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="ethernet_m_awprot" RIGHT="9" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="ethernet_m_awregion" RIGHT="12" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="ethernet_m_awqos" RIGHT="12" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ethernet_m_awvalid" RIGHT="3" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ethernet_m_awready" RIGHT="3" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="ethernet_m_wdata" RIGHT="192" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ethernet_m_wstrb" RIGHT="24" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ethernet_m_wlast" RIGHT="3" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ethernet_m_wvalid" RIGHT="3" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ethernet_m_wready" RIGHT="3" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="19" NAME="ethernet_m_bid" RIGHT="15" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="ethernet_m_bresp" RIGHT="6" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ethernet_m_bvalid" RIGHT="3" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ethernet_m_bready" RIGHT="3" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="19" NAME="ethernet_m_arid" RIGHT="15" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="255" NAME="ethernet_m_araddr" RIGHT="192" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ethernet_m_arlen" RIGHT="24" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="ethernet_m_arsize" RIGHT="9" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="ethernet_m_arburst" RIGHT="6" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ethernet_m_arlock" RIGHT="3" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="ethernet_m_arcache" RIGHT="12" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="ethernet_m_arprot" RIGHT="9" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="ethernet_m_arregion" RIGHT="12" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="ethernet_m_arqos" RIGHT="12" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ethernet_m_arvalid" RIGHT="3" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ethernet_m_arready" RIGHT="3" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="19" NAME="ethernet_m_rid" RIGHT="15" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="255" NAME="ethernet_m_rdata" RIGHT="192" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="ethernet_m_rresp" RIGHT="6" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ethernet_m_rlast" RIGHT="3" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ethernet_m_rvalid" RIGHT="3" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ethernet_m_rready" RIGHT="3" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interrupt_0" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="axi_uartlite_0_interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="BAR1_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="BAR1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="BAR1_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BAR1_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="BAR1_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BAR1_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BAR1_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BAR1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BAR1_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BAR1_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="BAR1_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="BAR1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="BAR1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BAR1_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BAR1_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="BAR1_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="BAR1_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BAR1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="BAR1_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BAR1_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="BAR1_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="BAR1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="BAR1_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BAR1_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="BAR1_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BAR1_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BAR1_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BAR1_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BAR1_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BAR1_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="BAR1_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="BAR1_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="BAR1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BAR1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="BAR1_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="BAR1_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="BAR1_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="hydra_s_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="hydra_s_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="hydra_s_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="hydra_s_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="hydra_s_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="hydra_s_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="hydra_s_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="hydra_s_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="hydra_s_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="hydra_s_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="hydra_s_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="hydra_s_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="hydra_s_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="hydra_s_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="hydra_s_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="hydra_s_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="hydra_s_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="hydra_s_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="hydra_s_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="hydra_s_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="hydra_s_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="hydra_s_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="hydra_s_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="hydra_s_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="hydra_s_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="hydra_s_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="hydra_s_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="hydra_s_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="hydra_s_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="hydra_s_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="hydra_s_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="hydra_s_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="hydra_s_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="hydra_s_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="hydra_s_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="hydra_s_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="hydra_s_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="MTML_s_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="MTML_s_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="MTML_s_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="MTML_s_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="MTML_s_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="MTML_s_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="MTML_s_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="MTML_s_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="MTML_s_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="MTML_s_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="MTML_s_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="MTML_s_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="MTML_s_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="MTML_s_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="MTML_s_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="MTML_s_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="MTML_s_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="MTML_s_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="MTML_s_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="MTML_s_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="MTML_s_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="MTML_s_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="MTML_s_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="MTML_s_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="MTML_s_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="MTML_s_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="MTML_s_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="MTML_s_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="MTML_s_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="MTML_s_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="MTML_s_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="MTML_s_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="MTML_s_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="MTML_s_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="MTML_s_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="MTML_s_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="MTML_s_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="DDR_m_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="DDR_m_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="DDR_m_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="DDR_m_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR_m_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR_m_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="DDR_m_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="DDR_m_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="DDR_m_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="DDR_m_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR_m_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="DDR_m_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="DDR_m_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="DDR_m_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR_m_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR_m_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="DDR_m_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="DDR_m_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="DDR_m_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="DDR_m_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR_m_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="DDR_m_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="DDR_m_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="DDR_m_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="DDR_m_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR_m_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR_m_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="DDR_m_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="DDR_m_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="DDR_m_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="DDR_m_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR_m_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="DDR_m_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="DDR_m_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="DDR_m_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="DDR_m_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="DDR_m_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="DDR_m_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR_m_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="MTML_m_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="MTML_m_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="MTML_m_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="MTML_m_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="MTML_m_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="MTML_m_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="MTML_m_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="MTML_m_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="MTML_m_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="MTML_m_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="MTML_m_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="MTML_m_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="MTML_m_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="MTML_m_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="MTML_m_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="MTML_m_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="MTML_m_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="MTML_m_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="MTML_m_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="MTML_m_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="MTML_m_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="MTML_m_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="MTML_m_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="MTML_m_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="MTML_m_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="MTML_m_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="MTML_m_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="MTML_m_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="MTML_m_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="MTML_m_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="MTML_m_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="MTML_m_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="MTML_m_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="MTML_m_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="MTML_m_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="MTML_m_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="MTML_m_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="MTML_m_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="MTML_m_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="UART_0_rxd" SIGIS="undef" SIGNAME="axi_uartlite_0_rx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="rx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="UART_0_txd" SIGIS="undef" SIGNAME="axi_uartlite_0_tx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uartlite_0" PORT="tx"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="axi_crossbar_0_M02_AXI" DATAWIDTH="64" NAME="SMU_m" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="SMU_m_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="SMU_m_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="SMU_m_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="SMU_m_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="SMU_m_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="SMU_m_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="SMU_m_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="SMU_m_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="SMU_m_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="SMU_m_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="SMU_m_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="SMU_m_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="SMU_m_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="SMU_m_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="SMU_m_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="SMU_m_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="SMU_m_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="SMU_m_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="SMU_m_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="SMU_m_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="SMU_m_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="SMU_m_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="SMU_m_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="SMU_m_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="SMU_m_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="SMU_m_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="SMU_m_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="SMU_m_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="SMU_m_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="SMU_m_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="SMU_m_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="SMU_m_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="SMU_m_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="SMU_m_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="SMU_m_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="SMU_m_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="SMU_m_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="SMU_m_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="SMU_m_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_crossbar_0_M03_AXI" DATAWIDTH="64" NAME="ethernet_m" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="ethernet_m_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="ethernet_m_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="ethernet_m_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="ethernet_m_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="ethernet_m_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="ethernet_m_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="ethernet_m_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="ethernet_m_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="ethernet_m_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="ethernet_m_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="ethernet_m_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="ethernet_m_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="ethernet_m_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="ethernet_m_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="ethernet_m_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="ethernet_m_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="ethernet_m_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="ethernet_m_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="ethernet_m_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="ethernet_m_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="ethernet_m_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="ethernet_m_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="ethernet_m_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="ethernet_m_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="ethernet_m_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="ethernet_m_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="ethernet_m_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="ethernet_m_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="ethernet_m_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="ethernet_m_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="ethernet_m_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="ethernet_m_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="ethernet_m_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="ethernet_m_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="ethernet_m_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="ethernet_m_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="ethernet_m_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="ethernet_m_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="ethernet_m_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BAR1" DATAWIDTH="64" NAME="BAR1" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="BAR1_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BAR1_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="BAR1_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="BAR1_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="BAR1_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="BAR1_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="BAR1_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BAR1_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="BAR1_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BAR1_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BAR1_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BAR1_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BAR1_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="BAR1_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BAR1_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BAR1_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="BAR1_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BAR1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BAR1_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BAR1_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="BAR1_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BAR1_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="BAR1_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="BAR1_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="BAR1_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="BAR1_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="BAR1_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BAR1_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="BAR1_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BAR1_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BAR1_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="BAR1_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BAR1_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BAR1_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="BAR1_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BAR1_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BAR1_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8000FFFF" INSTANCE="DDR_m" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BAR1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="DDR_m"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x81000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8100FFFF" INSTANCE="axi_uartlite_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BAR1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x82000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8200FFFF" INSTANCE="SMU_m" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BAR1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="SMU_m"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x83000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8300FFFF" INSTANCE="ethernet_m" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BAR1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="ethernet_m"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x84000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x84001FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BAR1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x85000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8500FFFF" INSTANCE="MTML_m" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BAR1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="MTML_m"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_uartlite_0"/>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_hydra_s" DATAWIDTH="64" NAME="hydra_s" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="hydra_s_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="hydra_s_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="hydra_s_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="hydra_s_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="hydra_s_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="hydra_s_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="hydra_s_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="hydra_s_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="hydra_s_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="hydra_s_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="hydra_s_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="hydra_s_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="hydra_s_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="hydra_s_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="hydra_s_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="hydra_s_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="hydra_s_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="hydra_s_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="hydra_s_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="hydra_s_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="hydra_s_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="hydra_s_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="hydra_s_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="hydra_s_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="hydra_s_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="hydra_s_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="hydra_s_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="hydra_s_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="hydra_s_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="hydra_s_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="hydra_s_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="hydra_s_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="hydra_s_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="hydra_s_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="hydra_s_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="hydra_s_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="hydra_s_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8000FFFF" INSTANCE="DDR_m" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="hydra_s" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="DDR_m"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x81000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8100FFFF" INSTANCE="axi_uartlite_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="hydra_s" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x82000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8200FFFF" INSTANCE="SMU_m" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="hydra_s" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="SMU_m"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x83000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8300FFFF" INSTANCE="ethernet_m" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="hydra_s" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="ethernet_m"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x84000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x84001FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="hydra_s" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x85000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8500FFFF" INSTANCE="MTML_m" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="hydra_s" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="MTML_m"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_uartlite_0"/>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_uartlite_0_UART" NAME="UART_0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="RxD" PHYSICAL="UART_0_rxd"/>
        <PORTMAP LOGICAL="TxD" PHYSICAL="UART_0_txd"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_MTML_s" DATAWIDTH="64" NAME="MTML_s" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="MTML_s_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="MTML_s_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="MTML_s_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="MTML_s_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="MTML_s_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="MTML_s_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="MTML_s_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="MTML_s_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="MTML_s_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="MTML_s_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="MTML_s_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="MTML_s_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="MTML_s_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="MTML_s_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="MTML_s_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="MTML_s_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="MTML_s_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="MTML_s_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="MTML_s_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="MTML_s_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="MTML_s_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="MTML_s_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="MTML_s_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="MTML_s_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="MTML_s_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="MTML_s_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="MTML_s_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="MTML_s_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="MTML_s_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="MTML_s_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="MTML_s_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="MTML_s_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="MTML_s_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="MTML_s_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="MTML_s_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="MTML_s_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="MTML_s_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8000FFFF" INSTANCE="DDR_m" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="MTML_s" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="DDR_m"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x81000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8100FFFF" INSTANCE="axi_uartlite_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="MTML_s" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x82000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8200FFFF" INSTANCE="SMU_m" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="MTML_s" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="SMU_m"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x83000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8300FFFF" INSTANCE="ethernet_m" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="MTML_s" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="ethernet_m"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x84000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x84001FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="MTML_s" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_uartlite_0"/>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_crossbar_0_M04_AXI" DATAWIDTH="64" NAME="DDR_m" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="DDR_m_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="DDR_m_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="DDR_m_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="DDR_m_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="DDR_m_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="DDR_m_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="DDR_m_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="DDR_m_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="DDR_m_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="DDR_m_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="DDR_m_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="DDR_m_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="DDR_m_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="DDR_m_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="DDR_m_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="DDR_m_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="DDR_m_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="DDR_m_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="DDR_m_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="DDR_m_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="DDR_m_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="DDR_m_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="DDR_m_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="DDR_m_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="DDR_m_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="DDR_m_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="DDR_m_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="DDR_m_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="DDR_m_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="DDR_m_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="DDR_m_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="DDR_m_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="DDR_m_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="DDR_m_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="DDR_m_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="DDR_m_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="DDR_m_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="DDR_m_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="DDR_m_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_crossbar_0_M05_AXI" DATAWIDTH="64" NAME="MTML_m" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="MTML_m_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="MTML_m_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="MTML_m_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="MTML_m_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="MTML_m_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="MTML_m_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="MTML_m_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="MTML_m_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="MTML_m_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="MTML_m_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="MTML_m_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="MTML_m_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="MTML_m_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="MTML_m_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="MTML_m_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="MTML_m_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="MTML_m_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="MTML_m_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="MTML_m_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="MTML_m_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="MTML_m_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="MTML_m_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="MTML_m_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="MTML_m_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="MTML_m_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="MTML_m_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="MTML_m_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="MTML_m_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="MTML_m_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="MTML_m_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="MTML_m_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="MTML_m_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="MTML_m_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="MTML_m_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="MTML_m_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="MTML_m_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="MTML_m_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="MTML_m_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="MTML_m_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="5" FULLNAME="/axi_bram_ctrl_0" HWVERSION="4.1" INSTANCE="axi_bram_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_1;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="xlx_design_subsystem_axi_bram_ctrl_0_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x84000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x84001FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_aresetn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aresetn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="rst" SIGNAME="axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="clk" SIGNAME="axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_crossbar_0_M00_AXI" DATAWIDTH="64" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_a"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_a"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_a"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_a"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_a"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_a"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="25" FULLNAME="/axi_crossbar_0" HWVERSION="2.1" INSTANCE="axi_crossbar_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_crossbar" VLNV="xilinx.com:ip:axi_crossbar:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_NUM_SLAVE_SLOTS" VALUE="3"/>
        <PARAMETER NAME="C_NUM_MASTER_SLOTS" VALUE="6"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_NUM_ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BASE_ADDR" VALUE="0x000000008500000000000000800000000000000083000000000000008200000000000000810000000000000084000000"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="0x000000180000001800000018000000180000001800000018"/>
        <PARAMETER NAME="C_S_AXI_BASE_ID" VALUE="0x000000100000000800000000"/>
        <PARAMETER NAME="C_S_AXI_THREAD_ID_WIDTH" VALUE="0x000000020000000300000003"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_WRITE_CONNECTIVITY" VALUE="0x000000030000000700000007000000070000000700000007"/>
        <PARAMETER NAME="C_M_AXI_READ_CONNECTIVITY" VALUE="0x000000030000000700000007000000070000000700000007"/>
        <PARAMETER NAME="C_R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_SINGLE_THREAD" VALUE="0x000000000000000000000000"/>
        <PARAMETER NAME="C_S_AXI_WRITE_ACCEPTANCE" VALUE="0x000000020000000200000002"/>
        <PARAMETER NAME="C_S_AXI_READ_ACCEPTANCE" VALUE="0x000000020000000200000002"/>
        <PARAMETER NAME="C_M_AXI_WRITE_ISSUING" VALUE="0x000000020000000200000002000000020000000200000002"/>
        <PARAMETER NAME="C_M_AXI_READ_ISSUING" VALUE="0x000000020000000200000002000000020000000200000002"/>
        <PARAMETER NAME="C_S_AXI_ARB_PRIORITY" VALUE="0x000000000000000000000000"/>
        <PARAMETER NAME="C_M_AXI_SECURE" VALUE="0x000000000000000000000000000000000000000000000000"/>
        <PARAMETER NAME="C_CONNECTIVITY_MODE" VALUE="1"/>
        <PARAMETER NAME="ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="3"/>
        <PARAMETER NAME="NUM_MI" VALUE="6"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="CONNECTIVITY_MODE" VALUE="SAMD"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="M00_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_READ_CONNECTIVITY" VALUE="0"/>
        <PARAMETER NAME="M05_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_WRITE_CONNECTIVITY" VALUE="0"/>
        <PARAMETER NAME="M05_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="S00_THREAD_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="S01_THREAD_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="S02_THREAD_ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="S03_THREAD_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="S04_THREAD_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="S05_THREAD_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="S06_THREAD_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="S07_THREAD_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="S08_THREAD_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="S09_THREAD_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="S10_THREAD_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="S11_THREAD_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="S12_THREAD_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="S13_THREAD_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="S14_THREAD_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="S15_THREAD_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="S00_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S01_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S02_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S03_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S04_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S05_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S06_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S07_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S08_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S09_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S10_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S11_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S12_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S13_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S14_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S15_WRITE_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S00_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S01_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S02_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S03_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S04_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S05_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S06_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S07_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S08_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S09_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S10_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S11_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S12_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S13_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S14_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="S15_READ_ACCEPTANCE" VALUE="2"/>
        <PARAMETER NAME="M00_WRITE_ISSUING" VALUE="2"/>
        <PARAMETER NAME="M01_WRITE_ISSUING" VALUE="2"/>
        <PARAMETER NAME="M02_WRITE_ISSUING" VALUE="2"/>
        <PARAMETER NAME="M03_WRITE_ISSUING" VALUE="2"/>
        <PARAMETER NAME="M04_WRITE_ISSUING" VALUE="2"/>
        <PARAMETER NAME="M05_WRITE_ISSUING" VALUE="2"/>
        <PARAMETER NAME="M06_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M07_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M08_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M09_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M10_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M11_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M12_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M13_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M14_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M15_WRITE_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M00_READ_ISSUING" VALUE="2"/>
        <PARAMETER NAME="M01_READ_ISSUING" VALUE="2"/>
        <PARAMETER NAME="M02_READ_ISSUING" VALUE="2"/>
        <PARAMETER NAME="M03_READ_ISSUING" VALUE="2"/>
        <PARAMETER NAME="M04_READ_ISSUING" VALUE="2"/>
        <PARAMETER NAME="M05_READ_ISSUING" VALUE="2"/>
        <PARAMETER NAME="M06_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M07_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M08_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M09_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M10_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M11_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M12_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M13_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M14_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="M15_READ_ISSUING" VALUE="4"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="M00_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M01_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M02_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M03_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M04_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M05_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M06_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M07_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M08_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M09_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M10_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M11_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M12_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M13_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M14_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M15_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="S00_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S01_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S02_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S03_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S04_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S05_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S06_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S07_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S08_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S09_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S10_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S11_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S12_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S13_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S14_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S15_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_BASE_ID" VALUE="0x00000000"/>
        <PARAMETER NAME="S01_BASE_ID" VALUE="0x00000008"/>
        <PARAMETER NAME="S02_BASE_ID" VALUE="0x00000010"/>
        <PARAMETER NAME="S03_BASE_ID" VALUE="0x00000018"/>
        <PARAMETER NAME="S04_BASE_ID" VALUE="0x00000020"/>
        <PARAMETER NAME="S05_BASE_ID" VALUE="0x00000028"/>
        <PARAMETER NAME="S06_BASE_ID" VALUE="0x00000030"/>
        <PARAMETER NAME="S07_BASE_ID" VALUE="0x00000038"/>
        <PARAMETER NAME="S08_BASE_ID" VALUE="0x00000040"/>
        <PARAMETER NAME="S09_BASE_ID" VALUE="0x00000048"/>
        <PARAMETER NAME="S10_BASE_ID" VALUE="0x00000050"/>
        <PARAMETER NAME="S11_BASE_ID" VALUE="0x00000058"/>
        <PARAMETER NAME="S12_BASE_ID" VALUE="0x00000060"/>
        <PARAMETER NAME="S13_BASE_ID" VALUE="0x00000068"/>
        <PARAMETER NAME="S14_BASE_ID" VALUE="0x00000070"/>
        <PARAMETER NAME="S15_BASE_ID" VALUE="0x00000078"/>
        <PARAMETER NAME="M00_A00_BASE_ADDR" VALUE="0x0000000084000000"/>
        <PARAMETER NAME="M00_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A00_BASE_ADDR" VALUE="0x0000000081000000"/>
        <PARAMETER NAME="M01_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A00_BASE_ADDR" VALUE="0x0000000082000000"/>
        <PARAMETER NAME="M02_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A00_BASE_ADDR" VALUE="0x0000000083000000"/>
        <PARAMETER NAME="M03_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A00_BASE_ADDR" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="M04_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A00_BASE_ADDR" VALUE="0x0000000085000000"/>
        <PARAMETER NAME="M05_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A00_ADDR_WIDTH" VALUE="24"/>
        <PARAMETER NAME="M00_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A00_ADDR_WIDTH" VALUE="24"/>
        <PARAMETER NAME="M01_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A00_ADDR_WIDTH" VALUE="24"/>
        <PARAMETER NAME="M02_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A00_ADDR_WIDTH" VALUE="24"/>
        <PARAMETER NAME="M03_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A00_ADDR_WIDTH" VALUE="24"/>
        <PARAMETER NAME="M04_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A00_ADDR_WIDTH" VALUE="24"/>
        <PARAMETER NAME="M05_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="xlx_design_subsystem_axi_crossbar_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_aresetn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aresetn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_awid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_awid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="191" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_awlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_awlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_awsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_awsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_awburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_awburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_awlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_awlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_awcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_awcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_awprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_awprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_awqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_awqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="191" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_wlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_wlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_bid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_bid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_arid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_arid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="191" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_arlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_arlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_arsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_arsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_arburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_arburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_arlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_arlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_arcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_arcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_arprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_arprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_arqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_arqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_rid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_rid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="191" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_rlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_rlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="BAR1_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="hydra_s_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_s_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="29" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_awid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_awid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_awid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="383" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_awlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_awlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_awlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_awsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_awsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_awsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_awburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_awburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_awburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_awlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_awlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_awlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_awcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_awcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_awcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_awprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_awprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_awprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awregion"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_awregion"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_awregion"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_awregion"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_awqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_awqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_awqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="383" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_wlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_wlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_wlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="29" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_bid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_bid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_bid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="29" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_arid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_arid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_arid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="383" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_arlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_arlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_arlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_arsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_arsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_arsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_arburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_arburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_arburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_arlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_arlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_arlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_arcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_arcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_arcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_arprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_arprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_arprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arregion"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_arregion"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_arregion"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_arregion"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_arqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_arqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_arqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="29" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_rid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_rid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_rid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="383" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_rlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_rlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_rlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="m_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="SMU_m_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="ethernet_m_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="DDR_m_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="MTML_m_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_BAR1" DATAWIDTH="64" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_crossbar_0_M00_AXI" DATAWIDTH="64" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_hydra_s" DATAWIDTH="64" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_crossbar_0_M01_AXI" DATAWIDTH="64" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_MTML_s" DATAWIDTH="64" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_crossbar_0_M02_AXI" DATAWIDTH="64" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_crossbar_0_M03_AXI" DATAWIDTH="64" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_crossbar_0_M04_AXI" DATAWIDTH="64" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_crossbar_0_M05_AXI" DATAWIDTH="64" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="24" FULLNAME="/axi_dwidth_converter_0" HWVERSION="2.1" INSTANCE="axi_dwidth_converter_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_dwidth_converter" VLNV="xilinx.com:ip:axi_dwidth_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_SUPPORTS_ID" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_MAX_SPLIT_BEATS" VALUE="256"/>
        <PARAMETER NAME="C_PACKING_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PACKING_LEVEL" VALUE="1"/>
        <PARAMETER NAME="SI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="MI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="SI_ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="MAX_SPLIT_BEATS" VALUE="256"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="xlx_design_subsystem_axi_dwidth_converter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_aresetn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aresetn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_crossbar_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_crossbar_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_crossbar_0_M01_AXI" DATAWIDTH="64" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_dwidth_converter_0_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="24" FULLNAME="/axi_protocol_convert_0" HWVERSION="2.1" INSTANCE="axi_protocol_convert_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_protocol_converter" VLNV="xilinx.com:ip:axi_protocol_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_M_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_IGNORE_ID" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_TRANSLATION_MODE" VALUE="2"/>
        <PARAMETER NAME="SI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="MI_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="TRANSLATION_MODE" VALUE="2"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="xlx_design_subsystem_axi_protocol_convert_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_aresetn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aresetn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_dwidth_converter_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_dwidth_converter_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uartlite_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_dwidth_converter_0_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_protocol_convert_0_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="28" FULLNAME="/axi_uartlite_0" HWVERSION="2.0" INSTANCE="axi_uartlite_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_uartlite" VLNV="xilinx.com:ip:axi_uartlite:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v2_0;d=pg142-axi-uartlite.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="10000000"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_BAUDRATE" VALUE="9600"/>
        <PARAMETER NAME="C_DATA_BITS" VALUE="8"/>
        <PARAMETER NAME="C_USE_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_ODD_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ_d" VALUE="10.0"/>
        <PARAMETER NAME="Component_Name" VALUE="xlx_design_subsystem_axi_uartlite_0_0"/>
        <PARAMETER NAME="PARITY" VALUE="No_Parity"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="UARTLITE_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x81000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x8100FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_aclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_s_axi_aresetn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_aresetn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="axi_uartlite_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="interrupt_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_protocol_convert_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_protocol_convert_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx" SIGIS="undef" SIGNAME="axi_uartlite_0_rx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="UART_0_rxd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx" SIGIS="undef" SIGNAME="axi_uartlite_0_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlx_design_subsystem_imp" PORT="UART_0_txd"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_protocol_convert_0_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="xlx_design_subsystem_s_axi_aclk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_uartlite_0_UART" NAME="UART" TYPE="INITIATOR" VLNV="xilinx.com:interface:uart:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RxD" PHYSICAL="rx"/>
            <PORTMAP LOGICAL="TxD" PHYSICAL="tx"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/blk_mem_gen_0" HWVERSION="8.4" INSTANCE="blk_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="1"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="2"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     4.343232 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="xlx_design_subsystem_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="1024"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="64"/>
        <PARAMETER NAME="Read_Width_B" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="true"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rsta_busy" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
