{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416498786407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416498786409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 20 12:53:06 2014 " "Processing started: Thu Nov 20 12:53:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416498786409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416498786409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa " "Command: quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416498786410 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1416498786856 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit_microprogramed.v(276) " "Verilog HDL information at control_unit_microprogramed.v(276): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit_microprogramed.v" "" { Text "/home/victorf/Documentos/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 276 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1416498787051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_microprogramed.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_microprogramed.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_microprogramed " "Found entity 1: control_unit_microprogramed" {  } { { "control_unit_microprogramed.v" "" { Text "/home/victorf/Documentos/GitHub/t02-core-musa/rtl/control_unit_microprogramed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416498787057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416498787057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "musa.v 1 1 " "Found 1 design units, including 1 entities, in source file musa.v" { { "Info" "ISGN_ENTITY_NAME" "1 musa " "Found entity 1: musa" {  } { { "musa.v" "" { Text "/home/victorf/Documentos/GitHub/t02-core-musa/rtl/musa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416498787121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416498787121 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "return control_unit.v(8) " "Verilog HDL Declaration warning at control_unit.v(8): \"return\" is SystemVerilog-2005 keyword" {  } { { "control_unit.v" "" { Text "/home/victorf/Documentos/GitHub/t02-core-musa/rtl/control_unit.v" 8 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1416498787188 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(21) " "Verilog HDL information at control_unit.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "/home/victorf/Documentos/GitHub/t02-core-musa/rtl/control_unit.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1416498787190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/home/victorf/Documentos/GitHub/t02-core-musa/rtl/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416498787191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416498787191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "/home/victorf/Documentos/GitHub/t02-core-musa/rtl/data_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416498787264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416498787264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "/home/victorf/Documentos/GitHub/t02-core-musa/rtl/instruction_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416498787331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416498787331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "stack.v" "" { Text "/home/victorf/Documentos/GitHub/t02-core-musa/rtl/stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416498787406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416498787406 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand alu.v(50) " "Verilog HDL syntax error at alu.v(50) near text \")\";  expecting an operand" {  } { { "alu.v" "" { Text "/home/victorf/Documentos/GitHub/t02-core-musa/rtl/alu.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1416498787482 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" alu.v(53) " "Verilog HDL syntax error at alu.v(53) near text \"else\";  expecting \"end\"" {  } { { "alu.v" "" { Text "/home/victorf/Documentos/GitHub/t02-core-musa/rtl/alu.v" 53 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1416498787482 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"op2\";  expecting \")\" alu.v(54) " "Verilog HDL syntax error at alu.v(54) near text \"op2\";  expecting \")\"" {  } { { "alu.v" "" { Text "/home/victorf/Documentos/GitHub/t02-core-musa/rtl/alu.v" 54 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1416498787482 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu alu.v(5) " "Ignored design unit \"alu\" at alu.v(5) due to previous errors" {  } { { "alu.v" "" { Text "/home/victorf/Documentos/GitHub/t02-core-musa/rtl/alu.v" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1416498787482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 0 0 " "Found 0 design units, including 0 entities, in source file alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416498787483 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registers_bank.v(36) " "Verilog HDL warning at registers_bank.v(36): extended using \"x\" or \"z\"" {  } { { "registers_bank.v" "" { Text "/home/victorf/Documentos/GitHub/t02-core-musa/rtl/registers_bank.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1416498787549 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registers_bank.v(37) " "Verilog HDL warning at registers_bank.v(37): extended using \"x\" or \"z\"" {  } { { "registers_bank.v" "" { Text "/home/victorf/Documentos/GitHub/t02-core-musa/rtl/registers_bank.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1416498787549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file registers_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_bank " "Found entity 1: registers_bank" {  } { { "registers_bank.v" "" { Text "/home/victorf/Documentos/GitHub/t02-core-musa/rtl/registers_bank.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416498787549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416498787549 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416498788134 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 20 12:53:08 2014 " "Processing ended: Thu Nov 20 12:53:08 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416498788134 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416498788134 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416498788134 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416498788134 ""}
