<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>clk_mon</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>IPIF</spirit:name>
      <spirit:busType spirit:vendor="NONE" spirit:library="user" spirit:name="IPIF_AXISL_" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="NONE" spirit:library="user" spirit:name="IPIF_AXISL__rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Bus2IP_Addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_Bus2IP_Addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Bus2IP_Data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_Bus2IP_Data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Bus2IP_RNW</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_Bus2IP_RNW</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Bus2IP_BE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_Bus2IP_BE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Bus2IP_CS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_Bus2IP_CS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Bus2IP_RdCE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_Bus2IP_RdCE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Bus2IP_WrCE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_Bus2IP_WrCE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IP2Bus_Data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_IP2Bus_Data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IP2Bus_RdAck</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_IP2Bus_RdAck</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IP2Bus_WrAck</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_IP2Bus_WrAck</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IP2Bus_Error</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_IP2Bus_Error</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Bus2IP_resetn</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IPIF_Bus2IP_resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>clk_mon</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f5d93e8b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>clk_mon</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1991a4b6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cf6a2f9c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_ref</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_test</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.NCLK&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>locked</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.NCLK&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_Bus2IP_resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_Bus2IP_Addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_Bus2IP_RNW</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_Bus2IP_BE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_Bus2IP_CS</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.NCLK&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_Bus2IP_RdCE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.NCLK&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.N_REG&apos;))) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_Bus2IP_WrCE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.NCLK&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.N_REG&apos;))) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_Bus2IP_Data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_IP2Bus_Data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_IP2Bus_WrAck</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_IP2Bus_RdAck</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IPIF_IP2Bus_Error</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>NCLK</spirit:name>
        <spirit:displayName>Nclk</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.NCLK">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>N_REG</spirit:name>
        <spirit:displayName>N Reg</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.N_REG">2</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>timing.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>clkRateTool.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>IPIF_parameterDecode.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>unlockCtr.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>clk_mon.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_585eedb3</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>clkRateTool.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>IPIF_parameterDecode.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>unlockCtr.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>clk_mon.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/clk_mon_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_cf6a2f9c</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>clk_mon_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>NCLK</spirit:name>
      <spirit:displayName>Nclk</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NCLK">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>N_REG</spirit:name>
      <spirit:displayName>N Reg</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.N_REG">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">clk_mon_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>clk_mon_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-03-29T16:55:43Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d2e5c4_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a59606_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b3f10_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd83edd_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15b78c6b_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b1a706_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eab1f2c_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c97f053_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c73ed54_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@86f3984_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425a62b_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2307381a_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ef101_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0c2951_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6532a3cd_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ebea1d_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48fb4243_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd0d1b5_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42befa64_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4118e854_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bcc26a4_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1627aced_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32f1b49e_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37970334_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d44407_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e02f182_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76687844_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a37c435_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d075f25_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ee0c48_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6bec5e_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5784bfdb_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a85828_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10433857_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d75d7b_ARCHIVE_LOCATION">/home/pastika/Xilinx/ECON/econ-emu-test/shared/ip_repo/utilityip/clk_mon</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="d013fcb0"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ef073ab5"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="75a24161"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="b02204fe"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="cb1824ba"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
