A!FUNC_LOGICAL_PATH!COMP_DEVICE_TYPE!REFDES!FUNC_PRIM_FILE!COMP_PARENT_PPT!COMP_PARENT_PPT_PART!COMP_PARENT_PART_TYPE!FUNC_SCH_SIZE!FUNC_HAS_FIXED_SIZE!FUNC_DES!FUNC_GROUP!FUNC_ROOM!FUNC_TERM_IDENT!FUNC_CDS_FSP_INSTANCE_ID!FUNC_CDS_FSP_IS_FPGA!FUNC_CDS_FSP_UID!
J!C:/Users/shvmo/PycharmProjects/AutoWill/orcad/board/wilkinson.brd!Fri Sep 16 17:10:16 2022!0.00!0.00!21000.00!17000.00!0.01!mils!WILKINSON!10.400000 mil!2!UP TO DATE!
S!@wilkinson.schematic1(sch_1):ins96@analog.\r.normal\(chips)!R_AXRC05_100!R1!.\chipsView.dat!!!!!!TF-4!!!!!!!
S!@wilkinson.schematic1(sch_1):ins24@library1.\ioport.normal\(chips)!IOPORT_IO_IOPORT!U1!.\chipsView.dat!!!!!!TF-3!!!!!!!
S!@wilkinson.schematic1(sch_1):ins59@library1.\ioport.normal\(chips)!IOPORT_IO_IOPORT!U2!.\chipsView.dat!!!!!!TF-2!!!!!!!
S!@wilkinson.schematic1(sch_1):ins73@library1.\ioport.normal\(chips)!IOPORT_IO_IOPORT!U3!.\chipsView.dat!!!!!!TF-1!!!!!!!
