<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Nov 23 22:30:17 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets osc_clk]
            1448 items scored, 1448 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.726ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_rx1/r_Clock_Count_200__i2  (from osc_clk +)
   Destination:    FD1P3AX    SP             \uart_rx1/r_Rx_DV_52  (to osc_clk +)

   Delay:                  12.441ns  (31.3% logic, 68.7% route), 8 logic levels.

 Constraint Details:

     12.441ns data_path \uart_rx1/r_Clock_Count_200__i2 to \uart_rx1/r_Rx_DV_52 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 7.726ns

 Path Details: \uart_rx1/r_Clock_Count_200__i2 to \uart_rx1/r_Rx_DV_52

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_rx1/r_Clock_Count_200__i2 (from osc_clk)
Route         2   e 1.198                                  \uart_rx1/r_Clock_Count[2]
LUT4        ---     0.493              A to Z              \uart_rx1/i1_2_lut_adj_3
Route         1   e 0.941                                  \uart_rx1/n6_adj_304
LUT4        ---     0.493              D to Z              \uart_rx1/i4_4_lut_adj_2
Route         2   e 1.141                                  \uart_rx1/n1755
LUT4        ---     0.493              C to Z              \uart_rx1/i863_3_lut
Route         1   e 0.941                                  \uart_rx1/n1554
LUT4        ---     0.493              C to Z              \uart_rx1/i869_4_lut
Route         7   e 1.502                                  \uart_rx1/n1560
LUT4        ---     0.493              A to Z              \uart_rx1/i1070_4_lut
Route         1   e 0.941                                  \uart_rx1/n1805
LUT4        ---     0.493              B to Z              \uart_rx1/i1074_3_lut
Route         1   e 0.941                                  \uart_rx1/n1809
LUT4        ---     0.493              D to Z              \uart_rx1/i26_4_lut
Route         1   e 0.941                                  \uart_rx1/osc_clk_enable_2
                  --------
                   12.441  (31.3% logic, 68.7% route), 8 logic levels.


Error:  The following path violates requirements by 7.726ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_rx1/r_Clock_Count_200__i1  (from osc_clk +)
   Destination:    FD1P3AX    SP             \uart_rx1/r_Rx_DV_52  (to osc_clk +)

   Delay:                  12.441ns  (31.3% logic, 68.7% route), 8 logic levels.

 Constraint Details:

     12.441ns data_path \uart_rx1/r_Clock_Count_200__i1 to \uart_rx1/r_Rx_DV_52 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 7.726ns

 Path Details: \uart_rx1/r_Clock_Count_200__i1 to \uart_rx1/r_Rx_DV_52

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_rx1/r_Clock_Count_200__i1 (from osc_clk)
Route         2   e 1.198                                  \uart_rx1/r_Clock_Count[1]
LUT4        ---     0.493              B to Z              \uart_rx1/i1_2_lut_adj_3
Route         1   e 0.941                                  \uart_rx1/n6_adj_304
LUT4        ---     0.493              D to Z              \uart_rx1/i4_4_lut_adj_2
Route         2   e 1.141                                  \uart_rx1/n1755
LUT4        ---     0.493              C to Z              \uart_rx1/i863_3_lut
Route         1   e 0.941                                  \uart_rx1/n1554
LUT4        ---     0.493              C to Z              \uart_rx1/i869_4_lut
Route         7   e 1.502                                  \uart_rx1/n1560
LUT4        ---     0.493              A to Z              \uart_rx1/i1070_4_lut
Route         1   e 0.941                                  \uart_rx1/n1805
LUT4        ---     0.493              B to Z              \uart_rx1/i1074_3_lut
Route         1   e 0.941                                  \uart_rx1/n1809
LUT4        ---     0.493              D to Z              \uart_rx1/i26_4_lut
Route         1   e 0.941                                  \uart_rx1/osc_clk_enable_2
                  --------
                   12.441  (31.3% logic, 68.7% route), 8 logic levels.


Error:  The following path violates requirements by 7.639ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_tx1/r_Clock_Count_202__i6  (from osc_clk +)
   Destination:    FD1S3IX    D              \uart_tx1/r_SM_Main_i0  (to osc_clk +)

   Delay:                  12.479ns  (31.2% logic, 68.8% route), 8 logic levels.

 Constraint Details:

     12.479ns data_path \uart_tx1/r_Clock_Count_202__i6 to \uart_tx1/r_SM_Main_i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 7.639ns

 Path Details: \uart_tx1/r_Clock_Count_202__i6 to \uart_tx1/r_SM_Main_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_tx1/r_Clock_Count_202__i6 (from osc_clk)
Route         2   e 1.198                                  \uart_tx1/r_Clock_Count[6]
LUT4        ---     0.493              B to Z              \uart_tx1/i4_4_lut_adj_6
Route         1   e 0.941                                  \uart_tx1/n10_adj_307
LUT4        ---     0.493              C to Z              \uart_tx1/i871_4_lut
Route         1   e 0.941                                  \uart_tx1/n1562
LUT4        ---     0.493              C to Z              \uart_tx1/i879_4_lut
Route         1   e 0.941                                  \uart_tx1/n1570
LUT4        ---     0.493              A to Z              \uart_tx1/i4_4_lut
Route         2   e 1.141                                  \uart_tx1/n10_adj_306
LUT4        ---     0.493              B to Z              \uart_tx1/i5_3_lut_rep_16
Route         8   e 1.540                                  \uart_tx1/n1921
LUT4        ---     0.493              D to Z              \uart_tx1/i376_4_lut
Route         1   e 0.941                                  \uart_tx1/n1069
LUT4        ---     0.493              A to Z              \uart_tx1/i377_3_lut
Route         1   e 0.941                                  \uart_tx1/n1070
                  --------
                   12.479  (31.2% logic, 68.8% route), 8 logic levels.

Warning: 12.726 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk]                 |     5.000 ns|    12.726 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\uart_rx1/r_SM_Main_2__N_173[0]         |       4|     534|     36.88%
                                        |        |        |
\uart_rx1/n1336                         |      16|     496|     34.25%
                                        |        |        |
\uart_rx1/n1755                         |       2|     332|     22.93%
                                        |        |        |
\uart_tx1/n10_adj_306                   |       2|     308|     21.27%
                                        |        |        |
\uart_rx1/n1923                         |       6|     302|     20.86%
                                        |        |        |
\uart_tx1/n1921                         |       8|     298|     20.58%
                                        |        |        |
\uart_rx1/n1560                         |       7|     282|     19.48%
                                        |        |        |
\uart_rx1/n1777                         |       7|     282|     19.48%
                                        |        |        |
\uart_tx1/n1570                         |       1|     257|     17.75%
                                        |        |        |
\uart_rx1/n6_adj_303                    |       1|     256|     17.68%
                                        |        |        |
\uart_rx1/n1807                         |       1|     256|     17.68%
                                        |        |        |
\uart_rx1/osc_clk_enable_56             |      16|     256|     17.68%
                                        |        |        |
\uart_rx1/n8                            |       1|     236|     16.30%
                                        |        |        |
\uart_rx1/n1554                         |       1|     225|     15.54%
                                        |        |        |
\uart_tx1/n1349                         |      16|     208|     14.36%
                                        |        |        |
\nco/n1619                              |       1|     200|     13.81%
                                        |        |        |
\nco/n1620                              |       1|     200|     13.81%
                                        |        |        |
\nco/n1621                              |       1|     200|     13.81%
                                        |        |        |
\nco/n1622                              |       1|     200|     13.81%
                                        |        |        |
\nco/n1623                              |       1|     200|     13.81%
                                        |        |        |
\nco/n1624                              |       1|     200|     13.81%
                                        |        |        |
\nco/n1625                              |       1|     200|     13.81%
                                        |        |        |
\nco/n1626                              |       1|     200|     13.81%
                                        |        |        |
\nco/n1627                              |       1|     200|     13.81%
                                        |        |        |
\nco/n1628                              |       1|     200|     13.81%
                                        |        |        |
\nco/n1629                              |       1|     200|     13.81%
                                        |        |        |
\nco/n1630                              |       1|     200|     13.81%
                                        |        |        |
\nco/n1631                              |       1|     198|     13.67%
                                        |        |        |
\nco/n1618                              |       1|     196|     13.54%
                                        |        |        |
\nco/n1632                              |       1|     192|     13.26%
                                        |        |        |
\nco/n1617                              |       1|     188|     12.98%
                                        |        |        |
\nco/n1633                              |       1|     182|     12.57%
                                        |        |        |
\uart_tx1/n1562                         |       1|     182|     12.57%
                                        |        |        |
\nco/n1616                              |       1|     176|     12.15%
                                        |        |        |
\nco/n1634                              |       1|     168|     11.60%
                                        |        |        |
\nco/n1615                              |       1|     160|     11.05%
                                        |        |        |
\nco/n1635                              |       1|     150|     10.36%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 1448  Score: 6650946

Constraints cover  4018 paths, 334 nets, and 721 connections (98.2% coverage)


Peak memory: 64012288 bytes, TRCE: 3309568 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
