# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile //wsl.localhost/Ubuntu-22.04/home/anhduy1105/projects/milestone2/00_src/wrapper.sv
