
TP_SaC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c3a4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000068c  0800c588  0800c588  0000d588  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc14  0800cc14  0000e1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800cc14  0800cc14  0000dc14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cc1c  0800cc1c  0000e1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc1c  0800cc1c  0000dc1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cc20  0800cc20  0000dc20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800cc24  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000534  200001d8  0800cdfc  0000e1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000070c  0800cdfc  0000e70c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ac45  00000000  00000000  0000e208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003574  00000000  00000000  00028e4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001658  00000000  00000000  0002c3c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000114e  00000000  00000000  0002da20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a041  00000000  00000000  0002eb6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b0d9  00000000  00000000  00058baf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114a8d  00000000  00000000  00073c88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00188715  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071cc  00000000  00000000  00188758  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  0018f924  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c56c 	.word	0x0800c56c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	0800c56c 	.word	0x0800c56c

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b96a 	b.w	8000f04 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9d08      	ldr	r5, [sp, #32]
 8000c4e:	460c      	mov	r4, r1
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d14e      	bne.n	8000cf2 <__udivmoddi4+0xaa>
 8000c54:	4694      	mov	ip, r2
 8000c56:	458c      	cmp	ip, r1
 8000c58:	4686      	mov	lr, r0
 8000c5a:	fab2 f282 	clz	r2, r2
 8000c5e:	d962      	bls.n	8000d26 <__udivmoddi4+0xde>
 8000c60:	b14a      	cbz	r2, 8000c76 <__udivmoddi4+0x2e>
 8000c62:	f1c2 0320 	rsb	r3, r2, #32
 8000c66:	4091      	lsls	r1, r2
 8000c68:	fa20 f303 	lsr.w	r3, r0, r3
 8000c6c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c70:	4319      	orrs	r1, r3
 8000c72:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c76:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c7a:	fa1f f68c 	uxth.w	r6, ip
 8000c7e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c82:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c86:	fb07 1114 	mls	r1, r7, r4, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb04 f106 	mul.w	r1, r4, r6
 8000c92:	4299      	cmp	r1, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x64>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c9e:	f080 8112 	bcs.w	8000ec6 <__udivmoddi4+0x27e>
 8000ca2:	4299      	cmp	r1, r3
 8000ca4:	f240 810f 	bls.w	8000ec6 <__udivmoddi4+0x27e>
 8000ca8:	3c02      	subs	r4, #2
 8000caa:	4463      	add	r3, ip
 8000cac:	1a59      	subs	r1, r3, r1
 8000cae:	fa1f f38e 	uxth.w	r3, lr
 8000cb2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cb6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb00 f606 	mul.w	r6, r0, r6
 8000cc2:	429e      	cmp	r6, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x94>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cce:	f080 80fc 	bcs.w	8000eca <__udivmoddi4+0x282>
 8000cd2:	429e      	cmp	r6, r3
 8000cd4:	f240 80f9 	bls.w	8000eca <__udivmoddi4+0x282>
 8000cd8:	4463      	add	r3, ip
 8000cda:	3802      	subs	r0, #2
 8000cdc:	1b9b      	subs	r3, r3, r6
 8000cde:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	b11d      	cbz	r5, 8000cee <__udivmoddi4+0xa6>
 8000ce6:	40d3      	lsrs	r3, r2
 8000ce8:	2200      	movs	r2, #0
 8000cea:	e9c5 3200 	strd	r3, r2, [r5]
 8000cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d905      	bls.n	8000d02 <__udivmoddi4+0xba>
 8000cf6:	b10d      	cbz	r5, 8000cfc <__udivmoddi4+0xb4>
 8000cf8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	4608      	mov	r0, r1
 8000d00:	e7f5      	b.n	8000cee <__udivmoddi4+0xa6>
 8000d02:	fab3 f183 	clz	r1, r3
 8000d06:	2900      	cmp	r1, #0
 8000d08:	d146      	bne.n	8000d98 <__udivmoddi4+0x150>
 8000d0a:	42a3      	cmp	r3, r4
 8000d0c:	d302      	bcc.n	8000d14 <__udivmoddi4+0xcc>
 8000d0e:	4290      	cmp	r0, r2
 8000d10:	f0c0 80f0 	bcc.w	8000ef4 <__udivmoddi4+0x2ac>
 8000d14:	1a86      	subs	r6, r0, r2
 8000d16:	eb64 0303 	sbc.w	r3, r4, r3
 8000d1a:	2001      	movs	r0, #1
 8000d1c:	2d00      	cmp	r5, #0
 8000d1e:	d0e6      	beq.n	8000cee <__udivmoddi4+0xa6>
 8000d20:	e9c5 6300 	strd	r6, r3, [r5]
 8000d24:	e7e3      	b.n	8000cee <__udivmoddi4+0xa6>
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	f040 8090 	bne.w	8000e4c <__udivmoddi4+0x204>
 8000d2c:	eba1 040c 	sub.w	r4, r1, ip
 8000d30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d34:	fa1f f78c 	uxth.w	r7, ip
 8000d38:	2101      	movs	r1, #1
 8000d3a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d3e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d42:	fb08 4416 	mls	r4, r8, r6, r4
 8000d46:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d4a:	fb07 f006 	mul.w	r0, r7, r6
 8000d4e:	4298      	cmp	r0, r3
 8000d50:	d908      	bls.n	8000d64 <__udivmoddi4+0x11c>
 8000d52:	eb1c 0303 	adds.w	r3, ip, r3
 8000d56:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d5a:	d202      	bcs.n	8000d62 <__udivmoddi4+0x11a>
 8000d5c:	4298      	cmp	r0, r3
 8000d5e:	f200 80cd 	bhi.w	8000efc <__udivmoddi4+0x2b4>
 8000d62:	4626      	mov	r6, r4
 8000d64:	1a1c      	subs	r4, r3, r0
 8000d66:	fa1f f38e 	uxth.w	r3, lr
 8000d6a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d6e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d76:	fb00 f707 	mul.w	r7, r0, r7
 8000d7a:	429f      	cmp	r7, r3
 8000d7c:	d908      	bls.n	8000d90 <__udivmoddi4+0x148>
 8000d7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d82:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d86:	d202      	bcs.n	8000d8e <__udivmoddi4+0x146>
 8000d88:	429f      	cmp	r7, r3
 8000d8a:	f200 80b0 	bhi.w	8000eee <__udivmoddi4+0x2a6>
 8000d8e:	4620      	mov	r0, r4
 8000d90:	1bdb      	subs	r3, r3, r7
 8000d92:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d96:	e7a5      	b.n	8000ce4 <__udivmoddi4+0x9c>
 8000d98:	f1c1 0620 	rsb	r6, r1, #32
 8000d9c:	408b      	lsls	r3, r1
 8000d9e:	fa22 f706 	lsr.w	r7, r2, r6
 8000da2:	431f      	orrs	r7, r3
 8000da4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000da8:	fa04 f301 	lsl.w	r3, r4, r1
 8000dac:	ea43 030c 	orr.w	r3, r3, ip
 8000db0:	40f4      	lsrs	r4, r6
 8000db2:	fa00 f801 	lsl.w	r8, r0, r1
 8000db6:	0c38      	lsrs	r0, r7, #16
 8000db8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dbc:	fbb4 fef0 	udiv	lr, r4, r0
 8000dc0:	fa1f fc87 	uxth.w	ip, r7
 8000dc4:	fb00 441e 	mls	r4, r0, lr, r4
 8000dc8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dcc:	fb0e f90c 	mul.w	r9, lr, ip
 8000dd0:	45a1      	cmp	r9, r4
 8000dd2:	fa02 f201 	lsl.w	r2, r2, r1
 8000dd6:	d90a      	bls.n	8000dee <__udivmoddi4+0x1a6>
 8000dd8:	193c      	adds	r4, r7, r4
 8000dda:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dde:	f080 8084 	bcs.w	8000eea <__udivmoddi4+0x2a2>
 8000de2:	45a1      	cmp	r9, r4
 8000de4:	f240 8081 	bls.w	8000eea <__udivmoddi4+0x2a2>
 8000de8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dec:	443c      	add	r4, r7
 8000dee:	eba4 0409 	sub.w	r4, r4, r9
 8000df2:	fa1f f983 	uxth.w	r9, r3
 8000df6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dfa:	fb00 4413 	mls	r4, r0, r3, r4
 8000dfe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e02:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e06:	45a4      	cmp	ip, r4
 8000e08:	d907      	bls.n	8000e1a <__udivmoddi4+0x1d2>
 8000e0a:	193c      	adds	r4, r7, r4
 8000e0c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e10:	d267      	bcs.n	8000ee2 <__udivmoddi4+0x29a>
 8000e12:	45a4      	cmp	ip, r4
 8000e14:	d965      	bls.n	8000ee2 <__udivmoddi4+0x29a>
 8000e16:	3b02      	subs	r3, #2
 8000e18:	443c      	add	r4, r7
 8000e1a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e1e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e22:	eba4 040c 	sub.w	r4, r4, ip
 8000e26:	429c      	cmp	r4, r3
 8000e28:	46ce      	mov	lr, r9
 8000e2a:	469c      	mov	ip, r3
 8000e2c:	d351      	bcc.n	8000ed2 <__udivmoddi4+0x28a>
 8000e2e:	d04e      	beq.n	8000ece <__udivmoddi4+0x286>
 8000e30:	b155      	cbz	r5, 8000e48 <__udivmoddi4+0x200>
 8000e32:	ebb8 030e 	subs.w	r3, r8, lr
 8000e36:	eb64 040c 	sbc.w	r4, r4, ip
 8000e3a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e3e:	40cb      	lsrs	r3, r1
 8000e40:	431e      	orrs	r6, r3
 8000e42:	40cc      	lsrs	r4, r1
 8000e44:	e9c5 6400 	strd	r6, r4, [r5]
 8000e48:	2100      	movs	r1, #0
 8000e4a:	e750      	b.n	8000cee <__udivmoddi4+0xa6>
 8000e4c:	f1c2 0320 	rsb	r3, r2, #32
 8000e50:	fa20 f103 	lsr.w	r1, r0, r3
 8000e54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e58:	fa24 f303 	lsr.w	r3, r4, r3
 8000e5c:	4094      	lsls	r4, r2
 8000e5e:	430c      	orrs	r4, r1
 8000e60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e64:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e68:	fa1f f78c 	uxth.w	r7, ip
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3110 	mls	r1, r8, r0, r3
 8000e74:	0c23      	lsrs	r3, r4, #16
 8000e76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e7a:	fb00 f107 	mul.w	r1, r0, r7
 8000e7e:	4299      	cmp	r1, r3
 8000e80:	d908      	bls.n	8000e94 <__udivmoddi4+0x24c>
 8000e82:	eb1c 0303 	adds.w	r3, ip, r3
 8000e86:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e8a:	d22c      	bcs.n	8000ee6 <__udivmoddi4+0x29e>
 8000e8c:	4299      	cmp	r1, r3
 8000e8e:	d92a      	bls.n	8000ee6 <__udivmoddi4+0x29e>
 8000e90:	3802      	subs	r0, #2
 8000e92:	4463      	add	r3, ip
 8000e94:	1a5b      	subs	r3, r3, r1
 8000e96:	b2a4      	uxth	r4, r4
 8000e98:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e9c:	fb08 3311 	mls	r3, r8, r1, r3
 8000ea0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ea4:	fb01 f307 	mul.w	r3, r1, r7
 8000ea8:	42a3      	cmp	r3, r4
 8000eaa:	d908      	bls.n	8000ebe <__udivmoddi4+0x276>
 8000eac:	eb1c 0404 	adds.w	r4, ip, r4
 8000eb0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000eb4:	d213      	bcs.n	8000ede <__udivmoddi4+0x296>
 8000eb6:	42a3      	cmp	r3, r4
 8000eb8:	d911      	bls.n	8000ede <__udivmoddi4+0x296>
 8000eba:	3902      	subs	r1, #2
 8000ebc:	4464      	add	r4, ip
 8000ebe:	1ae4      	subs	r4, r4, r3
 8000ec0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ec4:	e739      	b.n	8000d3a <__udivmoddi4+0xf2>
 8000ec6:	4604      	mov	r4, r0
 8000ec8:	e6f0      	b.n	8000cac <__udivmoddi4+0x64>
 8000eca:	4608      	mov	r0, r1
 8000ecc:	e706      	b.n	8000cdc <__udivmoddi4+0x94>
 8000ece:	45c8      	cmp	r8, r9
 8000ed0:	d2ae      	bcs.n	8000e30 <__udivmoddi4+0x1e8>
 8000ed2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ed6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eda:	3801      	subs	r0, #1
 8000edc:	e7a8      	b.n	8000e30 <__udivmoddi4+0x1e8>
 8000ede:	4631      	mov	r1, r6
 8000ee0:	e7ed      	b.n	8000ebe <__udivmoddi4+0x276>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	e799      	b.n	8000e1a <__udivmoddi4+0x1d2>
 8000ee6:	4630      	mov	r0, r6
 8000ee8:	e7d4      	b.n	8000e94 <__udivmoddi4+0x24c>
 8000eea:	46d6      	mov	lr, sl
 8000eec:	e77f      	b.n	8000dee <__udivmoddi4+0x1a6>
 8000eee:	4463      	add	r3, ip
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	e74d      	b.n	8000d90 <__udivmoddi4+0x148>
 8000ef4:	4606      	mov	r6, r0
 8000ef6:	4623      	mov	r3, r4
 8000ef8:	4608      	mov	r0, r1
 8000efa:	e70f      	b.n	8000d1c <__udivmoddi4+0xd4>
 8000efc:	3e02      	subs	r6, #2
 8000efe:	4463      	add	r3, ip
 8000f00:	e730      	b.n	8000d64 <__udivmoddi4+0x11c>
 8000f02:	bf00      	nop

08000f04 <__aeabi_idiv0>:
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop

08000f08 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b08c      	sub	sp, #48	@ 0x30
 8000f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]
 8000f18:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f1a:	1d3b      	adds	r3, r7, #4
 8000f1c:	2220      	movs	r2, #32
 8000f1e:	2100      	movs	r1, #0
 8000f20:	4618      	mov	r0, r3
 8000f22:	f009 f9fe 	bl	800a322 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f26:	4b33      	ldr	r3, [pc, #204]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f28:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000f2c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f2e:	4b31      	ldr	r3, [pc, #196]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f30:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000f34:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f36:	4b2f      	ldr	r3, [pc, #188]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f3c:	4b2d      	ldr	r3, [pc, #180]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000f42:	4b2c      	ldr	r3, [pc, #176]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f48:	4b2a      	ldr	r3, [pc, #168]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f4e:	4b29      	ldr	r3, [pc, #164]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f50:	2204      	movs	r2, #4
 8000f52:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f54:	4b27      	ldr	r3, [pc, #156]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f5a:	4b26      	ldr	r3, [pc, #152]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000f60:	4b24      	ldr	r3, [pc, #144]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f62:	2201      	movs	r2, #1
 8000f64:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f66:	4b23      	ldr	r3, [pc, #140]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_CC1;
 8000f6e:	4b21      	ldr	r3, [pc, #132]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f70:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f74:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000f76:	4b1f      	ldr	r3, [pc, #124]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f78:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f7c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f86:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000f8c:	4b19      	ldr	r3, [pc, #100]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f94:	4817      	ldr	r0, [pc, #92]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f96:	f001 fdfb 	bl	8002b90 <HAL_ADC_Init>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8000fa0:	f000 fd50 	bl	8001a44 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000fa8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fac:	4619      	mov	r1, r3
 8000fae:	4811      	ldr	r0, [pc, #68]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000fb0:	f002 fe9e 	bl	8003cf0 <HAL_ADCEx_MultiModeConfigChannel>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8000fba:	f000 fd43 	bl	8001a44 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff8 <MX_ADC1_Init+0xf0>)
 8000fc0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fc2:	2306      	movs	r3, #6
 8000fc4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fca:	237f      	movs	r3, #127	@ 0x7f
 8000fcc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fce:	2304      	movs	r3, #4
 8000fd0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fd6:	1d3b      	adds	r3, r7, #4
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4806      	ldr	r0, [pc, #24]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000fdc:	f002 f98c 	bl	80032f8 <HAL_ADC_ConfigChannel>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000fe6:	f000 fd2d 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fea:	bf00      	nop
 8000fec:	3730      	adds	r7, #48	@ 0x30
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	200001f4 	.word	0x200001f4
 8000ff8:	21800100 	.word	0x21800100

08000ffc <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b088      	sub	sp, #32
 8001000:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001002:	463b      	mov	r3, r7
 8001004:	2220      	movs	r2, #32
 8001006:	2100      	movs	r1, #0
 8001008:	4618      	mov	r0, r3
 800100a:	f009 f98a 	bl	800a322 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800100e:	4b2b      	ldr	r3, [pc, #172]	@ (80010bc <MX_ADC2_Init+0xc0>)
 8001010:	4a2b      	ldr	r2, [pc, #172]	@ (80010c0 <MX_ADC2_Init+0xc4>)
 8001012:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001014:	4b29      	ldr	r3, [pc, #164]	@ (80010bc <MX_ADC2_Init+0xc0>)
 8001016:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800101a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800101c:	4b27      	ldr	r3, [pc, #156]	@ (80010bc <MX_ADC2_Init+0xc0>)
 800101e:	2200      	movs	r2, #0
 8001020:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001022:	4b26      	ldr	r3, [pc, #152]	@ (80010bc <MX_ADC2_Init+0xc0>)
 8001024:	2200      	movs	r2, #0
 8001026:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001028:	4b24      	ldr	r3, [pc, #144]	@ (80010bc <MX_ADC2_Init+0xc0>)
 800102a:	2200      	movs	r2, #0
 800102c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800102e:	4b23      	ldr	r3, [pc, #140]	@ (80010bc <MX_ADC2_Init+0xc0>)
 8001030:	2200      	movs	r2, #0
 8001032:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001034:	4b21      	ldr	r3, [pc, #132]	@ (80010bc <MX_ADC2_Init+0xc0>)
 8001036:	2204      	movs	r2, #4
 8001038:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800103a:	4b20      	ldr	r3, [pc, #128]	@ (80010bc <MX_ADC2_Init+0xc0>)
 800103c:	2200      	movs	r2, #0
 800103e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001040:	4b1e      	ldr	r3, [pc, #120]	@ (80010bc <MX_ADC2_Init+0xc0>)
 8001042:	2200      	movs	r2, #0
 8001044:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001046:	4b1d      	ldr	r3, [pc, #116]	@ (80010bc <MX_ADC2_Init+0xc0>)
 8001048:	2201      	movs	r2, #1
 800104a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800104c:	4b1b      	ldr	r3, [pc, #108]	@ (80010bc <MX_ADC2_Init+0xc0>)
 800104e:	2200      	movs	r2, #0
 8001050:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001054:	4b19      	ldr	r3, [pc, #100]	@ (80010bc <MX_ADC2_Init+0xc0>)
 8001056:	2200      	movs	r2, #0
 8001058:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800105a:	4b18      	ldr	r3, [pc, #96]	@ (80010bc <MX_ADC2_Init+0xc0>)
 800105c:	2200      	movs	r2, #0
 800105e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001060:	4b16      	ldr	r3, [pc, #88]	@ (80010bc <MX_ADC2_Init+0xc0>)
 8001062:	2200      	movs	r2, #0
 8001064:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001068:	4b14      	ldr	r3, [pc, #80]	@ (80010bc <MX_ADC2_Init+0xc0>)
 800106a:	2200      	movs	r2, #0
 800106c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800106e:	4b13      	ldr	r3, [pc, #76]	@ (80010bc <MX_ADC2_Init+0xc0>)
 8001070:	2200      	movs	r2, #0
 8001072:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001076:	4811      	ldr	r0, [pc, #68]	@ (80010bc <MX_ADC2_Init+0xc0>)
 8001078:	f001 fd8a 	bl	8002b90 <HAL_ADC_Init>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8001082:	f000 fcdf 	bl	8001a44 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001086:	4b0f      	ldr	r3, [pc, #60]	@ (80010c4 <MX_ADC2_Init+0xc8>)
 8001088:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800108a:	2306      	movs	r3, #6
 800108c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800108e:	2300      	movs	r3, #0
 8001090:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001092:	237f      	movs	r3, #127	@ 0x7f
 8001094:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001096:	2304      	movs	r3, #4
 8001098:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800109a:	2300      	movs	r3, #0
 800109c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800109e:	463b      	mov	r3, r7
 80010a0:	4619      	mov	r1, r3
 80010a2:	4806      	ldr	r0, [pc, #24]	@ (80010bc <MX_ADC2_Init+0xc0>)
 80010a4:	f002 f928 	bl	80032f8 <HAL_ADC_ConfigChannel>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80010ae:	f000 fcc9 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80010b2:	bf00      	nop
 80010b4:	3720      	adds	r7, #32
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	20000260 	.word	0x20000260
 80010c0:	50000100 	.word	0x50000100
 80010c4:	19200040 	.word	0x19200040

080010c8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b0a4      	sub	sp, #144	@ 0x90
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d0:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]
 80010dc:	60da      	str	r2, [r3, #12]
 80010de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010e0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010e4:	2254      	movs	r2, #84	@ 0x54
 80010e6:	2100      	movs	r1, #0
 80010e8:	4618      	mov	r0, r3
 80010ea:	f009 f91a 	bl	800a322 <memset>
  if(adcHandle->Instance==ADC1)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80010f6:	d174      	bne.n	80011e2 <HAL_ADC_MspInit+0x11a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80010f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80010fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80010fe:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001102:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001104:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001108:	4618      	mov	r0, r3
 800110a:	f004 f86b 	bl	80051e4 <HAL_RCCEx_PeriphCLKConfig>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001114:	f000 fc96 	bl	8001a44 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001118:	4b63      	ldr	r3, [pc, #396]	@ (80012a8 <HAL_ADC_MspInit+0x1e0>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	3301      	adds	r3, #1
 800111e:	4a62      	ldr	r2, [pc, #392]	@ (80012a8 <HAL_ADC_MspInit+0x1e0>)
 8001120:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001122:	4b61      	ldr	r3, [pc, #388]	@ (80012a8 <HAL_ADC_MspInit+0x1e0>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	2b01      	cmp	r3, #1
 8001128:	d10b      	bne.n	8001142 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800112a:	4b60      	ldr	r3, [pc, #384]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 800112c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112e:	4a5f      	ldr	r2, [pc, #380]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 8001130:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001134:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001136:	4b5d      	ldr	r3, [pc, #372]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 8001138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800113e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001142:	4b5a      	ldr	r3, [pc, #360]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 8001144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001146:	4a59      	ldr	r2, [pc, #356]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 8001148:	f043 0304 	orr.w	r3, r3, #4
 800114c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800114e:	4b57      	ldr	r3, [pc, #348]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 8001150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001152:	f003 0304 	and.w	r3, r3, #4
 8001156:	623b      	str	r3, [r7, #32]
 8001158:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800115a:	4b54      	ldr	r3, [pc, #336]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 800115c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800115e:	4a53      	ldr	r2, [pc, #332]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 8001160:	f043 0301 	orr.w	r3, r3, #1
 8001164:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001166:	4b51      	ldr	r3, [pc, #324]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 8001168:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800116a:	f003 0301 	and.w	r3, r3, #1
 800116e:	61fb      	str	r3, [r7, #28]
 8001170:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001172:	4b4e      	ldr	r3, [pc, #312]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 8001174:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001176:	4a4d      	ldr	r2, [pc, #308]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 8001178:	f043 0302 	orr.w	r3, r3, #2
 800117c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800117e:	4b4b      	ldr	r3, [pc, #300]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 8001180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001182:	f003 0302 	and.w	r3, r3, #2
 8001186:	61bb      	str	r3, [r7, #24]
 8001188:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 800118a:	2304      	movs	r3, #4
 800118c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800118e:	2303      	movs	r3, #3
 8001190:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001194:	2300      	movs	r3, #0
 8001196:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 800119a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800119e:	4619      	mov	r1, r3
 80011a0:	4843      	ldr	r0, [pc, #268]	@ (80012b0 <HAL_ADC_MspInit+0x1e8>)
 80011a2:	f003 f84d 	bl	8004240 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 80011a6:	2302      	movs	r3, #2
 80011a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011aa:	2303      	movs	r3, #3
 80011ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b0:	2300      	movs	r3, #0
 80011b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 80011b6:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80011ba:	4619      	mov	r1, r3
 80011bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011c0:	f003 f83e 	bl	8004240 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80011c4:	2303      	movs	r3, #3
 80011c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011c8:	2303      	movs	r3, #3
 80011ca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ce:	2300      	movs	r3, #0
 80011d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011d4:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80011d8:	4619      	mov	r1, r3
 80011da:	4836      	ldr	r0, [pc, #216]	@ (80012b4 <HAL_ADC_MspInit+0x1ec>)
 80011dc:	f003 f830 	bl	8004240 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80011e0:	e05e      	b.n	80012a0 <HAL_ADC_MspInit+0x1d8>
  else if(adcHandle->Instance==ADC2)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a34      	ldr	r2, [pc, #208]	@ (80012b8 <HAL_ADC_MspInit+0x1f0>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d159      	bne.n	80012a0 <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80011ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80011f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80011f2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80011f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011f8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011fc:	4618      	mov	r0, r3
 80011fe:	f003 fff1 	bl	80051e4 <HAL_RCCEx_PeriphCLKConfig>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <HAL_ADC_MspInit+0x144>
      Error_Handler();
 8001208:	f000 fc1c 	bl	8001a44 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800120c:	4b26      	ldr	r3, [pc, #152]	@ (80012a8 <HAL_ADC_MspInit+0x1e0>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	3301      	adds	r3, #1
 8001212:	4a25      	ldr	r2, [pc, #148]	@ (80012a8 <HAL_ADC_MspInit+0x1e0>)
 8001214:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001216:	4b24      	ldr	r3, [pc, #144]	@ (80012a8 <HAL_ADC_MspInit+0x1e0>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	2b01      	cmp	r3, #1
 800121c:	d10b      	bne.n	8001236 <HAL_ADC_MspInit+0x16e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800121e:	4b23      	ldr	r3, [pc, #140]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001222:	4a22      	ldr	r2, [pc, #136]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 8001224:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001228:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800122a:	4b20      	ldr	r3, [pc, #128]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 800122c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001232:	617b      	str	r3, [r7, #20]
 8001234:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001236:	4b1d      	ldr	r3, [pc, #116]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 8001238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800123a:	4a1c      	ldr	r2, [pc, #112]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 800123c:	f043 0304 	orr.w	r3, r3, #4
 8001240:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001242:	4b1a      	ldr	r3, [pc, #104]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 8001244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001246:	f003 0304 	and.w	r3, r3, #4
 800124a:	613b      	str	r3, [r7, #16]
 800124c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800124e:	4b17      	ldr	r3, [pc, #92]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 8001250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001252:	4a16      	ldr	r2, [pc, #88]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 8001254:	f043 0301 	orr.w	r3, r3, #1
 8001258:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800125a:	4b14      	ldr	r3, [pc, #80]	@ (80012ac <HAL_ADC_MspInit+0x1e4>)
 800125c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800125e:	f003 0301 	and.w	r3, r3, #1
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 8001266:	230b      	movs	r3, #11
 8001268:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800126a:	2303      	movs	r3, #3
 800126c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001276:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800127a:	4619      	mov	r1, r3
 800127c:	480c      	ldr	r0, [pc, #48]	@ (80012b0 <HAL_ADC_MspInit+0x1e8>)
 800127e:	f002 ffdf 	bl	8004240 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 8001282:	2301      	movs	r3, #1
 8001284:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001286:	2303      	movs	r3, #3
 8001288:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 8001292:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001296:	4619      	mov	r1, r3
 8001298:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800129c:	f002 ffd0 	bl	8004240 <HAL_GPIO_Init>
}
 80012a0:	bf00      	nop
 80012a2:	3790      	adds	r7, #144	@ 0x90
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	200002cc 	.word	0x200002cc
 80012ac:	40021000 	.word	0x40021000
 80012b0:	48000800 	.word	0x48000800
 80012b4:	48000400 	.word	0x48000400
 80012b8:	50000100 	.word	0x50000100

080012bc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b08a      	sub	sp, #40	@ 0x28
 80012c0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c2:	f107 0314 	add.w	r3, r7, #20
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	605a      	str	r2, [r3, #4]
 80012cc:	609a      	str	r2, [r3, #8]
 80012ce:	60da      	str	r2, [r3, #12]
 80012d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012d2:	4b3f      	ldr	r3, [pc, #252]	@ (80013d0 <MX_GPIO_Init+0x114>)
 80012d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012d6:	4a3e      	ldr	r2, [pc, #248]	@ (80013d0 <MX_GPIO_Init+0x114>)
 80012d8:	f043 0304 	orr.w	r3, r3, #4
 80012dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012de:	4b3c      	ldr	r3, [pc, #240]	@ (80013d0 <MX_GPIO_Init+0x114>)
 80012e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012e2:	f003 0304 	and.w	r3, r3, #4
 80012e6:	613b      	str	r3, [r7, #16]
 80012e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012ea:	4b39      	ldr	r3, [pc, #228]	@ (80013d0 <MX_GPIO_Init+0x114>)
 80012ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ee:	4a38      	ldr	r2, [pc, #224]	@ (80013d0 <MX_GPIO_Init+0x114>)
 80012f0:	f043 0320 	orr.w	r3, r3, #32
 80012f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012f6:	4b36      	ldr	r3, [pc, #216]	@ (80013d0 <MX_GPIO_Init+0x114>)
 80012f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012fa:	f003 0320 	and.w	r3, r3, #32
 80012fe:	60fb      	str	r3, [r7, #12]
 8001300:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001302:	4b33      	ldr	r3, [pc, #204]	@ (80013d0 <MX_GPIO_Init+0x114>)
 8001304:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001306:	4a32      	ldr	r2, [pc, #200]	@ (80013d0 <MX_GPIO_Init+0x114>)
 8001308:	f043 0301 	orr.w	r3, r3, #1
 800130c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800130e:	4b30      	ldr	r3, [pc, #192]	@ (80013d0 <MX_GPIO_Init+0x114>)
 8001310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	60bb      	str	r3, [r7, #8]
 8001318:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800131a:	4b2d      	ldr	r3, [pc, #180]	@ (80013d0 <MX_GPIO_Init+0x114>)
 800131c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131e:	4a2c      	ldr	r2, [pc, #176]	@ (80013d0 <MX_GPIO_Init+0x114>)
 8001320:	f043 0302 	orr.w	r3, r3, #2
 8001324:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001326:	4b2a      	ldr	r3, [pc, #168]	@ (80013d0 <MX_GPIO_Init+0x114>)
 8001328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800132a:	f003 0302 	and.w	r3, r3, #2
 800132e:	607b      	str	r3, [r7, #4]
 8001330:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001332:	4b27      	ldr	r3, [pc, #156]	@ (80013d0 <MX_GPIO_Init+0x114>)
 8001334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001336:	4a26      	ldr	r2, [pc, #152]	@ (80013d0 <MX_GPIO_Init+0x114>)
 8001338:	f043 0308 	orr.w	r3, r3, #8
 800133c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800133e:	4b24      	ldr	r3, [pc, #144]	@ (80013d0 <MX_GPIO_Init+0x114>)
 8001340:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001342:	f003 0308 	and.w	r3, r3, #8
 8001346:	603b      	str	r3, [r7, #0]
 8001348:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 800134a:	2200      	movs	r2, #0
 800134c:	2120      	movs	r1, #32
 800134e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001352:	f003 f8f7 	bl	8004544 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8001356:	2200      	movs	r2, #0
 8001358:	2104      	movs	r1, #4
 800135a:	481e      	ldr	r0, [pc, #120]	@ (80013d4 <MX_GPIO_Init+0x118>)
 800135c:	f003 f8f2 	bl	8004544 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 8001360:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001364:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001366:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800136a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136c:	2300      	movs	r3, #0
 800136e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 8001370:	f107 0314 	add.w	r3, r7, #20
 8001374:	4619      	mov	r1, r3
 8001376:	4818      	ldr	r0, [pc, #96]	@ (80013d8 <MX_GPIO_Init+0x11c>)
 8001378:	f002 ff62 	bl	8004240 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 800137c:	2320      	movs	r3, #32
 800137e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001380:	2301      	movs	r3, #1
 8001382:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001384:	2300      	movs	r3, #0
 8001386:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001388:	2300      	movs	r3, #0
 800138a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 800138c:	f107 0314 	add.w	r3, r7, #20
 8001390:	4619      	mov	r1, r3
 8001392:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001396:	f002 ff53 	bl	8004240 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 800139a:	2304      	movs	r3, #4
 800139c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139e:	2301      	movs	r3, #1
 80013a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a2:	2300      	movs	r3, #0
 80013a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a6:	2300      	movs	r3, #0
 80013a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 80013aa:	f107 0314 	add.w	r3, r7, #20
 80013ae:	4619      	mov	r1, r3
 80013b0:	4808      	ldr	r0, [pc, #32]	@ (80013d4 <MX_GPIO_Init+0x118>)
 80013b2:	f002 ff45 	bl	8004240 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80013b6:	2200      	movs	r2, #0
 80013b8:	2100      	movs	r1, #0
 80013ba:	2028      	movs	r0, #40	@ 0x28
 80013bc:	f002 fe58 	bl	8004070 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80013c0:	2028      	movs	r0, #40	@ 0x28
 80013c2:	f002 fe6f 	bl	80040a4 <HAL_NVIC_EnableIRQ>

}
 80013c6:	bf00      	nop
 80013c8:	3728      	adds	r7, #40	@ 0x28
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40021000 	.word	0x40021000
 80013d4:	48000c00 	.word	0x48000c00
 80013d8:	48000800 	.word	0x48000800

080013dc <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80013e4:	1d39      	adds	r1, r7, #4
 80013e6:	f04f 33ff 	mov.w	r3, #4294967295
 80013ea:	2201      	movs	r2, #1
 80013ec:	4803      	ldr	r0, [pc, #12]	@ (80013fc <__io_putchar+0x20>)
 80013ee:	f006 f886 	bl	80074fe <HAL_UART_Transmit>

	return ch;
 80013f2:	687b      	ldr	r3, [r7, #4]
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	20000494 	.word	0x20000494

08001400 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b08e      	sub	sp, #56	@ 0x38
 8001404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /** @brief Tableau des arguments extraits de la commande */
  char* argv[MAX_ARGS];

  /** @brief Nombre d'arguments */
  int argc = 0;
 8001406:	2300      	movs	r3, #0
 8001408:	637b      	str	r3, [r7, #52]	@ 0x34

  /** @brief Token pour l'analyse de la chaîne */
  char* token;

  /** @brief Flag indiquant qu'une nouvelle commande est prête */
  int newCmdReady = 0;
 800140a:	2300      	movs	r3, #0
 800140c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800140e:	f001 f93a 	bl	8002686 <HAL_Init>

  /* USER CODE BEGIN Init */
  idxCmd = 0;
 8001412:	4bb0      	ldr	r3, [pc, #704]	@ (80016d4 <main+0x2d4>)
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
  memset(cmd, '\0', CMD_BUFFER_SIZE);
 8001418:	2240      	movs	r2, #64	@ 0x40
 800141a:	2100      	movs	r1, #0
 800141c:	48ae      	ldr	r0, [pc, #696]	@ (80016d8 <main+0x2d8>)
 800141e:	f008 ff80 	bl	800a322 <memset>
  memset(argv, 0, MAX_ARGS * sizeof(char*));
 8001422:	f107 0308 	add.w	r3, r7, #8
 8001426:	2224      	movs	r2, #36	@ 0x24
 8001428:	2100      	movs	r1, #0
 800142a:	4618      	mov	r0, r3
 800142c:	f008 ff79 	bl	800a322 <memset>
  memset(uartRxBuffer, 0, UART_RX_BUFFER_SIZE);
 8001430:	4baa      	ldr	r3, [pc, #680]	@ (80016dc <main+0x2dc>)
 8001432:	2200      	movs	r2, #0
 8001434:	701a      	strb	r2, [r3, #0]
  memset(uartTxBuffer, 0, UART_TX_BUFFER_SIZE);
 8001436:	2240      	movs	r2, #64	@ 0x40
 8001438:	2100      	movs	r1, #0
 800143a:	48a9      	ldr	r0, [pc, #676]	@ (80016e0 <main+0x2e0>)
 800143c:	f008 ff71 	bl	800a322 <memset>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001440:	f000 f97a 	bl	8001738 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001444:	f7ff ff3a 	bl	80012bc <MX_GPIO_Init>
  MX_ADC2_Init();
 8001448:	f7ff fdd8 	bl	8000ffc <MX_ADC2_Init>
  MX_ADC1_Init();
 800144c:	f7ff fd5c 	bl	8000f08 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001450:	f000 fcda 	bl	8001e08 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001454:	f000 fdfa 	bl	800204c <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001458:	f000 ffb4 	bl	80023c4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800145c:	f000 fffe 	bl	800245c <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8001460:	f000 fd90 	bl	8001f84 <MX_TIM2_Init>
  HAL_TIM_Base_Start_IT(&htim1);
 8001464:	489f      	ldr	r0, [pc, #636]	@ (80016e4 <main+0x2e4>)
 8001466:	f004 f963 	bl	8005730 <HAL_TIM_Base_Start_IT>
//__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 103);
//



  HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 800146a:	2201      	movs	r2, #1
 800146c:	499b      	ldr	r1, [pc, #620]	@ (80016dc <main+0x2dc>)
 800146e:	489e      	ldr	r0, [pc, #632]	@ (80016e8 <main+0x2e8>)
 8001470:	f006 f8d4 	bl	800761c <HAL_UART_Receive_IT>
  HAL_Delay(10);
 8001474:	200a      	movs	r0, #10
 8001476:	f001 f93d 	bl	80026f4 <HAL_Delay>
  HAL_UART_Transmit(&huart2, started, strlen((char*)started), HAL_MAX_DELAY);
 800147a:	f04f 33ff 	mov.w	r3, #4294967295
 800147e:	2265      	movs	r2, #101	@ 0x65
 8001480:	499a      	ldr	r1, [pc, #616]	@ (80016ec <main+0x2ec>)
 8001482:	4899      	ldr	r0, [pc, #612]	@ (80016e8 <main+0x2e8>)
 8001484:	f006 f83b 	bl	80074fe <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2, prompt, strlen((char*)prompt), HAL_MAX_DELAY);
 8001488:	f04f 33ff 	mov.w	r3, #4294967295
 800148c:	2217      	movs	r2, #23
 800148e:	4998      	ldr	r1, [pc, #608]	@ (80016f0 <main+0x2f0>)
 8001490:	4895      	ldr	r0, [pc, #596]	@ (80016e8 <main+0x2e8>)
 8001492:	f006 f834 	bl	80074fe <HAL_UART_Transmit>
  while (1)
  {
	/**
	   * @brief Vérifie si un caractère a été reçu sur l'UART.
	   */
    if (uartRxReceived)
 8001496:	4b97      	ldr	r3, [pc, #604]	@ (80016f4 <main+0x2f4>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	2b00      	cmp	r3, #0
 800149c:	f000 8086 	beq.w	80015ac <main+0x1ac>
    {
      uint8_t receivedChar = uartRxBuffer[0];
 80014a0:	4b8e      	ldr	r3, [pc, #568]	@ (80016dc <main+0x2dc>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	71fb      	strb	r3, [r7, #7]
      /**
        * @brief Écho du caractère reçu sur l'UART.
        */
      HAL_UART_Transmit(&huart2, &receivedChar, 1, HAL_MAX_DELAY);
 80014a6:	1df9      	adds	r1, r7, #7
 80014a8:	f04f 33ff 	mov.w	r3, #4294967295
 80014ac:	2201      	movs	r2, #1
 80014ae:	488e      	ldr	r0, [pc, #568]	@ (80016e8 <main+0x2e8>)
 80014b0:	f006 f825 	bl	80074fe <HAL_UART_Transmit>

      /**
        * @brief Traitement du caractère reçu.
        */
      switch (receivedChar)
 80014b4:	79fb      	ldrb	r3, [r7, #7]
 80014b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80014b8:	d033      	beq.n	8001522 <main+0x122>
 80014ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80014bc:	dc49      	bgt.n	8001552 <main+0x152>
 80014be:	2b0a      	cmp	r3, #10
 80014c0:	d001      	beq.n	80014c6 <main+0xc6>
 80014c2:	2b0d      	cmp	r3, #13
 80014c4:	d145      	bne.n	8001552 <main+0x152>
      /**
         * @brief Cas du retour chariot ou du saut de ligne : traite la commande entrée.
         */
        case ASCII_CR:
        case ASCII_LF:
          HAL_UART_Transmit(&huart2, newLine, strlen((char*)newLine), HAL_MAX_DELAY);
 80014c6:	f04f 33ff 	mov.w	r3, #4294967295
 80014ca:	2202      	movs	r2, #2
 80014cc:	498a      	ldr	r1, [pc, #552]	@ (80016f8 <main+0x2f8>)
 80014ce:	4886      	ldr	r0, [pc, #536]	@ (80016e8 <main+0x2e8>)
 80014d0:	f006 f815 	bl	80074fe <HAL_UART_Transmit>
          cmd[idxCmd] = '\0';
 80014d4:	4b7f      	ldr	r3, [pc, #508]	@ (80016d4 <main+0x2d4>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a7f      	ldr	r2, [pc, #508]	@ (80016d8 <main+0x2d8>)
 80014da:	2100      	movs	r1, #0
 80014dc:	54d1      	strb	r1, [r2, r3]
          argc = 0;
 80014de:	2300      	movs	r3, #0
 80014e0:	637b      	str	r3, [r7, #52]	@ 0x34
          token = strtok(cmd, " ");
 80014e2:	4986      	ldr	r1, [pc, #536]	@ (80016fc <main+0x2fc>)
 80014e4:	487c      	ldr	r0, [pc, #496]	@ (80016d8 <main+0x2d8>)
 80014e6:	f008 ff25 	bl	800a334 <strtok>
 80014ea:	6338      	str	r0, [r7, #48]	@ 0x30
          while (token != NULL && argc < MAX_ARGS)
 80014ec:	e00d      	b.n	800150a <main+0x10a>
          {
            argv[argc++] = token;
 80014ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014f0:	1c5a      	adds	r2, r3, #1
 80014f2:	637a      	str	r2, [r7, #52]	@ 0x34
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	3338      	adds	r3, #56	@ 0x38
 80014f8:	443b      	add	r3, r7
 80014fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80014fc:	f843 2c30 	str.w	r2, [r3, #-48]
            token = strtok(NULL, " ");
 8001500:	497e      	ldr	r1, [pc, #504]	@ (80016fc <main+0x2fc>)
 8001502:	2000      	movs	r0, #0
 8001504:	f008 ff16 	bl	800a334 <strtok>
 8001508:	6338      	str	r0, [r7, #48]	@ 0x30
          while (token != NULL && argc < MAX_ARGS)
 800150a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800150c:	2b00      	cmp	r3, #0
 800150e:	d002      	beq.n	8001516 <main+0x116>
 8001510:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001512:	2b08      	cmp	r3, #8
 8001514:	ddeb      	ble.n	80014ee <main+0xee>
          }

          idxCmd = 0;
 8001516:	4b6f      	ldr	r3, [pc, #444]	@ (80016d4 <main+0x2d4>)
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
          newCmdReady = 1;
 800151c:	2301      	movs	r3, #1
 800151e:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 8001520:	e03c      	b.n	800159c <main+0x19c>
          /**
              * @brief Cas de la suppression : efface le dernier caractère saisi.
              */
        case ASCII_DEL:
          if (idxCmd > 0)
 8001522:	4b6c      	ldr	r3, [pc, #432]	@ (80016d4 <main+0x2d4>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	2b00      	cmp	r3, #0
 8001528:	dd37      	ble.n	800159a <main+0x19a>
          {
            idxCmd--;
 800152a:	4b6a      	ldr	r3, [pc, #424]	@ (80016d4 <main+0x2d4>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	3b01      	subs	r3, #1
 8001530:	4a68      	ldr	r2, [pc, #416]	@ (80016d4 <main+0x2d4>)
 8001532:	6013      	str	r3, [r2, #0]
            cmd[idxCmd] = '\0';
 8001534:	4b67      	ldr	r3, [pc, #412]	@ (80016d4 <main+0x2d4>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a67      	ldr	r2, [pc, #412]	@ (80016d8 <main+0x2d8>)
 800153a:	2100      	movs	r1, #0
 800153c:	54d1      	strb	r1, [r2, r3]
            // Envoyer un retour en arrière pour effacer dans le terminal
            uint8_t backspace = '\b';
 800153e:	2308      	movs	r3, #8
 8001540:	71bb      	strb	r3, [r7, #6]
            HAL_UART_Transmit(&huart2, &backspace, 1, HAL_MAX_DELAY);
 8001542:	1db9      	adds	r1, r7, #6
 8001544:	f04f 33ff 	mov.w	r3, #4294967295
 8001548:	2201      	movs	r2, #1
 800154a:	4867      	ldr	r0, [pc, #412]	@ (80016e8 <main+0x2e8>)
 800154c:	f005 ffd7 	bl	80074fe <HAL_UART_Transmit>
          }
          break;
 8001550:	e023      	b.n	800159a <main+0x19a>

        /**
           * @brief Cas par défaut : ajoute le caractère au buffer de commande.
           */
        default:
          if (idxCmd < CMD_BUFFER_SIZE - 1)
 8001552:	4b60      	ldr	r3, [pc, #384]	@ (80016d4 <main+0x2d4>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2b3e      	cmp	r3, #62	@ 0x3e
 8001558:	dc08      	bgt.n	800156c <main+0x16c>
          {
            cmd[idxCmd++] = receivedChar;
 800155a:	4b5e      	ldr	r3, [pc, #376]	@ (80016d4 <main+0x2d4>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	1c5a      	adds	r2, r3, #1
 8001560:	495c      	ldr	r1, [pc, #368]	@ (80016d4 <main+0x2d4>)
 8001562:	600a      	str	r2, [r1, #0]
 8001564:	79f9      	ldrb	r1, [r7, #7]
 8001566:	4a5c      	ldr	r2, [pc, #368]	@ (80016d8 <main+0x2d8>)
 8001568:	54d1      	strb	r1, [r2, r3]
            idxCmd = 0;
            memset(cmd, '\0', CMD_BUFFER_SIZE);
            HAL_UART_Transmit(&huart2, (uint8_t*)"Command too long\r\n", 18, HAL_MAX_DELAY);
            HAL_UART_Transmit(&huart2, prompt, strlen((char*)prompt), HAL_MAX_DELAY);
          }
          break;
 800156a:	e017      	b.n	800159c <main+0x19c>
            idxCmd = 0;
 800156c:	4b59      	ldr	r3, [pc, #356]	@ (80016d4 <main+0x2d4>)
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
            memset(cmd, '\0', CMD_BUFFER_SIZE);
 8001572:	2240      	movs	r2, #64	@ 0x40
 8001574:	2100      	movs	r1, #0
 8001576:	4858      	ldr	r0, [pc, #352]	@ (80016d8 <main+0x2d8>)
 8001578:	f008 fed3 	bl	800a322 <memset>
            HAL_UART_Transmit(&huart2, (uint8_t*)"Command too long\r\n", 18, HAL_MAX_DELAY);
 800157c:	f04f 33ff 	mov.w	r3, #4294967295
 8001580:	2212      	movs	r2, #18
 8001582:	495f      	ldr	r1, [pc, #380]	@ (8001700 <main+0x300>)
 8001584:	4858      	ldr	r0, [pc, #352]	@ (80016e8 <main+0x2e8>)
 8001586:	f005 ffba 	bl	80074fe <HAL_UART_Transmit>
            HAL_UART_Transmit(&huart2, prompt, strlen((char*)prompt), HAL_MAX_DELAY);
 800158a:	f04f 33ff 	mov.w	r3, #4294967295
 800158e:	2217      	movs	r2, #23
 8001590:	4957      	ldr	r1, [pc, #348]	@ (80016f0 <main+0x2f0>)
 8001592:	4855      	ldr	r0, [pc, #340]	@ (80016e8 <main+0x2e8>)
 8001594:	f005 ffb3 	bl	80074fe <HAL_UART_Transmit>
          break;
 8001598:	e000      	b.n	800159c <main+0x19c>
          break;
 800159a:	bf00      	nop
      }
      uartRxReceived = 0;
 800159c:	4b55      	ldr	r3, [pc, #340]	@ (80016f4 <main+0x2f4>)
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
      /**
        * @brief Relance la réception UART en interruption.
        */
      HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 80015a2:	2201      	movs	r2, #1
 80015a4:	494d      	ldr	r1, [pc, #308]	@ (80016dc <main+0x2dc>)
 80015a6:	4850      	ldr	r0, [pc, #320]	@ (80016e8 <main+0x2e8>)
 80015a8:	f006 f838 	bl	800761c <HAL_UART_Receive_IT>
    }
    /**
      * @brief Vérifie si une nouvelle commande est prête à être traitée.
      */
    if (newCmdReady)
 80015ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	f43f af71 	beq.w	8001496 <main+0x96>
    {
      newCmdReady = 0;
 80015b4:	2300      	movs	r3, #0
 80015b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (argc > 0)
 80015b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	dd79      	ble.n	80016b2 <main+0x2b2>
      {
    	/**
    	  * @brief (Sera remplacé par une fonction) Traite les commandes reconnues : help, pinout, start, stop.
    	  */
        if (strcmp(argv[0], "help") == 0)
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	4950      	ldr	r1, [pc, #320]	@ (8001704 <main+0x304>)
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7fe fe2c 	bl	8000220 <strcmp>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d107      	bne.n	80015de <main+0x1de>
        {
          HAL_UART_Transmit(&huart2, helpMsg, strlen((char*)helpMsg), HAL_MAX_DELAY);
 80015ce:	f04f 33ff 	mov.w	r3, #4294967295
 80015d2:	22ac      	movs	r2, #172	@ 0xac
 80015d4:	494c      	ldr	r1, [pc, #304]	@ (8001708 <main+0x308>)
 80015d6:	4844      	ldr	r0, [pc, #272]	@ (80016e8 <main+0x2e8>)
 80015d8:	f005 ff91 	bl	80074fe <HAL_UART_Transmit>
 80015dc:	e069      	b.n	80016b2 <main+0x2b2>
        }
        else if (strcmp(argv[0], "pinout") == 0)
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	494a      	ldr	r1, [pc, #296]	@ (800170c <main+0x30c>)
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7fe fe1c 	bl	8000220 <strcmp>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d107      	bne.n	80015fe <main+0x1fe>
        {
          HAL_UART_Transmit(&huart2, pinout, strlen((char*)pinout), HAL_MAX_DELAY);
 80015ee:	f04f 33ff 	mov.w	r3, #4294967295
 80015f2:	2239      	movs	r2, #57	@ 0x39
 80015f4:	4946      	ldr	r1, [pc, #280]	@ (8001710 <main+0x310>)
 80015f6:	483c      	ldr	r0, [pc, #240]	@ (80016e8 <main+0x2e8>)
 80015f8:	f005 ff81 	bl	80074fe <HAL_UART_Transmit>
 80015fc:	e059      	b.n	80016b2 <main+0x2b2>
        }
        else if (strcmp(argv[0], "start") == 0)
 80015fe:	68bb      	ldr	r3, [r7, #8]
 8001600:	4944      	ldr	r1, [pc, #272]	@ (8001714 <main+0x314>)
 8001602:	4618      	mov	r0, r3
 8001604:	f7fe fe0c 	bl	8000220 <strcmp>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d109      	bne.n	8001622 <main+0x222>
        {
        	start();
 800160e:	f000 f8f3 	bl	80017f8 <start>
          HAL_UART_Transmit(&huart2, powerOn, strlen((char*)powerOn), HAL_MAX_DELAY);
 8001612:	f04f 33ff 	mov.w	r3, #4294967295
 8001616:	220a      	movs	r2, #10
 8001618:	493f      	ldr	r1, [pc, #252]	@ (8001718 <main+0x318>)
 800161a:	4833      	ldr	r0, [pc, #204]	@ (80016e8 <main+0x2e8>)
 800161c:	f005 ff6f 	bl	80074fe <HAL_UART_Transmit>
 8001620:	e047      	b.n	80016b2 <main+0x2b2>
        }
        else if (strcmp(argv[0], "stop") == 0)
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	493d      	ldr	r1, [pc, #244]	@ (800171c <main+0x31c>)
 8001626:	4618      	mov	r0, r3
 8001628:	f7fe fdfa 	bl	8000220 <strcmp>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d109      	bne.n	8001646 <main+0x246>
        {
          stop();
 8001632:	f000 f901 	bl	8001838 <stop>
          HAL_UART_Transmit(&huart2, powerOff, strlen((char*)powerOff), HAL_MAX_DELAY);
 8001636:	f04f 33ff 	mov.w	r3, #4294967295
 800163a:	220b      	movs	r2, #11
 800163c:	4938      	ldr	r1, [pc, #224]	@ (8001720 <main+0x320>)
 800163e:	482a      	ldr	r0, [pc, #168]	@ (80016e8 <main+0x2e8>)
 8001640:	f005 ff5d 	bl	80074fe <HAL_UART_Transmit>
 8001644:	e035      	b.n	80016b2 <main+0x2b2>
        }
        else if(strcmp(argv[0], "adc") == 0){
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	4936      	ldr	r1, [pc, #216]	@ (8001724 <main+0x324>)
 800164a:	4618      	mov	r0, r3
 800164c:	f7fe fde8 	bl	8000220 <strcmp>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d102      	bne.n	800165c <main+0x25c>
        	ADC_conversion();
 8001656:	f000 f985 	bl	8001964 <ADC_conversion>
 800165a:	e02a      	b.n	80016b2 <main+0x2b2>

        }
        else if (strcmp(argv[0], "speed") == 0) {
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	4932      	ldr	r1, [pc, #200]	@ (8001728 <main+0x328>)
 8001660:	4618      	mov	r0, r3
 8001662:	f7fe fddd 	bl	8000220 <strcmp>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d11b      	bne.n	80016a4 <main+0x2a4>
            if (argc > 1) {
 800166c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800166e:	2b01      	cmp	r3, #1
 8001670:	dd10      	ble.n	8001694 <main+0x294>
            	changeSpeed(atoi(argv[1]));
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	4618      	mov	r0, r3
 8001676:	f008 f83d 	bl	80096f4 <atoi>
 800167a:	4603      	mov	r3, r0
 800167c:	b29b      	uxth	r3, r3
 800167e:	4618      	mov	r0, r3
 8001680:	f000 f8f0 	bl	8001864 <changeSpeed>
                HAL_UART_Transmit(&huart2, speedMsg, strlen((char*)speedMsg), HAL_MAX_DELAY);
 8001684:	f04f 33ff 	mov.w	r3, #4294967295
 8001688:	2218      	movs	r2, #24
 800168a:	4928      	ldr	r1, [pc, #160]	@ (800172c <main+0x32c>)
 800168c:	4816      	ldr	r0, [pc, #88]	@ (80016e8 <main+0x2e8>)
 800168e:	f005 ff36 	bl	80074fe <HAL_UART_Transmit>
 8001692:	e00e      	b.n	80016b2 <main+0x2b2>
            } else {
                HAL_UART_Transmit(&huart2, (uint8_t*)"Speed value missing\r\n", 21, HAL_MAX_DELAY);
 8001694:	f04f 33ff 	mov.w	r3, #4294967295
 8001698:	2215      	movs	r2, #21
 800169a:	4925      	ldr	r1, [pc, #148]	@ (8001730 <main+0x330>)
 800169c:	4812      	ldr	r0, [pc, #72]	@ (80016e8 <main+0x2e8>)
 800169e:	f005 ff2e 	bl	80074fe <HAL_UART_Transmit>
 80016a2:	e006      	b.n	80016b2 <main+0x2b2>
            }
        }
        else
        {
          HAL_UART_Transmit(&huart2, cmdNotFound, strlen((char*)cmdNotFound), HAL_MAX_DELAY);
 80016a4:	f04f 33ff 	mov.w	r3, #4294967295
 80016a8:	2213      	movs	r2, #19
 80016aa:	4922      	ldr	r1, [pc, #136]	@ (8001734 <main+0x334>)
 80016ac:	480e      	ldr	r0, [pc, #56]	@ (80016e8 <main+0x2e8>)
 80016ae:	f005 ff26 	bl	80074fe <HAL_UART_Transmit>
        }
      }
      // Affiche le prompt
      HAL_UART_Transmit(&huart2, prompt, strlen((char*)prompt), HAL_MAX_DELAY);
 80016b2:	f04f 33ff 	mov.w	r3, #4294967295
 80016b6:	2217      	movs	r2, #23
 80016b8:	490d      	ldr	r1, [pc, #52]	@ (80016f0 <main+0x2f0>)
 80016ba:	480b      	ldr	r0, [pc, #44]	@ (80016e8 <main+0x2e8>)
 80016bc:	f005 ff1f 	bl	80074fe <HAL_UART_Transmit>

      // Réinitialise le buffer de commande et l'index
      idxCmd = 0;
 80016c0:	4b04      	ldr	r3, [pc, #16]	@ (80016d4 <main+0x2d4>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	601a      	str	r2, [r3, #0]
      memset(cmd, '\0', CMD_BUFFER_SIZE);
 80016c6:	2240      	movs	r2, #64	@ 0x40
 80016c8:	2100      	movs	r1, #0
 80016ca:	4803      	ldr	r0, [pc, #12]	@ (80016d8 <main+0x2d8>)
 80016cc:	f008 fe29 	bl	800a322 <memset>
    if (uartRxReceived)
 80016d0:	e6e1      	b.n	8001496 <main+0x96>
 80016d2:	bf00      	nop
 80016d4:	2000035c 	.word	0x2000035c
 80016d8:	2000031c 	.word	0x2000031c
 80016dc:	200002d8 	.word	0x200002d8
 80016e0:	200002dc 	.word	0x200002dc
 80016e4:	200003b0 	.word	0x200003b0
 80016e8:	20000494 	.word	0x20000494
 80016ec:	0800c668 	.word	0x0800c668
 80016f0:	0800c650 	.word	0x0800c650
 80016f4:	200002d4 	.word	0x200002d4
 80016f8:	0800c6d0 	.word	0x0800c6d0
 80016fc:	0800c588 	.word	0x0800c588
 8001700:	0800c58c 	.word	0x0800c58c
 8001704:	0800c5a0 	.word	0x0800c5a0
 8001708:	0800c6f0 	.word	0x0800c6f0
 800170c:	0800c5a8 	.word	0x0800c5a8
 8001710:	0800c7a0 	.word	0x0800c7a0
 8001714:	0800c5b0 	.word	0x0800c5b0
 8001718:	0800c7dc 	.word	0x0800c7dc
 800171c:	0800c5b8 	.word	0x0800c5b8
 8001720:	0800c7e8 	.word	0x0800c7e8
 8001724:	0800c5c0 	.word	0x0800c5c0
 8001728:	0800c5c4 	.word	0x0800c5c4
 800172c:	0800c6d4 	.word	0x0800c6d4
 8001730:	0800c5cc 	.word	0x0800c5cc
 8001734:	0800c7f4 	.word	0x0800c7f4

08001738 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b094      	sub	sp, #80	@ 0x50
 800173c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800173e:	f107 0318 	add.w	r3, r7, #24
 8001742:	2238      	movs	r2, #56	@ 0x38
 8001744:	2100      	movs	r1, #0
 8001746:	4618      	mov	r0, r3
 8001748:	f008 fdeb 	bl	800a322 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800174c:	1d3b      	adds	r3, r7, #4
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
 8001752:	605a      	str	r2, [r3, #4]
 8001754:	609a      	str	r2, [r3, #8]
 8001756:	60da      	str	r2, [r3, #12]
 8001758:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800175a:	2000      	movs	r0, #0
 800175c:	f002 ff2e 	bl	80045bc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001760:	2301      	movs	r3, #1
 8001762:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001764:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001768:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800176a:	2302      	movs	r3, #2
 800176c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800176e:	2303      	movs	r3, #3
 8001770:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8001772:	2306      	movs	r3, #6
 8001774:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001776:	2355      	movs	r3, #85	@ 0x55
 8001778:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800177a:	2302      	movs	r3, #2
 800177c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800177e:	2302      	movs	r3, #2
 8001780:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001782:	2302      	movs	r3, #2
 8001784:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001786:	f107 0318 	add.w	r3, r7, #24
 800178a:	4618      	mov	r0, r3
 800178c:	f002 ffca 	bl	8004724 <HAL_RCC_OscConfig>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001796:	f000 f955 	bl	8001a44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800179a:	230f      	movs	r3, #15
 800179c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800179e:	2303      	movs	r3, #3
 80017a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017a6:	2300      	movs	r3, #0
 80017a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017aa:	2300      	movs	r3, #0
 80017ac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80017ae:	1d3b      	adds	r3, r7, #4
 80017b0:	2104      	movs	r1, #4
 80017b2:	4618      	mov	r0, r3
 80017b4:	f003 fac8 	bl	8004d48 <HAL_RCC_ClockConfig>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80017be:	f000 f941 	bl	8001a44 <Error_Handler>
  }
}
 80017c2:	bf00      	nop
 80017c4:	3750      	adds	r7, #80	@ 0x50
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
	...

080017cc <HAL_UART_RxCpltCallback>:
  * @brief Callback appelé à la fin de la réception UART.
  * @param huart Handle de l'UART.
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a05      	ldr	r2, [pc, #20]	@ (80017f0 <HAL_UART_RxCpltCallback+0x24>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d102      	bne.n	80017e4 <HAL_UART_RxCpltCallback+0x18>
  {
    uartRxReceived = 1;
 80017de:	4b05      	ldr	r3, [pc, #20]	@ (80017f4 <HAL_UART_RxCpltCallback+0x28>)
 80017e0:	2201      	movs	r2, #1
 80017e2:	601a      	str	r2, [r3, #0]
    // La relance de la réception UART est effectuée dans la boucle principale
  }
}
 80017e4:	bf00      	nop
 80017e6:	370c      	adds	r7, #12
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr
 80017f0:	40004400 	.word	0x40004400
 80017f4:	200002d4 	.word	0x200002d4

080017f8 <start>:

/** @brief Fonction qui genère les PWM avec un rapport cyclique initial de 50%
 */
void start(){
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0


	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80017fc:	2100      	movs	r1, #0
 80017fe:	480d      	ldr	r0, [pc, #52]	@ (8001834 <start+0x3c>)
 8001800:	f004 f866 	bl	80058d0 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001804:	2104      	movs	r1, #4
 8001806:	480b      	ldr	r0, [pc, #44]	@ (8001834 <start+0x3c>)
 8001808:	f004 f862 	bl	80058d0 <HAL_TIM_PWM_Start>

	  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 800180c:	2100      	movs	r1, #0
 800180e:	4809      	ldr	r0, [pc, #36]	@ (8001834 <start+0x3c>)
 8001810:	f005 fb70 	bl	8006ef4 <HAL_TIMEx_PWMN_Start>
	  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001814:	2104      	movs	r1, #4
 8001816:	4807      	ldr	r0, [pc, #28]	@ (8001834 <start+0x3c>)
 8001818:	f005 fb6c 	bl	8006ef4 <HAL_TIMEx_PWMN_Start>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 512);
 800181c:	4b05      	ldr	r3, [pc, #20]	@ (8001834 <start+0x3c>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001824:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 512);
 8001826:	4b03      	ldr	r3, [pc, #12]	@ (8001834 <start+0x3c>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800182e:	639a      	str	r2, [r3, #56]	@ 0x38



}
 8001830:	bf00      	nop
 8001832:	bd80      	pop	{r7, pc}
 8001834:	200003b0 	.word	0x200003b0

08001838 <stop>:

/** @brief Fonction qui stoppe la génération des PWM
 */
void stop(){
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0

	  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800183c:	2100      	movs	r1, #0
 800183e:	4808      	ldr	r0, [pc, #32]	@ (8001860 <stop+0x28>)
 8001840:	f004 f958 	bl	8005af4 <HAL_TIM_PWM_Stop>
	  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8001844:	2104      	movs	r1, #4
 8001846:	4806      	ldr	r0, [pc, #24]	@ (8001860 <stop+0x28>)
 8001848:	f004 f954 	bl	8005af4 <HAL_TIM_PWM_Stop>
	  HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 800184c:	2100      	movs	r1, #0
 800184e:	4804      	ldr	r0, [pc, #16]	@ (8001860 <stop+0x28>)
 8001850:	f005 fc12 	bl	8007078 <HAL_TIMEx_PWMN_Stop>
	  HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8001854:	2104      	movs	r1, #4
 8001856:	4802      	ldr	r0, [pc, #8]	@ (8001860 <stop+0x28>)
 8001858:	f005 fc0e 	bl	8007078 <HAL_TIMEx_PWMN_Stop>

}
 800185c:	bf00      	nop
 800185e:	bd80      	pop	{r7, pc}
 8001860:	200003b0 	.word	0x200003b0

08001864 <changeSpeed>:

/** @brief Fonction qui change la vitesse du moteur en modifiant le rapport cyclique des PWM
	* @params speed : vitesse d'entrée
 */

void changeSpeed(uint16_t targetSpeed) {
 8001864:	b580      	push	{r7, lr}
 8001866:	b092      	sub	sp, #72	@ 0x48
 8001868:	af00      	add	r7, sp, #0
 800186a:	4603      	mov	r3, r0
 800186c:	80fb      	strh	r3, [r7, #6]
    static uint16_t currentSpeed = 512;  // Vitesse actuelle (persistant puisque static)

    if (targetSpeed > 100) {
 800186e:	88fb      	ldrh	r3, [r7, #6]
 8001870:	2b64      	cmp	r3, #100	@ 0x64
 8001872:	d915      	bls.n	80018a0 <changeSpeed+0x3c>
        char errorMsg[50];
        sprintf(errorMsg, "Valeur de speed incorrecte: %d. Doit être entre 0 et 100.\r\n", targetSpeed);
 8001874:	88fa      	ldrh	r2, [r7, #6]
 8001876:	f107 0308 	add.w	r3, r7, #8
 800187a:	4935      	ldr	r1, [pc, #212]	@ (8001950 <changeSpeed+0xec>)
 800187c:	4618      	mov	r0, r3
 800187e:	f008 fced 	bl	800a25c <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)errorMsg, strlen(errorMsg), HAL_MAX_DELAY);
 8001882:	f107 0308 	add.w	r3, r7, #8
 8001886:	4618      	mov	r0, r3
 8001888:	f7fe fd2a 	bl	80002e0 <strlen>
 800188c:	4603      	mov	r3, r0
 800188e:	b29a      	uxth	r2, r3
 8001890:	f107 0108 	add.w	r1, r7, #8
 8001894:	f04f 33ff 	mov.w	r3, #4294967295
 8001898:	482e      	ldr	r0, [pc, #184]	@ (8001954 <changeSpeed+0xf0>)
 800189a:	f005 fe30 	bl	80074fe <HAL_UART_Transmit>
 800189e:	e053      	b.n	8001948 <changeSpeed+0xe4>
        return;
    }

    // Converti la vitesse de 0-100 à 0-1024
    uint16_t targetValue = (targetSpeed * 1024) / 100;
 80018a0:	88fb      	ldrh	r3, [r7, #6]
 80018a2:	029b      	lsls	r3, r3, #10
 80018a4:	4a2c      	ldr	r2, [pc, #176]	@ (8001958 <changeSpeed+0xf4>)
 80018a6:	fb82 1203 	smull	r1, r2, r2, r3
 80018aa:	1152      	asrs	r2, r2, #5
 80018ac:	17db      	asrs	r3, r3, #31
 80018ae:	1ad3      	subs	r3, r2, r3
 80018b0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    // pas de changement
    int16_t step = (targetValue - currentSpeed) / SPEED_STEPS;
 80018b4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80018b8:	4a28      	ldr	r2, [pc, #160]	@ (800195c <changeSpeed+0xf8>)
 80018ba:	8812      	ldrh	r2, [r2, #0]
 80018bc:	1a9b      	subs	r3, r3, r2
 80018be:	4a26      	ldr	r2, [pc, #152]	@ (8001958 <changeSpeed+0xf4>)
 80018c0:	fb82 1203 	smull	r1, r2, r2, r3
 80018c4:	1152      	asrs	r2, r2, #5
 80018c6:	17db      	asrs	r3, r3, #31
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

    // Change progressivement la vitesse
    for (int i = 0; i < SPEED_STEPS; i++) {
 80018ce:	2300      	movs	r3, #0
 80018d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80018d2:	e026      	b.n	8001922 <changeSpeed+0xbe>
        currentSpeed += step;
 80018d4:	4b21      	ldr	r3, [pc, #132]	@ (800195c <changeSpeed+0xf8>)
 80018d6:	881a      	ldrh	r2, [r3, #0]
 80018d8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80018dc:	4413      	add	r3, r2
 80018de:	b29a      	uxth	r2, r3
 80018e0:	4b1e      	ldr	r3, [pc, #120]	@ (800195c <changeSpeed+0xf8>)
 80018e2:	801a      	strh	r2, [r3, #0]

        // currentSpeed reste dans les limites
        if (currentSpeed > 1024) currentSpeed = 1024;
 80018e4:	4b1d      	ldr	r3, [pc, #116]	@ (800195c <changeSpeed+0xf8>)
 80018e6:	881b      	ldrh	r3, [r3, #0]
 80018e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80018ec:	d903      	bls.n	80018f6 <changeSpeed+0x92>
 80018ee:	4b1b      	ldr	r3, [pc, #108]	@ (800195c <changeSpeed+0xf8>)
 80018f0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018f4:	801a      	strh	r2, [r3, #0]
        if (currentSpeed < 0) currentSpeed = 0;

        uint16_t speed_channel_1 = currentSpeed;
 80018f6:	4b19      	ldr	r3, [pc, #100]	@ (800195c <changeSpeed+0xf8>)
 80018f8:	881b      	ldrh	r3, [r3, #0]
 80018fa:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        uint16_t speed_channel_2 = 1024 - currentSpeed;
 80018fc:	4b17      	ldr	r3, [pc, #92]	@ (800195c <changeSpeed+0xf8>)
 80018fe:	881b      	ldrh	r3, [r3, #0]
 8001900:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8001904:	87bb      	strh	r3, [r7, #60]	@ 0x3c

        // Mise à jour du rapport cyclique
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, speed_channel_1);
 8001906:	4b16      	ldr	r3, [pc, #88]	@ (8001960 <changeSpeed+0xfc>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800190c:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, speed_channel_2);
 800190e:	4b14      	ldr	r3, [pc, #80]	@ (8001960 <changeSpeed+0xfc>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8001914:	639a      	str	r2, [r3, #56]	@ 0x38

        HAL_Delay(SPEED_DELAY);  // Petit délai pour une transition en douceur
 8001916:	200f      	movs	r0, #15
 8001918:	f000 feec 	bl	80026f4 <HAL_Delay>
    for (int i = 0; i < SPEED_STEPS; i++) {
 800191c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800191e:	3301      	adds	r3, #1
 8001920:	647b      	str	r3, [r7, #68]	@ 0x44
 8001922:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001924:	2b63      	cmp	r3, #99	@ 0x63
 8001926:	ddd5      	ble.n	80018d4 <changeSpeed+0x70>
    }

    // Assurer que la vitesse finale est exactement celle demandée
    currentSpeed = targetValue;
 8001928:	4a0c      	ldr	r2, [pc, #48]	@ (800195c <changeSpeed+0xf8>)
 800192a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800192e:	8013      	strh	r3, [r2, #0]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, currentSpeed);
 8001930:	4b0a      	ldr	r3, [pc, #40]	@ (800195c <changeSpeed+0xf8>)
 8001932:	881a      	ldrh	r2, [r3, #0]
 8001934:	4b0a      	ldr	r3, [pc, #40]	@ (8001960 <changeSpeed+0xfc>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 1024 - currentSpeed);
 800193a:	4b08      	ldr	r3, [pc, #32]	@ (800195c <changeSpeed+0xf8>)
 800193c:	881b      	ldrh	r3, [r3, #0]
 800193e:	f5c3 6280 	rsb	r2, r3, #1024	@ 0x400
 8001942:	4b07      	ldr	r3, [pc, #28]	@ (8001960 <changeSpeed+0xfc>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	639a      	str	r2, [r3, #56]	@ 0x38

}
 8001948:	3748      	adds	r7, #72	@ 0x48
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	0800c5e4 	.word	0x0800c5e4
 8001954:	20000494 	.word	0x20000494
 8001958:	51eb851f 	.word	0x51eb851f
 800195c:	20000000 	.word	0x20000000
 8001960:	200003b0 	.word	0x200003b0

08001964 <ADC_conversion>:

void ADC_conversion() {
 8001964:	b580      	push	{r7, lr}
 8001966:	b086      	sub	sp, #24
 8001968:	af00      	add	r7, sp, #0

    uint16_t value;
    HAL_ADC_Start(&hadc1);
 800196a:	481f      	ldr	r0, [pc, #124]	@ (80019e8 <ADC_conversion+0x84>)
 800196c:	f001 facc 	bl	8002f08 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 8001970:	210a      	movs	r1, #10
 8001972:	481d      	ldr	r0, [pc, #116]	@ (80019e8 <ADC_conversion+0x84>)
 8001974:	f001 fbac 	bl	80030d0 <HAL_ADC_PollForConversion>
    value = HAL_ADC_GetValue(&hadc1);
 8001978:	481b      	ldr	r0, [pc, #108]	@ (80019e8 <ADC_conversion+0x84>)
 800197a:	f001 fcaf 	bl	80032dc <HAL_ADC_GetValue>
 800197e:	4603      	mov	r3, r0
 8001980:	82fb      	strh	r3, [r7, #22]

    float sensibilite = 0.05;
 8001982:	4b1a      	ldr	r3, [pc, #104]	@ (80019ec <ADC_conversion+0x88>)
 8001984:	613b      	str	r3, [r7, #16]
    float Vref = 1.65;
 8001986:	4b1a      	ldr	r3, [pc, #104]	@ (80019f0 <ADC_conversion+0x8c>)
 8001988:	60fb      	str	r3, [r7, #12]

    float v_adc = (value * 3.3f) / 4096.0f;
 800198a:	8afb      	ldrh	r3, [r7, #22]
 800198c:	ee07 3a90 	vmov	s15, r3
 8001990:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001994:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80019f4 <ADC_conversion+0x90>
 8001998:	ee27 7a87 	vmul.f32	s14, s15, s14
 800199c:	eddf 6a16 	vldr	s13, [pc, #88]	@ 80019f8 <ADC_conversion+0x94>
 80019a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019a4:	edc7 7a02 	vstr	s15, [r7, #8]
    float I_courant = (Vref - v_adc) / sensibilite;
 80019a8:	ed97 7a03 	vldr	s14, [r7, #12]
 80019ac:	edd7 7a02 	vldr	s15, [r7, #8]
 80019b0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80019b4:	ed97 7a04 	vldr	s14, [r7, #16]
 80019b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019bc:	edc7 7a01 	vstr	s15, [r7, #4]

    printf("Tension adc : %.3f V\r\n", v_adc);
 80019c0:	68b8      	ldr	r0, [r7, #8]
 80019c2:	f7fe fdf9 	bl	80005b8 <__aeabi_f2d>
 80019c6:	4602      	mov	r2, r0
 80019c8:	460b      	mov	r3, r1
 80019ca:	480c      	ldr	r0, [pc, #48]	@ (80019fc <ADC_conversion+0x98>)
 80019cc:	f008 fc34 	bl	800a238 <iprintf>
    printf("I_moteur : %.3f A\r\n", I_courant);
 80019d0:	6878      	ldr	r0, [r7, #4]
 80019d2:	f7fe fdf1 	bl	80005b8 <__aeabi_f2d>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	4809      	ldr	r0, [pc, #36]	@ (8001a00 <ADC_conversion+0x9c>)
 80019dc:	f008 fc2c 	bl	800a238 <iprintf>

}
 80019e0:	bf00      	nop
 80019e2:	3718      	adds	r7, #24
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	200001f4 	.word	0x200001f4
 80019ec:	3d4ccccd 	.word	0x3d4ccccd
 80019f0:	3fd33333 	.word	0x3fd33333
 80019f4:	40533333 	.word	0x40533333
 80019f8:	45800000 	.word	0x45800000
 80019fc:	0800c624 	.word	0x0800c624
 8001a00:	0800c63c 	.word	0x0800c63c

08001a04 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN Callback 0 */

	if (htim->Instance == TIM1) {
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a09      	ldr	r2, [pc, #36]	@ (8001a38 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d104      	bne.n	8001a20 <HAL_TIM_PeriodElapsedCallback+0x1c>
		counter++;
 8001a16:	4b09      	ldr	r3, [pc, #36]	@ (8001a3c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	4a07      	ldr	r2, [pc, #28]	@ (8001a3c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001a1e:	6013      	str	r3, [r2, #0]
		}

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a06      	ldr	r2, [pc, #24]	@ (8001a40 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d101      	bne.n	8001a2e <HAL_TIM_PeriodElapsedCallback+0x2a>
    HAL_IncTick();
 8001a2a:	f000 fe45 	bl	80026b8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */

}
 8001a2e:	bf00      	nop
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	40012c00 	.word	0x40012c00
 8001a3c:	200002d0 	.word	0x200002d0
 8001a40:	40001000 	.word	0x40001000

08001a44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a48:	b672      	cpsid	i
}
 8001a4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a4c:	bf00      	nop
 8001a4e:	e7fd      	b.n	8001a4c <Error_Handler+0x8>

08001a50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a56:	4b0f      	ldr	r3, [pc, #60]	@ (8001a94 <HAL_MspInit+0x44>)
 8001a58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a5a:	4a0e      	ldr	r2, [pc, #56]	@ (8001a94 <HAL_MspInit+0x44>)
 8001a5c:	f043 0301 	orr.w	r3, r3, #1
 8001a60:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a62:	4b0c      	ldr	r3, [pc, #48]	@ (8001a94 <HAL_MspInit+0x44>)
 8001a64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a66:	f003 0301 	and.w	r3, r3, #1
 8001a6a:	607b      	str	r3, [r7, #4]
 8001a6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a6e:	4b09      	ldr	r3, [pc, #36]	@ (8001a94 <HAL_MspInit+0x44>)
 8001a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a72:	4a08      	ldr	r2, [pc, #32]	@ (8001a94 <HAL_MspInit+0x44>)
 8001a74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a78:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a7a:	4b06      	ldr	r3, [pc, #24]	@ (8001a94 <HAL_MspInit+0x44>)
 8001a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a82:	603b      	str	r3, [r7, #0]
 8001a84:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001a86:	f002 fe3d 	bl	8004704 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	40021000 	.word	0x40021000

08001a98 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b08c      	sub	sp, #48	@ 0x30
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001aa8:	4b2c      	ldr	r3, [pc, #176]	@ (8001b5c <HAL_InitTick+0xc4>)
 8001aaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aac:	4a2b      	ldr	r2, [pc, #172]	@ (8001b5c <HAL_InitTick+0xc4>)
 8001aae:	f043 0310 	orr.w	r3, r3, #16
 8001ab2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ab4:	4b29      	ldr	r3, [pc, #164]	@ (8001b5c <HAL_InitTick+0xc4>)
 8001ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ab8:	f003 0310 	and.w	r3, r3, #16
 8001abc:	60bb      	str	r3, [r7, #8]
 8001abe:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ac0:	f107 020c 	add.w	r2, r7, #12
 8001ac4:	f107 0310 	add.w	r3, r7, #16
 8001ac8:	4611      	mov	r1, r2
 8001aca:	4618      	mov	r0, r3
 8001acc:	f003 fb12 	bl	80050f4 <HAL_RCC_GetClockConfig>
  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001ad0:	f003 fae4 	bl	800509c <HAL_RCC_GetPCLK1Freq>
 8001ad4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ad8:	4a21      	ldr	r2, [pc, #132]	@ (8001b60 <HAL_InitTick+0xc8>)
 8001ada:	fba2 2303 	umull	r2, r3, r2, r3
 8001ade:	0c9b      	lsrs	r3, r3, #18
 8001ae0:	3b01      	subs	r3, #1
 8001ae2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001ae4:	4b1f      	ldr	r3, [pc, #124]	@ (8001b64 <HAL_InitTick+0xcc>)
 8001ae6:	4a20      	ldr	r2, [pc, #128]	@ (8001b68 <HAL_InitTick+0xd0>)
 8001ae8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001aea:	4b1e      	ldr	r3, [pc, #120]	@ (8001b64 <HAL_InitTick+0xcc>)
 8001aec:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001af0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001af2:	4a1c      	ldr	r2, [pc, #112]	@ (8001b64 <HAL_InitTick+0xcc>)
 8001af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001af6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001af8:	4b1a      	ldr	r3, [pc, #104]	@ (8001b64 <HAL_InitTick+0xcc>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001afe:	4b19      	ldr	r3, [pc, #100]	@ (8001b64 <HAL_InitTick+0xcc>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8001b04:	4817      	ldr	r0, [pc, #92]	@ (8001b64 <HAL_InitTick+0xcc>)
 8001b06:	f003 fdbb 	bl	8005680 <HAL_TIM_Base_Init>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001b10:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d11b      	bne.n	8001b50 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001b18:	4812      	ldr	r0, [pc, #72]	@ (8001b64 <HAL_InitTick+0xcc>)
 8001b1a:	f003 fe09 	bl	8005730 <HAL_TIM_Base_Start_IT>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001b24:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d111      	bne.n	8001b50 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001b2c:	2036      	movs	r0, #54	@ 0x36
 8001b2e:	f002 fab9 	bl	80040a4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2b0f      	cmp	r3, #15
 8001b36:	d808      	bhi.n	8001b4a <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001b38:	2200      	movs	r2, #0
 8001b3a:	6879      	ldr	r1, [r7, #4]
 8001b3c:	2036      	movs	r0, #54	@ 0x36
 8001b3e:	f002 fa97 	bl	8004070 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b42:	4a0a      	ldr	r2, [pc, #40]	@ (8001b6c <HAL_InitTick+0xd4>)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6013      	str	r3, [r2, #0]
 8001b48:	e002      	b.n	8001b50 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001b50:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3730      	adds	r7, #48	@ 0x30
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	40021000 	.word	0x40021000
 8001b60:	431bde83 	.word	0x431bde83
 8001b64:	20000360 	.word	0x20000360
 8001b68:	40001000 	.word	0x40001000
 8001b6c:	20000008 	.word	0x20000008

08001b70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b74:	bf00      	nop
 8001b76:	e7fd      	b.n	8001b74 <NMI_Handler+0x4>

08001b78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b7c:	bf00      	nop
 8001b7e:	e7fd      	b.n	8001b7c <HardFault_Handler+0x4>

08001b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b84:	bf00      	nop
 8001b86:	e7fd      	b.n	8001b84 <MemManage_Handler+0x4>

08001b88 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b8c:	bf00      	nop
 8001b8e:	e7fd      	b.n	8001b8c <BusFault_Handler+0x4>

08001b90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b94:	bf00      	nop
 8001b96:	e7fd      	b.n	8001b94 <UsageFault_Handler+0x4>

08001b98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b9c:	bf00      	nop
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr

08001ba6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr

08001bc2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bc2:	b480      	push	{r7}
 8001bc4:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bc6:	bf00      	nop
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001bd4:	4802      	ldr	r0, [pc, #8]	@ (8001be0 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8001bd6:	f004 f829 	bl	8005c2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	200003b0 	.word	0x200003b0

08001be4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001be8:	4802      	ldr	r0, [pc, #8]	@ (8001bf4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001bea:	f004 f81f 	bl	8005c2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	200003b0 	.word	0x200003b0

08001bf8 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001bfc:	4802      	ldr	r0, [pc, #8]	@ (8001c08 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001bfe:	f004 f815 	bl	8005c2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	200003b0 	.word	0x200003b0

08001c0c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c10:	4802      	ldr	r0, [pc, #8]	@ (8001c1c <TIM1_CC_IRQHandler+0x10>)
 8001c12:	f004 f80b 	bl	8005c2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	200003b0 	.word	0x200003b0

08001c20 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c24:	4802      	ldr	r0, [pc, #8]	@ (8001c30 <USART2_IRQHandler+0x10>)
 8001c26:	f005 fd45 	bl	80076b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c2a:	bf00      	nop
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	20000494 	.word	0x20000494

08001c34 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8001c38:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001c3c:	f002 fc9a 	bl	8004574 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c40:	bf00      	nop
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001c48:	4802      	ldr	r0, [pc, #8]	@ (8001c54 <TIM6_DAC_IRQHandler+0x10>)
 8001c4a:	f003 ffef 	bl	8005c2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001c4e:	bf00      	nop
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	20000360 	.word	0x20000360

08001c58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  return 1;
 8001c5c:	2301      	movs	r3, #1
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr

08001c68 <_kill>:

int _kill(int pid, int sig)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c72:	f008 fc05 	bl	800a480 <__errno>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2216      	movs	r2, #22
 8001c7a:	601a      	str	r2, [r3, #0]
  return -1;
 8001c7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3708      	adds	r7, #8
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <_exit>:

void _exit (int status)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c90:	f04f 31ff 	mov.w	r1, #4294967295
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f7ff ffe7 	bl	8001c68 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c9a:	bf00      	nop
 8001c9c:	e7fd      	b.n	8001c9a <_exit+0x12>

08001c9e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b086      	sub	sp, #24
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	60f8      	str	r0, [r7, #12]
 8001ca6:	60b9      	str	r1, [r7, #8]
 8001ca8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
 8001cae:	e00a      	b.n	8001cc6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cb0:	f3af 8000 	nop.w
 8001cb4:	4601      	mov	r1, r0
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	1c5a      	adds	r2, r3, #1
 8001cba:	60ba      	str	r2, [r7, #8]
 8001cbc:	b2ca      	uxtb	r2, r1
 8001cbe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	617b      	str	r3, [r7, #20]
 8001cc6:	697a      	ldr	r2, [r7, #20]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	dbf0      	blt.n	8001cb0 <_read+0x12>
  }

  return len;
 8001cce:	687b      	ldr	r3, [r7, #4]
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3718      	adds	r7, #24
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	60b9      	str	r1, [r7, #8]
 8001ce2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	617b      	str	r3, [r7, #20]
 8001ce8:	e009      	b.n	8001cfe <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	1c5a      	adds	r2, r3, #1
 8001cee:	60ba      	str	r2, [r7, #8]
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff fb72 	bl	80013dc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	617b      	str	r3, [r7, #20]
 8001cfe:	697a      	ldr	r2, [r7, #20]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	dbf1      	blt.n	8001cea <_write+0x12>
  }
  return len;
 8001d06:	687b      	ldr	r3, [r7, #4]
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3718      	adds	r7, #24
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <_close>:

int _close(int file)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	370c      	adds	r7, #12
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr

08001d28 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d38:	605a      	str	r2, [r3, #4]
  return 0;
 8001d3a:	2300      	movs	r3, #0
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr

08001d48 <_isatty>:

int _isatty(int file)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d50:	2301      	movs	r3, #1
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	370c      	adds	r7, #12
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr

08001d5e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	b085      	sub	sp, #20
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	60f8      	str	r0, [r7, #12]
 8001d66:	60b9      	str	r1, [r7, #8]
 8001d68:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d6a:	2300      	movs	r3, #0
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3714      	adds	r7, #20
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr

08001d78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b086      	sub	sp, #24
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d80:	4a14      	ldr	r2, [pc, #80]	@ (8001dd4 <_sbrk+0x5c>)
 8001d82:	4b15      	ldr	r3, [pc, #84]	@ (8001dd8 <_sbrk+0x60>)
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d8c:	4b13      	ldr	r3, [pc, #76]	@ (8001ddc <_sbrk+0x64>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d102      	bne.n	8001d9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d94:	4b11      	ldr	r3, [pc, #68]	@ (8001ddc <_sbrk+0x64>)
 8001d96:	4a12      	ldr	r2, [pc, #72]	@ (8001de0 <_sbrk+0x68>)
 8001d98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d9a:	4b10      	ldr	r3, [pc, #64]	@ (8001ddc <_sbrk+0x64>)
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4413      	add	r3, r2
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d207      	bcs.n	8001db8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001da8:	f008 fb6a 	bl	800a480 <__errno>
 8001dac:	4603      	mov	r3, r0
 8001dae:	220c      	movs	r2, #12
 8001db0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001db2:	f04f 33ff 	mov.w	r3, #4294967295
 8001db6:	e009      	b.n	8001dcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001db8:	4b08      	ldr	r3, [pc, #32]	@ (8001ddc <_sbrk+0x64>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dbe:	4b07      	ldr	r3, [pc, #28]	@ (8001ddc <_sbrk+0x64>)
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4413      	add	r3, r2
 8001dc6:	4a05      	ldr	r2, [pc, #20]	@ (8001ddc <_sbrk+0x64>)
 8001dc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dca:	68fb      	ldr	r3, [r7, #12]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3718      	adds	r7, #24
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	20020000 	.word	0x20020000
 8001dd8:	00000400 	.word	0x00000400
 8001ddc:	200003ac 	.word	0x200003ac
 8001de0:	20000710 	.word	0x20000710

08001de4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001de8:	4b06      	ldr	r3, [pc, #24]	@ (8001e04 <SystemInit+0x20>)
 8001dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dee:	4a05      	ldr	r2, [pc, #20]	@ (8001e04 <SystemInit+0x20>)
 8001df0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001df4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001df8:	bf00      	nop
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	e000ed00 	.word	0xe000ed00

08001e08 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b09c      	sub	sp, #112	@ 0x70
 8001e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e0e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001e12:	2200      	movs	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]
 8001e16:	605a      	str	r2, [r3, #4]
 8001e18:	609a      	str	r2, [r3, #8]
 8001e1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e1c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]
 8001e26:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e28:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]
 8001e30:	605a      	str	r2, [r3, #4]
 8001e32:	609a      	str	r2, [r3, #8]
 8001e34:	60da      	str	r2, [r3, #12]
 8001e36:	611a      	str	r2, [r3, #16]
 8001e38:	615a      	str	r2, [r3, #20]
 8001e3a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e3c:	1d3b      	adds	r3, r7, #4
 8001e3e:	2234      	movs	r2, #52	@ 0x34
 8001e40:	2100      	movs	r1, #0
 8001e42:	4618      	mov	r0, r3
 8001e44:	f008 fa6d 	bl	800a322 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e48:	4b4c      	ldr	r3, [pc, #304]	@ (8001f7c <MX_TIM1_Init+0x174>)
 8001e4a:	4a4d      	ldr	r2, [pc, #308]	@ (8001f80 <MX_TIM1_Init+0x178>)
 8001e4c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8;
 8001e4e:	4b4b      	ldr	r3, [pc, #300]	@ (8001f7c <MX_TIM1_Init+0x174>)
 8001e50:	2208      	movs	r2, #8
 8001e52:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001e54:	4b49      	ldr	r3, [pc, #292]	@ (8001f7c <MX_TIM1_Init+0x174>)
 8001e56:	2220      	movs	r2, #32
 8001e58:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 8001e5a:	4b48      	ldr	r3, [pc, #288]	@ (8001f7c <MX_TIM1_Init+0x174>)
 8001e5c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e60:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e62:	4b46      	ldr	r3, [pc, #280]	@ (8001f7c <MX_TIM1_Init+0x174>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e68:	4b44      	ldr	r3, [pc, #272]	@ (8001f7c <MX_TIM1_Init+0x174>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e6e:	4b43      	ldr	r3, [pc, #268]	@ (8001f7c <MX_TIM1_Init+0x174>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e74:	4841      	ldr	r0, [pc, #260]	@ (8001f7c <MX_TIM1_Init+0x174>)
 8001e76:	f003 fc03 	bl	8005680 <HAL_TIM_Base_Init>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001e80:	f7ff fde0 	bl	8001a44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e88:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e8a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001e8e:	4619      	mov	r1, r3
 8001e90:	483a      	ldr	r0, [pc, #232]	@ (8001f7c <MX_TIM1_Init+0x174>)
 8001e92:	f004 f92f 	bl	80060f4 <HAL_TIM_ConfigClockSource>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001e9c:	f7ff fdd2 	bl	8001a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ea0:	4836      	ldr	r0, [pc, #216]	@ (8001f7c <MX_TIM1_Init+0x174>)
 8001ea2:	f003 fcbd 	bl	8005820 <HAL_TIM_PWM_Init>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001eac:	f7ff fdca 	bl	8001a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ebc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	482e      	ldr	r0, [pc, #184]	@ (8001f7c <MX_TIM1_Init+0x174>)
 8001ec4:	f005 f936 	bl	8007134 <HAL_TIMEx_MasterConfigSynchronization>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001ece:	f7ff fdb9 	bl	8001a44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ed2:	2360      	movs	r3, #96	@ 0x60
 8001ed4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 512;
 8001ed6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001edc:	2300      	movs	r3, #0
 8001ede:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001eec:	2300      	movs	r3, #0
 8001eee:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ef0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	4820      	ldr	r0, [pc, #128]	@ (8001f7c <MX_TIM1_Init+0x174>)
 8001efa:	f003 ffe7 	bl	8005ecc <HAL_TIM_PWM_ConfigChannel>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001f04:	f7ff fd9e 	bl	8001a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f08:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001f0c:	2204      	movs	r2, #4
 8001f0e:	4619      	mov	r1, r3
 8001f10:	481a      	ldr	r0, [pc, #104]	@ (8001f7c <MX_TIM1_Init+0x174>)
 8001f12:	f003 ffdb 	bl	8005ecc <HAL_TIM_PWM_ConfigChannel>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d001      	beq.n	8001f20 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8001f1c:	f7ff fd92 	bl	8001a44 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f20:	2300      	movs	r3, #0
 8001f22:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f24:	2300      	movs	r3, #0
 8001f26:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 34;
 8001f2c:	2322      	movs	r3, #34	@ 0x22
 8001f2e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f30:	2300      	movs	r3, #0
 8001f32:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f34:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f38:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001f42:	2300      	movs	r3, #0
 8001f44:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001f46:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001f50:	2300      	movs	r3, #0
 8001f52:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f54:	2300      	movs	r3, #0
 8001f56:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f58:	1d3b      	adds	r3, r7, #4
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4807      	ldr	r0, [pc, #28]	@ (8001f7c <MX_TIM1_Init+0x174>)
 8001f5e:	f005 f97f 	bl	8007260 <HAL_TIMEx_ConfigBreakDeadTime>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <MX_TIM1_Init+0x164>
  {
    Error_Handler();
 8001f68:	f7ff fd6c 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001f6c:	4803      	ldr	r0, [pc, #12]	@ (8001f7c <MX_TIM1_Init+0x174>)
 8001f6e:	f000 f99d 	bl	80022ac <HAL_TIM_MspPostInit>

}
 8001f72:	bf00      	nop
 8001f74:	3770      	adds	r7, #112	@ 0x70
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	200003b0 	.word	0x200003b0
 8001f80:	40012c00 	.word	0x40012c00

08001f84 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b08a      	sub	sp, #40	@ 0x28
 8001f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f8a:	f107 031c 	add.w	r3, r7, #28
 8001f8e:	2200      	movs	r2, #0
 8001f90:	601a      	str	r2, [r3, #0]
 8001f92:	605a      	str	r2, [r3, #4]
 8001f94:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f96:	463b      	mov	r3, r7
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]
 8001f9c:	605a      	str	r2, [r3, #4]
 8001f9e:	609a      	str	r2, [r3, #8]
 8001fa0:	60da      	str	r2, [r3, #12]
 8001fa2:	611a      	str	r2, [r3, #16]
 8001fa4:	615a      	str	r2, [r3, #20]
 8001fa6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fa8:	4b27      	ldr	r3, [pc, #156]	@ (8002048 <MX_TIM2_Init+0xc4>)
 8001faa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001fae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001fb0:	4b25      	ldr	r3, [pc, #148]	@ (8002048 <MX_TIM2_Init+0xc4>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fb6:	4b24      	ldr	r3, [pc, #144]	@ (8002048 <MX_TIM2_Init+0xc4>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001fbc:	4b22      	ldr	r3, [pc, #136]	@ (8002048 <MX_TIM2_Init+0xc4>)
 8001fbe:	f04f 32ff 	mov.w	r2, #4294967295
 8001fc2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fc4:	4b20      	ldr	r3, [pc, #128]	@ (8002048 <MX_TIM2_Init+0xc4>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fca:	4b1f      	ldr	r3, [pc, #124]	@ (8002048 <MX_TIM2_Init+0xc4>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001fd0:	481d      	ldr	r0, [pc, #116]	@ (8002048 <MX_TIM2_Init+0xc4>)
 8001fd2:	f003 fc25 	bl	8005820 <HAL_TIM_PWM_Init>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001fdc:	f7ff fd32 	bl	8001a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001fe8:	f107 031c 	add.w	r3, r7, #28
 8001fec:	4619      	mov	r1, r3
 8001fee:	4816      	ldr	r0, [pc, #88]	@ (8002048 <MX_TIM2_Init+0xc4>)
 8001ff0:	f005 f8a0 	bl	8007134 <HAL_TIMEx_MasterConfigSynchronization>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001ffa:	f7ff fd23 	bl	8001a44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ffe:	2360      	movs	r3, #96	@ 0x60
 8002000:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002002:	2300      	movs	r3, #0
 8002004:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002006:	2300      	movs	r3, #0
 8002008:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800200a:	2300      	movs	r3, #0
 800200c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800200e:	463b      	mov	r3, r7
 8002010:	2200      	movs	r2, #0
 8002012:	4619      	mov	r1, r3
 8002014:	480c      	ldr	r0, [pc, #48]	@ (8002048 <MX_TIM2_Init+0xc4>)
 8002016:	f003 ff59 	bl	8005ecc <HAL_TIM_PWM_ConfigChannel>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8002020:	f7ff fd10 	bl	8001a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002024:	463b      	mov	r3, r7
 8002026:	2204      	movs	r2, #4
 8002028:	4619      	mov	r1, r3
 800202a:	4807      	ldr	r0, [pc, #28]	@ (8002048 <MX_TIM2_Init+0xc4>)
 800202c:	f003 ff4e 	bl	8005ecc <HAL_TIM_PWM_ConfigChannel>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8002036:	f7ff fd05 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800203a:	4803      	ldr	r0, [pc, #12]	@ (8002048 <MX_TIM2_Init+0xc4>)
 800203c:	f000 f936 	bl	80022ac <HAL_TIM_MspPostInit>

}
 8002040:	bf00      	nop
 8002042:	3728      	adds	r7, #40	@ 0x28
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	200003fc 	.word	0x200003fc

0800204c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b088      	sub	sp, #32
 8002050:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 8002052:	f107 0310 	add.w	r3, r7, #16
 8002056:	2200      	movs	r2, #0
 8002058:	601a      	str	r2, [r3, #0]
 800205a:	605a      	str	r2, [r3, #4]
 800205c:	609a      	str	r2, [r3, #8]
 800205e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002060:	1d3b      	adds	r3, r7, #4
 8002062:	2200      	movs	r2, #0
 8002064:	601a      	str	r2, [r3, #0]
 8002066:	605a      	str	r2, [r3, #4]
 8002068:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800206a:	4b1c      	ldr	r3, [pc, #112]	@ (80020dc <MX_TIM3_Init+0x90>)
 800206c:	4a1c      	ldr	r2, [pc, #112]	@ (80020e0 <MX_TIM3_Init+0x94>)
 800206e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002070:	4b1a      	ldr	r3, [pc, #104]	@ (80020dc <MX_TIM3_Init+0x90>)
 8002072:	2200      	movs	r2, #0
 8002074:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002076:	4b19      	ldr	r3, [pc, #100]	@ (80020dc <MX_TIM3_Init+0x90>)
 8002078:	2200      	movs	r2, #0
 800207a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800207c:	4b17      	ldr	r3, [pc, #92]	@ (80020dc <MX_TIM3_Init+0x90>)
 800207e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002082:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002084:	4b15      	ldr	r3, [pc, #84]	@ (80020dc <MX_TIM3_Init+0x90>)
 8002086:	2200      	movs	r2, #0
 8002088:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800208a:	4b14      	ldr	r3, [pc, #80]	@ (80020dc <MX_TIM3_Init+0x90>)
 800208c:	2200      	movs	r2, #0
 800208e:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002090:	2300      	movs	r3, #0
 8002092:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002094:	2300      	movs	r3, #0
 8002096:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 8002098:	2300      	movs	r3, #0
 800209a:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 800209c:	2300      	movs	r3, #0
 800209e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 80020a0:	f107 0310 	add.w	r3, r7, #16
 80020a4:	4619      	mov	r1, r3
 80020a6:	480d      	ldr	r0, [pc, #52]	@ (80020dc <MX_TIM3_Init+0x90>)
 80020a8:	f004 fe75 	bl	8006d96 <HAL_TIMEx_HallSensor_Init>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 80020b2:	f7ff fcc7 	bl	8001a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80020b6:	2350      	movs	r3, #80	@ 0x50
 80020b8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020ba:	2300      	movs	r3, #0
 80020bc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80020be:	1d3b      	adds	r3, r7, #4
 80020c0:	4619      	mov	r1, r3
 80020c2:	4806      	ldr	r0, [pc, #24]	@ (80020dc <MX_TIM3_Init+0x90>)
 80020c4:	f005 f836 	bl	8007134 <HAL_TIMEx_MasterConfigSynchronization>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80020ce:	f7ff fcb9 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80020d2:	bf00      	nop
 80020d4:	3720      	adds	r7, #32
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	20000448 	.word	0x20000448
 80020e0:	40000400 	.word	0x40000400

080020e4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b08a      	sub	sp, #40	@ 0x28
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ec:	f107 0314 	add.w	r3, r7, #20
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]
 80020f4:	605a      	str	r2, [r3, #4]
 80020f6:	609a      	str	r2, [r3, #8]
 80020f8:	60da      	str	r2, [r3, #12]
 80020fa:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a28      	ldr	r2, [pc, #160]	@ (80021a4 <HAL_TIM_Base_MspInit+0xc0>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d149      	bne.n	800219a <HAL_TIM_Base_MspInit+0xb6>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002106:	4b28      	ldr	r3, [pc, #160]	@ (80021a8 <HAL_TIM_Base_MspInit+0xc4>)
 8002108:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800210a:	4a27      	ldr	r2, [pc, #156]	@ (80021a8 <HAL_TIM_Base_MspInit+0xc4>)
 800210c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002110:	6613      	str	r3, [r2, #96]	@ 0x60
 8002112:	4b25      	ldr	r3, [pc, #148]	@ (80021a8 <HAL_TIM_Base_MspInit+0xc4>)
 8002114:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002116:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800211a:	613b      	str	r3, [r7, #16]
 800211c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800211e:	4b22      	ldr	r3, [pc, #136]	@ (80021a8 <HAL_TIM_Base_MspInit+0xc4>)
 8002120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002122:	4a21      	ldr	r2, [pc, #132]	@ (80021a8 <HAL_TIM_Base_MspInit+0xc4>)
 8002124:	f043 0301 	orr.w	r3, r3, #1
 8002128:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800212a:	4b1f      	ldr	r3, [pc, #124]	@ (80021a8 <HAL_TIM_Base_MspInit+0xc4>)
 800212c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800212e:	f003 0301 	and.w	r3, r3, #1
 8002132:	60fb      	str	r3, [r7, #12]
 8002134:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = W_PWM_H_Pin;
 8002136:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800213a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213c:	2302      	movs	r3, #2
 800213e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002140:	2300      	movs	r3, #0
 8002142:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002144:	2300      	movs	r3, #0
 8002146:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002148:	2306      	movs	r3, #6
 800214a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_H_GPIO_Port, &GPIO_InitStruct);
 800214c:	f107 0314 	add.w	r3, r7, #20
 8002150:	4619      	mov	r1, r3
 8002152:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002156:	f002 f873 	bl	8004240 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 800215a:	2200      	movs	r2, #0
 800215c:	2100      	movs	r1, #0
 800215e:	2018      	movs	r0, #24
 8002160:	f001 ff86 	bl	8004070 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8002164:	2018      	movs	r0, #24
 8002166:	f001 ff9d 	bl	80040a4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800216a:	2200      	movs	r2, #0
 800216c:	2100      	movs	r1, #0
 800216e:	2019      	movs	r0, #25
 8002170:	f001 ff7e 	bl	8004070 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002174:	2019      	movs	r0, #25
 8002176:	f001 ff95 	bl	80040a4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 800217a:	2200      	movs	r2, #0
 800217c:	2100      	movs	r1, #0
 800217e:	201a      	movs	r0, #26
 8002180:	f001 ff76 	bl	8004070 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8002184:	201a      	movs	r0, #26
 8002186:	f001 ff8d 	bl	80040a4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800218a:	2200      	movs	r2, #0
 800218c:	2100      	movs	r1, #0
 800218e:	201b      	movs	r0, #27
 8002190:	f001 ff6e 	bl	8004070 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002194:	201b      	movs	r0, #27
 8002196:	f001 ff85 	bl	80040a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800219a:	bf00      	nop
 800219c:	3728      	adds	r7, #40	@ 0x28
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	40012c00 	.word	0x40012c00
 80021a8:	40021000 	.word	0x40021000

080021ac <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021bc:	d10b      	bne.n	80021d6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021be:	4b09      	ldr	r3, [pc, #36]	@ (80021e4 <HAL_TIM_PWM_MspInit+0x38>)
 80021c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021c2:	4a08      	ldr	r2, [pc, #32]	@ (80021e4 <HAL_TIM_PWM_MspInit+0x38>)
 80021c4:	f043 0301 	orr.w	r3, r3, #1
 80021c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80021ca:	4b06      	ldr	r3, [pc, #24]	@ (80021e4 <HAL_TIM_PWM_MspInit+0x38>)
 80021cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ce:	f003 0301 	and.w	r3, r3, #1
 80021d2:	60fb      	str	r3, [r7, #12]
 80021d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80021d6:	bf00      	nop
 80021d8:	3714      	adds	r7, #20
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	40021000 	.word	0x40021000

080021e8 <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b08a      	sub	sp, #40	@ 0x28
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f0:	f107 0314 	add.w	r3, r7, #20
 80021f4:	2200      	movs	r2, #0
 80021f6:	601a      	str	r2, [r3, #0]
 80021f8:	605a      	str	r2, [r3, #4]
 80021fa:	609a      	str	r2, [r3, #8]
 80021fc:	60da      	str	r2, [r3, #12]
 80021fe:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a26      	ldr	r2, [pc, #152]	@ (80022a0 <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d145      	bne.n	8002296 <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800220a:	4b26      	ldr	r3, [pc, #152]	@ (80022a4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800220c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800220e:	4a25      	ldr	r2, [pc, #148]	@ (80022a4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8002210:	f043 0302 	orr.w	r3, r3, #2
 8002214:	6593      	str	r3, [r2, #88]	@ 0x58
 8002216:	4b23      	ldr	r3, [pc, #140]	@ (80022a4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8002218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800221a:	f003 0302 	and.w	r3, r3, #2
 800221e:	613b      	str	r3, [r7, #16]
 8002220:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002222:	4b20      	ldr	r3, [pc, #128]	@ (80022a4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8002224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002226:	4a1f      	ldr	r2, [pc, #124]	@ (80022a4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8002228:	f043 0301 	orr.w	r3, r3, #1
 800222c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800222e:	4b1d      	ldr	r3, [pc, #116]	@ (80022a4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8002230:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002232:	f003 0301 	and.w	r3, r3, #1
 8002236:	60fb      	str	r3, [r7, #12]
 8002238:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800223a:	4b1a      	ldr	r3, [pc, #104]	@ (80022a4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800223c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800223e:	4a19      	ldr	r2, [pc, #100]	@ (80022a4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8002240:	f043 0304 	orr.w	r3, r3, #4
 8002244:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002246:	4b17      	ldr	r3, [pc, #92]	@ (80022a4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8002248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800224a:	f003 0304 	and.w	r3, r3, #4
 800224e:	60bb      	str	r3, [r7, #8]
 8002250:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8002252:	2350      	movs	r3, #80	@ 0x50
 8002254:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002256:	2302      	movs	r3, #2
 8002258:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225a:	2300      	movs	r3, #0
 800225c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800225e:	2300      	movs	r3, #0
 8002260:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002262:	2302      	movs	r3, #2
 8002264:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002266:	f107 0314 	add.w	r3, r7, #20
 800226a:	4619      	mov	r1, r3
 800226c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002270:	f001 ffe6 	bl	8004240 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002274:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002278:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227a:	2302      	movs	r3, #2
 800227c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227e:	2300      	movs	r3, #0
 8002280:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002282:	2300      	movs	r3, #0
 8002284:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002286:	2302      	movs	r3, #2
 8002288:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800228a:	f107 0314 	add.w	r3, r7, #20
 800228e:	4619      	mov	r1, r3
 8002290:	4805      	ldr	r0, [pc, #20]	@ (80022a8 <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 8002292:	f001 ffd5 	bl	8004240 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002296:	bf00      	nop
 8002298:	3728      	adds	r7, #40	@ 0x28
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	40000400 	.word	0x40000400
 80022a4:	40021000 	.word	0x40021000
 80022a8:	48000800 	.word	0x48000800

080022ac <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b08a      	sub	sp, #40	@ 0x28
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b4:	f107 0314 	add.w	r3, r7, #20
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	605a      	str	r2, [r3, #4]
 80022be:	609a      	str	r2, [r3, #8]
 80022c0:	60da      	str	r2, [r3, #12]
 80022c2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a3b      	ldr	r2, [pc, #236]	@ (80023b8 <HAL_TIM_MspPostInit+0x10c>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d14c      	bne.n	8002368 <HAL_TIM_MspPostInit+0xbc>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ce:	4b3b      	ldr	r3, [pc, #236]	@ (80023bc <HAL_TIM_MspPostInit+0x110>)
 80022d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022d2:	4a3a      	ldr	r2, [pc, #232]	@ (80023bc <HAL_TIM_MspPostInit+0x110>)
 80022d4:	f043 0302 	orr.w	r3, r3, #2
 80022d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022da:	4b38      	ldr	r3, [pc, #224]	@ (80023bc <HAL_TIM_MspPostInit+0x110>)
 80022dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022de:	f003 0302 	and.w	r3, r3, #2
 80022e2:	613b      	str	r3, [r7, #16]
 80022e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022e6:	4b35      	ldr	r3, [pc, #212]	@ (80023bc <HAL_TIM_MspPostInit+0x110>)
 80022e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022ea:	4a34      	ldr	r2, [pc, #208]	@ (80023bc <HAL_TIM_MspPostInit+0x110>)
 80022ec:	f043 0301 	orr.w	r3, r3, #1
 80022f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022f2:	4b32      	ldr	r3, [pc, #200]	@ (80023bc <HAL_TIM_MspPostInit+0x110>)
 80022f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	60fb      	str	r3, [r7, #12]
 80022fc:	68fb      	ldr	r3, [r7, #12]
    PB14     ------> TIM1_CH2N
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 80022fe:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002302:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002304:	2302      	movs	r3, #2
 8002306:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002308:	2300      	movs	r3, #0
 800230a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230c:	2300      	movs	r3, #0
 800230e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002310:	2306      	movs	r3, #6
 8002312:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002314:	f107 0314 	add.w	r3, r7, #20
 8002318:	4619      	mov	r1, r3
 800231a:	4829      	ldr	r0, [pc, #164]	@ (80023c0 <HAL_TIM_MspPostInit+0x114>)
 800231c:	f001 ff90 	bl	8004240 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 8002320:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002324:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002326:	2302      	movs	r3, #2
 8002328:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232a:	2300      	movs	r3, #0
 800232c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800232e:	2300      	movs	r3, #0
 8002330:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8002332:	2304      	movs	r3, #4
 8002334:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 8002336:	f107 0314 	add.w	r3, r7, #20
 800233a:	4619      	mov	r1, r3
 800233c:	4820      	ldr	r0, [pc, #128]	@ (80023c0 <HAL_TIM_MspPostInit+0x114>)
 800233e:	f001 ff7f 	bl	8004240 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin;
 8002342:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002346:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002348:	2302      	movs	r3, #2
 800234a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234c:	2300      	movs	r3, #0
 800234e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002350:	2300      	movs	r3, #0
 8002352:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002354:	2306      	movs	r3, #6
 8002356:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002358:	f107 0314 	add.w	r3, r7, #20
 800235c:	4619      	mov	r1, r3
 800235e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002362:	f001 ff6d 	bl	8004240 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002366:	e022      	b.n	80023ae <HAL_TIM_MspPostInit+0x102>
  else if(timHandle->Instance==TIM2)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002370:	d11d      	bne.n	80023ae <HAL_TIM_MspPostInit+0x102>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002372:	4b12      	ldr	r3, [pc, #72]	@ (80023bc <HAL_TIM_MspPostInit+0x110>)
 8002374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002376:	4a11      	ldr	r2, [pc, #68]	@ (80023bc <HAL_TIM_MspPostInit+0x110>)
 8002378:	f043 0301 	orr.w	r3, r3, #1
 800237c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800237e:	4b0f      	ldr	r3, [pc, #60]	@ (80023bc <HAL_TIM_MspPostInit+0x110>)
 8002380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002382:	f003 0301 	and.w	r3, r3, #1
 8002386:	60bb      	str	r3, [r7, #8]
 8002388:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800238a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800238e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002390:	2302      	movs	r3, #2
 8002392:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002394:	2300      	movs	r3, #0
 8002396:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002398:	2300      	movs	r3, #0
 800239a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800239c:	2301      	movs	r3, #1
 800239e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023a0:	f107 0314 	add.w	r3, r7, #20
 80023a4:	4619      	mov	r1, r3
 80023a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023aa:	f001 ff49 	bl	8004240 <HAL_GPIO_Init>
}
 80023ae:	bf00      	nop
 80023b0:	3728      	adds	r7, #40	@ 0x28
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	40012c00 	.word	0x40012c00
 80023bc:	40021000 	.word	0x40021000
 80023c0:	48000400 	.word	0x48000400

080023c4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80023c8:	4b22      	ldr	r3, [pc, #136]	@ (8002454 <MX_USART2_UART_Init+0x90>)
 80023ca:	4a23      	ldr	r2, [pc, #140]	@ (8002458 <MX_USART2_UART_Init+0x94>)
 80023cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80023ce:	4b21      	ldr	r3, [pc, #132]	@ (8002454 <MX_USART2_UART_Init+0x90>)
 80023d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80023d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80023d6:	4b1f      	ldr	r3, [pc, #124]	@ (8002454 <MX_USART2_UART_Init+0x90>)
 80023d8:	2200      	movs	r2, #0
 80023da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80023dc:	4b1d      	ldr	r3, [pc, #116]	@ (8002454 <MX_USART2_UART_Init+0x90>)
 80023de:	2200      	movs	r2, #0
 80023e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80023e2:	4b1c      	ldr	r3, [pc, #112]	@ (8002454 <MX_USART2_UART_Init+0x90>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80023e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002454 <MX_USART2_UART_Init+0x90>)
 80023ea:	220c      	movs	r2, #12
 80023ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023ee:	4b19      	ldr	r3, [pc, #100]	@ (8002454 <MX_USART2_UART_Init+0x90>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80023f4:	4b17      	ldr	r3, [pc, #92]	@ (8002454 <MX_USART2_UART_Init+0x90>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023fa:	4b16      	ldr	r3, [pc, #88]	@ (8002454 <MX_USART2_UART_Init+0x90>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002400:	4b14      	ldr	r3, [pc, #80]	@ (8002454 <MX_USART2_UART_Init+0x90>)
 8002402:	2200      	movs	r2, #0
 8002404:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002406:	4b13      	ldr	r3, [pc, #76]	@ (8002454 <MX_USART2_UART_Init+0x90>)
 8002408:	2200      	movs	r2, #0
 800240a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800240c:	4811      	ldr	r0, [pc, #68]	@ (8002454 <MX_USART2_UART_Init+0x90>)
 800240e:	f005 f826 	bl	800745e <HAL_UART_Init>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d001      	beq.n	800241c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002418:	f7ff fb14 	bl	8001a44 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800241c:	2100      	movs	r1, #0
 800241e:	480d      	ldr	r0, [pc, #52]	@ (8002454 <MX_USART2_UART_Init+0x90>)
 8002420:	f007 f89d 	bl	800955e <HAL_UARTEx_SetTxFifoThreshold>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800242a:	f7ff fb0b 	bl	8001a44 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800242e:	2100      	movs	r1, #0
 8002430:	4808      	ldr	r0, [pc, #32]	@ (8002454 <MX_USART2_UART_Init+0x90>)
 8002432:	f007 f8d2 	bl	80095da <HAL_UARTEx_SetRxFifoThreshold>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800243c:	f7ff fb02 	bl	8001a44 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002440:	4804      	ldr	r0, [pc, #16]	@ (8002454 <MX_USART2_UART_Init+0x90>)
 8002442:	f007 f853 	bl	80094ec <HAL_UARTEx_DisableFifoMode>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d001      	beq.n	8002450 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800244c:	f7ff fafa 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002450:	bf00      	nop
 8002452:	bd80      	pop	{r7, pc}
 8002454:	20000494 	.word	0x20000494
 8002458:	40004400 	.word	0x40004400

0800245c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002460:	4b22      	ldr	r3, [pc, #136]	@ (80024ec <MX_USART3_UART_Init+0x90>)
 8002462:	4a23      	ldr	r2, [pc, #140]	@ (80024f0 <MX_USART3_UART_Init+0x94>)
 8002464:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002466:	4b21      	ldr	r3, [pc, #132]	@ (80024ec <MX_USART3_UART_Init+0x90>)
 8002468:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800246c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800246e:	4b1f      	ldr	r3, [pc, #124]	@ (80024ec <MX_USART3_UART_Init+0x90>)
 8002470:	2200      	movs	r2, #0
 8002472:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002474:	4b1d      	ldr	r3, [pc, #116]	@ (80024ec <MX_USART3_UART_Init+0x90>)
 8002476:	2200      	movs	r2, #0
 8002478:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800247a:	4b1c      	ldr	r3, [pc, #112]	@ (80024ec <MX_USART3_UART_Init+0x90>)
 800247c:	2200      	movs	r2, #0
 800247e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002480:	4b1a      	ldr	r3, [pc, #104]	@ (80024ec <MX_USART3_UART_Init+0x90>)
 8002482:	220c      	movs	r2, #12
 8002484:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002486:	4b19      	ldr	r3, [pc, #100]	@ (80024ec <MX_USART3_UART_Init+0x90>)
 8002488:	2200      	movs	r2, #0
 800248a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800248c:	4b17      	ldr	r3, [pc, #92]	@ (80024ec <MX_USART3_UART_Init+0x90>)
 800248e:	2200      	movs	r2, #0
 8002490:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002492:	4b16      	ldr	r3, [pc, #88]	@ (80024ec <MX_USART3_UART_Init+0x90>)
 8002494:	2200      	movs	r2, #0
 8002496:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002498:	4b14      	ldr	r3, [pc, #80]	@ (80024ec <MX_USART3_UART_Init+0x90>)
 800249a:	2200      	movs	r2, #0
 800249c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800249e:	4b13      	ldr	r3, [pc, #76]	@ (80024ec <MX_USART3_UART_Init+0x90>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80024a4:	4811      	ldr	r0, [pc, #68]	@ (80024ec <MX_USART3_UART_Init+0x90>)
 80024a6:	f004 ffda 	bl	800745e <HAL_UART_Init>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80024b0:	f7ff fac8 	bl	8001a44 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024b4:	2100      	movs	r1, #0
 80024b6:	480d      	ldr	r0, [pc, #52]	@ (80024ec <MX_USART3_UART_Init+0x90>)
 80024b8:	f007 f851 	bl	800955e <HAL_UARTEx_SetTxFifoThreshold>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d001      	beq.n	80024c6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80024c2:	f7ff fabf 	bl	8001a44 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024c6:	2100      	movs	r1, #0
 80024c8:	4808      	ldr	r0, [pc, #32]	@ (80024ec <MX_USART3_UART_Init+0x90>)
 80024ca:	f007 f886 	bl	80095da <HAL_UARTEx_SetRxFifoThreshold>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d001      	beq.n	80024d8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80024d4:	f7ff fab6 	bl	8001a44 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80024d8:	4804      	ldr	r0, [pc, #16]	@ (80024ec <MX_USART3_UART_Init+0x90>)
 80024da:	f007 f807 	bl	80094ec <HAL_UARTEx_DisableFifoMode>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80024e4:	f7ff faae 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80024e8:	bf00      	nop
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	20000528 	.word	0x20000528
 80024f0:	40004800 	.word	0x40004800

080024f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b0a0      	sub	sp, #128	@ 0x80
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024fc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002500:	2200      	movs	r2, #0
 8002502:	601a      	str	r2, [r3, #0]
 8002504:	605a      	str	r2, [r3, #4]
 8002506:	609a      	str	r2, [r3, #8]
 8002508:	60da      	str	r2, [r3, #12]
 800250a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800250c:	f107 0318 	add.w	r3, r7, #24
 8002510:	2254      	movs	r2, #84	@ 0x54
 8002512:	2100      	movs	r1, #0
 8002514:	4618      	mov	r0, r3
 8002516:	f007 ff04 	bl	800a322 <memset>
  if(uartHandle->Instance==USART2)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a41      	ldr	r2, [pc, #260]	@ (8002624 <HAL_UART_MspInit+0x130>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d13f      	bne.n	80025a4 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002524:	2302      	movs	r3, #2
 8002526:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002528:	2300      	movs	r3, #0
 800252a:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800252c:	f107 0318 	add.w	r3, r7, #24
 8002530:	4618      	mov	r0, r3
 8002532:	f002 fe57 	bl	80051e4 <HAL_RCCEx_PeriphCLKConfig>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800253c:	f7ff fa82 	bl	8001a44 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002540:	4b39      	ldr	r3, [pc, #228]	@ (8002628 <HAL_UART_MspInit+0x134>)
 8002542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002544:	4a38      	ldr	r2, [pc, #224]	@ (8002628 <HAL_UART_MspInit+0x134>)
 8002546:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800254a:	6593      	str	r3, [r2, #88]	@ 0x58
 800254c:	4b36      	ldr	r3, [pc, #216]	@ (8002628 <HAL_UART_MspInit+0x134>)
 800254e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002550:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002554:	617b      	str	r3, [r7, #20]
 8002556:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002558:	4b33      	ldr	r3, [pc, #204]	@ (8002628 <HAL_UART_MspInit+0x134>)
 800255a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800255c:	4a32      	ldr	r2, [pc, #200]	@ (8002628 <HAL_UART_MspInit+0x134>)
 800255e:	f043 0301 	orr.w	r3, r3, #1
 8002562:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002564:	4b30      	ldr	r3, [pc, #192]	@ (8002628 <HAL_UART_MspInit+0x134>)
 8002566:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002568:	f003 0301 	and.w	r3, r3, #1
 800256c:	613b      	str	r3, [r7, #16]
 800256e:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002570:	230c      	movs	r3, #12
 8002572:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002574:	2302      	movs	r3, #2
 8002576:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002578:	2300      	movs	r3, #0
 800257a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800257c:	2300      	movs	r3, #0
 800257e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002580:	2307      	movs	r3, #7
 8002582:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002584:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002588:	4619      	mov	r1, r3
 800258a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800258e:	f001 fe57 	bl	8004240 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002592:	2200      	movs	r2, #0
 8002594:	2100      	movs	r1, #0
 8002596:	2026      	movs	r0, #38	@ 0x26
 8002598:	f001 fd6a 	bl	8004070 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800259c:	2026      	movs	r0, #38	@ 0x26
 800259e:	f001 fd81 	bl	80040a4 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80025a2:	e03b      	b.n	800261c <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART3)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a20      	ldr	r2, [pc, #128]	@ (800262c <HAL_UART_MspInit+0x138>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d136      	bne.n	800261c <HAL_UART_MspInit+0x128>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80025ae:	2304      	movs	r3, #4
 80025b0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80025b2:	2300      	movs	r3, #0
 80025b4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025b6:	f107 0318 	add.w	r3, r7, #24
 80025ba:	4618      	mov	r0, r3
 80025bc:	f002 fe12 	bl	80051e4 <HAL_RCCEx_PeriphCLKConfig>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d001      	beq.n	80025ca <HAL_UART_MspInit+0xd6>
      Error_Handler();
 80025c6:	f7ff fa3d 	bl	8001a44 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80025ca:	4b17      	ldr	r3, [pc, #92]	@ (8002628 <HAL_UART_MspInit+0x134>)
 80025cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ce:	4a16      	ldr	r2, [pc, #88]	@ (8002628 <HAL_UART_MspInit+0x134>)
 80025d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80025d6:	4b14      	ldr	r3, [pc, #80]	@ (8002628 <HAL_UART_MspInit+0x134>)
 80025d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025de:	60fb      	str	r3, [r7, #12]
 80025e0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025e2:	4b11      	ldr	r3, [pc, #68]	@ (8002628 <HAL_UART_MspInit+0x134>)
 80025e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025e6:	4a10      	ldr	r2, [pc, #64]	@ (8002628 <HAL_UART_MspInit+0x134>)
 80025e8:	f043 0304 	orr.w	r3, r3, #4
 80025ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002628 <HAL_UART_MspInit+0x134>)
 80025f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025f2:	f003 0304 	and.w	r3, r3, #4
 80025f6:	60bb      	str	r3, [r7, #8]
 80025f8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80025fa:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80025fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002600:	2302      	movs	r3, #2
 8002602:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002604:	2300      	movs	r3, #0
 8002606:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002608:	2300      	movs	r3, #0
 800260a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800260c:	2307      	movs	r3, #7
 800260e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002610:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002614:	4619      	mov	r1, r3
 8002616:	4806      	ldr	r0, [pc, #24]	@ (8002630 <HAL_UART_MspInit+0x13c>)
 8002618:	f001 fe12 	bl	8004240 <HAL_GPIO_Init>
}
 800261c:	bf00      	nop
 800261e:	3780      	adds	r7, #128	@ 0x80
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	40004400 	.word	0x40004400
 8002628:	40021000 	.word	0x40021000
 800262c:	40004800 	.word	0x40004800
 8002630:	48000800 	.word	0x48000800

08002634 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002634:	480d      	ldr	r0, [pc, #52]	@ (800266c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002636:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002638:	f7ff fbd4 	bl	8001de4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800263c:	480c      	ldr	r0, [pc, #48]	@ (8002670 <LoopForever+0x6>)
  ldr r1, =_edata
 800263e:	490d      	ldr	r1, [pc, #52]	@ (8002674 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002640:	4a0d      	ldr	r2, [pc, #52]	@ (8002678 <LoopForever+0xe>)
  movs r3, #0
 8002642:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002644:	e002      	b.n	800264c <LoopCopyDataInit>

08002646 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002646:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002648:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800264a:	3304      	adds	r3, #4

0800264c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800264c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800264e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002650:	d3f9      	bcc.n	8002646 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002652:	4a0a      	ldr	r2, [pc, #40]	@ (800267c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002654:	4c0a      	ldr	r4, [pc, #40]	@ (8002680 <LoopForever+0x16>)
  movs r3, #0
 8002656:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002658:	e001      	b.n	800265e <LoopFillZerobss>

0800265a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800265a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800265c:	3204      	adds	r2, #4

0800265e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800265e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002660:	d3fb      	bcc.n	800265a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002662:	f007 ff13 	bl	800a48c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002666:	f7fe fecb 	bl	8001400 <main>

0800266a <LoopForever>:

LoopForever:
    b LoopForever
 800266a:	e7fe      	b.n	800266a <LoopForever>
  ldr   r0, =_estack
 800266c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002670:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002674:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002678:	0800cc24 	.word	0x0800cc24
  ldr r2, =_sbss
 800267c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002680:	2000070c 	.word	0x2000070c

08002684 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002684:	e7fe      	b.n	8002684 <ADC1_2_IRQHandler>

08002686 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	b082      	sub	sp, #8
 800268a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800268c:	2300      	movs	r3, #0
 800268e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002690:	2003      	movs	r0, #3
 8002692:	f001 fce2 	bl	800405a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002696:	200f      	movs	r0, #15
 8002698:	f7ff f9fe 	bl	8001a98 <HAL_InitTick>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d002      	beq.n	80026a8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	71fb      	strb	r3, [r7, #7]
 80026a6:	e001      	b.n	80026ac <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80026a8:	f7ff f9d2 	bl	8001a50 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026ac:	79fb      	ldrb	r3, [r7, #7]

}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3708      	adds	r7, #8
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
	...

080026b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026b8:	b480      	push	{r7}
 80026ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026bc:	4b05      	ldr	r3, [pc, #20]	@ (80026d4 <HAL_IncTick+0x1c>)
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	4b05      	ldr	r3, [pc, #20]	@ (80026d8 <HAL_IncTick+0x20>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4413      	add	r3, r2
 80026c6:	4a03      	ldr	r2, [pc, #12]	@ (80026d4 <HAL_IncTick+0x1c>)
 80026c8:	6013      	str	r3, [r2, #0]
}
 80026ca:	bf00      	nop
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr
 80026d4:	200005bc 	.word	0x200005bc
 80026d8:	2000000c 	.word	0x2000000c

080026dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  return uwTick;
 80026e0:	4b03      	ldr	r3, [pc, #12]	@ (80026f0 <HAL_GetTick+0x14>)
 80026e2:	681b      	ldr	r3, [r3, #0]
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	200005bc 	.word	0x200005bc

080026f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026fc:	f7ff ffee 	bl	80026dc <HAL_GetTick>
 8002700:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800270c:	d004      	beq.n	8002718 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800270e:	4b09      	ldr	r3, [pc, #36]	@ (8002734 <HAL_Delay+0x40>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	68fa      	ldr	r2, [r7, #12]
 8002714:	4413      	add	r3, r2
 8002716:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002718:	bf00      	nop
 800271a:	f7ff ffdf 	bl	80026dc <HAL_GetTick>
 800271e:	4602      	mov	r2, r0
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	1ad3      	subs	r3, r2, r3
 8002724:	68fa      	ldr	r2, [r7, #12]
 8002726:	429a      	cmp	r2, r3
 8002728:	d8f7      	bhi.n	800271a <HAL_Delay+0x26>
  {
  }
}
 800272a:	bf00      	nop
 800272c:	bf00      	nop
 800272e:	3710      	adds	r7, #16
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}
 8002734:	2000000c 	.word	0x2000000c

08002738 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	431a      	orrs	r2, r3
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	609a      	str	r2, [r3, #8]
}
 8002752:	bf00      	nop
 8002754:	370c      	adds	r7, #12
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr

0800275e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800275e:	b480      	push	{r7}
 8002760:	b083      	sub	sp, #12
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
 8002766:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	431a      	orrs	r2, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	609a      	str	r2, [r3, #8]
}
 8002778:	bf00      	nop
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr

08002784 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002794:	4618      	mov	r0, r3
 8002796:	370c      	adds	r7, #12
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr

080027a0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b087      	sub	sp, #28
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	60f8      	str	r0, [r7, #12]
 80027a8:	60b9      	str	r1, [r7, #8]
 80027aa:	607a      	str	r2, [r7, #4]
 80027ac:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	3360      	adds	r3, #96	@ 0x60
 80027b2:	461a      	mov	r2, r3
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	4413      	add	r3, r2
 80027ba:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	4b08      	ldr	r3, [pc, #32]	@ (80027e4 <LL_ADC_SetOffset+0x44>)
 80027c2:	4013      	ands	r3, r2
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80027ca:	683a      	ldr	r2, [r7, #0]
 80027cc:	430a      	orrs	r2, r1
 80027ce:	4313      	orrs	r3, r2
 80027d0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80027d8:	bf00      	nop
 80027da:	371c      	adds	r7, #28
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr
 80027e4:	03fff000 	.word	0x03fff000

080027e8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b085      	sub	sp, #20
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	3360      	adds	r3, #96	@ 0x60
 80027f6:	461a      	mov	r2, r3
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	4413      	add	r3, r2
 80027fe:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002808:	4618      	mov	r0, r3
 800280a:	3714      	adds	r7, #20
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr

08002814 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002814:	b480      	push	{r7}
 8002816:	b087      	sub	sp, #28
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	3360      	adds	r3, #96	@ 0x60
 8002824:	461a      	mov	r2, r3
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	4413      	add	r3, r2
 800282c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	431a      	orrs	r2, r3
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800283e:	bf00      	nop
 8002840:	371c      	adds	r7, #28
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr

0800284a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800284a:	b480      	push	{r7}
 800284c:	b087      	sub	sp, #28
 800284e:	af00      	add	r7, sp, #0
 8002850:	60f8      	str	r0, [r7, #12]
 8002852:	60b9      	str	r1, [r7, #8]
 8002854:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	3360      	adds	r3, #96	@ 0x60
 800285a:	461a      	mov	r2, r3
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	4413      	add	r3, r2
 8002862:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	431a      	orrs	r2, r3
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002874:	bf00      	nop
 8002876:	371c      	adds	r7, #28
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr

08002880 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002880:	b480      	push	{r7}
 8002882:	b087      	sub	sp, #28
 8002884:	af00      	add	r7, sp, #0
 8002886:	60f8      	str	r0, [r7, #12]
 8002888:	60b9      	str	r1, [r7, #8]
 800288a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	3360      	adds	r3, #96	@ 0x60
 8002890:	461a      	mov	r2, r3
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	4413      	add	r3, r2
 8002898:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	431a      	orrs	r2, r3
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80028aa:	bf00      	nop
 80028ac:	371c      	adds	r7, #28
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr

080028b6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80028b6:	b480      	push	{r7}
 80028b8:	b083      	sub	sp, #12
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	6078      	str	r0, [r7, #4]
 80028be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	695b      	ldr	r3, [r3, #20]
 80028c4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	431a      	orrs	r2, r3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	615a      	str	r2, [r3, #20]
}
 80028d0:	bf00      	nop
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	68db      	ldr	r3, [r3, #12]
 80028e8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d101      	bne.n	80028f4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80028f0:	2301      	movs	r3, #1
 80028f2:	e000      	b.n	80028f6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	370c      	adds	r7, #12
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr

08002902 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002902:	b480      	push	{r7}
 8002904:	b087      	sub	sp, #28
 8002906:	af00      	add	r7, sp, #0
 8002908:	60f8      	str	r0, [r7, #12]
 800290a:	60b9      	str	r1, [r7, #8]
 800290c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	3330      	adds	r3, #48	@ 0x30
 8002912:	461a      	mov	r2, r3
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	0a1b      	lsrs	r3, r3, #8
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	f003 030c 	and.w	r3, r3, #12
 800291e:	4413      	add	r3, r2
 8002920:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	f003 031f 	and.w	r3, r3, #31
 800292c:	211f      	movs	r1, #31
 800292e:	fa01 f303 	lsl.w	r3, r1, r3
 8002932:	43db      	mvns	r3, r3
 8002934:	401a      	ands	r2, r3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	0e9b      	lsrs	r3, r3, #26
 800293a:	f003 011f 	and.w	r1, r3, #31
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	f003 031f 	and.w	r3, r3, #31
 8002944:	fa01 f303 	lsl.w	r3, r1, r3
 8002948:	431a      	orrs	r2, r3
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800294e:	bf00      	nop
 8002950:	371c      	adds	r7, #28
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr

0800295a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800295a:	b480      	push	{r7}
 800295c:	b087      	sub	sp, #28
 800295e:	af00      	add	r7, sp, #0
 8002960:	60f8      	str	r0, [r7, #12]
 8002962:	60b9      	str	r1, [r7, #8]
 8002964:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	3314      	adds	r3, #20
 800296a:	461a      	mov	r2, r3
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	0e5b      	lsrs	r3, r3, #25
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	f003 0304 	and.w	r3, r3, #4
 8002976:	4413      	add	r3, r2
 8002978:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	0d1b      	lsrs	r3, r3, #20
 8002982:	f003 031f 	and.w	r3, r3, #31
 8002986:	2107      	movs	r1, #7
 8002988:	fa01 f303 	lsl.w	r3, r1, r3
 800298c:	43db      	mvns	r3, r3
 800298e:	401a      	ands	r2, r3
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	0d1b      	lsrs	r3, r3, #20
 8002994:	f003 031f 	and.w	r3, r3, #31
 8002998:	6879      	ldr	r1, [r7, #4]
 800299a:	fa01 f303 	lsl.w	r3, r1, r3
 800299e:	431a      	orrs	r2, r3
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80029a4:	bf00      	nop
 80029a6:	371c      	adds	r7, #28
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr

080029b0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b085      	sub	sp, #20
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029c8:	43db      	mvns	r3, r3
 80029ca:	401a      	ands	r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f003 0318 	and.w	r3, r3, #24
 80029d2:	4908      	ldr	r1, [pc, #32]	@ (80029f4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80029d4:	40d9      	lsrs	r1, r3
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	400b      	ands	r3, r1
 80029da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029de:	431a      	orrs	r2, r3
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80029e6:	bf00      	nop
 80029e8:	3714      	adds	r7, #20
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	0007ffff 	.word	0x0007ffff

080029f8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f003 031f 	and.w	r3, r3, #31
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	370c      	adds	r7, #12
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr

08002a14 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	370c      	adds	r7, #12
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr

08002a30 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002a40:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	6093      	str	r3, [r2, #8]
}
 8002a48:	bf00      	nop
 8002a4a:	370c      	adds	r7, #12
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr

08002a54 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002a64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002a68:	d101      	bne.n	8002a6e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e000      	b.n	8002a70 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002a6e:	2300      	movs	r3, #0
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr

08002a7c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002a8c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a90:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002a98:	bf00      	nop
 8002a9a:	370c      	adds	r7, #12
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr

08002aa4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ab4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002ab8:	d101      	bne.n	8002abe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002aba:	2301      	movs	r3, #1
 8002abc:	e000      	b.n	8002ac0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002abe:	2300      	movs	r3, #0
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr

08002acc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002adc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ae0:	f043 0201 	orr.w	r2, r3, #1
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002ae8:	bf00      	nop
 8002aea:	370c      	adds	r7, #12
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f003 0301 	and.w	r3, r3, #1
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d101      	bne.n	8002b0c <LL_ADC_IsEnabled+0x18>
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e000      	b.n	8002b0e <LL_ADC_IsEnabled+0x1a>
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr

08002b1a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002b1a:	b480      	push	{r7}
 8002b1c:	b083      	sub	sp, #12
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b2a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b2e:	f043 0204 	orr.w	r2, r3, #4
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002b36:	bf00      	nop
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr

08002b42 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002b42:	b480      	push	{r7}
 8002b44:	b083      	sub	sp, #12
 8002b46:	af00      	add	r7, sp, #0
 8002b48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	f003 0304 	and.w	r3, r3, #4
 8002b52:	2b04      	cmp	r3, #4
 8002b54:	d101      	bne.n	8002b5a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002b56:	2301      	movs	r3, #1
 8002b58:	e000      	b.n	8002b5c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002b5a:	2300      	movs	r3, #0
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr

08002b68 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	f003 0308 	and.w	r3, r3, #8
 8002b78:	2b08      	cmp	r3, #8
 8002b7a:	d101      	bne.n	8002b80 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e000      	b.n	8002b82 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002b80:	2300      	movs	r3, #0
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	370c      	adds	r7, #12
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr
	...

08002b90 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b90:	b590      	push	{r4, r7, lr}
 8002b92:	b089      	sub	sp, #36	@ 0x24
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d101      	bne.n	8002baa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e1a9      	b.n	8002efe <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	695b      	ldr	r3, [r3, #20]
 8002bae:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d109      	bne.n	8002bcc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f7fe fa85 	bl	80010c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f7ff ff3f 	bl	8002a54 <LL_ADC_IsDeepPowerDownEnabled>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d004      	beq.n	8002be6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff ff25 	bl	8002a30 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff ff5a 	bl	8002aa4 <LL_ADC_IsInternalRegulatorEnabled>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d115      	bne.n	8002c22 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7ff ff3e 	bl	8002a7c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c00:	4b9c      	ldr	r3, [pc, #624]	@ (8002e74 <HAL_ADC_Init+0x2e4>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	099b      	lsrs	r3, r3, #6
 8002c06:	4a9c      	ldr	r2, [pc, #624]	@ (8002e78 <HAL_ADC_Init+0x2e8>)
 8002c08:	fba2 2303 	umull	r2, r3, r2, r3
 8002c0c:	099b      	lsrs	r3, r3, #6
 8002c0e:	3301      	adds	r3, #1
 8002c10:	005b      	lsls	r3, r3, #1
 8002c12:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002c14:	e002      	b.n	8002c1c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	3b01      	subs	r3, #1
 8002c1a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d1f9      	bne.n	8002c16 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7ff ff3c 	bl	8002aa4 <LL_ADC_IsInternalRegulatorEnabled>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d10d      	bne.n	8002c4e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c36:	f043 0210 	orr.w	r2, r3, #16
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c42:	f043 0201 	orr.w	r2, r3, #1
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7ff ff75 	bl	8002b42 <LL_ADC_REG_IsConversionOngoing>
 8002c58:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c5e:	f003 0310 	and.w	r3, r3, #16
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	f040 8142 	bne.w	8002eec <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	f040 813e 	bne.w	8002eec <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c74:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002c78:	f043 0202 	orr.w	r2, r3, #2
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4618      	mov	r0, r3
 8002c86:	f7ff ff35 	bl	8002af4 <LL_ADC_IsEnabled>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d141      	bne.n	8002d14 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c98:	d004      	beq.n	8002ca4 <HAL_ADC_Init+0x114>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a77      	ldr	r2, [pc, #476]	@ (8002e7c <HAL_ADC_Init+0x2ec>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d10f      	bne.n	8002cc4 <HAL_ADC_Init+0x134>
 8002ca4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002ca8:	f7ff ff24 	bl	8002af4 <LL_ADC_IsEnabled>
 8002cac:	4604      	mov	r4, r0
 8002cae:	4873      	ldr	r0, [pc, #460]	@ (8002e7c <HAL_ADC_Init+0x2ec>)
 8002cb0:	f7ff ff20 	bl	8002af4 <LL_ADC_IsEnabled>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	4323      	orrs	r3, r4
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	bf0c      	ite	eq
 8002cbc:	2301      	moveq	r3, #1
 8002cbe:	2300      	movne	r3, #0
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	e012      	b.n	8002cea <HAL_ADC_Init+0x15a>
 8002cc4:	486e      	ldr	r0, [pc, #440]	@ (8002e80 <HAL_ADC_Init+0x2f0>)
 8002cc6:	f7ff ff15 	bl	8002af4 <LL_ADC_IsEnabled>
 8002cca:	4604      	mov	r4, r0
 8002ccc:	486d      	ldr	r0, [pc, #436]	@ (8002e84 <HAL_ADC_Init+0x2f4>)
 8002cce:	f7ff ff11 	bl	8002af4 <LL_ADC_IsEnabled>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	431c      	orrs	r4, r3
 8002cd6:	486c      	ldr	r0, [pc, #432]	@ (8002e88 <HAL_ADC_Init+0x2f8>)
 8002cd8:	f7ff ff0c 	bl	8002af4 <LL_ADC_IsEnabled>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	4323      	orrs	r3, r4
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	bf0c      	ite	eq
 8002ce4:	2301      	moveq	r3, #1
 8002ce6:	2300      	movne	r3, #0
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d012      	beq.n	8002d14 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002cf6:	d004      	beq.n	8002d02 <HAL_ADC_Init+0x172>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a5f      	ldr	r2, [pc, #380]	@ (8002e7c <HAL_ADC_Init+0x2ec>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d101      	bne.n	8002d06 <HAL_ADC_Init+0x176>
 8002d02:	4a62      	ldr	r2, [pc, #392]	@ (8002e8c <HAL_ADC_Init+0x2fc>)
 8002d04:	e000      	b.n	8002d08 <HAL_ADC_Init+0x178>
 8002d06:	4a62      	ldr	r2, [pc, #392]	@ (8002e90 <HAL_ADC_Init+0x300>)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	4610      	mov	r0, r2
 8002d10:	f7ff fd12 	bl	8002738 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	7f5b      	ldrb	r3, [r3, #29]
 8002d18:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d1e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002d24:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002d2a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d32:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d34:	4313      	orrs	r3, r2
 8002d36:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d106      	bne.n	8002d50 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d46:	3b01      	subs	r3, #1
 8002d48:	045b      	lsls	r3, r3, #17
 8002d4a:	69ba      	ldr	r2, [r7, #24]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d009      	beq.n	8002d6c <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d5c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d64:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d66:	69ba      	ldr	r2, [r7, #24]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	68da      	ldr	r2, [r3, #12]
 8002d72:	4b48      	ldr	r3, [pc, #288]	@ (8002e94 <HAL_ADC_Init+0x304>)
 8002d74:	4013      	ands	r3, r2
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	6812      	ldr	r2, [r2, #0]
 8002d7a:	69b9      	ldr	r1, [r7, #24]
 8002d7c:	430b      	orrs	r3, r1
 8002d7e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	691b      	ldr	r3, [r3, #16]
 8002d86:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	430a      	orrs	r2, r1
 8002d94:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7ff fee4 	bl	8002b68 <LL_ADC_INJ_IsConversionOngoing>
 8002da0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d17f      	bne.n	8002ea8 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d17c      	bne.n	8002ea8 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002db2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002dba:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002dca:	f023 0302 	bic.w	r3, r3, #2
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	6812      	ldr	r2, [r2, #0]
 8002dd2:	69b9      	ldr	r1, [r7, #24]
 8002dd4:	430b      	orrs	r3, r1
 8002dd6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	691b      	ldr	r3, [r3, #16]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d017      	beq.n	8002e10 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	691a      	ldr	r2, [r3, #16]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002dee:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002df8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002dfc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	6911      	ldr	r1, [r2, #16]
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	6812      	ldr	r2, [r2, #0]
 8002e08:	430b      	orrs	r3, r1
 8002e0a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002e0e:	e013      	b.n	8002e38 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	691a      	ldr	r2, [r3, #16]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002e1e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	6812      	ldr	r2, [r2, #0]
 8002e2c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002e30:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e34:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d12a      	bne.n	8002e98 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	691b      	ldr	r3, [r3, #16]
 8002e48:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002e4c:	f023 0304 	bic.w	r3, r3, #4
 8002e50:	687a      	ldr	r2, [r7, #4]
 8002e52:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002e58:	4311      	orrs	r1, r2
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002e5e:	4311      	orrs	r1, r2
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002e64:	430a      	orrs	r2, r1
 8002e66:	431a      	orrs	r2, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f042 0201 	orr.w	r2, r2, #1
 8002e70:	611a      	str	r2, [r3, #16]
 8002e72:	e019      	b.n	8002ea8 <HAL_ADC_Init+0x318>
 8002e74:	20000004 	.word	0x20000004
 8002e78:	053e2d63 	.word	0x053e2d63
 8002e7c:	50000100 	.word	0x50000100
 8002e80:	50000400 	.word	0x50000400
 8002e84:	50000500 	.word	0x50000500
 8002e88:	50000600 	.word	0x50000600
 8002e8c:	50000300 	.word	0x50000300
 8002e90:	50000700 	.word	0x50000700
 8002e94:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	691a      	ldr	r2, [r3, #16]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f022 0201 	bic.w	r2, r2, #1
 8002ea6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	695b      	ldr	r3, [r3, #20]
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d10c      	bne.n	8002eca <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb6:	f023 010f 	bic.w	r1, r3, #15
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6a1b      	ldr	r3, [r3, #32]
 8002ebe:	1e5a      	subs	r2, r3, #1
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	430a      	orrs	r2, r1
 8002ec6:	631a      	str	r2, [r3, #48]	@ 0x30
 8002ec8:	e007      	b.n	8002eda <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f022 020f 	bic.w	r2, r2, #15
 8002ed8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ede:	f023 0303 	bic.w	r3, r3, #3
 8002ee2:	f043 0201 	orr.w	r2, r3, #1
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002eea:	e007      	b.n	8002efc <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ef0:	f043 0210 	orr.w	r2, r3, #16
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002efc:	7ffb      	ldrb	r3, [r7, #31]
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3724      	adds	r7, #36	@ 0x24
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd90      	pop	{r4, r7, pc}
 8002f06:	bf00      	nop

08002f08 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b086      	sub	sp, #24
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f18:	d004      	beq.n	8002f24 <HAL_ADC_Start+0x1c>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a67      	ldr	r2, [pc, #412]	@ (80030bc <HAL_ADC_Start+0x1b4>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d101      	bne.n	8002f28 <HAL_ADC_Start+0x20>
 8002f24:	4b66      	ldr	r3, [pc, #408]	@ (80030c0 <HAL_ADC_Start+0x1b8>)
 8002f26:	e000      	b.n	8002f2a <HAL_ADC_Start+0x22>
 8002f28:	4b66      	ldr	r3, [pc, #408]	@ (80030c4 <HAL_ADC_Start+0x1bc>)
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f7ff fd64 	bl	80029f8 <LL_ADC_GetMultimode>
 8002f30:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7ff fe03 	bl	8002b42 <LL_ADC_REG_IsConversionOngoing>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	f040 80b4 	bne.w	80030ac <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d101      	bne.n	8002f52 <HAL_ADC_Start+0x4a>
 8002f4e:	2302      	movs	r3, #2
 8002f50:	e0af      	b.n	80030b2 <HAL_ADC_Start+0x1aa>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2201      	movs	r2, #1
 8002f56:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f000 fe0c 	bl	8003b78 <ADC_Enable>
 8002f60:	4603      	mov	r3, r0
 8002f62:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002f64:	7dfb      	ldrb	r3, [r7, #23]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	f040 809b 	bne.w	80030a2 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f70:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002f74:	f023 0301 	bic.w	r3, r3, #1
 8002f78:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a4d      	ldr	r2, [pc, #308]	@ (80030bc <HAL_ADC_Start+0x1b4>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d009      	beq.n	8002f9e <HAL_ADC_Start+0x96>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a4e      	ldr	r2, [pc, #312]	@ (80030c8 <HAL_ADC_Start+0x1c0>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d002      	beq.n	8002f9a <HAL_ADC_Start+0x92>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	e003      	b.n	8002fa2 <HAL_ADC_Start+0x9a>
 8002f9a:	4b4c      	ldr	r3, [pc, #304]	@ (80030cc <HAL_ADC_Start+0x1c4>)
 8002f9c:	e001      	b.n	8002fa2 <HAL_ADC_Start+0x9a>
 8002f9e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	6812      	ldr	r2, [r2, #0]
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d002      	beq.n	8002fb0 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d105      	bne.n	8002fbc <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fb4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fc0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fc8:	d106      	bne.n	8002fd8 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fce:	f023 0206 	bic.w	r2, r3, #6
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	661a      	str	r2, [r3, #96]	@ 0x60
 8002fd6:	e002      	b.n	8002fde <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	221c      	movs	r2, #28
 8002fe4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a32      	ldr	r2, [pc, #200]	@ (80030bc <HAL_ADC_Start+0x1b4>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d009      	beq.n	800300c <HAL_ADC_Start+0x104>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a32      	ldr	r2, [pc, #200]	@ (80030c8 <HAL_ADC_Start+0x1c0>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d002      	beq.n	8003008 <HAL_ADC_Start+0x100>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	e003      	b.n	8003010 <HAL_ADC_Start+0x108>
 8003008:	4b30      	ldr	r3, [pc, #192]	@ (80030cc <HAL_ADC_Start+0x1c4>)
 800300a:	e001      	b.n	8003010 <HAL_ADC_Start+0x108>
 800300c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	6812      	ldr	r2, [r2, #0]
 8003014:	4293      	cmp	r3, r2
 8003016:	d008      	beq.n	800302a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d005      	beq.n	800302a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	2b05      	cmp	r3, #5
 8003022:	d002      	beq.n	800302a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	2b09      	cmp	r3, #9
 8003028:	d114      	bne.n	8003054 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003034:	2b00      	cmp	r3, #0
 8003036:	d007      	beq.n	8003048 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800303c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003040:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4618      	mov	r0, r3
 800304e:	f7ff fd64 	bl	8002b1a <LL_ADC_REG_StartConversion>
 8003052:	e02d      	b.n	80030b0 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003058:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a15      	ldr	r2, [pc, #84]	@ (80030bc <HAL_ADC_Start+0x1b4>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d009      	beq.n	800307e <HAL_ADC_Start+0x176>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a16      	ldr	r2, [pc, #88]	@ (80030c8 <HAL_ADC_Start+0x1c0>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d002      	beq.n	800307a <HAL_ADC_Start+0x172>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	e003      	b.n	8003082 <HAL_ADC_Start+0x17a>
 800307a:	4b14      	ldr	r3, [pc, #80]	@ (80030cc <HAL_ADC_Start+0x1c4>)
 800307c:	e001      	b.n	8003082 <HAL_ADC_Start+0x17a>
 800307e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003082:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d00f      	beq.n	80030b0 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003094:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003098:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	65da      	str	r2, [r3, #92]	@ 0x5c
 80030a0:	e006      	b.n	80030b0 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80030aa:	e001      	b.n	80030b0 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80030ac:	2302      	movs	r3, #2
 80030ae:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80030b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3718      	adds	r7, #24
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	50000100 	.word	0x50000100
 80030c0:	50000300 	.word	0x50000300
 80030c4:	50000700 	.word	0x50000700
 80030c8:	50000500 	.word	0x50000500
 80030cc:	50000400 	.word	0x50000400

080030d0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b088      	sub	sp, #32
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030e2:	d004      	beq.n	80030ee <HAL_ADC_PollForConversion+0x1e>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a77      	ldr	r2, [pc, #476]	@ (80032c8 <HAL_ADC_PollForConversion+0x1f8>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d101      	bne.n	80030f2 <HAL_ADC_PollForConversion+0x22>
 80030ee:	4b77      	ldr	r3, [pc, #476]	@ (80032cc <HAL_ADC_PollForConversion+0x1fc>)
 80030f0:	e000      	b.n	80030f4 <HAL_ADC_PollForConversion+0x24>
 80030f2:	4b77      	ldr	r3, [pc, #476]	@ (80032d0 <HAL_ADC_PollForConversion+0x200>)
 80030f4:	4618      	mov	r0, r3
 80030f6:	f7ff fc7f 	bl	80029f8 <LL_ADC_GetMultimode>
 80030fa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	699b      	ldr	r3, [r3, #24]
 8003100:	2b08      	cmp	r3, #8
 8003102:	d102      	bne.n	800310a <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003104:	2308      	movs	r3, #8
 8003106:	61fb      	str	r3, [r7, #28]
 8003108:	e037      	b.n	800317a <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d005      	beq.n	800311c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	2b05      	cmp	r3, #5
 8003114:	d002      	beq.n	800311c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	2b09      	cmp	r3, #9
 800311a:	d111      	bne.n	8003140 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	f003 0301 	and.w	r3, r3, #1
 8003126:	2b00      	cmp	r3, #0
 8003128:	d007      	beq.n	800313a <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800312e:	f043 0220 	orr.w	r2, r3, #32
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e0c1      	b.n	80032be <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800313a:	2304      	movs	r3, #4
 800313c:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800313e:	e01c      	b.n	800317a <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003148:	d004      	beq.n	8003154 <HAL_ADC_PollForConversion+0x84>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a5e      	ldr	r2, [pc, #376]	@ (80032c8 <HAL_ADC_PollForConversion+0x1f8>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d101      	bne.n	8003158 <HAL_ADC_PollForConversion+0x88>
 8003154:	4b5d      	ldr	r3, [pc, #372]	@ (80032cc <HAL_ADC_PollForConversion+0x1fc>)
 8003156:	e000      	b.n	800315a <HAL_ADC_PollForConversion+0x8a>
 8003158:	4b5d      	ldr	r3, [pc, #372]	@ (80032d0 <HAL_ADC_PollForConversion+0x200>)
 800315a:	4618      	mov	r0, r3
 800315c:	f7ff fc5a 	bl	8002a14 <LL_ADC_GetMultiDMATransfer>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d007      	beq.n	8003176 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800316a:	f043 0220 	orr.w	r2, r3, #32
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e0a3      	b.n	80032be <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003176:	2304      	movs	r3, #4
 8003178:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800317a:	f7ff faaf 	bl	80026dc <HAL_GetTick>
 800317e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003180:	e021      	b.n	80031c6 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003188:	d01d      	beq.n	80031c6 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800318a:	f7ff faa7 	bl	80026dc <HAL_GetTick>
 800318e:	4602      	mov	r2, r0
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	1ad3      	subs	r3, r2, r3
 8003194:	683a      	ldr	r2, [r7, #0]
 8003196:	429a      	cmp	r2, r3
 8003198:	d302      	bcc.n	80031a0 <HAL_ADC_PollForConversion+0xd0>
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d112      	bne.n	80031c6 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	4013      	ands	r3, r2
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d10b      	bne.n	80031c6 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031b2:	f043 0204 	orr.w	r2, r3, #4
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e07b      	b.n	80032be <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	69fb      	ldr	r3, [r7, #28]
 80031ce:	4013      	ands	r3, r2
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d0d6      	beq.n	8003182 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031d8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4618      	mov	r0, r3
 80031e6:	f7ff fb79 	bl	80028dc <LL_ADC_REG_IsTriggerSourceSWStart>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d01c      	beq.n	800322a <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	7f5b      	ldrb	r3, [r3, #29]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d118      	bne.n	800322a <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0308 	and.w	r3, r3, #8
 8003202:	2b08      	cmp	r3, #8
 8003204:	d111      	bne.n	800322a <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800320a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003216:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d105      	bne.n	800322a <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003222:	f043 0201 	orr.w	r2, r3, #1
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a26      	ldr	r2, [pc, #152]	@ (80032c8 <HAL_ADC_PollForConversion+0x1f8>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d009      	beq.n	8003248 <HAL_ADC_PollForConversion+0x178>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a26      	ldr	r2, [pc, #152]	@ (80032d4 <HAL_ADC_PollForConversion+0x204>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d002      	beq.n	8003244 <HAL_ADC_PollForConversion+0x174>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	e003      	b.n	800324c <HAL_ADC_PollForConversion+0x17c>
 8003244:	4b24      	ldr	r3, [pc, #144]	@ (80032d8 <HAL_ADC_PollForConversion+0x208>)
 8003246:	e001      	b.n	800324c <HAL_ADC_PollForConversion+0x17c>
 8003248:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	6812      	ldr	r2, [r2, #0]
 8003250:	4293      	cmp	r3, r2
 8003252:	d008      	beq.n	8003266 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d005      	beq.n	8003266 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	2b05      	cmp	r3, #5
 800325e:	d002      	beq.n	8003266 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	2b09      	cmp	r3, #9
 8003264:	d104      	bne.n	8003270 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	61bb      	str	r3, [r7, #24]
 800326e:	e014      	b.n	800329a <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a14      	ldr	r2, [pc, #80]	@ (80032c8 <HAL_ADC_PollForConversion+0x1f8>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d009      	beq.n	800328e <HAL_ADC_PollForConversion+0x1be>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a15      	ldr	r2, [pc, #84]	@ (80032d4 <HAL_ADC_PollForConversion+0x204>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d002      	beq.n	800328a <HAL_ADC_PollForConversion+0x1ba>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	e003      	b.n	8003292 <HAL_ADC_PollForConversion+0x1c2>
 800328a:	4b13      	ldr	r3, [pc, #76]	@ (80032d8 <HAL_ADC_PollForConversion+0x208>)
 800328c:	e001      	b.n	8003292 <HAL_ADC_PollForConversion+0x1c2>
 800328e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003292:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	2b08      	cmp	r3, #8
 800329e:	d104      	bne.n	80032aa <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	2208      	movs	r2, #8
 80032a6:	601a      	str	r2, [r3, #0]
 80032a8:	e008      	b.n	80032bc <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d103      	bne.n	80032bc <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	220c      	movs	r2, #12
 80032ba:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3720      	adds	r7, #32
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	50000100 	.word	0x50000100
 80032cc:	50000300 	.word	0x50000300
 80032d0:	50000700 	.word	0x50000700
 80032d4:	50000500 	.word	0x50000500
 80032d8:	50000400 	.word	0x50000400

080032dc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	370c      	adds	r7, #12
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
	...

080032f8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b0b6      	sub	sp, #216	@ 0xd8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003302:	2300      	movs	r3, #0
 8003304:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003308:	2300      	movs	r3, #0
 800330a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003312:	2b01      	cmp	r3, #1
 8003314:	d102      	bne.n	800331c <HAL_ADC_ConfigChannel+0x24>
 8003316:	2302      	movs	r3, #2
 8003318:	f000 bc13 	b.w	8003b42 <HAL_ADC_ConfigChannel+0x84a>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2201      	movs	r2, #1
 8003320:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4618      	mov	r0, r3
 800332a:	f7ff fc0a 	bl	8002b42 <LL_ADC_REG_IsConversionOngoing>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	f040 83f3 	bne.w	8003b1c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6818      	ldr	r0, [r3, #0]
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	6859      	ldr	r1, [r3, #4]
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	461a      	mov	r2, r3
 8003344:	f7ff fadd 	bl	8002902 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4618      	mov	r0, r3
 800334e:	f7ff fbf8 	bl	8002b42 <LL_ADC_REG_IsConversionOngoing>
 8003352:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4618      	mov	r0, r3
 800335c:	f7ff fc04 	bl	8002b68 <LL_ADC_INJ_IsConversionOngoing>
 8003360:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003364:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003368:	2b00      	cmp	r3, #0
 800336a:	f040 81d9 	bne.w	8003720 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800336e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003372:	2b00      	cmp	r3, #0
 8003374:	f040 81d4 	bne.w	8003720 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003380:	d10f      	bne.n	80033a2 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6818      	ldr	r0, [r3, #0]
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2200      	movs	r2, #0
 800338c:	4619      	mov	r1, r3
 800338e:	f7ff fae4 	bl	800295a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800339a:	4618      	mov	r0, r3
 800339c:	f7ff fa8b 	bl	80028b6 <LL_ADC_SetSamplingTimeCommonConfig>
 80033a0:	e00e      	b.n	80033c0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6818      	ldr	r0, [r3, #0]
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	6819      	ldr	r1, [r3, #0]
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	461a      	mov	r2, r3
 80033b0:	f7ff fad3 	bl	800295a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	2100      	movs	r1, #0
 80033ba:	4618      	mov	r0, r3
 80033bc:	f7ff fa7b 	bl	80028b6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	695a      	ldr	r2, [r3, #20]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	08db      	lsrs	r3, r3, #3
 80033cc:	f003 0303 	and.w	r3, r3, #3
 80033d0:	005b      	lsls	r3, r3, #1
 80033d2:	fa02 f303 	lsl.w	r3, r2, r3
 80033d6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	2b04      	cmp	r3, #4
 80033e0:	d022      	beq.n	8003428 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6818      	ldr	r0, [r3, #0]
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	6919      	ldr	r1, [r3, #16]
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80033f2:	f7ff f9d5 	bl	80027a0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6818      	ldr	r0, [r3, #0]
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	6919      	ldr	r1, [r3, #16]
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	699b      	ldr	r3, [r3, #24]
 8003402:	461a      	mov	r2, r3
 8003404:	f7ff fa21 	bl	800284a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6818      	ldr	r0, [r3, #0]
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003414:	2b01      	cmp	r3, #1
 8003416:	d102      	bne.n	800341e <HAL_ADC_ConfigChannel+0x126>
 8003418:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800341c:	e000      	b.n	8003420 <HAL_ADC_ConfigChannel+0x128>
 800341e:	2300      	movs	r3, #0
 8003420:	461a      	mov	r2, r3
 8003422:	f7ff fa2d 	bl	8002880 <LL_ADC_SetOffsetSaturation>
 8003426:	e17b      	b.n	8003720 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2100      	movs	r1, #0
 800342e:	4618      	mov	r0, r3
 8003430:	f7ff f9da 	bl	80027e8 <LL_ADC_GetOffsetChannel>
 8003434:	4603      	mov	r3, r0
 8003436:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800343a:	2b00      	cmp	r3, #0
 800343c:	d10a      	bne.n	8003454 <HAL_ADC_ConfigChannel+0x15c>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2100      	movs	r1, #0
 8003444:	4618      	mov	r0, r3
 8003446:	f7ff f9cf 	bl	80027e8 <LL_ADC_GetOffsetChannel>
 800344a:	4603      	mov	r3, r0
 800344c:	0e9b      	lsrs	r3, r3, #26
 800344e:	f003 021f 	and.w	r2, r3, #31
 8003452:	e01e      	b.n	8003492 <HAL_ADC_ConfigChannel+0x19a>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	2100      	movs	r1, #0
 800345a:	4618      	mov	r0, r3
 800345c:	f7ff f9c4 	bl	80027e8 <LL_ADC_GetOffsetChannel>
 8003460:	4603      	mov	r3, r0
 8003462:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003466:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800346a:	fa93 f3a3 	rbit	r3, r3
 800346e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003472:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003476:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800347a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d101      	bne.n	8003486 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003482:	2320      	movs	r3, #32
 8003484:	e004      	b.n	8003490 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003486:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800348a:	fab3 f383 	clz	r3, r3
 800348e:	b2db      	uxtb	r3, r3
 8003490:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800349a:	2b00      	cmp	r3, #0
 800349c:	d105      	bne.n	80034aa <HAL_ADC_ConfigChannel+0x1b2>
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	0e9b      	lsrs	r3, r3, #26
 80034a4:	f003 031f 	and.w	r3, r3, #31
 80034a8:	e018      	b.n	80034dc <HAL_ADC_ConfigChannel+0x1e4>
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80034b6:	fa93 f3a3 	rbit	r3, r3
 80034ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80034be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80034c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80034c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d101      	bne.n	80034d2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80034ce:	2320      	movs	r3, #32
 80034d0:	e004      	b.n	80034dc <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80034d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80034d6:	fab3 f383 	clz	r3, r3
 80034da:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80034dc:	429a      	cmp	r2, r3
 80034de:	d106      	bne.n	80034ee <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	2200      	movs	r2, #0
 80034e6:	2100      	movs	r1, #0
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7ff f993 	bl	8002814 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2101      	movs	r1, #1
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7ff f977 	bl	80027e8 <LL_ADC_GetOffsetChannel>
 80034fa:	4603      	mov	r3, r0
 80034fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003500:	2b00      	cmp	r3, #0
 8003502:	d10a      	bne.n	800351a <HAL_ADC_ConfigChannel+0x222>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	2101      	movs	r1, #1
 800350a:	4618      	mov	r0, r3
 800350c:	f7ff f96c 	bl	80027e8 <LL_ADC_GetOffsetChannel>
 8003510:	4603      	mov	r3, r0
 8003512:	0e9b      	lsrs	r3, r3, #26
 8003514:	f003 021f 	and.w	r2, r3, #31
 8003518:	e01e      	b.n	8003558 <HAL_ADC_ConfigChannel+0x260>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	2101      	movs	r1, #1
 8003520:	4618      	mov	r0, r3
 8003522:	f7ff f961 	bl	80027e8 <LL_ADC_GetOffsetChannel>
 8003526:	4603      	mov	r3, r0
 8003528:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800352c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003530:	fa93 f3a3 	rbit	r3, r3
 8003534:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003538:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800353c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003540:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003544:	2b00      	cmp	r3, #0
 8003546:	d101      	bne.n	800354c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003548:	2320      	movs	r3, #32
 800354a:	e004      	b.n	8003556 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800354c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003550:	fab3 f383 	clz	r3, r3
 8003554:	b2db      	uxtb	r3, r3
 8003556:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003560:	2b00      	cmp	r3, #0
 8003562:	d105      	bne.n	8003570 <HAL_ADC_ConfigChannel+0x278>
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	0e9b      	lsrs	r3, r3, #26
 800356a:	f003 031f 	and.w	r3, r3, #31
 800356e:	e018      	b.n	80035a2 <HAL_ADC_ConfigChannel+0x2aa>
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003578:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800357c:	fa93 f3a3 	rbit	r3, r3
 8003580:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003584:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003588:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800358c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003590:	2b00      	cmp	r3, #0
 8003592:	d101      	bne.n	8003598 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003594:	2320      	movs	r3, #32
 8003596:	e004      	b.n	80035a2 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003598:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800359c:	fab3 f383 	clz	r3, r3
 80035a0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d106      	bne.n	80035b4 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	2200      	movs	r2, #0
 80035ac:	2101      	movs	r1, #1
 80035ae:	4618      	mov	r0, r3
 80035b0:	f7ff f930 	bl	8002814 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2102      	movs	r1, #2
 80035ba:	4618      	mov	r0, r3
 80035bc:	f7ff f914 	bl	80027e8 <LL_ADC_GetOffsetChannel>
 80035c0:	4603      	mov	r3, r0
 80035c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d10a      	bne.n	80035e0 <HAL_ADC_ConfigChannel+0x2e8>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2102      	movs	r1, #2
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7ff f909 	bl	80027e8 <LL_ADC_GetOffsetChannel>
 80035d6:	4603      	mov	r3, r0
 80035d8:	0e9b      	lsrs	r3, r3, #26
 80035da:	f003 021f 	and.w	r2, r3, #31
 80035de:	e01e      	b.n	800361e <HAL_ADC_ConfigChannel+0x326>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2102      	movs	r1, #2
 80035e6:	4618      	mov	r0, r3
 80035e8:	f7ff f8fe 	bl	80027e8 <LL_ADC_GetOffsetChannel>
 80035ec:	4603      	mov	r3, r0
 80035ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80035f6:	fa93 f3a3 	rbit	r3, r3
 80035fa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80035fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003602:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003606:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800360a:	2b00      	cmp	r3, #0
 800360c:	d101      	bne.n	8003612 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800360e:	2320      	movs	r3, #32
 8003610:	e004      	b.n	800361c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003612:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003616:	fab3 f383 	clz	r3, r3
 800361a:	b2db      	uxtb	r3, r3
 800361c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003626:	2b00      	cmp	r3, #0
 8003628:	d105      	bne.n	8003636 <HAL_ADC_ConfigChannel+0x33e>
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	0e9b      	lsrs	r3, r3, #26
 8003630:	f003 031f 	and.w	r3, r3, #31
 8003634:	e016      	b.n	8003664 <HAL_ADC_ConfigChannel+0x36c>
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800363e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003642:	fa93 f3a3 	rbit	r3, r3
 8003646:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003648:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800364a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800364e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003652:	2b00      	cmp	r3, #0
 8003654:	d101      	bne.n	800365a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003656:	2320      	movs	r3, #32
 8003658:	e004      	b.n	8003664 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800365a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800365e:	fab3 f383 	clz	r3, r3
 8003662:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003664:	429a      	cmp	r2, r3
 8003666:	d106      	bne.n	8003676 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	2200      	movs	r2, #0
 800366e:	2102      	movs	r1, #2
 8003670:	4618      	mov	r0, r3
 8003672:	f7ff f8cf 	bl	8002814 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2103      	movs	r1, #3
 800367c:	4618      	mov	r0, r3
 800367e:	f7ff f8b3 	bl	80027e8 <LL_ADC_GetOffsetChannel>
 8003682:	4603      	mov	r3, r0
 8003684:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003688:	2b00      	cmp	r3, #0
 800368a:	d10a      	bne.n	80036a2 <HAL_ADC_ConfigChannel+0x3aa>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	2103      	movs	r1, #3
 8003692:	4618      	mov	r0, r3
 8003694:	f7ff f8a8 	bl	80027e8 <LL_ADC_GetOffsetChannel>
 8003698:	4603      	mov	r3, r0
 800369a:	0e9b      	lsrs	r3, r3, #26
 800369c:	f003 021f 	and.w	r2, r3, #31
 80036a0:	e017      	b.n	80036d2 <HAL_ADC_ConfigChannel+0x3da>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2103      	movs	r1, #3
 80036a8:	4618      	mov	r0, r3
 80036aa:	f7ff f89d 	bl	80027e8 <LL_ADC_GetOffsetChannel>
 80036ae:	4603      	mov	r3, r0
 80036b0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036b4:	fa93 f3a3 	rbit	r3, r3
 80036b8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80036ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80036bc:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80036be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d101      	bne.n	80036c8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80036c4:	2320      	movs	r3, #32
 80036c6:	e003      	b.n	80036d0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80036c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80036ca:	fab3 f383 	clz	r3, r3
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d105      	bne.n	80036ea <HAL_ADC_ConfigChannel+0x3f2>
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	0e9b      	lsrs	r3, r3, #26
 80036e4:	f003 031f 	and.w	r3, r3, #31
 80036e8:	e011      	b.n	800370e <HAL_ADC_ConfigChannel+0x416>
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80036f2:	fa93 f3a3 	rbit	r3, r3
 80036f6:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80036f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80036fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80036fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d101      	bne.n	8003706 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003702:	2320      	movs	r3, #32
 8003704:	e003      	b.n	800370e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003706:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003708:	fab3 f383 	clz	r3, r3
 800370c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800370e:	429a      	cmp	r2, r3
 8003710:	d106      	bne.n	8003720 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2200      	movs	r2, #0
 8003718:	2103      	movs	r1, #3
 800371a:	4618      	mov	r0, r3
 800371c:	f7ff f87a 	bl	8002814 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4618      	mov	r0, r3
 8003726:	f7ff f9e5 	bl	8002af4 <LL_ADC_IsEnabled>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	f040 813d 	bne.w	80039ac <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6818      	ldr	r0, [r3, #0]
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	6819      	ldr	r1, [r3, #0]
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	461a      	mov	r2, r3
 8003740:	f7ff f936 	bl	80029b0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	4aa2      	ldr	r2, [pc, #648]	@ (80039d4 <HAL_ADC_ConfigChannel+0x6dc>)
 800374a:	4293      	cmp	r3, r2
 800374c:	f040 812e 	bne.w	80039ac <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800375c:	2b00      	cmp	r3, #0
 800375e:	d10b      	bne.n	8003778 <HAL_ADC_ConfigChannel+0x480>
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	0e9b      	lsrs	r3, r3, #26
 8003766:	3301      	adds	r3, #1
 8003768:	f003 031f 	and.w	r3, r3, #31
 800376c:	2b09      	cmp	r3, #9
 800376e:	bf94      	ite	ls
 8003770:	2301      	movls	r3, #1
 8003772:	2300      	movhi	r3, #0
 8003774:	b2db      	uxtb	r3, r3
 8003776:	e019      	b.n	80037ac <HAL_ADC_ConfigChannel+0x4b4>
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800377e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003780:	fa93 f3a3 	rbit	r3, r3
 8003784:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003786:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003788:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800378a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800378c:	2b00      	cmp	r3, #0
 800378e:	d101      	bne.n	8003794 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003790:	2320      	movs	r3, #32
 8003792:	e003      	b.n	800379c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003794:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003796:	fab3 f383 	clz	r3, r3
 800379a:	b2db      	uxtb	r3, r3
 800379c:	3301      	adds	r3, #1
 800379e:	f003 031f 	and.w	r3, r3, #31
 80037a2:	2b09      	cmp	r3, #9
 80037a4:	bf94      	ite	ls
 80037a6:	2301      	movls	r3, #1
 80037a8:	2300      	movhi	r3, #0
 80037aa:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d079      	beq.n	80038a4 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d107      	bne.n	80037cc <HAL_ADC_ConfigChannel+0x4d4>
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	0e9b      	lsrs	r3, r3, #26
 80037c2:	3301      	adds	r3, #1
 80037c4:	069b      	lsls	r3, r3, #26
 80037c6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80037ca:	e015      	b.n	80037f8 <HAL_ADC_ConfigChannel+0x500>
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80037d4:	fa93 f3a3 	rbit	r3, r3
 80037d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80037da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80037dc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80037de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d101      	bne.n	80037e8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80037e4:	2320      	movs	r3, #32
 80037e6:	e003      	b.n	80037f0 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80037e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037ea:	fab3 f383 	clz	r3, r3
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	3301      	adds	r3, #1
 80037f2:	069b      	lsls	r3, r3, #26
 80037f4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003800:	2b00      	cmp	r3, #0
 8003802:	d109      	bne.n	8003818 <HAL_ADC_ConfigChannel+0x520>
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	0e9b      	lsrs	r3, r3, #26
 800380a:	3301      	adds	r3, #1
 800380c:	f003 031f 	and.w	r3, r3, #31
 8003810:	2101      	movs	r1, #1
 8003812:	fa01 f303 	lsl.w	r3, r1, r3
 8003816:	e017      	b.n	8003848 <HAL_ADC_ConfigChannel+0x550>
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800381e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003820:	fa93 f3a3 	rbit	r3, r3
 8003824:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003826:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003828:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800382a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800382c:	2b00      	cmp	r3, #0
 800382e:	d101      	bne.n	8003834 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003830:	2320      	movs	r3, #32
 8003832:	e003      	b.n	800383c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003834:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003836:	fab3 f383 	clz	r3, r3
 800383a:	b2db      	uxtb	r3, r3
 800383c:	3301      	adds	r3, #1
 800383e:	f003 031f 	and.w	r3, r3, #31
 8003842:	2101      	movs	r1, #1
 8003844:	fa01 f303 	lsl.w	r3, r1, r3
 8003848:	ea42 0103 	orr.w	r1, r2, r3
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003854:	2b00      	cmp	r3, #0
 8003856:	d10a      	bne.n	800386e <HAL_ADC_ConfigChannel+0x576>
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	0e9b      	lsrs	r3, r3, #26
 800385e:	3301      	adds	r3, #1
 8003860:	f003 021f 	and.w	r2, r3, #31
 8003864:	4613      	mov	r3, r2
 8003866:	005b      	lsls	r3, r3, #1
 8003868:	4413      	add	r3, r2
 800386a:	051b      	lsls	r3, r3, #20
 800386c:	e018      	b.n	80038a0 <HAL_ADC_ConfigChannel+0x5a8>
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003876:	fa93 f3a3 	rbit	r3, r3
 800387a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800387c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800387e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003880:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003882:	2b00      	cmp	r3, #0
 8003884:	d101      	bne.n	800388a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003886:	2320      	movs	r3, #32
 8003888:	e003      	b.n	8003892 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800388a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800388c:	fab3 f383 	clz	r3, r3
 8003890:	b2db      	uxtb	r3, r3
 8003892:	3301      	adds	r3, #1
 8003894:	f003 021f 	and.w	r2, r3, #31
 8003898:	4613      	mov	r3, r2
 800389a:	005b      	lsls	r3, r3, #1
 800389c:	4413      	add	r3, r2
 800389e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038a0:	430b      	orrs	r3, r1
 80038a2:	e07e      	b.n	80039a2 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d107      	bne.n	80038c0 <HAL_ADC_ConfigChannel+0x5c8>
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	0e9b      	lsrs	r3, r3, #26
 80038b6:	3301      	adds	r3, #1
 80038b8:	069b      	lsls	r3, r3, #26
 80038ba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80038be:	e015      	b.n	80038ec <HAL_ADC_ConfigChannel+0x5f4>
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038c8:	fa93 f3a3 	rbit	r3, r3
 80038cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80038ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038d0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80038d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d101      	bne.n	80038dc <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80038d8:	2320      	movs	r3, #32
 80038da:	e003      	b.n	80038e4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80038dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038de:	fab3 f383 	clz	r3, r3
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	3301      	adds	r3, #1
 80038e6:	069b      	lsls	r3, r3, #26
 80038e8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d109      	bne.n	800390c <HAL_ADC_ConfigChannel+0x614>
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	0e9b      	lsrs	r3, r3, #26
 80038fe:	3301      	adds	r3, #1
 8003900:	f003 031f 	and.w	r3, r3, #31
 8003904:	2101      	movs	r1, #1
 8003906:	fa01 f303 	lsl.w	r3, r1, r3
 800390a:	e017      	b.n	800393c <HAL_ADC_ConfigChannel+0x644>
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003912:	6a3b      	ldr	r3, [r7, #32]
 8003914:	fa93 f3a3 	rbit	r3, r3
 8003918:	61fb      	str	r3, [r7, #28]
  return result;
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800391e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003920:	2b00      	cmp	r3, #0
 8003922:	d101      	bne.n	8003928 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003924:	2320      	movs	r3, #32
 8003926:	e003      	b.n	8003930 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392a:	fab3 f383 	clz	r3, r3
 800392e:	b2db      	uxtb	r3, r3
 8003930:	3301      	adds	r3, #1
 8003932:	f003 031f 	and.w	r3, r3, #31
 8003936:	2101      	movs	r1, #1
 8003938:	fa01 f303 	lsl.w	r3, r1, r3
 800393c:	ea42 0103 	orr.w	r1, r2, r3
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003948:	2b00      	cmp	r3, #0
 800394a:	d10d      	bne.n	8003968 <HAL_ADC_ConfigChannel+0x670>
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	0e9b      	lsrs	r3, r3, #26
 8003952:	3301      	adds	r3, #1
 8003954:	f003 021f 	and.w	r2, r3, #31
 8003958:	4613      	mov	r3, r2
 800395a:	005b      	lsls	r3, r3, #1
 800395c:	4413      	add	r3, r2
 800395e:	3b1e      	subs	r3, #30
 8003960:	051b      	lsls	r3, r3, #20
 8003962:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003966:	e01b      	b.n	80039a0 <HAL_ADC_ConfigChannel+0x6a8>
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	fa93 f3a3 	rbit	r3, r3
 8003974:	613b      	str	r3, [r7, #16]
  return result;
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d101      	bne.n	8003984 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003980:	2320      	movs	r3, #32
 8003982:	e003      	b.n	800398c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003984:	69bb      	ldr	r3, [r7, #24]
 8003986:	fab3 f383 	clz	r3, r3
 800398a:	b2db      	uxtb	r3, r3
 800398c:	3301      	adds	r3, #1
 800398e:	f003 021f 	and.w	r2, r3, #31
 8003992:	4613      	mov	r3, r2
 8003994:	005b      	lsls	r3, r3, #1
 8003996:	4413      	add	r3, r2
 8003998:	3b1e      	subs	r3, #30
 800399a:	051b      	lsls	r3, r3, #20
 800399c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039a0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80039a2:	683a      	ldr	r2, [r7, #0]
 80039a4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039a6:	4619      	mov	r1, r3
 80039a8:	f7fe ffd7 	bl	800295a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	4b09      	ldr	r3, [pc, #36]	@ (80039d8 <HAL_ADC_ConfigChannel+0x6e0>)
 80039b2:	4013      	ands	r3, r2
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	f000 80be 	beq.w	8003b36 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039c2:	d004      	beq.n	80039ce <HAL_ADC_ConfigChannel+0x6d6>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a04      	ldr	r2, [pc, #16]	@ (80039dc <HAL_ADC_ConfigChannel+0x6e4>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d10a      	bne.n	80039e4 <HAL_ADC_ConfigChannel+0x6ec>
 80039ce:	4b04      	ldr	r3, [pc, #16]	@ (80039e0 <HAL_ADC_ConfigChannel+0x6e8>)
 80039d0:	e009      	b.n	80039e6 <HAL_ADC_ConfigChannel+0x6ee>
 80039d2:	bf00      	nop
 80039d4:	407f0000 	.word	0x407f0000
 80039d8:	80080000 	.word	0x80080000
 80039dc:	50000100 	.word	0x50000100
 80039e0:	50000300 	.word	0x50000300
 80039e4:	4b59      	ldr	r3, [pc, #356]	@ (8003b4c <HAL_ADC_ConfigChannel+0x854>)
 80039e6:	4618      	mov	r0, r3
 80039e8:	f7fe fecc 	bl	8002784 <LL_ADC_GetCommonPathInternalCh>
 80039ec:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a56      	ldr	r2, [pc, #344]	@ (8003b50 <HAL_ADC_ConfigChannel+0x858>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d004      	beq.n	8003a04 <HAL_ADC_ConfigChannel+0x70c>
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a55      	ldr	r2, [pc, #340]	@ (8003b54 <HAL_ADC_ConfigChannel+0x85c>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d13a      	bne.n	8003a7a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003a04:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003a08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d134      	bne.n	8003a7a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a18:	d005      	beq.n	8003a26 <HAL_ADC_ConfigChannel+0x72e>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a4e      	ldr	r2, [pc, #312]	@ (8003b58 <HAL_ADC_ConfigChannel+0x860>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	f040 8085 	bne.w	8003b30 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a2e:	d004      	beq.n	8003a3a <HAL_ADC_ConfigChannel+0x742>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a49      	ldr	r2, [pc, #292]	@ (8003b5c <HAL_ADC_ConfigChannel+0x864>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d101      	bne.n	8003a3e <HAL_ADC_ConfigChannel+0x746>
 8003a3a:	4a49      	ldr	r2, [pc, #292]	@ (8003b60 <HAL_ADC_ConfigChannel+0x868>)
 8003a3c:	e000      	b.n	8003a40 <HAL_ADC_ConfigChannel+0x748>
 8003a3e:	4a43      	ldr	r2, [pc, #268]	@ (8003b4c <HAL_ADC_ConfigChannel+0x854>)
 8003a40:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003a44:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003a48:	4619      	mov	r1, r3
 8003a4a:	4610      	mov	r0, r2
 8003a4c:	f7fe fe87 	bl	800275e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a50:	4b44      	ldr	r3, [pc, #272]	@ (8003b64 <HAL_ADC_ConfigChannel+0x86c>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	099b      	lsrs	r3, r3, #6
 8003a56:	4a44      	ldr	r2, [pc, #272]	@ (8003b68 <HAL_ADC_ConfigChannel+0x870>)
 8003a58:	fba2 2303 	umull	r2, r3, r2, r3
 8003a5c:	099b      	lsrs	r3, r3, #6
 8003a5e:	1c5a      	adds	r2, r3, #1
 8003a60:	4613      	mov	r3, r2
 8003a62:	005b      	lsls	r3, r3, #1
 8003a64:	4413      	add	r3, r2
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003a6a:	e002      	b.n	8003a72 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	3b01      	subs	r3, #1
 8003a70:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d1f9      	bne.n	8003a6c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a78:	e05a      	b.n	8003b30 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a3b      	ldr	r2, [pc, #236]	@ (8003b6c <HAL_ADC_ConfigChannel+0x874>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d125      	bne.n	8003ad0 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003a84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003a88:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d11f      	bne.n	8003ad0 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a31      	ldr	r2, [pc, #196]	@ (8003b5c <HAL_ADC_ConfigChannel+0x864>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d104      	bne.n	8003aa4 <HAL_ADC_ConfigChannel+0x7ac>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a34      	ldr	r2, [pc, #208]	@ (8003b70 <HAL_ADC_ConfigChannel+0x878>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d047      	beq.n	8003b34 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003aac:	d004      	beq.n	8003ab8 <HAL_ADC_ConfigChannel+0x7c0>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a2a      	ldr	r2, [pc, #168]	@ (8003b5c <HAL_ADC_ConfigChannel+0x864>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d101      	bne.n	8003abc <HAL_ADC_ConfigChannel+0x7c4>
 8003ab8:	4a29      	ldr	r2, [pc, #164]	@ (8003b60 <HAL_ADC_ConfigChannel+0x868>)
 8003aba:	e000      	b.n	8003abe <HAL_ADC_ConfigChannel+0x7c6>
 8003abc:	4a23      	ldr	r2, [pc, #140]	@ (8003b4c <HAL_ADC_ConfigChannel+0x854>)
 8003abe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ac2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ac6:	4619      	mov	r1, r3
 8003ac8:	4610      	mov	r0, r2
 8003aca:	f7fe fe48 	bl	800275e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003ace:	e031      	b.n	8003b34 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a27      	ldr	r2, [pc, #156]	@ (8003b74 <HAL_ADC_ConfigChannel+0x87c>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d12d      	bne.n	8003b36 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003ada:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ade:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d127      	bne.n	8003b36 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a1c      	ldr	r2, [pc, #112]	@ (8003b5c <HAL_ADC_ConfigChannel+0x864>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d022      	beq.n	8003b36 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003af8:	d004      	beq.n	8003b04 <HAL_ADC_ConfigChannel+0x80c>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a17      	ldr	r2, [pc, #92]	@ (8003b5c <HAL_ADC_ConfigChannel+0x864>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d101      	bne.n	8003b08 <HAL_ADC_ConfigChannel+0x810>
 8003b04:	4a16      	ldr	r2, [pc, #88]	@ (8003b60 <HAL_ADC_ConfigChannel+0x868>)
 8003b06:	e000      	b.n	8003b0a <HAL_ADC_ConfigChannel+0x812>
 8003b08:	4a10      	ldr	r2, [pc, #64]	@ (8003b4c <HAL_ADC_ConfigChannel+0x854>)
 8003b0a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b0e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003b12:	4619      	mov	r1, r3
 8003b14:	4610      	mov	r0, r2
 8003b16:	f7fe fe22 	bl	800275e <LL_ADC_SetCommonPathInternalCh>
 8003b1a:	e00c      	b.n	8003b36 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b20:	f043 0220 	orr.w	r2, r3, #32
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003b2e:	e002      	b.n	8003b36 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003b30:	bf00      	nop
 8003b32:	e000      	b.n	8003b36 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003b34:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003b3e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	37d8      	adds	r7, #216	@ 0xd8
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	50000700 	.word	0x50000700
 8003b50:	c3210000 	.word	0xc3210000
 8003b54:	90c00010 	.word	0x90c00010
 8003b58:	50000600 	.word	0x50000600
 8003b5c:	50000100 	.word	0x50000100
 8003b60:	50000300 	.word	0x50000300
 8003b64:	20000004 	.word	0x20000004
 8003b68:	053e2d63 	.word	0x053e2d63
 8003b6c:	c7520000 	.word	0xc7520000
 8003b70:	50000500 	.word	0x50000500
 8003b74:	cb840000 	.word	0xcb840000

08003b78 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003b80:	2300      	movs	r3, #0
 8003b82:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f7fe ffb3 	bl	8002af4 <LL_ADC_IsEnabled>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d176      	bne.n	8003c82 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	689a      	ldr	r2, [r3, #8]
 8003b9a:	4b3c      	ldr	r3, [pc, #240]	@ (8003c8c <ADC_Enable+0x114>)
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d00d      	beq.n	8003bbe <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ba6:	f043 0210 	orr.w	r2, r3, #16
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bb2:	f043 0201 	orr.w	r2, r3, #1
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e062      	b.n	8003c84 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7fe ff82 	bl	8002acc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003bd0:	d004      	beq.n	8003bdc <ADC_Enable+0x64>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a2e      	ldr	r2, [pc, #184]	@ (8003c90 <ADC_Enable+0x118>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d101      	bne.n	8003be0 <ADC_Enable+0x68>
 8003bdc:	4b2d      	ldr	r3, [pc, #180]	@ (8003c94 <ADC_Enable+0x11c>)
 8003bde:	e000      	b.n	8003be2 <ADC_Enable+0x6a>
 8003be0:	4b2d      	ldr	r3, [pc, #180]	@ (8003c98 <ADC_Enable+0x120>)
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7fe fdce 	bl	8002784 <LL_ADC_GetCommonPathInternalCh>
 8003be8:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003bea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d013      	beq.n	8003c1a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003bf2:	4b2a      	ldr	r3, [pc, #168]	@ (8003c9c <ADC_Enable+0x124>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	099b      	lsrs	r3, r3, #6
 8003bf8:	4a29      	ldr	r2, [pc, #164]	@ (8003ca0 <ADC_Enable+0x128>)
 8003bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8003bfe:	099b      	lsrs	r3, r3, #6
 8003c00:	1c5a      	adds	r2, r3, #1
 8003c02:	4613      	mov	r3, r2
 8003c04:	005b      	lsls	r3, r3, #1
 8003c06:	4413      	add	r3, r2
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003c0c:	e002      	b.n	8003c14 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	3b01      	subs	r3, #1
 8003c12:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d1f9      	bne.n	8003c0e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003c1a:	f7fe fd5f 	bl	80026dc <HAL_GetTick>
 8003c1e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c20:	e028      	b.n	8003c74 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4618      	mov	r0, r3
 8003c28:	f7fe ff64 	bl	8002af4 <LL_ADC_IsEnabled>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d104      	bne.n	8003c3c <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4618      	mov	r0, r3
 8003c38:	f7fe ff48 	bl	8002acc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003c3c:	f7fe fd4e 	bl	80026dc <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d914      	bls.n	8003c74 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0301 	and.w	r3, r3, #1
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d00d      	beq.n	8003c74 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c5c:	f043 0210 	orr.w	r2, r3, #16
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c68:	f043 0201 	orr.w	r2, r3, #1
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e007      	b.n	8003c84 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 0301 	and.w	r3, r3, #1
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d1cf      	bne.n	8003c22 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003c82:	2300      	movs	r3, #0
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	3710      	adds	r7, #16
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}
 8003c8c:	8000003f 	.word	0x8000003f
 8003c90:	50000100 	.word	0x50000100
 8003c94:	50000300 	.word	0x50000300
 8003c98:	50000700 	.word	0x50000700
 8003c9c:	20000004 	.word	0x20000004
 8003ca0:	053e2d63 	.word	0x053e2d63

08003ca4 <LL_ADC_IsEnabled>:
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b083      	sub	sp, #12
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	f003 0301 	and.w	r3, r3, #1
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d101      	bne.n	8003cbc <LL_ADC_IsEnabled+0x18>
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e000      	b.n	8003cbe <LL_ADC_IsEnabled+0x1a>
 8003cbc:	2300      	movs	r3, #0
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	370c      	adds	r7, #12
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr

08003cca <LL_ADC_REG_IsConversionOngoing>:
{
 8003cca:	b480      	push	{r7}
 8003ccc:	b083      	sub	sp, #12
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	f003 0304 	and.w	r3, r3, #4
 8003cda:	2b04      	cmp	r3, #4
 8003cdc:	d101      	bne.n	8003ce2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e000      	b.n	8003ce4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003ce2:	2300      	movs	r3, #0
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003cf0:	b590      	push	{r4, r7, lr}
 8003cf2:	b0a1      	sub	sp, #132	@ 0x84
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d101      	bne.n	8003d0e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003d0a:	2302      	movs	r3, #2
 8003d0c:	e0e7      	b.n	8003ede <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2201      	movs	r2, #1
 8003d12:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003d16:	2300      	movs	r3, #0
 8003d18:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d26:	d102      	bne.n	8003d2e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003d28:	4b6f      	ldr	r3, [pc, #444]	@ (8003ee8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003d2a:	60bb      	str	r3, [r7, #8]
 8003d2c:	e009      	b.n	8003d42 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a6e      	ldr	r2, [pc, #440]	@ (8003eec <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d102      	bne.n	8003d3e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003d38:	4b6d      	ldr	r3, [pc, #436]	@ (8003ef0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003d3a:	60bb      	str	r3, [r7, #8]
 8003d3c:	e001      	b.n	8003d42 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003d3e:	2300      	movs	r3, #0
 8003d40:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d10b      	bne.n	8003d60 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d4c:	f043 0220 	orr.w	r2, r3, #32
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e0be      	b.n	8003ede <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7ff ffb1 	bl	8003cca <LL_ADC_REG_IsConversionOngoing>
 8003d68:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7ff ffab 	bl	8003cca <LL_ADC_REG_IsConversionOngoing>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	f040 80a0 	bne.w	8003ebc <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003d7c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	f040 809c 	bne.w	8003ebc <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d8c:	d004      	beq.n	8003d98 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a55      	ldr	r2, [pc, #340]	@ (8003ee8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d101      	bne.n	8003d9c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003d98:	4b56      	ldr	r3, [pc, #344]	@ (8003ef4 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003d9a:	e000      	b.n	8003d9e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003d9c:	4b56      	ldr	r3, [pc, #344]	@ (8003ef8 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003d9e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d04b      	beq.n	8003e40 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003da8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	6859      	ldr	r1, [r3, #4]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003dba:	035b      	lsls	r3, r3, #13
 8003dbc:	430b      	orrs	r3, r1
 8003dbe:	431a      	orrs	r2, r3
 8003dc0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003dc2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003dcc:	d004      	beq.n	8003dd8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a45      	ldr	r2, [pc, #276]	@ (8003ee8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d10f      	bne.n	8003df8 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003dd8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003ddc:	f7ff ff62 	bl	8003ca4 <LL_ADC_IsEnabled>
 8003de0:	4604      	mov	r4, r0
 8003de2:	4841      	ldr	r0, [pc, #260]	@ (8003ee8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003de4:	f7ff ff5e 	bl	8003ca4 <LL_ADC_IsEnabled>
 8003de8:	4603      	mov	r3, r0
 8003dea:	4323      	orrs	r3, r4
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	bf0c      	ite	eq
 8003df0:	2301      	moveq	r3, #1
 8003df2:	2300      	movne	r3, #0
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	e012      	b.n	8003e1e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003df8:	483c      	ldr	r0, [pc, #240]	@ (8003eec <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003dfa:	f7ff ff53 	bl	8003ca4 <LL_ADC_IsEnabled>
 8003dfe:	4604      	mov	r4, r0
 8003e00:	483b      	ldr	r0, [pc, #236]	@ (8003ef0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003e02:	f7ff ff4f 	bl	8003ca4 <LL_ADC_IsEnabled>
 8003e06:	4603      	mov	r3, r0
 8003e08:	431c      	orrs	r4, r3
 8003e0a:	483c      	ldr	r0, [pc, #240]	@ (8003efc <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003e0c:	f7ff ff4a 	bl	8003ca4 <LL_ADC_IsEnabled>
 8003e10:	4603      	mov	r3, r0
 8003e12:	4323      	orrs	r3, r4
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	bf0c      	ite	eq
 8003e18:	2301      	moveq	r3, #1
 8003e1a:	2300      	movne	r3, #0
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d056      	beq.n	8003ed0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003e22:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003e2a:	f023 030f 	bic.w	r3, r3, #15
 8003e2e:	683a      	ldr	r2, [r7, #0]
 8003e30:	6811      	ldr	r1, [r2, #0]
 8003e32:	683a      	ldr	r2, [r7, #0]
 8003e34:	6892      	ldr	r2, [r2, #8]
 8003e36:	430a      	orrs	r2, r1
 8003e38:	431a      	orrs	r2, r3
 8003e3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e3c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003e3e:	e047      	b.n	8003ed0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003e40:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e48:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e4a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e54:	d004      	beq.n	8003e60 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a23      	ldr	r2, [pc, #140]	@ (8003ee8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d10f      	bne.n	8003e80 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003e60:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003e64:	f7ff ff1e 	bl	8003ca4 <LL_ADC_IsEnabled>
 8003e68:	4604      	mov	r4, r0
 8003e6a:	481f      	ldr	r0, [pc, #124]	@ (8003ee8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003e6c:	f7ff ff1a 	bl	8003ca4 <LL_ADC_IsEnabled>
 8003e70:	4603      	mov	r3, r0
 8003e72:	4323      	orrs	r3, r4
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	bf0c      	ite	eq
 8003e78:	2301      	moveq	r3, #1
 8003e7a:	2300      	movne	r3, #0
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	e012      	b.n	8003ea6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003e80:	481a      	ldr	r0, [pc, #104]	@ (8003eec <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003e82:	f7ff ff0f 	bl	8003ca4 <LL_ADC_IsEnabled>
 8003e86:	4604      	mov	r4, r0
 8003e88:	4819      	ldr	r0, [pc, #100]	@ (8003ef0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003e8a:	f7ff ff0b 	bl	8003ca4 <LL_ADC_IsEnabled>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	431c      	orrs	r4, r3
 8003e92:	481a      	ldr	r0, [pc, #104]	@ (8003efc <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003e94:	f7ff ff06 	bl	8003ca4 <LL_ADC_IsEnabled>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	4323      	orrs	r3, r4
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	bf0c      	ite	eq
 8003ea0:	2301      	moveq	r3, #1
 8003ea2:	2300      	movne	r3, #0
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d012      	beq.n	8003ed0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003eaa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003eac:	689b      	ldr	r3, [r3, #8]
 8003eae:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003eb2:	f023 030f 	bic.w	r3, r3, #15
 8003eb6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003eb8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003eba:	e009      	b.n	8003ed0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ec0:	f043 0220 	orr.w	r2, r3, #32
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003ece:	e000      	b.n	8003ed2 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003ed0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003eda:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3784      	adds	r7, #132	@ 0x84
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd90      	pop	{r4, r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	50000100 	.word	0x50000100
 8003eec:	50000400 	.word	0x50000400
 8003ef0:	50000500 	.word	0x50000500
 8003ef4:	50000300 	.word	0x50000300
 8003ef8:	50000700 	.word	0x50000700
 8003efc:	50000600 	.word	0x50000600

08003f00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b085      	sub	sp, #20
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f003 0307 	and.w	r3, r3, #7
 8003f0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f10:	4b0c      	ldr	r3, [pc, #48]	@ (8003f44 <__NVIC_SetPriorityGrouping+0x44>)
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f16:	68ba      	ldr	r2, [r7, #8]
 8003f18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003f2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f32:	4a04      	ldr	r2, [pc, #16]	@ (8003f44 <__NVIC_SetPriorityGrouping+0x44>)
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	60d3      	str	r3, [r2, #12]
}
 8003f38:	bf00      	nop
 8003f3a:	3714      	adds	r7, #20
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr
 8003f44:	e000ed00 	.word	0xe000ed00

08003f48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f4c:	4b04      	ldr	r3, [pc, #16]	@ (8003f60 <__NVIC_GetPriorityGrouping+0x18>)
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	0a1b      	lsrs	r3, r3, #8
 8003f52:	f003 0307 	and.w	r3, r3, #7
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr
 8003f60:	e000ed00 	.word	0xe000ed00

08003f64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	db0b      	blt.n	8003f8e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f76:	79fb      	ldrb	r3, [r7, #7]
 8003f78:	f003 021f 	and.w	r2, r3, #31
 8003f7c:	4907      	ldr	r1, [pc, #28]	@ (8003f9c <__NVIC_EnableIRQ+0x38>)
 8003f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f82:	095b      	lsrs	r3, r3, #5
 8003f84:	2001      	movs	r0, #1
 8003f86:	fa00 f202 	lsl.w	r2, r0, r2
 8003f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003f8e:	bf00      	nop
 8003f90:	370c      	adds	r7, #12
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr
 8003f9a:	bf00      	nop
 8003f9c:	e000e100 	.word	0xe000e100

08003fa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	6039      	str	r1, [r7, #0]
 8003faa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	db0a      	blt.n	8003fca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	b2da      	uxtb	r2, r3
 8003fb8:	490c      	ldr	r1, [pc, #48]	@ (8003fec <__NVIC_SetPriority+0x4c>)
 8003fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fbe:	0112      	lsls	r2, r2, #4
 8003fc0:	b2d2      	uxtb	r2, r2
 8003fc2:	440b      	add	r3, r1
 8003fc4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003fc8:	e00a      	b.n	8003fe0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	b2da      	uxtb	r2, r3
 8003fce:	4908      	ldr	r1, [pc, #32]	@ (8003ff0 <__NVIC_SetPriority+0x50>)
 8003fd0:	79fb      	ldrb	r3, [r7, #7]
 8003fd2:	f003 030f 	and.w	r3, r3, #15
 8003fd6:	3b04      	subs	r3, #4
 8003fd8:	0112      	lsls	r2, r2, #4
 8003fda:	b2d2      	uxtb	r2, r2
 8003fdc:	440b      	add	r3, r1
 8003fde:	761a      	strb	r2, [r3, #24]
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr
 8003fec:	e000e100 	.word	0xe000e100
 8003ff0:	e000ed00 	.word	0xe000ed00

08003ff4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b089      	sub	sp, #36	@ 0x24
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	60f8      	str	r0, [r7, #12]
 8003ffc:	60b9      	str	r1, [r7, #8]
 8003ffe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f003 0307 	and.w	r3, r3, #7
 8004006:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	f1c3 0307 	rsb	r3, r3, #7
 800400e:	2b04      	cmp	r3, #4
 8004010:	bf28      	it	cs
 8004012:	2304      	movcs	r3, #4
 8004014:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004016:	69fb      	ldr	r3, [r7, #28]
 8004018:	3304      	adds	r3, #4
 800401a:	2b06      	cmp	r3, #6
 800401c:	d902      	bls.n	8004024 <NVIC_EncodePriority+0x30>
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	3b03      	subs	r3, #3
 8004022:	e000      	b.n	8004026 <NVIC_EncodePriority+0x32>
 8004024:	2300      	movs	r3, #0
 8004026:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004028:	f04f 32ff 	mov.w	r2, #4294967295
 800402c:	69bb      	ldr	r3, [r7, #24]
 800402e:	fa02 f303 	lsl.w	r3, r2, r3
 8004032:	43da      	mvns	r2, r3
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	401a      	ands	r2, r3
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800403c:	f04f 31ff 	mov.w	r1, #4294967295
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	fa01 f303 	lsl.w	r3, r1, r3
 8004046:	43d9      	mvns	r1, r3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800404c:	4313      	orrs	r3, r2
         );
}
 800404e:	4618      	mov	r0, r3
 8004050:	3724      	adds	r7, #36	@ 0x24
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr

0800405a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800405a:	b580      	push	{r7, lr}
 800405c:	b082      	sub	sp, #8
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f7ff ff4c 	bl	8003f00 <__NVIC_SetPriorityGrouping>
}
 8004068:	bf00      	nop
 800406a:	3708      	adds	r7, #8
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}

08004070 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b086      	sub	sp, #24
 8004074:	af00      	add	r7, sp, #0
 8004076:	4603      	mov	r3, r0
 8004078:	60b9      	str	r1, [r7, #8]
 800407a:	607a      	str	r2, [r7, #4]
 800407c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800407e:	f7ff ff63 	bl	8003f48 <__NVIC_GetPriorityGrouping>
 8004082:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	68b9      	ldr	r1, [r7, #8]
 8004088:	6978      	ldr	r0, [r7, #20]
 800408a:	f7ff ffb3 	bl	8003ff4 <NVIC_EncodePriority>
 800408e:	4602      	mov	r2, r0
 8004090:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004094:	4611      	mov	r1, r2
 8004096:	4618      	mov	r0, r3
 8004098:	f7ff ff82 	bl	8003fa0 <__NVIC_SetPriority>
}
 800409c:	bf00      	nop
 800409e:	3718      	adds	r7, #24
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}

080040a4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b082      	sub	sp, #8
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	4603      	mov	r3, r0
 80040ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7ff ff56 	bl	8003f64 <__NVIC_EnableIRQ>
}
 80040b8:	bf00      	nop
 80040ba:	3708      	adds	r7, #8
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}

080040c0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b085      	sub	sp, #20
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040c8:	2300      	movs	r3, #0
 80040ca:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d005      	beq.n	80040e4 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2204      	movs	r2, #4
 80040dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	73fb      	strb	r3, [r7, #15]
 80040e2:	e037      	b.n	8004154 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f022 020e 	bic.w	r2, r2, #14
 80040f2:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040fe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004102:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f022 0201 	bic.w	r2, r2, #1
 8004112:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004118:	f003 021f 	and.w	r2, r3, #31
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004120:	2101      	movs	r1, #1
 8004122:	fa01 f202 	lsl.w	r2, r1, r2
 8004126:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800412c:	687a      	ldr	r2, [r7, #4]
 800412e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004130:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004136:	2b00      	cmp	r3, #0
 8004138:	d00c      	beq.n	8004154 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004144:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004148:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004152:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8004164:	7bfb      	ldrb	r3, [r7, #15]
}
 8004166:	4618      	mov	r0, r3
 8004168:	3714      	adds	r7, #20
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr

08004172 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004172:	b580      	push	{r7, lr}
 8004174:	b084      	sub	sp, #16
 8004176:	af00      	add	r7, sp, #0
 8004178:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800417a:	2300      	movs	r3, #0
 800417c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004184:	b2db      	uxtb	r3, r3
 8004186:	2b02      	cmp	r3, #2
 8004188:	d00d      	beq.n	80041a6 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2204      	movs	r2, #4
 800418e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2201      	movs	r2, #1
 8004194:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	73fb      	strb	r3, [r7, #15]
 80041a4:	e047      	b.n	8004236 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f022 020e 	bic.w	r2, r2, #14
 80041b4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f022 0201 	bic.w	r2, r2, #1
 80041c4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80041d4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041da:	f003 021f 	and.w	r2, r3, #31
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e2:	2101      	movs	r1, #1
 80041e4:	fa01 f202 	lsl.w	r2, r1, r2
 80041e8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80041f2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d00c      	beq.n	8004216 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004206:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800420a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004210:	687a      	ldr	r2, [r7, #4]
 8004212:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004214:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2201      	movs	r2, #1
 800421a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800422a:	2b00      	cmp	r3, #0
 800422c:	d003      	beq.n	8004236 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	4798      	blx	r3
    }
  }
  return status;
 8004236:	7bfb      	ldrb	r3, [r7, #15]
}
 8004238:	4618      	mov	r0, r3
 800423a:	3710      	adds	r7, #16
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}

08004240 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004240:	b480      	push	{r7}
 8004242:	b087      	sub	sp, #28
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
 8004248:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800424a:	2300      	movs	r3, #0
 800424c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800424e:	e15a      	b.n	8004506 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	2101      	movs	r1, #1
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	fa01 f303 	lsl.w	r3, r1, r3
 800425c:	4013      	ands	r3, r2
 800425e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2b00      	cmp	r3, #0
 8004264:	f000 814c 	beq.w	8004500 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	f003 0303 	and.w	r3, r3, #3
 8004270:	2b01      	cmp	r3, #1
 8004272:	d005      	beq.n	8004280 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800427c:	2b02      	cmp	r3, #2
 800427e:	d130      	bne.n	80042e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	005b      	lsls	r3, r3, #1
 800428a:	2203      	movs	r2, #3
 800428c:	fa02 f303 	lsl.w	r3, r2, r3
 8004290:	43db      	mvns	r3, r3
 8004292:	693a      	ldr	r2, [r7, #16]
 8004294:	4013      	ands	r3, r2
 8004296:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	68da      	ldr	r2, [r3, #12]
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	005b      	lsls	r3, r3, #1
 80042a0:	fa02 f303 	lsl.w	r3, r2, r3
 80042a4:	693a      	ldr	r2, [r7, #16]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	693a      	ldr	r2, [r7, #16]
 80042ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80042b6:	2201      	movs	r2, #1
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	fa02 f303 	lsl.w	r3, r2, r3
 80042be:	43db      	mvns	r3, r3
 80042c0:	693a      	ldr	r2, [r7, #16]
 80042c2:	4013      	ands	r3, r2
 80042c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	091b      	lsrs	r3, r3, #4
 80042cc:	f003 0201 	and.w	r2, r3, #1
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	fa02 f303 	lsl.w	r3, r2, r3
 80042d6:	693a      	ldr	r2, [r7, #16]
 80042d8:	4313      	orrs	r3, r2
 80042da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	693a      	ldr	r2, [r7, #16]
 80042e0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	f003 0303 	and.w	r3, r3, #3
 80042ea:	2b03      	cmp	r3, #3
 80042ec:	d017      	beq.n	800431e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	005b      	lsls	r3, r3, #1
 80042f8:	2203      	movs	r2, #3
 80042fa:	fa02 f303 	lsl.w	r3, r2, r3
 80042fe:	43db      	mvns	r3, r3
 8004300:	693a      	ldr	r2, [r7, #16]
 8004302:	4013      	ands	r3, r2
 8004304:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	689a      	ldr	r2, [r3, #8]
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	005b      	lsls	r3, r3, #1
 800430e:	fa02 f303 	lsl.w	r3, r2, r3
 8004312:	693a      	ldr	r2, [r7, #16]
 8004314:	4313      	orrs	r3, r2
 8004316:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	693a      	ldr	r2, [r7, #16]
 800431c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	f003 0303 	and.w	r3, r3, #3
 8004326:	2b02      	cmp	r3, #2
 8004328:	d123      	bne.n	8004372 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	08da      	lsrs	r2, r3, #3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	3208      	adds	r2, #8
 8004332:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004336:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	f003 0307 	and.w	r3, r3, #7
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	220f      	movs	r2, #15
 8004342:	fa02 f303 	lsl.w	r3, r2, r3
 8004346:	43db      	mvns	r3, r3
 8004348:	693a      	ldr	r2, [r7, #16]
 800434a:	4013      	ands	r3, r2
 800434c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	691a      	ldr	r2, [r3, #16]
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	f003 0307 	and.w	r3, r3, #7
 8004358:	009b      	lsls	r3, r3, #2
 800435a:	fa02 f303 	lsl.w	r3, r2, r3
 800435e:	693a      	ldr	r2, [r7, #16]
 8004360:	4313      	orrs	r3, r2
 8004362:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	08da      	lsrs	r2, r3, #3
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	3208      	adds	r2, #8
 800436c:	6939      	ldr	r1, [r7, #16]
 800436e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	005b      	lsls	r3, r3, #1
 800437c:	2203      	movs	r2, #3
 800437e:	fa02 f303 	lsl.w	r3, r2, r3
 8004382:	43db      	mvns	r3, r3
 8004384:	693a      	ldr	r2, [r7, #16]
 8004386:	4013      	ands	r3, r2
 8004388:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	f003 0203 	and.w	r2, r3, #3
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	005b      	lsls	r3, r3, #1
 8004396:	fa02 f303 	lsl.w	r3, r2, r3
 800439a:	693a      	ldr	r2, [r7, #16]
 800439c:	4313      	orrs	r3, r2
 800439e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	693a      	ldr	r2, [r7, #16]
 80043a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	f000 80a6 	beq.w	8004500 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043b4:	4b5b      	ldr	r3, [pc, #364]	@ (8004524 <HAL_GPIO_Init+0x2e4>)
 80043b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043b8:	4a5a      	ldr	r2, [pc, #360]	@ (8004524 <HAL_GPIO_Init+0x2e4>)
 80043ba:	f043 0301 	orr.w	r3, r3, #1
 80043be:	6613      	str	r3, [r2, #96]	@ 0x60
 80043c0:	4b58      	ldr	r3, [pc, #352]	@ (8004524 <HAL_GPIO_Init+0x2e4>)
 80043c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043c4:	f003 0301 	and.w	r3, r3, #1
 80043c8:	60bb      	str	r3, [r7, #8]
 80043ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80043cc:	4a56      	ldr	r2, [pc, #344]	@ (8004528 <HAL_GPIO_Init+0x2e8>)
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	089b      	lsrs	r3, r3, #2
 80043d2:	3302      	adds	r3, #2
 80043d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	f003 0303 	and.w	r3, r3, #3
 80043e0:	009b      	lsls	r3, r3, #2
 80043e2:	220f      	movs	r2, #15
 80043e4:	fa02 f303 	lsl.w	r3, r2, r3
 80043e8:	43db      	mvns	r3, r3
 80043ea:	693a      	ldr	r2, [r7, #16]
 80043ec:	4013      	ands	r3, r2
 80043ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80043f6:	d01f      	beq.n	8004438 <HAL_GPIO_Init+0x1f8>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a4c      	ldr	r2, [pc, #304]	@ (800452c <HAL_GPIO_Init+0x2ec>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d019      	beq.n	8004434 <HAL_GPIO_Init+0x1f4>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	4a4b      	ldr	r2, [pc, #300]	@ (8004530 <HAL_GPIO_Init+0x2f0>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d013      	beq.n	8004430 <HAL_GPIO_Init+0x1f0>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	4a4a      	ldr	r2, [pc, #296]	@ (8004534 <HAL_GPIO_Init+0x2f4>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d00d      	beq.n	800442c <HAL_GPIO_Init+0x1ec>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	4a49      	ldr	r2, [pc, #292]	@ (8004538 <HAL_GPIO_Init+0x2f8>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d007      	beq.n	8004428 <HAL_GPIO_Init+0x1e8>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	4a48      	ldr	r2, [pc, #288]	@ (800453c <HAL_GPIO_Init+0x2fc>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d101      	bne.n	8004424 <HAL_GPIO_Init+0x1e4>
 8004420:	2305      	movs	r3, #5
 8004422:	e00a      	b.n	800443a <HAL_GPIO_Init+0x1fa>
 8004424:	2306      	movs	r3, #6
 8004426:	e008      	b.n	800443a <HAL_GPIO_Init+0x1fa>
 8004428:	2304      	movs	r3, #4
 800442a:	e006      	b.n	800443a <HAL_GPIO_Init+0x1fa>
 800442c:	2303      	movs	r3, #3
 800442e:	e004      	b.n	800443a <HAL_GPIO_Init+0x1fa>
 8004430:	2302      	movs	r3, #2
 8004432:	e002      	b.n	800443a <HAL_GPIO_Init+0x1fa>
 8004434:	2301      	movs	r3, #1
 8004436:	e000      	b.n	800443a <HAL_GPIO_Init+0x1fa>
 8004438:	2300      	movs	r3, #0
 800443a:	697a      	ldr	r2, [r7, #20]
 800443c:	f002 0203 	and.w	r2, r2, #3
 8004440:	0092      	lsls	r2, r2, #2
 8004442:	4093      	lsls	r3, r2
 8004444:	693a      	ldr	r2, [r7, #16]
 8004446:	4313      	orrs	r3, r2
 8004448:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800444a:	4937      	ldr	r1, [pc, #220]	@ (8004528 <HAL_GPIO_Init+0x2e8>)
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	089b      	lsrs	r3, r3, #2
 8004450:	3302      	adds	r3, #2
 8004452:	693a      	ldr	r2, [r7, #16]
 8004454:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004458:	4b39      	ldr	r3, [pc, #228]	@ (8004540 <HAL_GPIO_Init+0x300>)
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	43db      	mvns	r3, r3
 8004462:	693a      	ldr	r2, [r7, #16]
 8004464:	4013      	ands	r3, r2
 8004466:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d003      	beq.n	800447c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004474:	693a      	ldr	r2, [r7, #16]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	4313      	orrs	r3, r2
 800447a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800447c:	4a30      	ldr	r2, [pc, #192]	@ (8004540 <HAL_GPIO_Init+0x300>)
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004482:	4b2f      	ldr	r3, [pc, #188]	@ (8004540 <HAL_GPIO_Init+0x300>)
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	43db      	mvns	r3, r3
 800448c:	693a      	ldr	r2, [r7, #16]
 800448e:	4013      	ands	r3, r2
 8004490:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800449a:	2b00      	cmp	r3, #0
 800449c:	d003      	beq.n	80044a6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800449e:	693a      	ldr	r2, [r7, #16]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80044a6:	4a26      	ldr	r2, [pc, #152]	@ (8004540 <HAL_GPIO_Init+0x300>)
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80044ac:	4b24      	ldr	r3, [pc, #144]	@ (8004540 <HAL_GPIO_Init+0x300>)
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	43db      	mvns	r3, r3
 80044b6:	693a      	ldr	r2, [r7, #16]
 80044b8:	4013      	ands	r3, r2
 80044ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d003      	beq.n	80044d0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80044c8:	693a      	ldr	r2, [r7, #16]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	4313      	orrs	r3, r2
 80044ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80044d0:	4a1b      	ldr	r2, [pc, #108]	@ (8004540 <HAL_GPIO_Init+0x300>)
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80044d6:	4b1a      	ldr	r3, [pc, #104]	@ (8004540 <HAL_GPIO_Init+0x300>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	43db      	mvns	r3, r3
 80044e0:	693a      	ldr	r2, [r7, #16]
 80044e2:	4013      	ands	r3, r2
 80044e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d003      	beq.n	80044fa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80044f2:	693a      	ldr	r2, [r7, #16]
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80044fa:	4a11      	ldr	r2, [pc, #68]	@ (8004540 <HAL_GPIO_Init+0x300>)
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	3301      	adds	r3, #1
 8004504:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	fa22 f303 	lsr.w	r3, r2, r3
 8004510:	2b00      	cmp	r3, #0
 8004512:	f47f ae9d 	bne.w	8004250 <HAL_GPIO_Init+0x10>
  }
}
 8004516:	bf00      	nop
 8004518:	bf00      	nop
 800451a:	371c      	adds	r7, #28
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr
 8004524:	40021000 	.word	0x40021000
 8004528:	40010000 	.word	0x40010000
 800452c:	48000400 	.word	0x48000400
 8004530:	48000800 	.word	0x48000800
 8004534:	48000c00 	.word	0x48000c00
 8004538:	48001000 	.word	0x48001000
 800453c:	48001400 	.word	0x48001400
 8004540:	40010400 	.word	0x40010400

08004544 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004544:	b480      	push	{r7}
 8004546:	b083      	sub	sp, #12
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
 800454c:	460b      	mov	r3, r1
 800454e:	807b      	strh	r3, [r7, #2]
 8004550:	4613      	mov	r3, r2
 8004552:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004554:	787b      	ldrb	r3, [r7, #1]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d003      	beq.n	8004562 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800455a:	887a      	ldrh	r2, [r7, #2]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004560:	e002      	b.n	8004568 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004562:	887a      	ldrh	r2, [r7, #2]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004568:	bf00      	nop
 800456a:	370c      	adds	r7, #12
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr

08004574 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b082      	sub	sp, #8
 8004578:	af00      	add	r7, sp, #0
 800457a:	4603      	mov	r3, r0
 800457c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800457e:	4b08      	ldr	r3, [pc, #32]	@ (80045a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004580:	695a      	ldr	r2, [r3, #20]
 8004582:	88fb      	ldrh	r3, [r7, #6]
 8004584:	4013      	ands	r3, r2
 8004586:	2b00      	cmp	r3, #0
 8004588:	d006      	beq.n	8004598 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800458a:	4a05      	ldr	r2, [pc, #20]	@ (80045a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800458c:	88fb      	ldrh	r3, [r7, #6]
 800458e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004590:	88fb      	ldrh	r3, [r7, #6]
 8004592:	4618      	mov	r0, r3
 8004594:	f000 f806 	bl	80045a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8004598:	bf00      	nop
 800459a:	3708      	adds	r7, #8
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	40010400 	.word	0x40010400

080045a4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	4603      	mov	r3, r0
 80045ac:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80045ae:	bf00      	nop
 80045b0:	370c      	adds	r7, #12
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
	...

080045bc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80045bc:	b480      	push	{r7}
 80045be:	b085      	sub	sp, #20
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d141      	bne.n	800464e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80045ca:	4b4b      	ldr	r3, [pc, #300]	@ (80046f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80045d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045d6:	d131      	bne.n	800463c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80045d8:	4b47      	ldr	r3, [pc, #284]	@ (80046f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045de:	4a46      	ldr	r2, [pc, #280]	@ (80046f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80045e8:	4b43      	ldr	r3, [pc, #268]	@ (80046f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80045f0:	4a41      	ldr	r2, [pc, #260]	@ (80046f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80045f6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80045f8:	4b40      	ldr	r3, [pc, #256]	@ (80046fc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	2232      	movs	r2, #50	@ 0x32
 80045fe:	fb02 f303 	mul.w	r3, r2, r3
 8004602:	4a3f      	ldr	r2, [pc, #252]	@ (8004700 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004604:	fba2 2303 	umull	r2, r3, r2, r3
 8004608:	0c9b      	lsrs	r3, r3, #18
 800460a:	3301      	adds	r3, #1
 800460c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800460e:	e002      	b.n	8004616 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	3b01      	subs	r3, #1
 8004614:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004616:	4b38      	ldr	r3, [pc, #224]	@ (80046f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004618:	695b      	ldr	r3, [r3, #20]
 800461a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800461e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004622:	d102      	bne.n	800462a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d1f2      	bne.n	8004610 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800462a:	4b33      	ldr	r3, [pc, #204]	@ (80046f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004632:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004636:	d158      	bne.n	80046ea <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004638:	2303      	movs	r3, #3
 800463a:	e057      	b.n	80046ec <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800463c:	4b2e      	ldr	r3, [pc, #184]	@ (80046f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800463e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004642:	4a2d      	ldr	r2, [pc, #180]	@ (80046f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004644:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004648:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800464c:	e04d      	b.n	80046ea <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004654:	d141      	bne.n	80046da <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004656:	4b28      	ldr	r3, [pc, #160]	@ (80046f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800465e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004662:	d131      	bne.n	80046c8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004664:	4b24      	ldr	r3, [pc, #144]	@ (80046f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004666:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800466a:	4a23      	ldr	r2, [pc, #140]	@ (80046f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800466c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004670:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004674:	4b20      	ldr	r3, [pc, #128]	@ (80046f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800467c:	4a1e      	ldr	r2, [pc, #120]	@ (80046f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800467e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004682:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004684:	4b1d      	ldr	r3, [pc, #116]	@ (80046fc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	2232      	movs	r2, #50	@ 0x32
 800468a:	fb02 f303 	mul.w	r3, r2, r3
 800468e:	4a1c      	ldr	r2, [pc, #112]	@ (8004700 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004690:	fba2 2303 	umull	r2, r3, r2, r3
 8004694:	0c9b      	lsrs	r3, r3, #18
 8004696:	3301      	adds	r3, #1
 8004698:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800469a:	e002      	b.n	80046a2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	3b01      	subs	r3, #1
 80046a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046a2:	4b15      	ldr	r3, [pc, #84]	@ (80046f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046a4:	695b      	ldr	r3, [r3, #20]
 80046a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046ae:	d102      	bne.n	80046b6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d1f2      	bne.n	800469c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80046b6:	4b10      	ldr	r3, [pc, #64]	@ (80046f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046b8:	695b      	ldr	r3, [r3, #20]
 80046ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046c2:	d112      	bne.n	80046ea <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80046c4:	2303      	movs	r3, #3
 80046c6:	e011      	b.n	80046ec <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80046c8:	4b0b      	ldr	r3, [pc, #44]	@ (80046f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046ce:	4a0a      	ldr	r2, [pc, #40]	@ (80046f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80046d8:	e007      	b.n	80046ea <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80046da:	4b07      	ldr	r3, [pc, #28]	@ (80046f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80046e2:	4a05      	ldr	r2, [pc, #20]	@ (80046f8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046e4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80046e8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80046ea:	2300      	movs	r3, #0
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3714      	adds	r7, #20
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr
 80046f8:	40007000 	.word	0x40007000
 80046fc:	20000004 	.word	0x20000004
 8004700:	431bde83 	.word	0x431bde83

08004704 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004704:	b480      	push	{r7}
 8004706:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004708:	4b05      	ldr	r3, [pc, #20]	@ (8004720 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	4a04      	ldr	r2, [pc, #16]	@ (8004720 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800470e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004712:	6093      	str	r3, [r2, #8]
}
 8004714:	bf00      	nop
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr
 800471e:	bf00      	nop
 8004720:	40007000 	.word	0x40007000

08004724 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b088      	sub	sp, #32
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d101      	bne.n	8004736 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e2fe      	b.n	8004d34 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 0301 	and.w	r3, r3, #1
 800473e:	2b00      	cmp	r3, #0
 8004740:	d075      	beq.n	800482e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004742:	4b97      	ldr	r3, [pc, #604]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	f003 030c 	and.w	r3, r3, #12
 800474a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800474c:	4b94      	ldr	r3, [pc, #592]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	f003 0303 	and.w	r3, r3, #3
 8004754:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004756:	69bb      	ldr	r3, [r7, #24]
 8004758:	2b0c      	cmp	r3, #12
 800475a:	d102      	bne.n	8004762 <HAL_RCC_OscConfig+0x3e>
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	2b03      	cmp	r3, #3
 8004760:	d002      	beq.n	8004768 <HAL_RCC_OscConfig+0x44>
 8004762:	69bb      	ldr	r3, [r7, #24]
 8004764:	2b08      	cmp	r3, #8
 8004766:	d10b      	bne.n	8004780 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004768:	4b8d      	ldr	r3, [pc, #564]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004770:	2b00      	cmp	r3, #0
 8004772:	d05b      	beq.n	800482c <HAL_RCC_OscConfig+0x108>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d157      	bne.n	800482c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	e2d9      	b.n	8004d34 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004788:	d106      	bne.n	8004798 <HAL_RCC_OscConfig+0x74>
 800478a:	4b85      	ldr	r3, [pc, #532]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a84      	ldr	r2, [pc, #528]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 8004790:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004794:	6013      	str	r3, [r2, #0]
 8004796:	e01d      	b.n	80047d4 <HAL_RCC_OscConfig+0xb0>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80047a0:	d10c      	bne.n	80047bc <HAL_RCC_OscConfig+0x98>
 80047a2:	4b7f      	ldr	r3, [pc, #508]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a7e      	ldr	r2, [pc, #504]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 80047a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80047ac:	6013      	str	r3, [r2, #0]
 80047ae:	4b7c      	ldr	r3, [pc, #496]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a7b      	ldr	r2, [pc, #492]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 80047b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047b8:	6013      	str	r3, [r2, #0]
 80047ba:	e00b      	b.n	80047d4 <HAL_RCC_OscConfig+0xb0>
 80047bc:	4b78      	ldr	r3, [pc, #480]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a77      	ldr	r2, [pc, #476]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 80047c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047c6:	6013      	str	r3, [r2, #0]
 80047c8:	4b75      	ldr	r3, [pc, #468]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a74      	ldr	r2, [pc, #464]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 80047ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80047d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d013      	beq.n	8004804 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047dc:	f7fd ff7e 	bl	80026dc <HAL_GetTick>
 80047e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047e2:	e008      	b.n	80047f6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047e4:	f7fd ff7a 	bl	80026dc <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	2b64      	cmp	r3, #100	@ 0x64
 80047f0:	d901      	bls.n	80047f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80047f2:	2303      	movs	r3, #3
 80047f4:	e29e      	b.n	8004d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047f6:	4b6a      	ldr	r3, [pc, #424]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d0f0      	beq.n	80047e4 <HAL_RCC_OscConfig+0xc0>
 8004802:	e014      	b.n	800482e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004804:	f7fd ff6a 	bl	80026dc <HAL_GetTick>
 8004808:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800480a:	e008      	b.n	800481e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800480c:	f7fd ff66 	bl	80026dc <HAL_GetTick>
 8004810:	4602      	mov	r2, r0
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	2b64      	cmp	r3, #100	@ 0x64
 8004818:	d901      	bls.n	800481e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	e28a      	b.n	8004d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800481e:	4b60      	ldr	r3, [pc, #384]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004826:	2b00      	cmp	r3, #0
 8004828:	d1f0      	bne.n	800480c <HAL_RCC_OscConfig+0xe8>
 800482a:	e000      	b.n	800482e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800482c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 0302 	and.w	r3, r3, #2
 8004836:	2b00      	cmp	r3, #0
 8004838:	d075      	beq.n	8004926 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800483a:	4b59      	ldr	r3, [pc, #356]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	f003 030c 	and.w	r3, r3, #12
 8004842:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004844:	4b56      	ldr	r3, [pc, #344]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	f003 0303 	and.w	r3, r3, #3
 800484c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800484e:	69bb      	ldr	r3, [r7, #24]
 8004850:	2b0c      	cmp	r3, #12
 8004852:	d102      	bne.n	800485a <HAL_RCC_OscConfig+0x136>
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	2b02      	cmp	r3, #2
 8004858:	d002      	beq.n	8004860 <HAL_RCC_OscConfig+0x13c>
 800485a:	69bb      	ldr	r3, [r7, #24]
 800485c:	2b04      	cmp	r3, #4
 800485e:	d11f      	bne.n	80048a0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004860:	4b4f      	ldr	r3, [pc, #316]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004868:	2b00      	cmp	r3, #0
 800486a:	d005      	beq.n	8004878 <HAL_RCC_OscConfig+0x154>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d101      	bne.n	8004878 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e25d      	b.n	8004d34 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004878:	4b49      	ldr	r3, [pc, #292]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	691b      	ldr	r3, [r3, #16]
 8004884:	061b      	lsls	r3, r3, #24
 8004886:	4946      	ldr	r1, [pc, #280]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 8004888:	4313      	orrs	r3, r2
 800488a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800488c:	4b45      	ldr	r3, [pc, #276]	@ (80049a4 <HAL_RCC_OscConfig+0x280>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4618      	mov	r0, r3
 8004892:	f7fd f901 	bl	8001a98 <HAL_InitTick>
 8004896:	4603      	mov	r3, r0
 8004898:	2b00      	cmp	r3, #0
 800489a:	d043      	beq.n	8004924 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	e249      	b.n	8004d34 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d023      	beq.n	80048f0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048a8:	4b3d      	ldr	r3, [pc, #244]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a3c      	ldr	r2, [pc, #240]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 80048ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048b4:	f7fd ff12 	bl	80026dc <HAL_GetTick>
 80048b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048ba:	e008      	b.n	80048ce <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048bc:	f7fd ff0e 	bl	80026dc <HAL_GetTick>
 80048c0:	4602      	mov	r2, r0
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d901      	bls.n	80048ce <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e232      	b.n	8004d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048ce:	4b34      	ldr	r3, [pc, #208]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d0f0      	beq.n	80048bc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048da:	4b31      	ldr	r3, [pc, #196]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	691b      	ldr	r3, [r3, #16]
 80048e6:	061b      	lsls	r3, r3, #24
 80048e8:	492d      	ldr	r1, [pc, #180]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 80048ea:	4313      	orrs	r3, r2
 80048ec:	604b      	str	r3, [r1, #4]
 80048ee:	e01a      	b.n	8004926 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048f0:	4b2b      	ldr	r3, [pc, #172]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a2a      	ldr	r2, [pc, #168]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 80048f6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80048fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048fc:	f7fd feee 	bl	80026dc <HAL_GetTick>
 8004900:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004902:	e008      	b.n	8004916 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004904:	f7fd feea 	bl	80026dc <HAL_GetTick>
 8004908:	4602      	mov	r2, r0
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	2b02      	cmp	r3, #2
 8004910:	d901      	bls.n	8004916 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004912:	2303      	movs	r3, #3
 8004914:	e20e      	b.n	8004d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004916:	4b22      	ldr	r3, [pc, #136]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800491e:	2b00      	cmp	r3, #0
 8004920:	d1f0      	bne.n	8004904 <HAL_RCC_OscConfig+0x1e0>
 8004922:	e000      	b.n	8004926 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004924:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0308 	and.w	r3, r3, #8
 800492e:	2b00      	cmp	r3, #0
 8004930:	d041      	beq.n	80049b6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	695b      	ldr	r3, [r3, #20]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d01c      	beq.n	8004974 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800493a:	4b19      	ldr	r3, [pc, #100]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 800493c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004940:	4a17      	ldr	r2, [pc, #92]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 8004942:	f043 0301 	orr.w	r3, r3, #1
 8004946:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800494a:	f7fd fec7 	bl	80026dc <HAL_GetTick>
 800494e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004950:	e008      	b.n	8004964 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004952:	f7fd fec3 	bl	80026dc <HAL_GetTick>
 8004956:	4602      	mov	r2, r0
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	1ad3      	subs	r3, r2, r3
 800495c:	2b02      	cmp	r3, #2
 800495e:	d901      	bls.n	8004964 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004960:	2303      	movs	r3, #3
 8004962:	e1e7      	b.n	8004d34 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004964:	4b0e      	ldr	r3, [pc, #56]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 8004966:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800496a:	f003 0302 	and.w	r3, r3, #2
 800496e:	2b00      	cmp	r3, #0
 8004970:	d0ef      	beq.n	8004952 <HAL_RCC_OscConfig+0x22e>
 8004972:	e020      	b.n	80049b6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004974:	4b0a      	ldr	r3, [pc, #40]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 8004976:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800497a:	4a09      	ldr	r2, [pc, #36]	@ (80049a0 <HAL_RCC_OscConfig+0x27c>)
 800497c:	f023 0301 	bic.w	r3, r3, #1
 8004980:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004984:	f7fd feaa 	bl	80026dc <HAL_GetTick>
 8004988:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800498a:	e00d      	b.n	80049a8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800498c:	f7fd fea6 	bl	80026dc <HAL_GetTick>
 8004990:	4602      	mov	r2, r0
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	2b02      	cmp	r3, #2
 8004998:	d906      	bls.n	80049a8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	e1ca      	b.n	8004d34 <HAL_RCC_OscConfig+0x610>
 800499e:	bf00      	nop
 80049a0:	40021000 	.word	0x40021000
 80049a4:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049a8:	4b8c      	ldr	r3, [pc, #560]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 80049aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049ae:	f003 0302 	and.w	r3, r3, #2
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d1ea      	bne.n	800498c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0304 	and.w	r3, r3, #4
 80049be:	2b00      	cmp	r3, #0
 80049c0:	f000 80a6 	beq.w	8004b10 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049c4:	2300      	movs	r3, #0
 80049c6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80049c8:	4b84      	ldr	r3, [pc, #528]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 80049ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d101      	bne.n	80049d8 <HAL_RCC_OscConfig+0x2b4>
 80049d4:	2301      	movs	r3, #1
 80049d6:	e000      	b.n	80049da <HAL_RCC_OscConfig+0x2b6>
 80049d8:	2300      	movs	r3, #0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d00d      	beq.n	80049fa <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049de:	4b7f      	ldr	r3, [pc, #508]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 80049e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049e2:	4a7e      	ldr	r2, [pc, #504]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 80049e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80049ea:	4b7c      	ldr	r3, [pc, #496]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 80049ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049f2:	60fb      	str	r3, [r7, #12]
 80049f4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80049f6:	2301      	movs	r3, #1
 80049f8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049fa:	4b79      	ldr	r3, [pc, #484]	@ (8004be0 <HAL_RCC_OscConfig+0x4bc>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d118      	bne.n	8004a38 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a06:	4b76      	ldr	r3, [pc, #472]	@ (8004be0 <HAL_RCC_OscConfig+0x4bc>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a75      	ldr	r2, [pc, #468]	@ (8004be0 <HAL_RCC_OscConfig+0x4bc>)
 8004a0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a12:	f7fd fe63 	bl	80026dc <HAL_GetTick>
 8004a16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a18:	e008      	b.n	8004a2c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a1a:	f7fd fe5f 	bl	80026dc <HAL_GetTick>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	1ad3      	subs	r3, r2, r3
 8004a24:	2b02      	cmp	r3, #2
 8004a26:	d901      	bls.n	8004a2c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004a28:	2303      	movs	r3, #3
 8004a2a:	e183      	b.n	8004d34 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a2c:	4b6c      	ldr	r3, [pc, #432]	@ (8004be0 <HAL_RCC_OscConfig+0x4bc>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d0f0      	beq.n	8004a1a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d108      	bne.n	8004a52 <HAL_RCC_OscConfig+0x32e>
 8004a40:	4b66      	ldr	r3, [pc, #408]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a46:	4a65      	ldr	r2, [pc, #404]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004a48:	f043 0301 	orr.w	r3, r3, #1
 8004a4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a50:	e024      	b.n	8004a9c <HAL_RCC_OscConfig+0x378>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	2b05      	cmp	r3, #5
 8004a58:	d110      	bne.n	8004a7c <HAL_RCC_OscConfig+0x358>
 8004a5a:	4b60      	ldr	r3, [pc, #384]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a60:	4a5e      	ldr	r2, [pc, #376]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004a62:	f043 0304 	orr.w	r3, r3, #4
 8004a66:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a6a:	4b5c      	ldr	r3, [pc, #368]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a70:	4a5a      	ldr	r2, [pc, #360]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004a72:	f043 0301 	orr.w	r3, r3, #1
 8004a76:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a7a:	e00f      	b.n	8004a9c <HAL_RCC_OscConfig+0x378>
 8004a7c:	4b57      	ldr	r3, [pc, #348]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a82:	4a56      	ldr	r2, [pc, #344]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004a84:	f023 0301 	bic.w	r3, r3, #1
 8004a88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a8c:	4b53      	ldr	r3, [pc, #332]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a92:	4a52      	ldr	r2, [pc, #328]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004a94:	f023 0304 	bic.w	r3, r3, #4
 8004a98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d016      	beq.n	8004ad2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004aa4:	f7fd fe1a 	bl	80026dc <HAL_GetTick>
 8004aa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004aaa:	e00a      	b.n	8004ac2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004aac:	f7fd fe16 	bl	80026dc <HAL_GetTick>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d901      	bls.n	8004ac2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004abe:	2303      	movs	r3, #3
 8004ac0:	e138      	b.n	8004d34 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ac2:	4b46      	ldr	r3, [pc, #280]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004ac4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ac8:	f003 0302 	and.w	r3, r3, #2
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d0ed      	beq.n	8004aac <HAL_RCC_OscConfig+0x388>
 8004ad0:	e015      	b.n	8004afe <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ad2:	f7fd fe03 	bl	80026dc <HAL_GetTick>
 8004ad6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ad8:	e00a      	b.n	8004af0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ada:	f7fd fdff 	bl	80026dc <HAL_GetTick>
 8004ade:	4602      	mov	r2, r0
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	1ad3      	subs	r3, r2, r3
 8004ae4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d901      	bls.n	8004af0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	e121      	b.n	8004d34 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004af0:	4b3a      	ldr	r3, [pc, #232]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d1ed      	bne.n	8004ada <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004afe:	7ffb      	ldrb	r3, [r7, #31]
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d105      	bne.n	8004b10 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b04:	4b35      	ldr	r3, [pc, #212]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b08:	4a34      	ldr	r2, [pc, #208]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004b0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b0e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f003 0320 	and.w	r3, r3, #32
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d03c      	beq.n	8004b96 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d01c      	beq.n	8004b5e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004b24:	4b2d      	ldr	r3, [pc, #180]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004b26:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b2a:	4a2c      	ldr	r2, [pc, #176]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004b2c:	f043 0301 	orr.w	r3, r3, #1
 8004b30:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b34:	f7fd fdd2 	bl	80026dc <HAL_GetTick>
 8004b38:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004b3a:	e008      	b.n	8004b4e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b3c:	f7fd fdce 	bl	80026dc <HAL_GetTick>
 8004b40:	4602      	mov	r2, r0
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	1ad3      	subs	r3, r2, r3
 8004b46:	2b02      	cmp	r3, #2
 8004b48:	d901      	bls.n	8004b4e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004b4a:	2303      	movs	r3, #3
 8004b4c:	e0f2      	b.n	8004d34 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004b4e:	4b23      	ldr	r3, [pc, #140]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004b50:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b54:	f003 0302 	and.w	r3, r3, #2
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d0ef      	beq.n	8004b3c <HAL_RCC_OscConfig+0x418>
 8004b5c:	e01b      	b.n	8004b96 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004b5e:	4b1f      	ldr	r3, [pc, #124]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004b60:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b64:	4a1d      	ldr	r2, [pc, #116]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004b66:	f023 0301 	bic.w	r3, r3, #1
 8004b6a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b6e:	f7fd fdb5 	bl	80026dc <HAL_GetTick>
 8004b72:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004b74:	e008      	b.n	8004b88 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b76:	f7fd fdb1 	bl	80026dc <HAL_GetTick>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	1ad3      	subs	r3, r2, r3
 8004b80:	2b02      	cmp	r3, #2
 8004b82:	d901      	bls.n	8004b88 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004b84:	2303      	movs	r3, #3
 8004b86:	e0d5      	b.n	8004d34 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004b88:	4b14      	ldr	r3, [pc, #80]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004b8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b8e:	f003 0302 	and.w	r3, r3, #2
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d1ef      	bne.n	8004b76 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	69db      	ldr	r3, [r3, #28]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	f000 80c9 	beq.w	8004d32 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ba0:	4b0e      	ldr	r3, [pc, #56]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	f003 030c 	and.w	r3, r3, #12
 8004ba8:	2b0c      	cmp	r3, #12
 8004baa:	f000 8083 	beq.w	8004cb4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	69db      	ldr	r3, [r3, #28]
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d15e      	bne.n	8004c74 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bb6:	4b09      	ldr	r3, [pc, #36]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a08      	ldr	r2, [pc, #32]	@ (8004bdc <HAL_RCC_OscConfig+0x4b8>)
 8004bbc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004bc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bc2:	f7fd fd8b 	bl	80026dc <HAL_GetTick>
 8004bc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bc8:	e00c      	b.n	8004be4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bca:	f7fd fd87 	bl	80026dc <HAL_GetTick>
 8004bce:	4602      	mov	r2, r0
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	1ad3      	subs	r3, r2, r3
 8004bd4:	2b02      	cmp	r3, #2
 8004bd6:	d905      	bls.n	8004be4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004bd8:	2303      	movs	r3, #3
 8004bda:	e0ab      	b.n	8004d34 <HAL_RCC_OscConfig+0x610>
 8004bdc:	40021000 	.word	0x40021000
 8004be0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004be4:	4b55      	ldr	r3, [pc, #340]	@ (8004d3c <HAL_RCC_OscConfig+0x618>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d1ec      	bne.n	8004bca <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004bf0:	4b52      	ldr	r3, [pc, #328]	@ (8004d3c <HAL_RCC_OscConfig+0x618>)
 8004bf2:	68da      	ldr	r2, [r3, #12]
 8004bf4:	4b52      	ldr	r3, [pc, #328]	@ (8004d40 <HAL_RCC_OscConfig+0x61c>)
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	687a      	ldr	r2, [r7, #4]
 8004bfa:	6a11      	ldr	r1, [r2, #32]
 8004bfc:	687a      	ldr	r2, [r7, #4]
 8004bfe:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004c00:	3a01      	subs	r2, #1
 8004c02:	0112      	lsls	r2, r2, #4
 8004c04:	4311      	orrs	r1, r2
 8004c06:	687a      	ldr	r2, [r7, #4]
 8004c08:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004c0a:	0212      	lsls	r2, r2, #8
 8004c0c:	4311      	orrs	r1, r2
 8004c0e:	687a      	ldr	r2, [r7, #4]
 8004c10:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004c12:	0852      	lsrs	r2, r2, #1
 8004c14:	3a01      	subs	r2, #1
 8004c16:	0552      	lsls	r2, r2, #21
 8004c18:	4311      	orrs	r1, r2
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004c1e:	0852      	lsrs	r2, r2, #1
 8004c20:	3a01      	subs	r2, #1
 8004c22:	0652      	lsls	r2, r2, #25
 8004c24:	4311      	orrs	r1, r2
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004c2a:	06d2      	lsls	r2, r2, #27
 8004c2c:	430a      	orrs	r2, r1
 8004c2e:	4943      	ldr	r1, [pc, #268]	@ (8004d3c <HAL_RCC_OscConfig+0x618>)
 8004c30:	4313      	orrs	r3, r2
 8004c32:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c34:	4b41      	ldr	r3, [pc, #260]	@ (8004d3c <HAL_RCC_OscConfig+0x618>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a40      	ldr	r2, [pc, #256]	@ (8004d3c <HAL_RCC_OscConfig+0x618>)
 8004c3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c3e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c40:	4b3e      	ldr	r3, [pc, #248]	@ (8004d3c <HAL_RCC_OscConfig+0x618>)
 8004c42:	68db      	ldr	r3, [r3, #12]
 8004c44:	4a3d      	ldr	r2, [pc, #244]	@ (8004d3c <HAL_RCC_OscConfig+0x618>)
 8004c46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c4a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c4c:	f7fd fd46 	bl	80026dc <HAL_GetTick>
 8004c50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c52:	e008      	b.n	8004c66 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c54:	f7fd fd42 	bl	80026dc <HAL_GetTick>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	693b      	ldr	r3, [r7, #16]
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	2b02      	cmp	r3, #2
 8004c60:	d901      	bls.n	8004c66 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004c62:	2303      	movs	r3, #3
 8004c64:	e066      	b.n	8004d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c66:	4b35      	ldr	r3, [pc, #212]	@ (8004d3c <HAL_RCC_OscConfig+0x618>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d0f0      	beq.n	8004c54 <HAL_RCC_OscConfig+0x530>
 8004c72:	e05e      	b.n	8004d32 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c74:	4b31      	ldr	r3, [pc, #196]	@ (8004d3c <HAL_RCC_OscConfig+0x618>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a30      	ldr	r2, [pc, #192]	@ (8004d3c <HAL_RCC_OscConfig+0x618>)
 8004c7a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c80:	f7fd fd2c 	bl	80026dc <HAL_GetTick>
 8004c84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c86:	e008      	b.n	8004c9a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c88:	f7fd fd28 	bl	80026dc <HAL_GetTick>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d901      	bls.n	8004c9a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e04c      	b.n	8004d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c9a:	4b28      	ldr	r3, [pc, #160]	@ (8004d3c <HAL_RCC_OscConfig+0x618>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d1f0      	bne.n	8004c88 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004ca6:	4b25      	ldr	r3, [pc, #148]	@ (8004d3c <HAL_RCC_OscConfig+0x618>)
 8004ca8:	68da      	ldr	r2, [r3, #12]
 8004caa:	4924      	ldr	r1, [pc, #144]	@ (8004d3c <HAL_RCC_OscConfig+0x618>)
 8004cac:	4b25      	ldr	r3, [pc, #148]	@ (8004d44 <HAL_RCC_OscConfig+0x620>)
 8004cae:	4013      	ands	r3, r2
 8004cb0:	60cb      	str	r3, [r1, #12]
 8004cb2:	e03e      	b.n	8004d32 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	69db      	ldr	r3, [r3, #28]
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d101      	bne.n	8004cc0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e039      	b.n	8004d34 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004cc0:	4b1e      	ldr	r3, [pc, #120]	@ (8004d3c <HAL_RCC_OscConfig+0x618>)
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	f003 0203 	and.w	r2, r3, #3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6a1b      	ldr	r3, [r3, #32]
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d12c      	bne.n	8004d2e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cde:	3b01      	subs	r3, #1
 8004ce0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d123      	bne.n	8004d2e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cf0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d11b      	bne.n	8004d2e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d00:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d113      	bne.n	8004d2e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d10:	085b      	lsrs	r3, r3, #1
 8004d12:	3b01      	subs	r3, #1
 8004d14:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d109      	bne.n	8004d2e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d24:	085b      	lsrs	r3, r3, #1
 8004d26:	3b01      	subs	r3, #1
 8004d28:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d001      	beq.n	8004d32 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e000      	b.n	8004d34 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004d32:	2300      	movs	r3, #0
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3720      	adds	r7, #32
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}
 8004d3c:	40021000 	.word	0x40021000
 8004d40:	019f800c 	.word	0x019f800c
 8004d44:	feeefffc 	.word	0xfeeefffc

08004d48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b086      	sub	sp, #24
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
 8004d50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004d52:	2300      	movs	r3, #0
 8004d54:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d101      	bne.n	8004d60 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e11e      	b.n	8004f9e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d60:	4b91      	ldr	r3, [pc, #580]	@ (8004fa8 <HAL_RCC_ClockConfig+0x260>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 030f 	and.w	r3, r3, #15
 8004d68:	683a      	ldr	r2, [r7, #0]
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	d910      	bls.n	8004d90 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d6e:	4b8e      	ldr	r3, [pc, #568]	@ (8004fa8 <HAL_RCC_ClockConfig+0x260>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f023 020f 	bic.w	r2, r3, #15
 8004d76:	498c      	ldr	r1, [pc, #560]	@ (8004fa8 <HAL_RCC_ClockConfig+0x260>)
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d7e:	4b8a      	ldr	r3, [pc, #552]	@ (8004fa8 <HAL_RCC_ClockConfig+0x260>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 030f 	and.w	r3, r3, #15
 8004d86:	683a      	ldr	r2, [r7, #0]
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d001      	beq.n	8004d90 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e106      	b.n	8004f9e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f003 0301 	and.w	r3, r3, #1
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d073      	beq.n	8004e84 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	2b03      	cmp	r3, #3
 8004da2:	d129      	bne.n	8004df8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004da4:	4b81      	ldr	r3, [pc, #516]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d101      	bne.n	8004db4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e0f4      	b.n	8004f9e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004db4:	f000 f9d0 	bl	8005158 <RCC_GetSysClockFreqFromPLLSource>
 8004db8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	4a7c      	ldr	r2, [pc, #496]	@ (8004fb0 <HAL_RCC_ClockConfig+0x268>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d93f      	bls.n	8004e42 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004dc2:	4b7a      	ldr	r3, [pc, #488]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d009      	beq.n	8004de2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d033      	beq.n	8004e42 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d12f      	bne.n	8004e42 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004de2:	4b72      	ldr	r3, [pc, #456]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004dea:	4a70      	ldr	r2, [pc, #448]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004dec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004df0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004df2:	2380      	movs	r3, #128	@ 0x80
 8004df4:	617b      	str	r3, [r7, #20]
 8004df6:	e024      	b.n	8004e42 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	2b02      	cmp	r3, #2
 8004dfe:	d107      	bne.n	8004e10 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e00:	4b6a      	ldr	r3, [pc, #424]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d109      	bne.n	8004e20 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e0c6      	b.n	8004f9e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e10:	4b66      	ldr	r3, [pc, #408]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d101      	bne.n	8004e20 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e0be      	b.n	8004f9e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004e20:	f000 f8ce 	bl	8004fc0 <HAL_RCC_GetSysClockFreq>
 8004e24:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	4a61      	ldr	r2, [pc, #388]	@ (8004fb0 <HAL_RCC_ClockConfig+0x268>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d909      	bls.n	8004e42 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004e2e:	4b5f      	ldr	r3, [pc, #380]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e36:	4a5d      	ldr	r2, [pc, #372]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004e38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e3c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004e3e:	2380      	movs	r3, #128	@ 0x80
 8004e40:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004e42:	4b5a      	ldr	r3, [pc, #360]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	f023 0203 	bic.w	r2, r3, #3
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	4957      	ldr	r1, [pc, #348]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004e50:	4313      	orrs	r3, r2
 8004e52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e54:	f7fd fc42 	bl	80026dc <HAL_GetTick>
 8004e58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e5a:	e00a      	b.n	8004e72 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e5c:	f7fd fc3e 	bl	80026dc <HAL_GetTick>
 8004e60:	4602      	mov	r2, r0
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	1ad3      	subs	r3, r2, r3
 8004e66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d901      	bls.n	8004e72 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	e095      	b.n	8004f9e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e72:	4b4e      	ldr	r3, [pc, #312]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	f003 020c 	and.w	r2, r3, #12
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	009b      	lsls	r3, r3, #2
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d1eb      	bne.n	8004e5c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f003 0302 	and.w	r3, r3, #2
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d023      	beq.n	8004ed8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 0304 	and.w	r3, r3, #4
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d005      	beq.n	8004ea8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e9c:	4b43      	ldr	r3, [pc, #268]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	4a42      	ldr	r2, [pc, #264]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004ea2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004ea6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f003 0308 	and.w	r3, r3, #8
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d007      	beq.n	8004ec4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004eb4:	4b3d      	ldr	r3, [pc, #244]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004ebc:	4a3b      	ldr	r2, [pc, #236]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004ebe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004ec2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ec4:	4b39      	ldr	r3, [pc, #228]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	4936      	ldr	r1, [pc, #216]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	608b      	str	r3, [r1, #8]
 8004ed6:	e008      	b.n	8004eea <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	2b80      	cmp	r3, #128	@ 0x80
 8004edc:	d105      	bne.n	8004eea <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004ede:	4b33      	ldr	r3, [pc, #204]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	4a32      	ldr	r2, [pc, #200]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004ee4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ee8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004eea:	4b2f      	ldr	r3, [pc, #188]	@ (8004fa8 <HAL_RCC_ClockConfig+0x260>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 030f 	and.w	r3, r3, #15
 8004ef2:	683a      	ldr	r2, [r7, #0]
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d21d      	bcs.n	8004f34 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ef8:	4b2b      	ldr	r3, [pc, #172]	@ (8004fa8 <HAL_RCC_ClockConfig+0x260>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f023 020f 	bic.w	r2, r3, #15
 8004f00:	4929      	ldr	r1, [pc, #164]	@ (8004fa8 <HAL_RCC_ClockConfig+0x260>)
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	4313      	orrs	r3, r2
 8004f06:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004f08:	f7fd fbe8 	bl	80026dc <HAL_GetTick>
 8004f0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f0e:	e00a      	b.n	8004f26 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f10:	f7fd fbe4 	bl	80026dc <HAL_GetTick>
 8004f14:	4602      	mov	r2, r0
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d901      	bls.n	8004f26 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	e03b      	b.n	8004f9e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f26:	4b20      	ldr	r3, [pc, #128]	@ (8004fa8 <HAL_RCC_ClockConfig+0x260>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 030f 	and.w	r3, r3, #15
 8004f2e:	683a      	ldr	r2, [r7, #0]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d1ed      	bne.n	8004f10 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f003 0304 	and.w	r3, r3, #4
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d008      	beq.n	8004f52 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f40:	4b1a      	ldr	r3, [pc, #104]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	4917      	ldr	r1, [pc, #92]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 0308 	and.w	r3, r3, #8
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d009      	beq.n	8004f72 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f5e:	4b13      	ldr	r3, [pc, #76]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	691b      	ldr	r3, [r3, #16]
 8004f6a:	00db      	lsls	r3, r3, #3
 8004f6c:	490f      	ldr	r1, [pc, #60]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004f72:	f000 f825 	bl	8004fc0 <HAL_RCC_GetSysClockFreq>
 8004f76:	4602      	mov	r2, r0
 8004f78:	4b0c      	ldr	r3, [pc, #48]	@ (8004fac <HAL_RCC_ClockConfig+0x264>)
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	091b      	lsrs	r3, r3, #4
 8004f7e:	f003 030f 	and.w	r3, r3, #15
 8004f82:	490c      	ldr	r1, [pc, #48]	@ (8004fb4 <HAL_RCC_ClockConfig+0x26c>)
 8004f84:	5ccb      	ldrb	r3, [r1, r3]
 8004f86:	f003 031f 	and.w	r3, r3, #31
 8004f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8004f8e:	4a0a      	ldr	r2, [pc, #40]	@ (8004fb8 <HAL_RCC_ClockConfig+0x270>)
 8004f90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004f92:	4b0a      	ldr	r3, [pc, #40]	@ (8004fbc <HAL_RCC_ClockConfig+0x274>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4618      	mov	r0, r3
 8004f98:	f7fc fd7e 	bl	8001a98 <HAL_InitTick>
 8004f9c:	4603      	mov	r3, r0
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3718      	adds	r7, #24
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	40022000 	.word	0x40022000
 8004fac:	40021000 	.word	0x40021000
 8004fb0:	04c4b400 	.word	0x04c4b400
 8004fb4:	0800c808 	.word	0x0800c808
 8004fb8:	20000004 	.word	0x20000004
 8004fbc:	20000008 	.word	0x20000008

08004fc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b087      	sub	sp, #28
 8004fc4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004fc6:	4b2c      	ldr	r3, [pc, #176]	@ (8005078 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	f003 030c 	and.w	r3, r3, #12
 8004fce:	2b04      	cmp	r3, #4
 8004fd0:	d102      	bne.n	8004fd8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004fd2:	4b2a      	ldr	r3, [pc, #168]	@ (800507c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004fd4:	613b      	str	r3, [r7, #16]
 8004fd6:	e047      	b.n	8005068 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004fd8:	4b27      	ldr	r3, [pc, #156]	@ (8005078 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f003 030c 	and.w	r3, r3, #12
 8004fe0:	2b08      	cmp	r3, #8
 8004fe2:	d102      	bne.n	8004fea <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004fe4:	4b26      	ldr	r3, [pc, #152]	@ (8005080 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004fe6:	613b      	str	r3, [r7, #16]
 8004fe8:	e03e      	b.n	8005068 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004fea:	4b23      	ldr	r3, [pc, #140]	@ (8005078 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	f003 030c 	and.w	r3, r3, #12
 8004ff2:	2b0c      	cmp	r3, #12
 8004ff4:	d136      	bne.n	8005064 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004ff6:	4b20      	ldr	r3, [pc, #128]	@ (8005078 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ff8:	68db      	ldr	r3, [r3, #12]
 8004ffa:	f003 0303 	and.w	r3, r3, #3
 8004ffe:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005000:	4b1d      	ldr	r3, [pc, #116]	@ (8005078 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005002:	68db      	ldr	r3, [r3, #12]
 8005004:	091b      	lsrs	r3, r3, #4
 8005006:	f003 030f 	and.w	r3, r3, #15
 800500a:	3301      	adds	r3, #1
 800500c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2b03      	cmp	r3, #3
 8005012:	d10c      	bne.n	800502e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005014:	4a1a      	ldr	r2, [pc, #104]	@ (8005080 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	fbb2 f3f3 	udiv	r3, r2, r3
 800501c:	4a16      	ldr	r2, [pc, #88]	@ (8005078 <HAL_RCC_GetSysClockFreq+0xb8>)
 800501e:	68d2      	ldr	r2, [r2, #12]
 8005020:	0a12      	lsrs	r2, r2, #8
 8005022:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005026:	fb02 f303 	mul.w	r3, r2, r3
 800502a:	617b      	str	r3, [r7, #20]
      break;
 800502c:	e00c      	b.n	8005048 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800502e:	4a13      	ldr	r2, [pc, #76]	@ (800507c <HAL_RCC_GetSysClockFreq+0xbc>)
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	fbb2 f3f3 	udiv	r3, r2, r3
 8005036:	4a10      	ldr	r2, [pc, #64]	@ (8005078 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005038:	68d2      	ldr	r2, [r2, #12]
 800503a:	0a12      	lsrs	r2, r2, #8
 800503c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005040:	fb02 f303 	mul.w	r3, r2, r3
 8005044:	617b      	str	r3, [r7, #20]
      break;
 8005046:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005048:	4b0b      	ldr	r3, [pc, #44]	@ (8005078 <HAL_RCC_GetSysClockFreq+0xb8>)
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	0e5b      	lsrs	r3, r3, #25
 800504e:	f003 0303 	and.w	r3, r3, #3
 8005052:	3301      	adds	r3, #1
 8005054:	005b      	lsls	r3, r3, #1
 8005056:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005058:	697a      	ldr	r2, [r7, #20]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005060:	613b      	str	r3, [r7, #16]
 8005062:	e001      	b.n	8005068 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005064:	2300      	movs	r3, #0
 8005066:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005068:	693b      	ldr	r3, [r7, #16]
}
 800506a:	4618      	mov	r0, r3
 800506c:	371c      	adds	r7, #28
 800506e:	46bd      	mov	sp, r7
 8005070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005074:	4770      	bx	lr
 8005076:	bf00      	nop
 8005078:	40021000 	.word	0x40021000
 800507c:	00f42400 	.word	0x00f42400
 8005080:	016e3600 	.word	0x016e3600

08005084 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005084:	b480      	push	{r7}
 8005086:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005088:	4b03      	ldr	r3, [pc, #12]	@ (8005098 <HAL_RCC_GetHCLKFreq+0x14>)
 800508a:	681b      	ldr	r3, [r3, #0]
}
 800508c:	4618      	mov	r0, r3
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
 8005096:	bf00      	nop
 8005098:	20000004 	.word	0x20000004

0800509c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80050a0:	f7ff fff0 	bl	8005084 <HAL_RCC_GetHCLKFreq>
 80050a4:	4602      	mov	r2, r0
 80050a6:	4b06      	ldr	r3, [pc, #24]	@ (80050c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	0a1b      	lsrs	r3, r3, #8
 80050ac:	f003 0307 	and.w	r3, r3, #7
 80050b0:	4904      	ldr	r1, [pc, #16]	@ (80050c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80050b2:	5ccb      	ldrb	r3, [r1, r3]
 80050b4:	f003 031f 	and.w	r3, r3, #31
 80050b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050bc:	4618      	mov	r0, r3
 80050be:	bd80      	pop	{r7, pc}
 80050c0:	40021000 	.word	0x40021000
 80050c4:	0800c818 	.word	0x0800c818

080050c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80050cc:	f7ff ffda 	bl	8005084 <HAL_RCC_GetHCLKFreq>
 80050d0:	4602      	mov	r2, r0
 80050d2:	4b06      	ldr	r3, [pc, #24]	@ (80050ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	0adb      	lsrs	r3, r3, #11
 80050d8:	f003 0307 	and.w	r3, r3, #7
 80050dc:	4904      	ldr	r1, [pc, #16]	@ (80050f0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80050de:	5ccb      	ldrb	r3, [r1, r3]
 80050e0:	f003 031f 	and.w	r3, r3, #31
 80050e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	bd80      	pop	{r7, pc}
 80050ec:	40021000 	.word	0x40021000
 80050f0:	0800c818 	.word	0x0800c818

080050f4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b083      	sub	sp, #12
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
 80050fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	220f      	movs	r2, #15
 8005102:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005104:	4b12      	ldr	r3, [pc, #72]	@ (8005150 <HAL_RCC_GetClockConfig+0x5c>)
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	f003 0203 	and.w	r2, r3, #3
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005110:	4b0f      	ldr	r3, [pc, #60]	@ (8005150 <HAL_RCC_GetClockConfig+0x5c>)
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800511c:	4b0c      	ldr	r3, [pc, #48]	@ (8005150 <HAL_RCC_GetClockConfig+0x5c>)
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005128:	4b09      	ldr	r3, [pc, #36]	@ (8005150 <HAL_RCC_GetClockConfig+0x5c>)
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	08db      	lsrs	r3, r3, #3
 800512e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005136:	4b07      	ldr	r3, [pc, #28]	@ (8005154 <HAL_RCC_GetClockConfig+0x60>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f003 020f 	and.w	r2, r3, #15
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	601a      	str	r2, [r3, #0]
}
 8005142:	bf00      	nop
 8005144:	370c      	adds	r7, #12
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr
 800514e:	bf00      	nop
 8005150:	40021000 	.word	0x40021000
 8005154:	40022000 	.word	0x40022000

08005158 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005158:	b480      	push	{r7}
 800515a:	b087      	sub	sp, #28
 800515c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800515e:	4b1e      	ldr	r3, [pc, #120]	@ (80051d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	f003 0303 	and.w	r3, r3, #3
 8005166:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005168:	4b1b      	ldr	r3, [pc, #108]	@ (80051d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	091b      	lsrs	r3, r3, #4
 800516e:	f003 030f 	and.w	r3, r3, #15
 8005172:	3301      	adds	r3, #1
 8005174:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	2b03      	cmp	r3, #3
 800517a:	d10c      	bne.n	8005196 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800517c:	4a17      	ldr	r2, [pc, #92]	@ (80051dc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	fbb2 f3f3 	udiv	r3, r2, r3
 8005184:	4a14      	ldr	r2, [pc, #80]	@ (80051d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005186:	68d2      	ldr	r2, [r2, #12]
 8005188:	0a12      	lsrs	r2, r2, #8
 800518a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800518e:	fb02 f303 	mul.w	r3, r2, r3
 8005192:	617b      	str	r3, [r7, #20]
    break;
 8005194:	e00c      	b.n	80051b0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005196:	4a12      	ldr	r2, [pc, #72]	@ (80051e0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	fbb2 f3f3 	udiv	r3, r2, r3
 800519e:	4a0e      	ldr	r2, [pc, #56]	@ (80051d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051a0:	68d2      	ldr	r2, [r2, #12]
 80051a2:	0a12      	lsrs	r2, r2, #8
 80051a4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80051a8:	fb02 f303 	mul.w	r3, r2, r3
 80051ac:	617b      	str	r3, [r7, #20]
    break;
 80051ae:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051b0:	4b09      	ldr	r3, [pc, #36]	@ (80051d8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051b2:	68db      	ldr	r3, [r3, #12]
 80051b4:	0e5b      	lsrs	r3, r3, #25
 80051b6:	f003 0303 	and.w	r3, r3, #3
 80051ba:	3301      	adds	r3, #1
 80051bc:	005b      	lsls	r3, r3, #1
 80051be:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80051c0:	697a      	ldr	r2, [r7, #20]
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80051c8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80051ca:	687b      	ldr	r3, [r7, #4]
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	371c      	adds	r7, #28
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr
 80051d8:	40021000 	.word	0x40021000
 80051dc:	016e3600 	.word	0x016e3600
 80051e0:	00f42400 	.word	0x00f42400

080051e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b086      	sub	sp, #24
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80051ec:	2300      	movs	r3, #0
 80051ee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80051f0:	2300      	movs	r3, #0
 80051f2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	f000 8098 	beq.w	8005332 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005202:	2300      	movs	r3, #0
 8005204:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005206:	4b43      	ldr	r3, [pc, #268]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005208:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800520a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800520e:	2b00      	cmp	r3, #0
 8005210:	d10d      	bne.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005212:	4b40      	ldr	r3, [pc, #256]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005216:	4a3f      	ldr	r2, [pc, #252]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005218:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800521c:	6593      	str	r3, [r2, #88]	@ 0x58
 800521e:	4b3d      	ldr	r3, [pc, #244]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005220:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005222:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005226:	60bb      	str	r3, [r7, #8]
 8005228:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800522a:	2301      	movs	r3, #1
 800522c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800522e:	4b3a      	ldr	r3, [pc, #232]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a39      	ldr	r2, [pc, #228]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005234:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005238:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800523a:	f7fd fa4f 	bl	80026dc <HAL_GetTick>
 800523e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005240:	e009      	b.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005242:	f7fd fa4b 	bl	80026dc <HAL_GetTick>
 8005246:	4602      	mov	r2, r0
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	2b02      	cmp	r3, #2
 800524e:	d902      	bls.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005250:	2303      	movs	r3, #3
 8005252:	74fb      	strb	r3, [r7, #19]
        break;
 8005254:	e005      	b.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005256:	4b30      	ldr	r3, [pc, #192]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800525e:	2b00      	cmp	r3, #0
 8005260:	d0ef      	beq.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005262:	7cfb      	ldrb	r3, [r7, #19]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d159      	bne.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005268:	4b2a      	ldr	r3, [pc, #168]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800526a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800526e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005272:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d01e      	beq.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800527e:	697a      	ldr	r2, [r7, #20]
 8005280:	429a      	cmp	r2, r3
 8005282:	d019      	beq.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005284:	4b23      	ldr	r3, [pc, #140]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800528a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800528e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005290:	4b20      	ldr	r3, [pc, #128]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005292:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005296:	4a1f      	ldr	r2, [pc, #124]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005298:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800529c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80052a0:	4b1c      	ldr	r3, [pc, #112]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052a6:	4a1b      	ldr	r2, [pc, #108]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80052b0:	4a18      	ldr	r2, [pc, #96]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	f003 0301 	and.w	r3, r3, #1
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d016      	beq.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052c2:	f7fd fa0b 	bl	80026dc <HAL_GetTick>
 80052c6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052c8:	e00b      	b.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052ca:	f7fd fa07 	bl	80026dc <HAL_GetTick>
 80052ce:	4602      	mov	r2, r0
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	1ad3      	subs	r3, r2, r3
 80052d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052d8:	4293      	cmp	r3, r2
 80052da:	d902      	bls.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80052dc:	2303      	movs	r3, #3
 80052de:	74fb      	strb	r3, [r7, #19]
            break;
 80052e0:	e006      	b.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052e2:	4b0c      	ldr	r3, [pc, #48]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052e8:	f003 0302 	and.w	r3, r3, #2
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d0ec      	beq.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80052f0:	7cfb      	ldrb	r3, [r7, #19]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d10b      	bne.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052f6:	4b07      	ldr	r3, [pc, #28]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005304:	4903      	ldr	r1, [pc, #12]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005306:	4313      	orrs	r3, r2
 8005308:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800530c:	e008      	b.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800530e:	7cfb      	ldrb	r3, [r7, #19]
 8005310:	74bb      	strb	r3, [r7, #18]
 8005312:	e005      	b.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005314:	40021000 	.word	0x40021000
 8005318:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800531c:	7cfb      	ldrb	r3, [r7, #19]
 800531e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005320:	7c7b      	ldrb	r3, [r7, #17]
 8005322:	2b01      	cmp	r3, #1
 8005324:	d105      	bne.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005326:	4ba7      	ldr	r3, [pc, #668]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005328:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800532a:	4aa6      	ldr	r2, [pc, #664]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800532c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005330:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 0301 	and.w	r3, r3, #1
 800533a:	2b00      	cmp	r3, #0
 800533c:	d00a      	beq.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800533e:	4ba1      	ldr	r3, [pc, #644]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005340:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005344:	f023 0203 	bic.w	r2, r3, #3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	499d      	ldr	r1, [pc, #628]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800534e:	4313      	orrs	r3, r2
 8005350:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 0302 	and.w	r3, r3, #2
 800535c:	2b00      	cmp	r3, #0
 800535e:	d00a      	beq.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005360:	4b98      	ldr	r3, [pc, #608]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005366:	f023 020c 	bic.w	r2, r3, #12
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	4995      	ldr	r1, [pc, #596]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005370:	4313      	orrs	r3, r2
 8005372:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 0304 	and.w	r3, r3, #4
 800537e:	2b00      	cmp	r3, #0
 8005380:	d00a      	beq.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005382:	4b90      	ldr	r3, [pc, #576]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005384:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005388:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	68db      	ldr	r3, [r3, #12]
 8005390:	498c      	ldr	r1, [pc, #560]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005392:	4313      	orrs	r3, r2
 8005394:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f003 0308 	and.w	r3, r3, #8
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d00a      	beq.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80053a4:	4b87      	ldr	r3, [pc, #540]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053aa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	691b      	ldr	r3, [r3, #16]
 80053b2:	4984      	ldr	r1, [pc, #528]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053b4:	4313      	orrs	r3, r2
 80053b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f003 0310 	and.w	r3, r3, #16
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d00a      	beq.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80053c6:	4b7f      	ldr	r3, [pc, #508]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	695b      	ldr	r3, [r3, #20]
 80053d4:	497b      	ldr	r1, [pc, #492]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053d6:	4313      	orrs	r3, r2
 80053d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f003 0320 	and.w	r3, r3, #32
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d00a      	beq.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80053e8:	4b76      	ldr	r3, [pc, #472]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ee:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	699b      	ldr	r3, [r3, #24]
 80053f6:	4973      	ldr	r1, [pc, #460]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053f8:	4313      	orrs	r3, r2
 80053fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005406:	2b00      	cmp	r3, #0
 8005408:	d00a      	beq.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800540a:	4b6e      	ldr	r3, [pc, #440]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800540c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005410:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	69db      	ldr	r3, [r3, #28]
 8005418:	496a      	ldr	r1, [pc, #424]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800541a:	4313      	orrs	r3, r2
 800541c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005428:	2b00      	cmp	r3, #0
 800542a:	d00a      	beq.n	8005442 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800542c:	4b65      	ldr	r3, [pc, #404]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800542e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005432:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a1b      	ldr	r3, [r3, #32]
 800543a:	4962      	ldr	r1, [pc, #392]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800543c:	4313      	orrs	r3, r2
 800543e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00a      	beq.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800544e:	4b5d      	ldr	r3, [pc, #372]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005450:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005454:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800545c:	4959      	ldr	r1, [pc, #356]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800545e:	4313      	orrs	r3, r2
 8005460:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800546c:	2b00      	cmp	r3, #0
 800546e:	d00a      	beq.n	8005486 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005470:	4b54      	ldr	r3, [pc, #336]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005472:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005476:	f023 0203 	bic.w	r2, r3, #3
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800547e:	4951      	ldr	r1, [pc, #324]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005480:	4313      	orrs	r3, r2
 8005482:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800548e:	2b00      	cmp	r3, #0
 8005490:	d00a      	beq.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005492:	4b4c      	ldr	r3, [pc, #304]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005494:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005498:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054a0:	4948      	ldr	r1, [pc, #288]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054a2:	4313      	orrs	r3, r2
 80054a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d015      	beq.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80054b4:	4b43      	ldr	r3, [pc, #268]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054c2:	4940      	ldr	r1, [pc, #256]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054c4:	4313      	orrs	r3, r2
 80054c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054d2:	d105      	bne.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054d4:	4b3b      	ldr	r3, [pc, #236]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	4a3a      	ldr	r2, [pc, #232]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054de:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d015      	beq.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80054ec:	4b35      	ldr	r3, [pc, #212]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054f2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054fa:	4932      	ldr	r1, [pc, #200]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054fc:	4313      	orrs	r3, r2
 80054fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005506:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800550a:	d105      	bne.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800550c:	4b2d      	ldr	r3, [pc, #180]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800550e:	68db      	ldr	r3, [r3, #12]
 8005510:	4a2c      	ldr	r2, [pc, #176]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005512:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005516:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005520:	2b00      	cmp	r3, #0
 8005522:	d015      	beq.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005524:	4b27      	ldr	r3, [pc, #156]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005526:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800552a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005532:	4924      	ldr	r1, [pc, #144]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005534:	4313      	orrs	r3, r2
 8005536:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800553e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005542:	d105      	bne.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005544:	4b1f      	ldr	r3, [pc, #124]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005546:	68db      	ldr	r3, [r3, #12]
 8005548:	4a1e      	ldr	r2, [pc, #120]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800554a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800554e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d015      	beq.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800555c:	4b19      	ldr	r3, [pc, #100]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800555e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005562:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800556a:	4916      	ldr	r1, [pc, #88]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800556c:	4313      	orrs	r3, r2
 800556e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005576:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800557a:	d105      	bne.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800557c:	4b11      	ldr	r3, [pc, #68]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800557e:	68db      	ldr	r3, [r3, #12]
 8005580:	4a10      	ldr	r2, [pc, #64]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005582:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005586:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d019      	beq.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005594:	4b0b      	ldr	r3, [pc, #44]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800559a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055a2:	4908      	ldr	r1, [pc, #32]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055a4:	4313      	orrs	r3, r2
 80055a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055b2:	d109      	bne.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055b4:	4b03      	ldr	r3, [pc, #12]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055b6:	68db      	ldr	r3, [r3, #12]
 80055b8:	4a02      	ldr	r2, [pc, #8]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055be:	60d3      	str	r3, [r2, #12]
 80055c0:	e002      	b.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80055c2:	bf00      	nop
 80055c4:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d015      	beq.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80055d4:	4b29      	ldr	r3, [pc, #164]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055da:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055e2:	4926      	ldr	r1, [pc, #152]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055e4:	4313      	orrs	r3, r2
 80055e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80055f2:	d105      	bne.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80055f4:	4b21      	ldr	r3, [pc, #132]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055f6:	68db      	ldr	r3, [r3, #12]
 80055f8:	4a20      	ldr	r2, [pc, #128]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055fe:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005608:	2b00      	cmp	r3, #0
 800560a:	d015      	beq.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800560c:	4b1b      	ldr	r3, [pc, #108]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800560e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005612:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800561a:	4918      	ldr	r1, [pc, #96]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800561c:	4313      	orrs	r3, r2
 800561e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005626:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800562a:	d105      	bne.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800562c:	4b13      	ldr	r3, [pc, #76]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	4a12      	ldr	r2, [pc, #72]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005632:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005636:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005640:	2b00      	cmp	r3, #0
 8005642:	d015      	beq.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005644:	4b0d      	ldr	r3, [pc, #52]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005646:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800564a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005652:	490a      	ldr	r1, [pc, #40]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005654:	4313      	orrs	r3, r2
 8005656:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800565e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005662:	d105      	bne.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005664:	4b05      	ldr	r3, [pc, #20]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005666:	68db      	ldr	r3, [r3, #12]
 8005668:	4a04      	ldr	r2, [pc, #16]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800566a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800566e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005670:	7cbb      	ldrb	r3, [r7, #18]
}
 8005672:	4618      	mov	r0, r3
 8005674:	3718      	adds	r7, #24
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	40021000 	.word	0x40021000

08005680 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b082      	sub	sp, #8
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d101      	bne.n	8005692 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e049      	b.n	8005726 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005698:	b2db      	uxtb	r3, r3
 800569a:	2b00      	cmp	r3, #0
 800569c:	d106      	bne.n	80056ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f7fc fd1c 	bl	80020e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2202      	movs	r2, #2
 80056b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	3304      	adds	r3, #4
 80056bc:	4619      	mov	r1, r3
 80056be:	4610      	mov	r0, r2
 80056c0:	f000 fe56 	bl	8006370 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005724:	2300      	movs	r3, #0
}
 8005726:	4618      	mov	r0, r3
 8005728:	3708      	adds	r7, #8
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
	...

08005730 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005730:	b480      	push	{r7}
 8005732:	b085      	sub	sp, #20
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800573e:	b2db      	uxtb	r3, r3
 8005740:	2b01      	cmp	r3, #1
 8005742:	d001      	beq.n	8005748 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005744:	2301      	movs	r3, #1
 8005746:	e054      	b.n	80057f2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2202      	movs	r2, #2
 800574c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	68da      	ldr	r2, [r3, #12]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f042 0201 	orr.w	r2, r2, #1
 800575e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a26      	ldr	r2, [pc, #152]	@ (8005800 <HAL_TIM_Base_Start_IT+0xd0>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d022      	beq.n	80057b0 <HAL_TIM_Base_Start_IT+0x80>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005772:	d01d      	beq.n	80057b0 <HAL_TIM_Base_Start_IT+0x80>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a22      	ldr	r2, [pc, #136]	@ (8005804 <HAL_TIM_Base_Start_IT+0xd4>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d018      	beq.n	80057b0 <HAL_TIM_Base_Start_IT+0x80>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a21      	ldr	r2, [pc, #132]	@ (8005808 <HAL_TIM_Base_Start_IT+0xd8>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d013      	beq.n	80057b0 <HAL_TIM_Base_Start_IT+0x80>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4a1f      	ldr	r2, [pc, #124]	@ (800580c <HAL_TIM_Base_Start_IT+0xdc>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d00e      	beq.n	80057b0 <HAL_TIM_Base_Start_IT+0x80>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a1e      	ldr	r2, [pc, #120]	@ (8005810 <HAL_TIM_Base_Start_IT+0xe0>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d009      	beq.n	80057b0 <HAL_TIM_Base_Start_IT+0x80>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a1c      	ldr	r2, [pc, #112]	@ (8005814 <HAL_TIM_Base_Start_IT+0xe4>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d004      	beq.n	80057b0 <HAL_TIM_Base_Start_IT+0x80>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a1b      	ldr	r2, [pc, #108]	@ (8005818 <HAL_TIM_Base_Start_IT+0xe8>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d115      	bne.n	80057dc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	689a      	ldr	r2, [r3, #8]
 80057b6:	4b19      	ldr	r3, [pc, #100]	@ (800581c <HAL_TIM_Base_Start_IT+0xec>)
 80057b8:	4013      	ands	r3, r2
 80057ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2b06      	cmp	r3, #6
 80057c0:	d015      	beq.n	80057ee <HAL_TIM_Base_Start_IT+0xbe>
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057c8:	d011      	beq.n	80057ee <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f042 0201 	orr.w	r2, r2, #1
 80057d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057da:	e008      	b.n	80057ee <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f042 0201 	orr.w	r2, r2, #1
 80057ea:	601a      	str	r2, [r3, #0]
 80057ec:	e000      	b.n	80057f0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057ee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80057f0:	2300      	movs	r3, #0
}
 80057f2:	4618      	mov	r0, r3
 80057f4:	3714      	adds	r7, #20
 80057f6:	46bd      	mov	sp, r7
 80057f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fc:	4770      	bx	lr
 80057fe:	bf00      	nop
 8005800:	40012c00 	.word	0x40012c00
 8005804:	40000400 	.word	0x40000400
 8005808:	40000800 	.word	0x40000800
 800580c:	40000c00 	.word	0x40000c00
 8005810:	40013400 	.word	0x40013400
 8005814:	40014000 	.word	0x40014000
 8005818:	40015000 	.word	0x40015000
 800581c:	00010007 	.word	0x00010007

08005820 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b082      	sub	sp, #8
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d101      	bne.n	8005832 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e049      	b.n	80058c6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005838:	b2db      	uxtb	r3, r3
 800583a:	2b00      	cmp	r3, #0
 800583c:	d106      	bne.n	800584c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2200      	movs	r2, #0
 8005842:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f7fc fcb0 	bl	80021ac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2202      	movs	r2, #2
 8005850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681a      	ldr	r2, [r3, #0]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	3304      	adds	r3, #4
 800585c:	4619      	mov	r1, r3
 800585e:	4610      	mov	r0, r2
 8005860:	f000 fd86 	bl	8006370 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058c4:	2300      	movs	r3, #0
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3708      	adds	r7, #8
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}
	...

080058d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b084      	sub	sp, #16
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d109      	bne.n	80058f4 <HAL_TIM_PWM_Start+0x24>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058e6:	b2db      	uxtb	r3, r3
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	bf14      	ite	ne
 80058ec:	2301      	movne	r3, #1
 80058ee:	2300      	moveq	r3, #0
 80058f0:	b2db      	uxtb	r3, r3
 80058f2:	e03c      	b.n	800596e <HAL_TIM_PWM_Start+0x9e>
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	2b04      	cmp	r3, #4
 80058f8:	d109      	bne.n	800590e <HAL_TIM_PWM_Start+0x3e>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005900:	b2db      	uxtb	r3, r3
 8005902:	2b01      	cmp	r3, #1
 8005904:	bf14      	ite	ne
 8005906:	2301      	movne	r3, #1
 8005908:	2300      	moveq	r3, #0
 800590a:	b2db      	uxtb	r3, r3
 800590c:	e02f      	b.n	800596e <HAL_TIM_PWM_Start+0x9e>
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	2b08      	cmp	r3, #8
 8005912:	d109      	bne.n	8005928 <HAL_TIM_PWM_Start+0x58>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800591a:	b2db      	uxtb	r3, r3
 800591c:	2b01      	cmp	r3, #1
 800591e:	bf14      	ite	ne
 8005920:	2301      	movne	r3, #1
 8005922:	2300      	moveq	r3, #0
 8005924:	b2db      	uxtb	r3, r3
 8005926:	e022      	b.n	800596e <HAL_TIM_PWM_Start+0x9e>
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	2b0c      	cmp	r3, #12
 800592c:	d109      	bne.n	8005942 <HAL_TIM_PWM_Start+0x72>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005934:	b2db      	uxtb	r3, r3
 8005936:	2b01      	cmp	r3, #1
 8005938:	bf14      	ite	ne
 800593a:	2301      	movne	r3, #1
 800593c:	2300      	moveq	r3, #0
 800593e:	b2db      	uxtb	r3, r3
 8005940:	e015      	b.n	800596e <HAL_TIM_PWM_Start+0x9e>
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	2b10      	cmp	r3, #16
 8005946:	d109      	bne.n	800595c <HAL_TIM_PWM_Start+0x8c>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800594e:	b2db      	uxtb	r3, r3
 8005950:	2b01      	cmp	r3, #1
 8005952:	bf14      	ite	ne
 8005954:	2301      	movne	r3, #1
 8005956:	2300      	moveq	r3, #0
 8005958:	b2db      	uxtb	r3, r3
 800595a:	e008      	b.n	800596e <HAL_TIM_PWM_Start+0x9e>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005962:	b2db      	uxtb	r3, r3
 8005964:	2b01      	cmp	r3, #1
 8005966:	bf14      	ite	ne
 8005968:	2301      	movne	r3, #1
 800596a:	2300      	moveq	r3, #0
 800596c:	b2db      	uxtb	r3, r3
 800596e:	2b00      	cmp	r3, #0
 8005970:	d001      	beq.n	8005976 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	e0a6      	b.n	8005ac4 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d104      	bne.n	8005986 <HAL_TIM_PWM_Start+0xb6>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2202      	movs	r2, #2
 8005980:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005984:	e023      	b.n	80059ce <HAL_TIM_PWM_Start+0xfe>
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	2b04      	cmp	r3, #4
 800598a:	d104      	bne.n	8005996 <HAL_TIM_PWM_Start+0xc6>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2202      	movs	r2, #2
 8005990:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005994:	e01b      	b.n	80059ce <HAL_TIM_PWM_Start+0xfe>
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	2b08      	cmp	r3, #8
 800599a:	d104      	bne.n	80059a6 <HAL_TIM_PWM_Start+0xd6>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2202      	movs	r2, #2
 80059a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059a4:	e013      	b.n	80059ce <HAL_TIM_PWM_Start+0xfe>
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	2b0c      	cmp	r3, #12
 80059aa:	d104      	bne.n	80059b6 <HAL_TIM_PWM_Start+0xe6>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2202      	movs	r2, #2
 80059b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80059b4:	e00b      	b.n	80059ce <HAL_TIM_PWM_Start+0xfe>
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	2b10      	cmp	r3, #16
 80059ba:	d104      	bne.n	80059c6 <HAL_TIM_PWM_Start+0xf6>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2202      	movs	r2, #2
 80059c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059c4:	e003      	b.n	80059ce <HAL_TIM_PWM_Start+0xfe>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2202      	movs	r2, #2
 80059ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	2201      	movs	r2, #1
 80059d4:	6839      	ldr	r1, [r7, #0]
 80059d6:	4618      	mov	r0, r3
 80059d8:	f001 f9b8 	bl	8006d4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a3a      	ldr	r2, [pc, #232]	@ (8005acc <HAL_TIM_PWM_Start+0x1fc>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d018      	beq.n	8005a18 <HAL_TIM_PWM_Start+0x148>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4a39      	ldr	r2, [pc, #228]	@ (8005ad0 <HAL_TIM_PWM_Start+0x200>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d013      	beq.n	8005a18 <HAL_TIM_PWM_Start+0x148>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a37      	ldr	r2, [pc, #220]	@ (8005ad4 <HAL_TIM_PWM_Start+0x204>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d00e      	beq.n	8005a18 <HAL_TIM_PWM_Start+0x148>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a36      	ldr	r2, [pc, #216]	@ (8005ad8 <HAL_TIM_PWM_Start+0x208>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d009      	beq.n	8005a18 <HAL_TIM_PWM_Start+0x148>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a34      	ldr	r2, [pc, #208]	@ (8005adc <HAL_TIM_PWM_Start+0x20c>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d004      	beq.n	8005a18 <HAL_TIM_PWM_Start+0x148>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a33      	ldr	r2, [pc, #204]	@ (8005ae0 <HAL_TIM_PWM_Start+0x210>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d101      	bne.n	8005a1c <HAL_TIM_PWM_Start+0x14c>
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e000      	b.n	8005a1e <HAL_TIM_PWM_Start+0x14e>
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d007      	beq.n	8005a32 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005a30:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a25      	ldr	r2, [pc, #148]	@ (8005acc <HAL_TIM_PWM_Start+0x1fc>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d022      	beq.n	8005a82 <HAL_TIM_PWM_Start+0x1b2>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a44:	d01d      	beq.n	8005a82 <HAL_TIM_PWM_Start+0x1b2>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a26      	ldr	r2, [pc, #152]	@ (8005ae4 <HAL_TIM_PWM_Start+0x214>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d018      	beq.n	8005a82 <HAL_TIM_PWM_Start+0x1b2>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a24      	ldr	r2, [pc, #144]	@ (8005ae8 <HAL_TIM_PWM_Start+0x218>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d013      	beq.n	8005a82 <HAL_TIM_PWM_Start+0x1b2>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a23      	ldr	r2, [pc, #140]	@ (8005aec <HAL_TIM_PWM_Start+0x21c>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d00e      	beq.n	8005a82 <HAL_TIM_PWM_Start+0x1b2>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4a19      	ldr	r2, [pc, #100]	@ (8005ad0 <HAL_TIM_PWM_Start+0x200>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d009      	beq.n	8005a82 <HAL_TIM_PWM_Start+0x1b2>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a18      	ldr	r2, [pc, #96]	@ (8005ad4 <HAL_TIM_PWM_Start+0x204>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d004      	beq.n	8005a82 <HAL_TIM_PWM_Start+0x1b2>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a18      	ldr	r2, [pc, #96]	@ (8005ae0 <HAL_TIM_PWM_Start+0x210>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d115      	bne.n	8005aae <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	689a      	ldr	r2, [r3, #8]
 8005a88:	4b19      	ldr	r3, [pc, #100]	@ (8005af0 <HAL_TIM_PWM_Start+0x220>)
 8005a8a:	4013      	ands	r3, r2
 8005a8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2b06      	cmp	r3, #6
 8005a92:	d015      	beq.n	8005ac0 <HAL_TIM_PWM_Start+0x1f0>
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a9a:	d011      	beq.n	8005ac0 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f042 0201 	orr.w	r2, r2, #1
 8005aaa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aac:	e008      	b.n	8005ac0 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f042 0201 	orr.w	r2, r2, #1
 8005abc:	601a      	str	r2, [r3, #0]
 8005abe:	e000      	b.n	8005ac2 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ac0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ac2:	2300      	movs	r3, #0
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3710      	adds	r7, #16
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}
 8005acc:	40012c00 	.word	0x40012c00
 8005ad0:	40013400 	.word	0x40013400
 8005ad4:	40014000 	.word	0x40014000
 8005ad8:	40014400 	.word	0x40014400
 8005adc:	40014800 	.word	0x40014800
 8005ae0:	40015000 	.word	0x40015000
 8005ae4:	40000400 	.word	0x40000400
 8005ae8:	40000800 	.word	0x40000800
 8005aec:	40000c00 	.word	0x40000c00
 8005af0:	00010007 	.word	0x00010007

08005af4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b082      	sub	sp, #8
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
 8005afc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	2200      	movs	r2, #0
 8005b04:	6839      	ldr	r1, [r7, #0]
 8005b06:	4618      	mov	r0, r3
 8005b08:	f001 f920 	bl	8006d4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a40      	ldr	r2, [pc, #256]	@ (8005c14 <HAL_TIM_PWM_Stop+0x120>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d018      	beq.n	8005b48 <HAL_TIM_PWM_Stop+0x54>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a3f      	ldr	r2, [pc, #252]	@ (8005c18 <HAL_TIM_PWM_Stop+0x124>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d013      	beq.n	8005b48 <HAL_TIM_PWM_Stop+0x54>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a3d      	ldr	r2, [pc, #244]	@ (8005c1c <HAL_TIM_PWM_Stop+0x128>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d00e      	beq.n	8005b48 <HAL_TIM_PWM_Stop+0x54>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a3c      	ldr	r2, [pc, #240]	@ (8005c20 <HAL_TIM_PWM_Stop+0x12c>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d009      	beq.n	8005b48 <HAL_TIM_PWM_Stop+0x54>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a3a      	ldr	r2, [pc, #232]	@ (8005c24 <HAL_TIM_PWM_Stop+0x130>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d004      	beq.n	8005b48 <HAL_TIM_PWM_Stop+0x54>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a39      	ldr	r2, [pc, #228]	@ (8005c28 <HAL_TIM_PWM_Stop+0x134>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d101      	bne.n	8005b4c <HAL_TIM_PWM_Stop+0x58>
 8005b48:	2301      	movs	r3, #1
 8005b4a:	e000      	b.n	8005b4e <HAL_TIM_PWM_Stop+0x5a>
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d017      	beq.n	8005b82 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	6a1a      	ldr	r2, [r3, #32]
 8005b58:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005b5c:	4013      	ands	r3, r2
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d10f      	bne.n	8005b82 <HAL_TIM_PWM_Stop+0x8e>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	6a1a      	ldr	r2, [r3, #32]
 8005b68:	f244 4344 	movw	r3, #17476	@ 0x4444
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d107      	bne.n	8005b82 <HAL_TIM_PWM_Stop+0x8e>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005b80:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	6a1a      	ldr	r2, [r3, #32]
 8005b88:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005b8c:	4013      	ands	r3, r2
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d10f      	bne.n	8005bb2 <HAL_TIM_PWM_Stop+0xbe>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	6a1a      	ldr	r2, [r3, #32]
 8005b98:	f244 4344 	movw	r3, #17476	@ 0x4444
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d107      	bne.n	8005bb2 <HAL_TIM_PWM_Stop+0xbe>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f022 0201 	bic.w	r2, r2, #1
 8005bb0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d104      	bne.n	8005bc2 <HAL_TIM_PWM_Stop+0xce>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005bc0:	e023      	b.n	8005c0a <HAL_TIM_PWM_Stop+0x116>
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	2b04      	cmp	r3, #4
 8005bc6:	d104      	bne.n	8005bd2 <HAL_TIM_PWM_Stop+0xde>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2201      	movs	r2, #1
 8005bcc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bd0:	e01b      	b.n	8005c0a <HAL_TIM_PWM_Stop+0x116>
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	2b08      	cmp	r3, #8
 8005bd6:	d104      	bne.n	8005be2 <HAL_TIM_PWM_Stop+0xee>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005be0:	e013      	b.n	8005c0a <HAL_TIM_PWM_Stop+0x116>
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	2b0c      	cmp	r3, #12
 8005be6:	d104      	bne.n	8005bf2 <HAL_TIM_PWM_Stop+0xfe>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005bf0:	e00b      	b.n	8005c0a <HAL_TIM_PWM_Stop+0x116>
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	2b10      	cmp	r3, #16
 8005bf6:	d104      	bne.n	8005c02 <HAL_TIM_PWM_Stop+0x10e>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c00:	e003      	b.n	8005c0a <HAL_TIM_PWM_Stop+0x116>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2201      	movs	r2, #1
 8005c06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8005c0a:	2300      	movs	r3, #0
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3708      	adds	r7, #8
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}
 8005c14:	40012c00 	.word	0x40012c00
 8005c18:	40013400 	.word	0x40013400
 8005c1c:	40014000 	.word	0x40014000
 8005c20:	40014400 	.word	0x40014400
 8005c24:	40014800 	.word	0x40014800
 8005c28:	40015000 	.word	0x40015000

08005c2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	68db      	ldr	r3, [r3, #12]
 8005c3a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	691b      	ldr	r3, [r3, #16]
 8005c42:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	f003 0302 	and.w	r3, r3, #2
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d020      	beq.n	8005c90 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	f003 0302 	and.w	r3, r3, #2
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d01b      	beq.n	8005c90 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f06f 0202 	mvn.w	r2, #2
 8005c60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2201      	movs	r2, #1
 8005c66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	699b      	ldr	r3, [r3, #24]
 8005c6e:	f003 0303 	and.w	r3, r3, #3
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d003      	beq.n	8005c7e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f000 fb5c 	bl	8006334 <HAL_TIM_IC_CaptureCallback>
 8005c7c:	e005      	b.n	8005c8a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f000 fb4e 	bl	8006320 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f000 fb5f 	bl	8006348 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	f003 0304 	and.w	r3, r3, #4
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d020      	beq.n	8005cdc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	f003 0304 	and.w	r3, r3, #4
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d01b      	beq.n	8005cdc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f06f 0204 	mvn.w	r2, #4
 8005cac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2202      	movs	r2, #2
 8005cb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	699b      	ldr	r3, [r3, #24]
 8005cba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d003      	beq.n	8005cca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f000 fb36 	bl	8006334 <HAL_TIM_IC_CaptureCallback>
 8005cc8:	e005      	b.n	8005cd6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f000 fb28 	bl	8006320 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	f000 fb39 	bl	8006348 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	f003 0308 	and.w	r3, r3, #8
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d020      	beq.n	8005d28 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f003 0308 	and.w	r3, r3, #8
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d01b      	beq.n	8005d28 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f06f 0208 	mvn.w	r2, #8
 8005cf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2204      	movs	r2, #4
 8005cfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	69db      	ldr	r3, [r3, #28]
 8005d06:	f003 0303 	and.w	r3, r3, #3
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d003      	beq.n	8005d16 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 fb10 	bl	8006334 <HAL_TIM_IC_CaptureCallback>
 8005d14:	e005      	b.n	8005d22 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 fb02 	bl	8006320 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f000 fb13 	bl	8006348 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	f003 0310 	and.w	r3, r3, #16
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d020      	beq.n	8005d74 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	f003 0310 	and.w	r3, r3, #16
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d01b      	beq.n	8005d74 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f06f 0210 	mvn.w	r2, #16
 8005d44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2208      	movs	r2, #8
 8005d4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	69db      	ldr	r3, [r3, #28]
 8005d52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d003      	beq.n	8005d62 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f000 faea 	bl	8006334 <HAL_TIM_IC_CaptureCallback>
 8005d60:	e005      	b.n	8005d6e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f000 fadc 	bl	8006320 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d68:	6878      	ldr	r0, [r7, #4]
 8005d6a:	f000 faed 	bl	8006348 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2200      	movs	r2, #0
 8005d72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	f003 0301 	and.w	r3, r3, #1
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d00c      	beq.n	8005d98 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	f003 0301 	and.w	r3, r3, #1
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d007      	beq.n	8005d98 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f06f 0201 	mvn.w	r2, #1
 8005d90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f7fb fe36 	bl	8001a04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d104      	bne.n	8005dac <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d00c      	beq.n	8005dc6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d007      	beq.n	8005dc6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005dbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005dc0:	6878      	ldr	r0, [r7, #4]
 8005dc2:	f001 faeb 	bl	800739c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d00c      	beq.n	8005dea <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d007      	beq.n	8005dea <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005de2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f001 fae3 	bl	80073b0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d00c      	beq.n	8005e0e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d007      	beq.n	8005e0e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005e06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f000 faa7 	bl	800635c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	f003 0320 	and.w	r3, r3, #32
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d00c      	beq.n	8005e32 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f003 0320 	and.w	r3, r3, #32
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d007      	beq.n	8005e32 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f06f 0220 	mvn.w	r2, #32
 8005e2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f001 faab 	bl	8007388 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d00c      	beq.n	8005e56 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d007      	beq.n	8005e56 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005e4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f001 fab7 	bl	80073c4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d00c      	beq.n	8005e7a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d007      	beq.n	8005e7a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005e72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005e74:	6878      	ldr	r0, [r7, #4]
 8005e76:	f001 faaf 	bl	80073d8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d00c      	beq.n	8005e9e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d007      	beq.n	8005e9e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005e96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f001 faa7 	bl	80073ec <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d00c      	beq.n	8005ec2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d007      	beq.n	8005ec2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005eba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005ebc:	6878      	ldr	r0, [r7, #4]
 8005ebe:	f001 fa9f 	bl	8007400 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ec2:	bf00      	nop
 8005ec4:	3710      	adds	r7, #16
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
	...

08005ecc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b086      	sub	sp, #24
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	60f8      	str	r0, [r7, #12]
 8005ed4:	60b9      	str	r1, [r7, #8]
 8005ed6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ee2:	2b01      	cmp	r3, #1
 8005ee4:	d101      	bne.n	8005eea <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005ee6:	2302      	movs	r3, #2
 8005ee8:	e0ff      	b.n	80060ea <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2201      	movs	r2, #1
 8005eee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2b14      	cmp	r3, #20
 8005ef6:	f200 80f0 	bhi.w	80060da <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005efa:	a201      	add	r2, pc, #4	@ (adr r2, 8005f00 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f00:	08005f55 	.word	0x08005f55
 8005f04:	080060db 	.word	0x080060db
 8005f08:	080060db 	.word	0x080060db
 8005f0c:	080060db 	.word	0x080060db
 8005f10:	08005f95 	.word	0x08005f95
 8005f14:	080060db 	.word	0x080060db
 8005f18:	080060db 	.word	0x080060db
 8005f1c:	080060db 	.word	0x080060db
 8005f20:	08005fd7 	.word	0x08005fd7
 8005f24:	080060db 	.word	0x080060db
 8005f28:	080060db 	.word	0x080060db
 8005f2c:	080060db 	.word	0x080060db
 8005f30:	08006017 	.word	0x08006017
 8005f34:	080060db 	.word	0x080060db
 8005f38:	080060db 	.word	0x080060db
 8005f3c:	080060db 	.word	0x080060db
 8005f40:	08006059 	.word	0x08006059
 8005f44:	080060db 	.word	0x080060db
 8005f48:	080060db 	.word	0x080060db
 8005f4c:	080060db 	.word	0x080060db
 8005f50:	08006099 	.word	0x08006099
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	68b9      	ldr	r1, [r7, #8]
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f000 fabc 	bl	80064d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	699a      	ldr	r2, [r3, #24]
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f042 0208 	orr.w	r2, r2, #8
 8005f6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	699a      	ldr	r2, [r3, #24]
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f022 0204 	bic.w	r2, r2, #4
 8005f7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	6999      	ldr	r1, [r3, #24]
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	691a      	ldr	r2, [r3, #16]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	430a      	orrs	r2, r1
 8005f90:	619a      	str	r2, [r3, #24]
      break;
 8005f92:	e0a5      	b.n	80060e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	68b9      	ldr	r1, [r7, #8]
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	f000 fb36 	bl	800660c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	699a      	ldr	r2, [r3, #24]
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	699a      	ldr	r2, [r3, #24]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	6999      	ldr	r1, [r3, #24]
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	691b      	ldr	r3, [r3, #16]
 8005fca:	021a      	lsls	r2, r3, #8
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	430a      	orrs	r2, r1
 8005fd2:	619a      	str	r2, [r3, #24]
      break;
 8005fd4:	e084      	b.n	80060e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	68b9      	ldr	r1, [r7, #8]
 8005fdc:	4618      	mov	r0, r3
 8005fde:	f000 fba9 	bl	8006734 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	69da      	ldr	r2, [r3, #28]
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f042 0208 	orr.w	r2, r2, #8
 8005ff0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	69da      	ldr	r2, [r3, #28]
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f022 0204 	bic.w	r2, r2, #4
 8006000:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	69d9      	ldr	r1, [r3, #28]
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	691a      	ldr	r2, [r3, #16]
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	430a      	orrs	r2, r1
 8006012:	61da      	str	r2, [r3, #28]
      break;
 8006014:	e064      	b.n	80060e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	68b9      	ldr	r1, [r7, #8]
 800601c:	4618      	mov	r0, r3
 800601e:	f000 fc1b 	bl	8006858 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	69da      	ldr	r2, [r3, #28]
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006030:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	69da      	ldr	r2, [r3, #28]
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006040:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	69d9      	ldr	r1, [r3, #28]
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	691b      	ldr	r3, [r3, #16]
 800604c:	021a      	lsls	r2, r3, #8
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	430a      	orrs	r2, r1
 8006054:	61da      	str	r2, [r3, #28]
      break;
 8006056:	e043      	b.n	80060e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	68b9      	ldr	r1, [r7, #8]
 800605e:	4618      	mov	r0, r3
 8006060:	f000 fc8e 	bl	8006980 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f042 0208 	orr.w	r2, r2, #8
 8006072:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f022 0204 	bic.w	r2, r2, #4
 8006082:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	691a      	ldr	r2, [r3, #16]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	430a      	orrs	r2, r1
 8006094:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006096:	e023      	b.n	80060e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	68b9      	ldr	r1, [r7, #8]
 800609e:	4618      	mov	r0, r3
 80060a0:	f000 fcd8 	bl	8006a54 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80060b2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060c2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	691b      	ldr	r3, [r3, #16]
 80060ce:	021a      	lsls	r2, r3, #8
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	430a      	orrs	r2, r1
 80060d6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80060d8:	e002      	b.n	80060e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	75fb      	strb	r3, [r7, #23]
      break;
 80060de:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2200      	movs	r2, #0
 80060e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80060e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3718      	adds	r7, #24
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}
 80060f2:	bf00      	nop

080060f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
 80060fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80060fe:	2300      	movs	r3, #0
 8006100:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006108:	2b01      	cmp	r3, #1
 800610a:	d101      	bne.n	8006110 <HAL_TIM_ConfigClockSource+0x1c>
 800610c:	2302      	movs	r3, #2
 800610e:	e0f6      	b.n	80062fe <HAL_TIM_ConfigClockSource+0x20a>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2201      	movs	r2, #1
 8006114:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2202      	movs	r2, #2
 800611c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800612e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006132:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800613a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	68ba      	ldr	r2, [r7, #8]
 8006142:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a6f      	ldr	r2, [pc, #444]	@ (8006308 <HAL_TIM_ConfigClockSource+0x214>)
 800614a:	4293      	cmp	r3, r2
 800614c:	f000 80c1 	beq.w	80062d2 <HAL_TIM_ConfigClockSource+0x1de>
 8006150:	4a6d      	ldr	r2, [pc, #436]	@ (8006308 <HAL_TIM_ConfigClockSource+0x214>)
 8006152:	4293      	cmp	r3, r2
 8006154:	f200 80c6 	bhi.w	80062e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006158:	4a6c      	ldr	r2, [pc, #432]	@ (800630c <HAL_TIM_ConfigClockSource+0x218>)
 800615a:	4293      	cmp	r3, r2
 800615c:	f000 80b9 	beq.w	80062d2 <HAL_TIM_ConfigClockSource+0x1de>
 8006160:	4a6a      	ldr	r2, [pc, #424]	@ (800630c <HAL_TIM_ConfigClockSource+0x218>)
 8006162:	4293      	cmp	r3, r2
 8006164:	f200 80be 	bhi.w	80062e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006168:	4a69      	ldr	r2, [pc, #420]	@ (8006310 <HAL_TIM_ConfigClockSource+0x21c>)
 800616a:	4293      	cmp	r3, r2
 800616c:	f000 80b1 	beq.w	80062d2 <HAL_TIM_ConfigClockSource+0x1de>
 8006170:	4a67      	ldr	r2, [pc, #412]	@ (8006310 <HAL_TIM_ConfigClockSource+0x21c>)
 8006172:	4293      	cmp	r3, r2
 8006174:	f200 80b6 	bhi.w	80062e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006178:	4a66      	ldr	r2, [pc, #408]	@ (8006314 <HAL_TIM_ConfigClockSource+0x220>)
 800617a:	4293      	cmp	r3, r2
 800617c:	f000 80a9 	beq.w	80062d2 <HAL_TIM_ConfigClockSource+0x1de>
 8006180:	4a64      	ldr	r2, [pc, #400]	@ (8006314 <HAL_TIM_ConfigClockSource+0x220>)
 8006182:	4293      	cmp	r3, r2
 8006184:	f200 80ae 	bhi.w	80062e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006188:	4a63      	ldr	r2, [pc, #396]	@ (8006318 <HAL_TIM_ConfigClockSource+0x224>)
 800618a:	4293      	cmp	r3, r2
 800618c:	f000 80a1 	beq.w	80062d2 <HAL_TIM_ConfigClockSource+0x1de>
 8006190:	4a61      	ldr	r2, [pc, #388]	@ (8006318 <HAL_TIM_ConfigClockSource+0x224>)
 8006192:	4293      	cmp	r3, r2
 8006194:	f200 80a6 	bhi.w	80062e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006198:	4a60      	ldr	r2, [pc, #384]	@ (800631c <HAL_TIM_ConfigClockSource+0x228>)
 800619a:	4293      	cmp	r3, r2
 800619c:	f000 8099 	beq.w	80062d2 <HAL_TIM_ConfigClockSource+0x1de>
 80061a0:	4a5e      	ldr	r2, [pc, #376]	@ (800631c <HAL_TIM_ConfigClockSource+0x228>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	f200 809e 	bhi.w	80062e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80061a8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80061ac:	f000 8091 	beq.w	80062d2 <HAL_TIM_ConfigClockSource+0x1de>
 80061b0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80061b4:	f200 8096 	bhi.w	80062e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80061b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061bc:	f000 8089 	beq.w	80062d2 <HAL_TIM_ConfigClockSource+0x1de>
 80061c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061c4:	f200 808e 	bhi.w	80062e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80061c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061cc:	d03e      	beq.n	800624c <HAL_TIM_ConfigClockSource+0x158>
 80061ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061d2:	f200 8087 	bhi.w	80062e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80061d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061da:	f000 8086 	beq.w	80062ea <HAL_TIM_ConfigClockSource+0x1f6>
 80061de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061e2:	d87f      	bhi.n	80062e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80061e4:	2b70      	cmp	r3, #112	@ 0x70
 80061e6:	d01a      	beq.n	800621e <HAL_TIM_ConfigClockSource+0x12a>
 80061e8:	2b70      	cmp	r3, #112	@ 0x70
 80061ea:	d87b      	bhi.n	80062e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80061ec:	2b60      	cmp	r3, #96	@ 0x60
 80061ee:	d050      	beq.n	8006292 <HAL_TIM_ConfigClockSource+0x19e>
 80061f0:	2b60      	cmp	r3, #96	@ 0x60
 80061f2:	d877      	bhi.n	80062e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80061f4:	2b50      	cmp	r3, #80	@ 0x50
 80061f6:	d03c      	beq.n	8006272 <HAL_TIM_ConfigClockSource+0x17e>
 80061f8:	2b50      	cmp	r3, #80	@ 0x50
 80061fa:	d873      	bhi.n	80062e4 <HAL_TIM_ConfigClockSource+0x1f0>
 80061fc:	2b40      	cmp	r3, #64	@ 0x40
 80061fe:	d058      	beq.n	80062b2 <HAL_TIM_ConfigClockSource+0x1be>
 8006200:	2b40      	cmp	r3, #64	@ 0x40
 8006202:	d86f      	bhi.n	80062e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006204:	2b30      	cmp	r3, #48	@ 0x30
 8006206:	d064      	beq.n	80062d2 <HAL_TIM_ConfigClockSource+0x1de>
 8006208:	2b30      	cmp	r3, #48	@ 0x30
 800620a:	d86b      	bhi.n	80062e4 <HAL_TIM_ConfigClockSource+0x1f0>
 800620c:	2b20      	cmp	r3, #32
 800620e:	d060      	beq.n	80062d2 <HAL_TIM_ConfigClockSource+0x1de>
 8006210:	2b20      	cmp	r3, #32
 8006212:	d867      	bhi.n	80062e4 <HAL_TIM_ConfigClockSource+0x1f0>
 8006214:	2b00      	cmp	r3, #0
 8006216:	d05c      	beq.n	80062d2 <HAL_TIM_ConfigClockSource+0x1de>
 8006218:	2b10      	cmp	r3, #16
 800621a:	d05a      	beq.n	80062d2 <HAL_TIM_ConfigClockSource+0x1de>
 800621c:	e062      	b.n	80062e4 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800622e:	f000 fd6d 	bl	8006d0c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006240:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	68ba      	ldr	r2, [r7, #8]
 8006248:	609a      	str	r2, [r3, #8]
      break;
 800624a:	e04f      	b.n	80062ec <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800625c:	f000 fd56 	bl	8006d0c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	689a      	ldr	r2, [r3, #8]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800626e:	609a      	str	r2, [r3, #8]
      break;
 8006270:	e03c      	b.n	80062ec <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800627e:	461a      	mov	r2, r3
 8006280:	f000 fcc8 	bl	8006c14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	2150      	movs	r1, #80	@ 0x50
 800628a:	4618      	mov	r0, r3
 800628c:	f000 fd21 	bl	8006cd2 <TIM_ITRx_SetConfig>
      break;
 8006290:	e02c      	b.n	80062ec <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800629e:	461a      	mov	r2, r3
 80062a0:	f000 fce7 	bl	8006c72 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	2160      	movs	r1, #96	@ 0x60
 80062aa:	4618      	mov	r0, r3
 80062ac:	f000 fd11 	bl	8006cd2 <TIM_ITRx_SetConfig>
      break;
 80062b0:	e01c      	b.n	80062ec <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80062be:	461a      	mov	r2, r3
 80062c0:	f000 fca8 	bl	8006c14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	2140      	movs	r1, #64	@ 0x40
 80062ca:	4618      	mov	r0, r3
 80062cc:	f000 fd01 	bl	8006cd2 <TIM_ITRx_SetConfig>
      break;
 80062d0:	e00c      	b.n	80062ec <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681a      	ldr	r2, [r3, #0]
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4619      	mov	r1, r3
 80062dc:	4610      	mov	r0, r2
 80062de:	f000 fcf8 	bl	8006cd2 <TIM_ITRx_SetConfig>
      break;
 80062e2:	e003      	b.n	80062ec <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	73fb      	strb	r3, [r7, #15]
      break;
 80062e8:	e000      	b.n	80062ec <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80062ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2201      	movs	r2, #1
 80062f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2200      	movs	r2, #0
 80062f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80062fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3710      	adds	r7, #16
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop
 8006308:	00100070 	.word	0x00100070
 800630c:	00100060 	.word	0x00100060
 8006310:	00100050 	.word	0x00100050
 8006314:	00100040 	.word	0x00100040
 8006318:	00100030 	.word	0x00100030
 800631c:	00100020 	.word	0x00100020

08006320 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006320:	b480      	push	{r7}
 8006322:	b083      	sub	sp, #12
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006328:	bf00      	nop
 800632a:	370c      	adds	r7, #12
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr

08006334 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006334:	b480      	push	{r7}
 8006336:	b083      	sub	sp, #12
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800633c:	bf00      	nop
 800633e:	370c      	adds	r7, #12
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr

08006348 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006348:	b480      	push	{r7}
 800634a:	b083      	sub	sp, #12
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006350:	bf00      	nop
 8006352:	370c      	adds	r7, #12
 8006354:	46bd      	mov	sp, r7
 8006356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635a:	4770      	bx	lr

0800635c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800635c:	b480      	push	{r7}
 800635e:	b083      	sub	sp, #12
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006364:	bf00      	nop
 8006366:	370c      	adds	r7, #12
 8006368:	46bd      	mov	sp, r7
 800636a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636e:	4770      	bx	lr

08006370 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006370:	b480      	push	{r7}
 8006372:	b085      	sub	sp, #20
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	4a4c      	ldr	r2, [pc, #304]	@ (80064b4 <TIM_Base_SetConfig+0x144>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d017      	beq.n	80063b8 <TIM_Base_SetConfig+0x48>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800638e:	d013      	beq.n	80063b8 <TIM_Base_SetConfig+0x48>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	4a49      	ldr	r2, [pc, #292]	@ (80064b8 <TIM_Base_SetConfig+0x148>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d00f      	beq.n	80063b8 <TIM_Base_SetConfig+0x48>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	4a48      	ldr	r2, [pc, #288]	@ (80064bc <TIM_Base_SetConfig+0x14c>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d00b      	beq.n	80063b8 <TIM_Base_SetConfig+0x48>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4a47      	ldr	r2, [pc, #284]	@ (80064c0 <TIM_Base_SetConfig+0x150>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d007      	beq.n	80063b8 <TIM_Base_SetConfig+0x48>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4a46      	ldr	r2, [pc, #280]	@ (80064c4 <TIM_Base_SetConfig+0x154>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d003      	beq.n	80063b8 <TIM_Base_SetConfig+0x48>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	4a45      	ldr	r2, [pc, #276]	@ (80064c8 <TIM_Base_SetConfig+0x158>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d108      	bne.n	80063ca <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	68fa      	ldr	r2, [r7, #12]
 80063c6:	4313      	orrs	r3, r2
 80063c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a39      	ldr	r2, [pc, #228]	@ (80064b4 <TIM_Base_SetConfig+0x144>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d023      	beq.n	800641a <TIM_Base_SetConfig+0xaa>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063d8:	d01f      	beq.n	800641a <TIM_Base_SetConfig+0xaa>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4a36      	ldr	r2, [pc, #216]	@ (80064b8 <TIM_Base_SetConfig+0x148>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d01b      	beq.n	800641a <TIM_Base_SetConfig+0xaa>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a35      	ldr	r2, [pc, #212]	@ (80064bc <TIM_Base_SetConfig+0x14c>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d017      	beq.n	800641a <TIM_Base_SetConfig+0xaa>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4a34      	ldr	r2, [pc, #208]	@ (80064c0 <TIM_Base_SetConfig+0x150>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d013      	beq.n	800641a <TIM_Base_SetConfig+0xaa>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	4a33      	ldr	r2, [pc, #204]	@ (80064c4 <TIM_Base_SetConfig+0x154>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d00f      	beq.n	800641a <TIM_Base_SetConfig+0xaa>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	4a33      	ldr	r2, [pc, #204]	@ (80064cc <TIM_Base_SetConfig+0x15c>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d00b      	beq.n	800641a <TIM_Base_SetConfig+0xaa>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	4a32      	ldr	r2, [pc, #200]	@ (80064d0 <TIM_Base_SetConfig+0x160>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d007      	beq.n	800641a <TIM_Base_SetConfig+0xaa>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	4a31      	ldr	r2, [pc, #196]	@ (80064d4 <TIM_Base_SetConfig+0x164>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d003      	beq.n	800641a <TIM_Base_SetConfig+0xaa>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	4a2c      	ldr	r2, [pc, #176]	@ (80064c8 <TIM_Base_SetConfig+0x158>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d108      	bne.n	800642c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006420:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	68db      	ldr	r3, [r3, #12]
 8006426:	68fa      	ldr	r2, [r7, #12]
 8006428:	4313      	orrs	r3, r2
 800642a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	695b      	ldr	r3, [r3, #20]
 8006436:	4313      	orrs	r3, r2
 8006438:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	68fa      	ldr	r2, [r7, #12]
 800643e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	689a      	ldr	r2, [r3, #8]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	4a18      	ldr	r2, [pc, #96]	@ (80064b4 <TIM_Base_SetConfig+0x144>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d013      	beq.n	8006480 <TIM_Base_SetConfig+0x110>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	4a1a      	ldr	r2, [pc, #104]	@ (80064c4 <TIM_Base_SetConfig+0x154>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d00f      	beq.n	8006480 <TIM_Base_SetConfig+0x110>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	4a1a      	ldr	r2, [pc, #104]	@ (80064cc <TIM_Base_SetConfig+0x15c>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d00b      	beq.n	8006480 <TIM_Base_SetConfig+0x110>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	4a19      	ldr	r2, [pc, #100]	@ (80064d0 <TIM_Base_SetConfig+0x160>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d007      	beq.n	8006480 <TIM_Base_SetConfig+0x110>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	4a18      	ldr	r2, [pc, #96]	@ (80064d4 <TIM_Base_SetConfig+0x164>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d003      	beq.n	8006480 <TIM_Base_SetConfig+0x110>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	4a13      	ldr	r2, [pc, #76]	@ (80064c8 <TIM_Base_SetConfig+0x158>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d103      	bne.n	8006488 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	691a      	ldr	r2, [r3, #16]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2201      	movs	r2, #1
 800648c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	691b      	ldr	r3, [r3, #16]
 8006492:	f003 0301 	and.w	r3, r3, #1
 8006496:	2b01      	cmp	r3, #1
 8006498:	d105      	bne.n	80064a6 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	691b      	ldr	r3, [r3, #16]
 800649e:	f023 0201 	bic.w	r2, r3, #1
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	611a      	str	r2, [r3, #16]
  }
}
 80064a6:	bf00      	nop
 80064a8:	3714      	adds	r7, #20
 80064aa:	46bd      	mov	sp, r7
 80064ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b0:	4770      	bx	lr
 80064b2:	bf00      	nop
 80064b4:	40012c00 	.word	0x40012c00
 80064b8:	40000400 	.word	0x40000400
 80064bc:	40000800 	.word	0x40000800
 80064c0:	40000c00 	.word	0x40000c00
 80064c4:	40013400 	.word	0x40013400
 80064c8:	40015000 	.word	0x40015000
 80064cc:	40014000 	.word	0x40014000
 80064d0:	40014400 	.word	0x40014400
 80064d4:	40014800 	.word	0x40014800

080064d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064d8:	b480      	push	{r7}
 80064da:	b087      	sub	sp, #28
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
 80064e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a1b      	ldr	r3, [r3, #32]
 80064e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6a1b      	ldr	r3, [r3, #32]
 80064ec:	f023 0201 	bic.w	r2, r3, #1
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	699b      	ldr	r3, [r3, #24]
 80064fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006506:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800650a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	f023 0303 	bic.w	r3, r3, #3
 8006512:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	68fa      	ldr	r2, [r7, #12]
 800651a:	4313      	orrs	r3, r2
 800651c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	f023 0302 	bic.w	r3, r3, #2
 8006524:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	697a      	ldr	r2, [r7, #20]
 800652c:	4313      	orrs	r3, r2
 800652e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	4a30      	ldr	r2, [pc, #192]	@ (80065f4 <TIM_OC1_SetConfig+0x11c>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d013      	beq.n	8006560 <TIM_OC1_SetConfig+0x88>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	4a2f      	ldr	r2, [pc, #188]	@ (80065f8 <TIM_OC1_SetConfig+0x120>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d00f      	beq.n	8006560 <TIM_OC1_SetConfig+0x88>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	4a2e      	ldr	r2, [pc, #184]	@ (80065fc <TIM_OC1_SetConfig+0x124>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d00b      	beq.n	8006560 <TIM_OC1_SetConfig+0x88>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	4a2d      	ldr	r2, [pc, #180]	@ (8006600 <TIM_OC1_SetConfig+0x128>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d007      	beq.n	8006560 <TIM_OC1_SetConfig+0x88>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a2c      	ldr	r2, [pc, #176]	@ (8006604 <TIM_OC1_SetConfig+0x12c>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d003      	beq.n	8006560 <TIM_OC1_SetConfig+0x88>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4a2b      	ldr	r2, [pc, #172]	@ (8006608 <TIM_OC1_SetConfig+0x130>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d10c      	bne.n	800657a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	f023 0308 	bic.w	r3, r3, #8
 8006566:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	697a      	ldr	r2, [r7, #20]
 800656e:	4313      	orrs	r3, r2
 8006570:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	f023 0304 	bic.w	r3, r3, #4
 8006578:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a1d      	ldr	r2, [pc, #116]	@ (80065f4 <TIM_OC1_SetConfig+0x11c>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d013      	beq.n	80065aa <TIM_OC1_SetConfig+0xd2>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	4a1c      	ldr	r2, [pc, #112]	@ (80065f8 <TIM_OC1_SetConfig+0x120>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d00f      	beq.n	80065aa <TIM_OC1_SetConfig+0xd2>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	4a1b      	ldr	r2, [pc, #108]	@ (80065fc <TIM_OC1_SetConfig+0x124>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d00b      	beq.n	80065aa <TIM_OC1_SetConfig+0xd2>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	4a1a      	ldr	r2, [pc, #104]	@ (8006600 <TIM_OC1_SetConfig+0x128>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d007      	beq.n	80065aa <TIM_OC1_SetConfig+0xd2>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	4a19      	ldr	r2, [pc, #100]	@ (8006604 <TIM_OC1_SetConfig+0x12c>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d003      	beq.n	80065aa <TIM_OC1_SetConfig+0xd2>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	4a18      	ldr	r2, [pc, #96]	@ (8006608 <TIM_OC1_SetConfig+0x130>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d111      	bne.n	80065ce <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80065b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	695b      	ldr	r3, [r3, #20]
 80065be:	693a      	ldr	r2, [r7, #16]
 80065c0:	4313      	orrs	r3, r2
 80065c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	699b      	ldr	r3, [r3, #24]
 80065c8:	693a      	ldr	r2, [r7, #16]
 80065ca:	4313      	orrs	r3, r2
 80065cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	693a      	ldr	r2, [r7, #16]
 80065d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	68fa      	ldr	r2, [r7, #12]
 80065d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	685a      	ldr	r2, [r3, #4]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	697a      	ldr	r2, [r7, #20]
 80065e6:	621a      	str	r2, [r3, #32]
}
 80065e8:	bf00      	nop
 80065ea:	371c      	adds	r7, #28
 80065ec:	46bd      	mov	sp, r7
 80065ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f2:	4770      	bx	lr
 80065f4:	40012c00 	.word	0x40012c00
 80065f8:	40013400 	.word	0x40013400
 80065fc:	40014000 	.word	0x40014000
 8006600:	40014400 	.word	0x40014400
 8006604:	40014800 	.word	0x40014800
 8006608:	40015000 	.word	0x40015000

0800660c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800660c:	b480      	push	{r7}
 800660e:	b087      	sub	sp, #28
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
 8006614:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6a1b      	ldr	r3, [r3, #32]
 800661a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6a1b      	ldr	r3, [r3, #32]
 8006620:	f023 0210 	bic.w	r2, r3, #16
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	699b      	ldr	r3, [r3, #24]
 8006632:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800663a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800663e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006646:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	021b      	lsls	r3, r3, #8
 800664e:	68fa      	ldr	r2, [r7, #12]
 8006650:	4313      	orrs	r3, r2
 8006652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	f023 0320 	bic.w	r3, r3, #32
 800665a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	011b      	lsls	r3, r3, #4
 8006662:	697a      	ldr	r2, [r7, #20]
 8006664:	4313      	orrs	r3, r2
 8006666:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	4a2c      	ldr	r2, [pc, #176]	@ (800671c <TIM_OC2_SetConfig+0x110>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d007      	beq.n	8006680 <TIM_OC2_SetConfig+0x74>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	4a2b      	ldr	r2, [pc, #172]	@ (8006720 <TIM_OC2_SetConfig+0x114>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d003      	beq.n	8006680 <TIM_OC2_SetConfig+0x74>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	4a2a      	ldr	r2, [pc, #168]	@ (8006724 <TIM_OC2_SetConfig+0x118>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d10d      	bne.n	800669c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006686:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	68db      	ldr	r3, [r3, #12]
 800668c:	011b      	lsls	r3, r3, #4
 800668e:	697a      	ldr	r2, [r7, #20]
 8006690:	4313      	orrs	r3, r2
 8006692:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006694:	697b      	ldr	r3, [r7, #20]
 8006696:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800669a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	4a1f      	ldr	r2, [pc, #124]	@ (800671c <TIM_OC2_SetConfig+0x110>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d013      	beq.n	80066cc <TIM_OC2_SetConfig+0xc0>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	4a1e      	ldr	r2, [pc, #120]	@ (8006720 <TIM_OC2_SetConfig+0x114>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d00f      	beq.n	80066cc <TIM_OC2_SetConfig+0xc0>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	4a1e      	ldr	r2, [pc, #120]	@ (8006728 <TIM_OC2_SetConfig+0x11c>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d00b      	beq.n	80066cc <TIM_OC2_SetConfig+0xc0>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	4a1d      	ldr	r2, [pc, #116]	@ (800672c <TIM_OC2_SetConfig+0x120>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d007      	beq.n	80066cc <TIM_OC2_SetConfig+0xc0>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	4a1c      	ldr	r2, [pc, #112]	@ (8006730 <TIM_OC2_SetConfig+0x124>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d003      	beq.n	80066cc <TIM_OC2_SetConfig+0xc0>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	4a17      	ldr	r2, [pc, #92]	@ (8006724 <TIM_OC2_SetConfig+0x118>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d113      	bne.n	80066f4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80066d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80066d4:	693b      	ldr	r3, [r7, #16]
 80066d6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80066da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	695b      	ldr	r3, [r3, #20]
 80066e0:	009b      	lsls	r3, r3, #2
 80066e2:	693a      	ldr	r2, [r7, #16]
 80066e4:	4313      	orrs	r3, r2
 80066e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	699b      	ldr	r3, [r3, #24]
 80066ec:	009b      	lsls	r3, r3, #2
 80066ee:	693a      	ldr	r2, [r7, #16]
 80066f0:	4313      	orrs	r3, r2
 80066f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	693a      	ldr	r2, [r7, #16]
 80066f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	68fa      	ldr	r2, [r7, #12]
 80066fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	685a      	ldr	r2, [r3, #4]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	697a      	ldr	r2, [r7, #20]
 800670c:	621a      	str	r2, [r3, #32]
}
 800670e:	bf00      	nop
 8006710:	371c      	adds	r7, #28
 8006712:	46bd      	mov	sp, r7
 8006714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006718:	4770      	bx	lr
 800671a:	bf00      	nop
 800671c:	40012c00 	.word	0x40012c00
 8006720:	40013400 	.word	0x40013400
 8006724:	40015000 	.word	0x40015000
 8006728:	40014000 	.word	0x40014000
 800672c:	40014400 	.word	0x40014400
 8006730:	40014800 	.word	0x40014800

08006734 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006734:	b480      	push	{r7}
 8006736:	b087      	sub	sp, #28
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6a1b      	ldr	r3, [r3, #32]
 8006742:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6a1b      	ldr	r3, [r3, #32]
 8006748:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	69db      	ldr	r3, [r3, #28]
 800675a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006762:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006766:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	f023 0303 	bic.w	r3, r3, #3
 800676e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	68fa      	ldr	r2, [r7, #12]
 8006776:	4313      	orrs	r3, r2
 8006778:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006780:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	689b      	ldr	r3, [r3, #8]
 8006786:	021b      	lsls	r3, r3, #8
 8006788:	697a      	ldr	r2, [r7, #20]
 800678a:	4313      	orrs	r3, r2
 800678c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	4a2b      	ldr	r2, [pc, #172]	@ (8006840 <TIM_OC3_SetConfig+0x10c>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d007      	beq.n	80067a6 <TIM_OC3_SetConfig+0x72>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	4a2a      	ldr	r2, [pc, #168]	@ (8006844 <TIM_OC3_SetConfig+0x110>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d003      	beq.n	80067a6 <TIM_OC3_SetConfig+0x72>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	4a29      	ldr	r2, [pc, #164]	@ (8006848 <TIM_OC3_SetConfig+0x114>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d10d      	bne.n	80067c2 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80067ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	68db      	ldr	r3, [r3, #12]
 80067b2:	021b      	lsls	r3, r3, #8
 80067b4:	697a      	ldr	r2, [r7, #20]
 80067b6:	4313      	orrs	r3, r2
 80067b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80067c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	4a1e      	ldr	r2, [pc, #120]	@ (8006840 <TIM_OC3_SetConfig+0x10c>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d013      	beq.n	80067f2 <TIM_OC3_SetConfig+0xbe>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4a1d      	ldr	r2, [pc, #116]	@ (8006844 <TIM_OC3_SetConfig+0x110>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d00f      	beq.n	80067f2 <TIM_OC3_SetConfig+0xbe>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	4a1d      	ldr	r2, [pc, #116]	@ (800684c <TIM_OC3_SetConfig+0x118>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d00b      	beq.n	80067f2 <TIM_OC3_SetConfig+0xbe>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a1c      	ldr	r2, [pc, #112]	@ (8006850 <TIM_OC3_SetConfig+0x11c>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d007      	beq.n	80067f2 <TIM_OC3_SetConfig+0xbe>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	4a1b      	ldr	r2, [pc, #108]	@ (8006854 <TIM_OC3_SetConfig+0x120>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d003      	beq.n	80067f2 <TIM_OC3_SetConfig+0xbe>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a16      	ldr	r2, [pc, #88]	@ (8006848 <TIM_OC3_SetConfig+0x114>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d113      	bne.n	800681a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80067f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80067fa:	693b      	ldr	r3, [r7, #16]
 80067fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006800:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	695b      	ldr	r3, [r3, #20]
 8006806:	011b      	lsls	r3, r3, #4
 8006808:	693a      	ldr	r2, [r7, #16]
 800680a:	4313      	orrs	r3, r2
 800680c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	699b      	ldr	r3, [r3, #24]
 8006812:	011b      	lsls	r3, r3, #4
 8006814:	693a      	ldr	r2, [r7, #16]
 8006816:	4313      	orrs	r3, r2
 8006818:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	693a      	ldr	r2, [r7, #16]
 800681e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	68fa      	ldr	r2, [r7, #12]
 8006824:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	685a      	ldr	r2, [r3, #4]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	697a      	ldr	r2, [r7, #20]
 8006832:	621a      	str	r2, [r3, #32]
}
 8006834:	bf00      	nop
 8006836:	371c      	adds	r7, #28
 8006838:	46bd      	mov	sp, r7
 800683a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683e:	4770      	bx	lr
 8006840:	40012c00 	.word	0x40012c00
 8006844:	40013400 	.word	0x40013400
 8006848:	40015000 	.word	0x40015000
 800684c:	40014000 	.word	0x40014000
 8006850:	40014400 	.word	0x40014400
 8006854:	40014800 	.word	0x40014800

08006858 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006858:	b480      	push	{r7}
 800685a:	b087      	sub	sp, #28
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6a1b      	ldr	r3, [r3, #32]
 8006866:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6a1b      	ldr	r3, [r3, #32]
 800686c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	69db      	ldr	r3, [r3, #28]
 800687e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006886:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800688a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006892:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	021b      	lsls	r3, r3, #8
 800689a:	68fa      	ldr	r2, [r7, #12]
 800689c:	4313      	orrs	r3, r2
 800689e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80068a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	031b      	lsls	r3, r3, #12
 80068ae:	697a      	ldr	r2, [r7, #20]
 80068b0:	4313      	orrs	r3, r2
 80068b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	4a2c      	ldr	r2, [pc, #176]	@ (8006968 <TIM_OC4_SetConfig+0x110>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d007      	beq.n	80068cc <TIM_OC4_SetConfig+0x74>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	4a2b      	ldr	r2, [pc, #172]	@ (800696c <TIM_OC4_SetConfig+0x114>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d003      	beq.n	80068cc <TIM_OC4_SetConfig+0x74>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	4a2a      	ldr	r2, [pc, #168]	@ (8006970 <TIM_OC4_SetConfig+0x118>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d10d      	bne.n	80068e8 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80068d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	68db      	ldr	r3, [r3, #12]
 80068d8:	031b      	lsls	r3, r3, #12
 80068da:	697a      	ldr	r2, [r7, #20]
 80068dc:	4313      	orrs	r3, r2
 80068de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	4a1f      	ldr	r2, [pc, #124]	@ (8006968 <TIM_OC4_SetConfig+0x110>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d013      	beq.n	8006918 <TIM_OC4_SetConfig+0xc0>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4a1e      	ldr	r2, [pc, #120]	@ (800696c <TIM_OC4_SetConfig+0x114>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d00f      	beq.n	8006918 <TIM_OC4_SetConfig+0xc0>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a1e      	ldr	r2, [pc, #120]	@ (8006974 <TIM_OC4_SetConfig+0x11c>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d00b      	beq.n	8006918 <TIM_OC4_SetConfig+0xc0>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	4a1d      	ldr	r2, [pc, #116]	@ (8006978 <TIM_OC4_SetConfig+0x120>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d007      	beq.n	8006918 <TIM_OC4_SetConfig+0xc0>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	4a1c      	ldr	r2, [pc, #112]	@ (800697c <TIM_OC4_SetConfig+0x124>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d003      	beq.n	8006918 <TIM_OC4_SetConfig+0xc0>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	4a17      	ldr	r2, [pc, #92]	@ (8006970 <TIM_OC4_SetConfig+0x118>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d113      	bne.n	8006940 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800691e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006920:	693b      	ldr	r3, [r7, #16]
 8006922:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006926:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	695b      	ldr	r3, [r3, #20]
 800692c:	019b      	lsls	r3, r3, #6
 800692e:	693a      	ldr	r2, [r7, #16]
 8006930:	4313      	orrs	r3, r2
 8006932:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	699b      	ldr	r3, [r3, #24]
 8006938:	019b      	lsls	r3, r3, #6
 800693a:	693a      	ldr	r2, [r7, #16]
 800693c:	4313      	orrs	r3, r2
 800693e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	693a      	ldr	r2, [r7, #16]
 8006944:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	68fa      	ldr	r2, [r7, #12]
 800694a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	685a      	ldr	r2, [r3, #4]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	697a      	ldr	r2, [r7, #20]
 8006958:	621a      	str	r2, [r3, #32]
}
 800695a:	bf00      	nop
 800695c:	371c      	adds	r7, #28
 800695e:	46bd      	mov	sp, r7
 8006960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006964:	4770      	bx	lr
 8006966:	bf00      	nop
 8006968:	40012c00 	.word	0x40012c00
 800696c:	40013400 	.word	0x40013400
 8006970:	40015000 	.word	0x40015000
 8006974:	40014000 	.word	0x40014000
 8006978:	40014400 	.word	0x40014400
 800697c:	40014800 	.word	0x40014800

08006980 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006980:	b480      	push	{r7}
 8006982:	b087      	sub	sp, #28
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
 8006988:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6a1b      	ldr	r3, [r3, #32]
 800698e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6a1b      	ldr	r3, [r3, #32]
 8006994:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80069ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	68fa      	ldr	r2, [r7, #12]
 80069ba:	4313      	orrs	r3, r2
 80069bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80069c4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	689b      	ldr	r3, [r3, #8]
 80069ca:	041b      	lsls	r3, r3, #16
 80069cc:	693a      	ldr	r2, [r7, #16]
 80069ce:	4313      	orrs	r3, r2
 80069d0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	4a19      	ldr	r2, [pc, #100]	@ (8006a3c <TIM_OC5_SetConfig+0xbc>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d013      	beq.n	8006a02 <TIM_OC5_SetConfig+0x82>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	4a18      	ldr	r2, [pc, #96]	@ (8006a40 <TIM_OC5_SetConfig+0xc0>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d00f      	beq.n	8006a02 <TIM_OC5_SetConfig+0x82>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	4a17      	ldr	r2, [pc, #92]	@ (8006a44 <TIM_OC5_SetConfig+0xc4>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d00b      	beq.n	8006a02 <TIM_OC5_SetConfig+0x82>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	4a16      	ldr	r2, [pc, #88]	@ (8006a48 <TIM_OC5_SetConfig+0xc8>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d007      	beq.n	8006a02 <TIM_OC5_SetConfig+0x82>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	4a15      	ldr	r2, [pc, #84]	@ (8006a4c <TIM_OC5_SetConfig+0xcc>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d003      	beq.n	8006a02 <TIM_OC5_SetConfig+0x82>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	4a14      	ldr	r2, [pc, #80]	@ (8006a50 <TIM_OC5_SetConfig+0xd0>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d109      	bne.n	8006a16 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a08:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	695b      	ldr	r3, [r3, #20]
 8006a0e:	021b      	lsls	r3, r3, #8
 8006a10:	697a      	ldr	r2, [r7, #20]
 8006a12:	4313      	orrs	r3, r2
 8006a14:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	697a      	ldr	r2, [r7, #20]
 8006a1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	68fa      	ldr	r2, [r7, #12]
 8006a20:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	685a      	ldr	r2, [r3, #4]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	693a      	ldr	r2, [r7, #16]
 8006a2e:	621a      	str	r2, [r3, #32]
}
 8006a30:	bf00      	nop
 8006a32:	371c      	adds	r7, #28
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr
 8006a3c:	40012c00 	.word	0x40012c00
 8006a40:	40013400 	.word	0x40013400
 8006a44:	40014000 	.word	0x40014000
 8006a48:	40014400 	.word	0x40014400
 8006a4c:	40014800 	.word	0x40014800
 8006a50:	40015000 	.word	0x40015000

08006a54 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b087      	sub	sp, #28
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
 8006a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6a1b      	ldr	r3, [r3, #32]
 8006a62:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6a1b      	ldr	r3, [r3, #32]
 8006a68:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006a82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	021b      	lsls	r3, r3, #8
 8006a8e:	68fa      	ldr	r2, [r7, #12]
 8006a90:	4313      	orrs	r3, r2
 8006a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006a9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	051b      	lsls	r3, r3, #20
 8006aa2:	693a      	ldr	r2, [r7, #16]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	4a1a      	ldr	r2, [pc, #104]	@ (8006b14 <TIM_OC6_SetConfig+0xc0>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d013      	beq.n	8006ad8 <TIM_OC6_SetConfig+0x84>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	4a19      	ldr	r2, [pc, #100]	@ (8006b18 <TIM_OC6_SetConfig+0xc4>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d00f      	beq.n	8006ad8 <TIM_OC6_SetConfig+0x84>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	4a18      	ldr	r2, [pc, #96]	@ (8006b1c <TIM_OC6_SetConfig+0xc8>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d00b      	beq.n	8006ad8 <TIM_OC6_SetConfig+0x84>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	4a17      	ldr	r2, [pc, #92]	@ (8006b20 <TIM_OC6_SetConfig+0xcc>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d007      	beq.n	8006ad8 <TIM_OC6_SetConfig+0x84>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	4a16      	ldr	r2, [pc, #88]	@ (8006b24 <TIM_OC6_SetConfig+0xd0>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d003      	beq.n	8006ad8 <TIM_OC6_SetConfig+0x84>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	4a15      	ldr	r2, [pc, #84]	@ (8006b28 <TIM_OC6_SetConfig+0xd4>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d109      	bne.n	8006aec <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006ade:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	695b      	ldr	r3, [r3, #20]
 8006ae4:	029b      	lsls	r3, r3, #10
 8006ae6:	697a      	ldr	r2, [r7, #20]
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	697a      	ldr	r2, [r7, #20]
 8006af0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	68fa      	ldr	r2, [r7, #12]
 8006af6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	685a      	ldr	r2, [r3, #4]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	693a      	ldr	r2, [r7, #16]
 8006b04:	621a      	str	r2, [r3, #32]
}
 8006b06:	bf00      	nop
 8006b08:	371c      	adds	r7, #28
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b10:	4770      	bx	lr
 8006b12:	bf00      	nop
 8006b14:	40012c00 	.word	0x40012c00
 8006b18:	40013400 	.word	0x40013400
 8006b1c:	40014000 	.word	0x40014000
 8006b20:	40014400 	.word	0x40014400
 8006b24:	40014800 	.word	0x40014800
 8006b28:	40015000 	.word	0x40015000

08006b2c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b087      	sub	sp, #28
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	60f8      	str	r0, [r7, #12]
 8006b34:	60b9      	str	r1, [r7, #8]
 8006b36:	607a      	str	r2, [r7, #4]
 8006b38:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	6a1b      	ldr	r3, [r3, #32]
 8006b3e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	6a1b      	ldr	r3, [r3, #32]
 8006b44:	f023 0201 	bic.w	r2, r3, #1
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	699b      	ldr	r3, [r3, #24]
 8006b50:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	4a28      	ldr	r2, [pc, #160]	@ (8006bf8 <TIM_TI1_SetConfig+0xcc>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d01b      	beq.n	8006b92 <TIM_TI1_SetConfig+0x66>
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b60:	d017      	beq.n	8006b92 <TIM_TI1_SetConfig+0x66>
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	4a25      	ldr	r2, [pc, #148]	@ (8006bfc <TIM_TI1_SetConfig+0xd0>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d013      	beq.n	8006b92 <TIM_TI1_SetConfig+0x66>
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	4a24      	ldr	r2, [pc, #144]	@ (8006c00 <TIM_TI1_SetConfig+0xd4>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d00f      	beq.n	8006b92 <TIM_TI1_SetConfig+0x66>
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	4a23      	ldr	r2, [pc, #140]	@ (8006c04 <TIM_TI1_SetConfig+0xd8>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d00b      	beq.n	8006b92 <TIM_TI1_SetConfig+0x66>
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	4a22      	ldr	r2, [pc, #136]	@ (8006c08 <TIM_TI1_SetConfig+0xdc>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d007      	beq.n	8006b92 <TIM_TI1_SetConfig+0x66>
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	4a21      	ldr	r2, [pc, #132]	@ (8006c0c <TIM_TI1_SetConfig+0xe0>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d003      	beq.n	8006b92 <TIM_TI1_SetConfig+0x66>
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	4a20      	ldr	r2, [pc, #128]	@ (8006c10 <TIM_TI1_SetConfig+0xe4>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d101      	bne.n	8006b96 <TIM_TI1_SetConfig+0x6a>
 8006b92:	2301      	movs	r3, #1
 8006b94:	e000      	b.n	8006b98 <TIM_TI1_SetConfig+0x6c>
 8006b96:	2300      	movs	r3, #0
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d008      	beq.n	8006bae <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	f023 0303 	bic.w	r3, r3, #3
 8006ba2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006ba4:	697a      	ldr	r2, [r7, #20]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	617b      	str	r3, [r7, #20]
 8006bac:	e003      	b.n	8006bb6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	f043 0301 	orr.w	r3, r3, #1
 8006bb4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006bbc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	011b      	lsls	r3, r3, #4
 8006bc2:	b2db      	uxtb	r3, r3
 8006bc4:	697a      	ldr	r2, [r7, #20]
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006bca:	693b      	ldr	r3, [r7, #16]
 8006bcc:	f023 030a 	bic.w	r3, r3, #10
 8006bd0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	f003 030a 	and.w	r3, r3, #10
 8006bd8:	693a      	ldr	r2, [r7, #16]
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	697a      	ldr	r2, [r7, #20]
 8006be2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	693a      	ldr	r2, [r7, #16]
 8006be8:	621a      	str	r2, [r3, #32]
}
 8006bea:	bf00      	nop
 8006bec:	371c      	adds	r7, #28
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr
 8006bf6:	bf00      	nop
 8006bf8:	40012c00 	.word	0x40012c00
 8006bfc:	40000400 	.word	0x40000400
 8006c00:	40000800 	.word	0x40000800
 8006c04:	40000c00 	.word	0x40000c00
 8006c08:	40013400 	.word	0x40013400
 8006c0c:	40014000 	.word	0x40014000
 8006c10:	40015000 	.word	0x40015000

08006c14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c14:	b480      	push	{r7}
 8006c16:	b087      	sub	sp, #28
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	60f8      	str	r0, [r7, #12]
 8006c1c:	60b9      	str	r1, [r7, #8]
 8006c1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	6a1b      	ldr	r3, [r3, #32]
 8006c24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	6a1b      	ldr	r3, [r3, #32]
 8006c2a:	f023 0201 	bic.w	r2, r3, #1
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	699b      	ldr	r3, [r3, #24]
 8006c36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	011b      	lsls	r3, r3, #4
 8006c44:	693a      	ldr	r2, [r7, #16]
 8006c46:	4313      	orrs	r3, r2
 8006c48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	f023 030a 	bic.w	r3, r3, #10
 8006c50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c52:	697a      	ldr	r2, [r7, #20]
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	693a      	ldr	r2, [r7, #16]
 8006c5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	697a      	ldr	r2, [r7, #20]
 8006c64:	621a      	str	r2, [r3, #32]
}
 8006c66:	bf00      	nop
 8006c68:	371c      	adds	r7, #28
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr

08006c72 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c72:	b480      	push	{r7}
 8006c74:	b087      	sub	sp, #28
 8006c76:	af00      	add	r7, sp, #0
 8006c78:	60f8      	str	r0, [r7, #12]
 8006c7a:	60b9      	str	r1, [r7, #8]
 8006c7c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	6a1b      	ldr	r3, [r3, #32]
 8006c82:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	6a1b      	ldr	r3, [r3, #32]
 8006c88:	f023 0210 	bic.w	r2, r3, #16
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	699b      	ldr	r3, [r3, #24]
 8006c94:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006c9c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	031b      	lsls	r3, r3, #12
 8006ca2:	693a      	ldr	r2, [r7, #16]
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006cae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	011b      	lsls	r3, r3, #4
 8006cb4:	697a      	ldr	r2, [r7, #20]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	693a      	ldr	r2, [r7, #16]
 8006cbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	697a      	ldr	r2, [r7, #20]
 8006cc4:	621a      	str	r2, [r3, #32]
}
 8006cc6:	bf00      	nop
 8006cc8:	371c      	adds	r7, #28
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd0:	4770      	bx	lr

08006cd2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006cd2:	b480      	push	{r7}
 8006cd4:	b085      	sub	sp, #20
 8006cd6:	af00      	add	r7, sp, #0
 8006cd8:	6078      	str	r0, [r7, #4]
 8006cda:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	689b      	ldr	r3, [r3, #8]
 8006ce0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006ce8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006cee:	683a      	ldr	r2, [r7, #0]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	f043 0307 	orr.w	r3, r3, #7
 8006cf8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	68fa      	ldr	r2, [r7, #12]
 8006cfe:	609a      	str	r2, [r3, #8]
}
 8006d00:	bf00      	nop
 8006d02:	3714      	adds	r7, #20
 8006d04:	46bd      	mov	sp, r7
 8006d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0a:	4770      	bx	lr

08006d0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b087      	sub	sp, #28
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	60f8      	str	r0, [r7, #12]
 8006d14:	60b9      	str	r1, [r7, #8]
 8006d16:	607a      	str	r2, [r7, #4]
 8006d18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006d26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	021a      	lsls	r2, r3, #8
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	431a      	orrs	r2, r3
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	4313      	orrs	r3, r2
 8006d34:	697a      	ldr	r2, [r7, #20]
 8006d36:	4313      	orrs	r3, r2
 8006d38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	697a      	ldr	r2, [r7, #20]
 8006d3e:	609a      	str	r2, [r3, #8]
}
 8006d40:	bf00      	nop
 8006d42:	371c      	adds	r7, #28
 8006d44:	46bd      	mov	sp, r7
 8006d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4a:	4770      	bx	lr

08006d4c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b087      	sub	sp, #28
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	60f8      	str	r0, [r7, #12]
 8006d54:	60b9      	str	r1, [r7, #8]
 8006d56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	f003 031f 	and.w	r3, r3, #31
 8006d5e:	2201      	movs	r2, #1
 8006d60:	fa02 f303 	lsl.w	r3, r2, r3
 8006d64:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	6a1a      	ldr	r2, [r3, #32]
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	43db      	mvns	r3, r3
 8006d6e:	401a      	ands	r2, r3
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	6a1a      	ldr	r2, [r3, #32]
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	f003 031f 	and.w	r3, r3, #31
 8006d7e:	6879      	ldr	r1, [r7, #4]
 8006d80:	fa01 f303 	lsl.w	r3, r1, r3
 8006d84:	431a      	orrs	r2, r3
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	621a      	str	r2, [r3, #32]
}
 8006d8a:	bf00      	nop
 8006d8c:	371c      	adds	r7, #28
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d94:	4770      	bx	lr

08006d96 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 8006d96:	b580      	push	{r7, lr}
 8006d98:	b08a      	sub	sp, #40	@ 0x28
 8006d9a:	af00      	add	r7, sp, #0
 8006d9c:	6078      	str	r0, [r7, #4]
 8006d9e:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d101      	bne.n	8006daa <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 8006da6:	2301      	movs	r3, #1
 8006da8:	e0a0      	b.n	8006eec <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006db0:	b2db      	uxtb	r3, r3
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d106      	bne.n	8006dc4 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2200      	movs	r2, #0
 8006dba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f7fb fa12 	bl	80021e8 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2202      	movs	r2, #2
 8006dc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681a      	ldr	r2, [r3, #0]
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	3304      	adds	r3, #4
 8006dd4:	4619      	mov	r1, r3
 8006dd6:	4610      	mov	r0, r2
 8006dd8:	f7ff faca 	bl	8006370 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6818      	ldr	r0, [r3, #0]
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	6819      	ldr	r1, [r3, #0]
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	689b      	ldr	r3, [r3, #8]
 8006de8:	2203      	movs	r2, #3
 8006dea:	f7ff fe9f 	bl	8006b2c <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	699a      	ldr	r2, [r3, #24]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f022 020c 	bic.w	r2, r2, #12
 8006dfc:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	6999      	ldr	r1, [r3, #24]
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	685a      	ldr	r2, [r3, #4]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	430a      	orrs	r2, r1
 8006e0e:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	685a      	ldr	r2, [r3, #4]
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006e1e:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	687a      	ldr	r2, [r7, #4]
 8006e28:	6812      	ldr	r2, [r2, #0]
 8006e2a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006e2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e32:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	689a      	ldr	r2, [r3, #8]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e42:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	689b      	ldr	r3, [r3, #8]
 8006e4a:	687a      	ldr	r2, [r7, #4]
 8006e4c:	6812      	ldr	r2, [r2, #0]
 8006e4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e52:	f023 0307 	bic.w	r3, r3, #7
 8006e56:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	689a      	ldr	r2, [r3, #8]
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f042 0204 	orr.w	r2, r2, #4
 8006e66:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8006e70:	2370      	movs	r3, #112	@ 0x70
 8006e72:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006e74:	2300      	movs	r3, #0
 8006e76:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006e78:	2300      	movs	r3, #0
 8006e7a:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	68db      	ldr	r3, [r3, #12]
 8006e84:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f107 020c 	add.w	r2, r7, #12
 8006e8e:	4611      	mov	r1, r2
 8006e90:	4618      	mov	r0, r3
 8006e92:	f7ff fbbb 	bl	800660c <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	685b      	ldr	r3, [r3, #4]
 8006e9c:	687a      	ldr	r2, [r7, #4]
 8006e9e:	6812      	ldr	r2, [r2, #0]
 8006ea0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006ea4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ea8:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	685a      	ldr	r2, [r3, #4]
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 8006eb8:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2201      	movs	r2, #1
 8006ece:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2201      	movs	r2, #1
 8006ed6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2201      	movs	r2, #1
 8006ede:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2201      	movs	r2, #1
 8006ee6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006eea:	2300      	movs	r3, #0
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	3728      	adds	r7, #40	@ 0x28
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}

08006ef4 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b084      	sub	sp, #16
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
 8006efc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d109      	bne.n	8006f18 <HAL_TIMEx_PWMN_Start+0x24>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006f0a:	b2db      	uxtb	r3, r3
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	bf14      	ite	ne
 8006f10:	2301      	movne	r3, #1
 8006f12:	2300      	moveq	r3, #0
 8006f14:	b2db      	uxtb	r3, r3
 8006f16:	e022      	b.n	8006f5e <HAL_TIMEx_PWMN_Start+0x6a>
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	2b04      	cmp	r3, #4
 8006f1c:	d109      	bne.n	8006f32 <HAL_TIMEx_PWMN_Start+0x3e>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f24:	b2db      	uxtb	r3, r3
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	bf14      	ite	ne
 8006f2a:	2301      	movne	r3, #1
 8006f2c:	2300      	moveq	r3, #0
 8006f2e:	b2db      	uxtb	r3, r3
 8006f30:	e015      	b.n	8006f5e <HAL_TIMEx_PWMN_Start+0x6a>
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	2b08      	cmp	r3, #8
 8006f36:	d109      	bne.n	8006f4c <HAL_TIMEx_PWMN_Start+0x58>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006f3e:	b2db      	uxtb	r3, r3
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	bf14      	ite	ne
 8006f44:	2301      	movne	r3, #1
 8006f46:	2300      	moveq	r3, #0
 8006f48:	b2db      	uxtb	r3, r3
 8006f4a:	e008      	b.n	8006f5e <HAL_TIMEx_PWMN_Start+0x6a>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8006f52:	b2db      	uxtb	r3, r3
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	bf14      	ite	ne
 8006f58:	2301      	movne	r3, #1
 8006f5a:	2300      	moveq	r3, #0
 8006f5c:	b2db      	uxtb	r3, r3
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d001      	beq.n	8006f66 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8006f62:	2301      	movs	r3, #1
 8006f64:	e073      	b.n	800704e <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d104      	bne.n	8006f76 <HAL_TIMEx_PWMN_Start+0x82>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2202      	movs	r2, #2
 8006f70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f74:	e013      	b.n	8006f9e <HAL_TIMEx_PWMN_Start+0xaa>
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	2b04      	cmp	r3, #4
 8006f7a:	d104      	bne.n	8006f86 <HAL_TIMEx_PWMN_Start+0x92>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2202      	movs	r2, #2
 8006f80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f84:	e00b      	b.n	8006f9e <HAL_TIMEx_PWMN_Start+0xaa>
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	2b08      	cmp	r3, #8
 8006f8a:	d104      	bne.n	8006f96 <HAL_TIMEx_PWMN_Start+0xa2>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2202      	movs	r2, #2
 8006f90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006f94:	e003      	b.n	8006f9e <HAL_TIMEx_PWMN_Start+0xaa>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2202      	movs	r2, #2
 8006f9a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	2204      	movs	r2, #4
 8006fa4:	6839      	ldr	r1, [r7, #0]
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f000 fa34 	bl	8007414 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006fba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a25      	ldr	r2, [pc, #148]	@ (8007058 <HAL_TIMEx_PWMN_Start+0x164>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d022      	beq.n	800700c <HAL_TIMEx_PWMN_Start+0x118>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fce:	d01d      	beq.n	800700c <HAL_TIMEx_PWMN_Start+0x118>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	4a21      	ldr	r2, [pc, #132]	@ (800705c <HAL_TIMEx_PWMN_Start+0x168>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d018      	beq.n	800700c <HAL_TIMEx_PWMN_Start+0x118>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4a20      	ldr	r2, [pc, #128]	@ (8007060 <HAL_TIMEx_PWMN_Start+0x16c>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d013      	beq.n	800700c <HAL_TIMEx_PWMN_Start+0x118>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	4a1e      	ldr	r2, [pc, #120]	@ (8007064 <HAL_TIMEx_PWMN_Start+0x170>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d00e      	beq.n	800700c <HAL_TIMEx_PWMN_Start+0x118>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a1d      	ldr	r2, [pc, #116]	@ (8007068 <HAL_TIMEx_PWMN_Start+0x174>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d009      	beq.n	800700c <HAL_TIMEx_PWMN_Start+0x118>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a1b      	ldr	r2, [pc, #108]	@ (800706c <HAL_TIMEx_PWMN_Start+0x178>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d004      	beq.n	800700c <HAL_TIMEx_PWMN_Start+0x118>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4a1a      	ldr	r2, [pc, #104]	@ (8007070 <HAL_TIMEx_PWMN_Start+0x17c>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d115      	bne.n	8007038 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	689a      	ldr	r2, [r3, #8]
 8007012:	4b18      	ldr	r3, [pc, #96]	@ (8007074 <HAL_TIMEx_PWMN_Start+0x180>)
 8007014:	4013      	ands	r3, r2
 8007016:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	2b06      	cmp	r3, #6
 800701c:	d015      	beq.n	800704a <HAL_TIMEx_PWMN_Start+0x156>
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007024:	d011      	beq.n	800704a <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	681a      	ldr	r2, [r3, #0]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f042 0201 	orr.w	r2, r2, #1
 8007034:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007036:	e008      	b.n	800704a <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	681a      	ldr	r2, [r3, #0]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f042 0201 	orr.w	r2, r2, #1
 8007046:	601a      	str	r2, [r3, #0]
 8007048:	e000      	b.n	800704c <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800704a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800704c:	2300      	movs	r3, #0
}
 800704e:	4618      	mov	r0, r3
 8007050:	3710      	adds	r7, #16
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}
 8007056:	bf00      	nop
 8007058:	40012c00 	.word	0x40012c00
 800705c:	40000400 	.word	0x40000400
 8007060:	40000800 	.word	0x40000800
 8007064:	40000c00 	.word	0x40000c00
 8007068:	40013400 	.word	0x40013400
 800706c:	40014000 	.word	0x40014000
 8007070:	40015000 	.word	0x40015000
 8007074:	00010007 	.word	0x00010007

08007078 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b082      	sub	sp, #8
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
 8007080:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	2200      	movs	r2, #0
 8007088:	6839      	ldr	r1, [r7, #0]
 800708a:	4618      	mov	r0, r3
 800708c:	f000 f9c2 	bl	8007414 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	6a1a      	ldr	r2, [r3, #32]
 8007096:	f241 1311 	movw	r3, #4369	@ 0x1111
 800709a:	4013      	ands	r3, r2
 800709c:	2b00      	cmp	r3, #0
 800709e:	d10f      	bne.n	80070c0 <HAL_TIMEx_PWMN_Stop+0x48>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	6a1a      	ldr	r2, [r3, #32]
 80070a6:	f244 4344 	movw	r3, #17476	@ 0x4444
 80070aa:	4013      	ands	r3, r2
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d107      	bne.n	80070c0 <HAL_TIMEx_PWMN_Stop+0x48>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80070be:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	6a1a      	ldr	r2, [r3, #32]
 80070c6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80070ca:	4013      	ands	r3, r2
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d10f      	bne.n	80070f0 <HAL_TIMEx_PWMN_Stop+0x78>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	6a1a      	ldr	r2, [r3, #32]
 80070d6:	f244 4344 	movw	r3, #17476	@ 0x4444
 80070da:	4013      	ands	r3, r2
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d107      	bne.n	80070f0 <HAL_TIMEx_PWMN_Stop+0x78>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	681a      	ldr	r2, [r3, #0]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f022 0201 	bic.w	r2, r2, #1
 80070ee:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d104      	bne.n	8007100 <HAL_TIMEx_PWMN_Stop+0x88>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2201      	movs	r2, #1
 80070fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070fe:	e013      	b.n	8007128 <HAL_TIMEx_PWMN_Stop+0xb0>
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	2b04      	cmp	r3, #4
 8007104:	d104      	bne.n	8007110 <HAL_TIMEx_PWMN_Stop+0x98>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2201      	movs	r2, #1
 800710a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800710e:	e00b      	b.n	8007128 <HAL_TIMEx_PWMN_Stop+0xb0>
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	2b08      	cmp	r3, #8
 8007114:	d104      	bne.n	8007120 <HAL_TIMEx_PWMN_Stop+0xa8>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2201      	movs	r2, #1
 800711a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800711e:	e003      	b.n	8007128 <HAL_TIMEx_PWMN_Stop+0xb0>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2201      	movs	r2, #1
 8007124:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8007128:	2300      	movs	r3, #0
}
 800712a:	4618      	mov	r0, r3
 800712c:	3708      	adds	r7, #8
 800712e:	46bd      	mov	sp, r7
 8007130:	bd80      	pop	{r7, pc}
	...

08007134 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007134:	b480      	push	{r7}
 8007136:	b085      	sub	sp, #20
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
 800713c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007144:	2b01      	cmp	r3, #1
 8007146:	d101      	bne.n	800714c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007148:	2302      	movs	r3, #2
 800714a:	e074      	b.n	8007236 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2201      	movs	r2, #1
 8007150:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2202      	movs	r2, #2
 8007158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	689b      	ldr	r3, [r3, #8]
 800716a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4a34      	ldr	r2, [pc, #208]	@ (8007244 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d009      	beq.n	800718a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4a33      	ldr	r2, [pc, #204]	@ (8007248 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d004      	beq.n	800718a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a31      	ldr	r2, [pc, #196]	@ (800724c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d108      	bne.n	800719c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007190:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	68fa      	ldr	r2, [r7, #12]
 8007198:	4313      	orrs	r3, r2
 800719a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80071a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	68fa      	ldr	r2, [r7, #12]
 80071ae:	4313      	orrs	r3, r2
 80071b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	68fa      	ldr	r2, [r7, #12]
 80071b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a21      	ldr	r2, [pc, #132]	@ (8007244 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d022      	beq.n	800720a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071cc:	d01d      	beq.n	800720a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4a1f      	ldr	r2, [pc, #124]	@ (8007250 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d018      	beq.n	800720a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a1d      	ldr	r2, [pc, #116]	@ (8007254 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d013      	beq.n	800720a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a1c      	ldr	r2, [pc, #112]	@ (8007258 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d00e      	beq.n	800720a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a15      	ldr	r2, [pc, #84]	@ (8007248 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d009      	beq.n	800720a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4a18      	ldr	r2, [pc, #96]	@ (800725c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d004      	beq.n	800720a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4a11      	ldr	r2, [pc, #68]	@ (800724c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d10c      	bne.n	8007224 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007210:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	689b      	ldr	r3, [r3, #8]
 8007216:	68ba      	ldr	r2, [r7, #8]
 8007218:	4313      	orrs	r3, r2
 800721a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	68ba      	ldr	r2, [r7, #8]
 8007222:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2201      	movs	r2, #1
 8007228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2200      	movs	r2, #0
 8007230:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007234:	2300      	movs	r3, #0
}
 8007236:	4618      	mov	r0, r3
 8007238:	3714      	adds	r7, #20
 800723a:	46bd      	mov	sp, r7
 800723c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007240:	4770      	bx	lr
 8007242:	bf00      	nop
 8007244:	40012c00 	.word	0x40012c00
 8007248:	40013400 	.word	0x40013400
 800724c:	40015000 	.word	0x40015000
 8007250:	40000400 	.word	0x40000400
 8007254:	40000800 	.word	0x40000800
 8007258:	40000c00 	.word	0x40000c00
 800725c:	40014000 	.word	0x40014000

08007260 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007260:	b480      	push	{r7}
 8007262:	b085      	sub	sp, #20
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
 8007268:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800726a:	2300      	movs	r3, #0
 800726c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007274:	2b01      	cmp	r3, #1
 8007276:	d101      	bne.n	800727c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007278:	2302      	movs	r3, #2
 800727a:	e078      	b.n	800736e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2201      	movs	r2, #1
 8007280:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	68db      	ldr	r3, [r3, #12]
 800728e:	4313      	orrs	r3, r2
 8007290:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	689b      	ldr	r3, [r3, #8]
 800729c:	4313      	orrs	r3, r2
 800729e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	4313      	orrs	r3, r2
 80072ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4313      	orrs	r3, r2
 80072ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	691b      	ldr	r3, [r3, #16]
 80072c6:	4313      	orrs	r3, r2
 80072c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	695b      	ldr	r3, [r3, #20]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072e2:	4313      	orrs	r3, r2
 80072e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	699b      	ldr	r3, [r3, #24]
 80072f0:	041b      	lsls	r3, r3, #16
 80072f2:	4313      	orrs	r3, r2
 80072f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	69db      	ldr	r3, [r3, #28]
 8007300:	4313      	orrs	r3, r2
 8007302:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a1c      	ldr	r2, [pc, #112]	@ (800737c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d009      	beq.n	8007322 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a1b      	ldr	r2, [pc, #108]	@ (8007380 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d004      	beq.n	8007322 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a19      	ldr	r2, [pc, #100]	@ (8007384 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d11c      	bne.n	800735c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800732c:	051b      	lsls	r3, r3, #20
 800732e:	4313      	orrs	r3, r2
 8007330:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	6a1b      	ldr	r3, [r3, #32]
 800733c:	4313      	orrs	r3, r2
 800733e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800734a:	4313      	orrs	r3, r2
 800734c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007358:	4313      	orrs	r3, r2
 800735a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	68fa      	ldr	r2, [r7, #12]
 8007362:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800736c:	2300      	movs	r3, #0
}
 800736e:	4618      	mov	r0, r3
 8007370:	3714      	adds	r7, #20
 8007372:	46bd      	mov	sp, r7
 8007374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007378:	4770      	bx	lr
 800737a:	bf00      	nop
 800737c:	40012c00 	.word	0x40012c00
 8007380:	40013400 	.word	0x40013400
 8007384:	40015000 	.word	0x40015000

08007388 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007388:	b480      	push	{r7}
 800738a:	b083      	sub	sp, #12
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007390:	bf00      	nop
 8007392:	370c      	adds	r7, #12
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr

0800739c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800739c:	b480      	push	{r7}
 800739e:	b083      	sub	sp, #12
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80073a4:	bf00      	nop
 80073a6:	370c      	adds	r7, #12
 80073a8:	46bd      	mov	sp, r7
 80073aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ae:	4770      	bx	lr

080073b0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b083      	sub	sp, #12
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80073b8:	bf00      	nop
 80073ba:	370c      	adds	r7, #12
 80073bc:	46bd      	mov	sp, r7
 80073be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c2:	4770      	bx	lr

080073c4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80073c4:	b480      	push	{r7}
 80073c6:	b083      	sub	sp, #12
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80073cc:	bf00      	nop
 80073ce:	370c      	adds	r7, #12
 80073d0:	46bd      	mov	sp, r7
 80073d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d6:	4770      	bx	lr

080073d8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80073d8:	b480      	push	{r7}
 80073da:	b083      	sub	sp, #12
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80073e0:	bf00      	nop
 80073e2:	370c      	adds	r7, #12
 80073e4:	46bd      	mov	sp, r7
 80073e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ea:	4770      	bx	lr

080073ec <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b083      	sub	sp, #12
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80073f4:	bf00      	nop
 80073f6:	370c      	adds	r7, #12
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr

08007400 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007400:	b480      	push	{r7}
 8007402:	b083      	sub	sp, #12
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007408:	bf00      	nop
 800740a:	370c      	adds	r7, #12
 800740c:	46bd      	mov	sp, r7
 800740e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007412:	4770      	bx	lr

08007414 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007414:	b480      	push	{r7}
 8007416:	b087      	sub	sp, #28
 8007418:	af00      	add	r7, sp, #0
 800741a:	60f8      	str	r0, [r7, #12]
 800741c:	60b9      	str	r1, [r7, #8]
 800741e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	f003 030f 	and.w	r3, r3, #15
 8007426:	2204      	movs	r2, #4
 8007428:	fa02 f303 	lsl.w	r3, r2, r3
 800742c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	6a1a      	ldr	r2, [r3, #32]
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	43db      	mvns	r3, r3
 8007436:	401a      	ands	r2, r3
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	6a1a      	ldr	r2, [r3, #32]
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	f003 030f 	and.w	r3, r3, #15
 8007446:	6879      	ldr	r1, [r7, #4]
 8007448:	fa01 f303 	lsl.w	r3, r1, r3
 800744c:	431a      	orrs	r2, r3
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	621a      	str	r2, [r3, #32]
}
 8007452:	bf00      	nop
 8007454:	371c      	adds	r7, #28
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr

0800745e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800745e:	b580      	push	{r7, lr}
 8007460:	b082      	sub	sp, #8
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d101      	bne.n	8007470 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800746c:	2301      	movs	r3, #1
 800746e:	e042      	b.n	80074f6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007476:	2b00      	cmp	r3, #0
 8007478:	d106      	bne.n	8007488 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2200      	movs	r2, #0
 800747e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f7fb f836 	bl	80024f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2224      	movs	r2, #36	@ 0x24
 800748c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	681a      	ldr	r2, [r3, #0]
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f022 0201 	bic.w	r2, r2, #1
 800749e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d002      	beq.n	80074ae <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80074a8:	6878      	ldr	r0, [r7, #4]
 80074aa:	f000 ff61 	bl	8008370 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f000 fc62 	bl	8007d78 <UART_SetConfig>
 80074b4:	4603      	mov	r3, r0
 80074b6:	2b01      	cmp	r3, #1
 80074b8:	d101      	bne.n	80074be <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	e01b      	b.n	80074f6 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	685a      	ldr	r2, [r3, #4]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80074cc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	689a      	ldr	r2, [r3, #8]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80074dc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	681a      	ldr	r2, [r3, #0]
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f042 0201 	orr.w	r2, r2, #1
 80074ec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f000 ffe0 	bl	80084b4 <UART_CheckIdleState>
 80074f4:	4603      	mov	r3, r0
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	3708      	adds	r7, #8
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bd80      	pop	{r7, pc}

080074fe <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074fe:	b580      	push	{r7, lr}
 8007500:	b08a      	sub	sp, #40	@ 0x28
 8007502:	af02      	add	r7, sp, #8
 8007504:	60f8      	str	r0, [r7, #12]
 8007506:	60b9      	str	r1, [r7, #8]
 8007508:	603b      	str	r3, [r7, #0]
 800750a:	4613      	mov	r3, r2
 800750c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007514:	2b20      	cmp	r3, #32
 8007516:	d17b      	bne.n	8007610 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d002      	beq.n	8007524 <HAL_UART_Transmit+0x26>
 800751e:	88fb      	ldrh	r3, [r7, #6]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d101      	bne.n	8007528 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007524:	2301      	movs	r3, #1
 8007526:	e074      	b.n	8007612 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2200      	movs	r2, #0
 800752c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	2221      	movs	r2, #33	@ 0x21
 8007534:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007538:	f7fb f8d0 	bl	80026dc <HAL_GetTick>
 800753c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	88fa      	ldrh	r2, [r7, #6]
 8007542:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	88fa      	ldrh	r2, [r7, #6]
 800754a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	689b      	ldr	r3, [r3, #8]
 8007552:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007556:	d108      	bne.n	800756a <HAL_UART_Transmit+0x6c>
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	691b      	ldr	r3, [r3, #16]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d104      	bne.n	800756a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007560:	2300      	movs	r3, #0
 8007562:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	61bb      	str	r3, [r7, #24]
 8007568:	e003      	b.n	8007572 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800756e:	2300      	movs	r3, #0
 8007570:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007572:	e030      	b.n	80075d6 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	9300      	str	r3, [sp, #0]
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	2200      	movs	r2, #0
 800757c:	2180      	movs	r1, #128	@ 0x80
 800757e:	68f8      	ldr	r0, [r7, #12]
 8007580:	f001 f842 	bl	8008608 <UART_WaitOnFlagUntilTimeout>
 8007584:	4603      	mov	r3, r0
 8007586:	2b00      	cmp	r3, #0
 8007588:	d005      	beq.n	8007596 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2220      	movs	r2, #32
 800758e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007592:	2303      	movs	r3, #3
 8007594:	e03d      	b.n	8007612 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007596:	69fb      	ldr	r3, [r7, #28]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d10b      	bne.n	80075b4 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800759c:	69bb      	ldr	r3, [r7, #24]
 800759e:	881b      	ldrh	r3, [r3, #0]
 80075a0:	461a      	mov	r2, r3
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80075aa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80075ac:	69bb      	ldr	r3, [r7, #24]
 80075ae:	3302      	adds	r3, #2
 80075b0:	61bb      	str	r3, [r7, #24]
 80075b2:	e007      	b.n	80075c4 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80075b4:	69fb      	ldr	r3, [r7, #28]
 80075b6:	781a      	ldrb	r2, [r3, #0]
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80075be:	69fb      	ldr	r3, [r7, #28]
 80075c0:	3301      	adds	r3, #1
 80075c2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	3b01      	subs	r3, #1
 80075ce:	b29a      	uxth	r2, r3
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80075dc:	b29b      	uxth	r3, r3
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d1c8      	bne.n	8007574 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	9300      	str	r3, [sp, #0]
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	2200      	movs	r2, #0
 80075ea:	2140      	movs	r1, #64	@ 0x40
 80075ec:	68f8      	ldr	r0, [r7, #12]
 80075ee:	f001 f80b 	bl	8008608 <UART_WaitOnFlagUntilTimeout>
 80075f2:	4603      	mov	r3, r0
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d005      	beq.n	8007604 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2220      	movs	r2, #32
 80075fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007600:	2303      	movs	r3, #3
 8007602:	e006      	b.n	8007612 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2220      	movs	r2, #32
 8007608:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800760c:	2300      	movs	r3, #0
 800760e:	e000      	b.n	8007612 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007610:	2302      	movs	r3, #2
  }
}
 8007612:	4618      	mov	r0, r3
 8007614:	3720      	adds	r7, #32
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}
	...

0800761c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b08a      	sub	sp, #40	@ 0x28
 8007620:	af00      	add	r7, sp, #0
 8007622:	60f8      	str	r0, [r7, #12]
 8007624:	60b9      	str	r1, [r7, #8]
 8007626:	4613      	mov	r3, r2
 8007628:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007630:	2b20      	cmp	r3, #32
 8007632:	d137      	bne.n	80076a4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d002      	beq.n	8007640 <HAL_UART_Receive_IT+0x24>
 800763a:	88fb      	ldrh	r3, [r7, #6]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d101      	bne.n	8007644 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007640:	2301      	movs	r3, #1
 8007642:	e030      	b.n	80076a6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	2200      	movs	r2, #0
 8007648:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	4a18      	ldr	r2, [pc, #96]	@ (80076b0 <HAL_UART_Receive_IT+0x94>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d01f      	beq.n	8007694 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800765e:	2b00      	cmp	r3, #0
 8007660:	d018      	beq.n	8007694 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007668:	697b      	ldr	r3, [r7, #20]
 800766a:	e853 3f00 	ldrex	r3, [r3]
 800766e:	613b      	str	r3, [r7, #16]
   return(result);
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007676:	627b      	str	r3, [r7, #36]	@ 0x24
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	461a      	mov	r2, r3
 800767e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007680:	623b      	str	r3, [r7, #32]
 8007682:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007684:	69f9      	ldr	r1, [r7, #28]
 8007686:	6a3a      	ldr	r2, [r7, #32]
 8007688:	e841 2300 	strex	r3, r2, [r1]
 800768c:	61bb      	str	r3, [r7, #24]
   return(result);
 800768e:	69bb      	ldr	r3, [r7, #24]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d1e6      	bne.n	8007662 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007694:	88fb      	ldrh	r3, [r7, #6]
 8007696:	461a      	mov	r2, r3
 8007698:	68b9      	ldr	r1, [r7, #8]
 800769a:	68f8      	ldr	r0, [r7, #12]
 800769c:	f001 f822 	bl	80086e4 <UART_Start_Receive_IT>
 80076a0:	4603      	mov	r3, r0
 80076a2:	e000      	b.n	80076a6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80076a4:	2302      	movs	r3, #2
  }
}
 80076a6:	4618      	mov	r0, r3
 80076a8:	3728      	adds	r7, #40	@ 0x28
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}
 80076ae:	bf00      	nop
 80076b0:	40008000 	.word	0x40008000

080076b4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b0ba      	sub	sp, #232	@ 0xe8
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	69db      	ldr	r3, [r3, #28]
 80076c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80076da:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80076de:	f640 030f 	movw	r3, #2063	@ 0x80f
 80076e2:	4013      	ands	r3, r2
 80076e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80076e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d11b      	bne.n	8007728 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80076f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076f4:	f003 0320 	and.w	r3, r3, #32
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d015      	beq.n	8007728 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80076fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007700:	f003 0320 	and.w	r3, r3, #32
 8007704:	2b00      	cmp	r3, #0
 8007706:	d105      	bne.n	8007714 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007708:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800770c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007710:	2b00      	cmp	r3, #0
 8007712:	d009      	beq.n	8007728 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007718:	2b00      	cmp	r3, #0
 800771a:	f000 8300 	beq.w	8007d1e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	4798      	blx	r3
      }
      return;
 8007726:	e2fa      	b.n	8007d1e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007728:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800772c:	2b00      	cmp	r3, #0
 800772e:	f000 8123 	beq.w	8007978 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007732:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007736:	4b8d      	ldr	r3, [pc, #564]	@ (800796c <HAL_UART_IRQHandler+0x2b8>)
 8007738:	4013      	ands	r3, r2
 800773a:	2b00      	cmp	r3, #0
 800773c:	d106      	bne.n	800774c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800773e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007742:	4b8b      	ldr	r3, [pc, #556]	@ (8007970 <HAL_UART_IRQHandler+0x2bc>)
 8007744:	4013      	ands	r3, r2
 8007746:	2b00      	cmp	r3, #0
 8007748:	f000 8116 	beq.w	8007978 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800774c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007750:	f003 0301 	and.w	r3, r3, #1
 8007754:	2b00      	cmp	r3, #0
 8007756:	d011      	beq.n	800777c <HAL_UART_IRQHandler+0xc8>
 8007758:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800775c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007760:	2b00      	cmp	r3, #0
 8007762:	d00b      	beq.n	800777c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	2201      	movs	r2, #1
 800776a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007772:	f043 0201 	orr.w	r2, r3, #1
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800777c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007780:	f003 0302 	and.w	r3, r3, #2
 8007784:	2b00      	cmp	r3, #0
 8007786:	d011      	beq.n	80077ac <HAL_UART_IRQHandler+0xf8>
 8007788:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800778c:	f003 0301 	and.w	r3, r3, #1
 8007790:	2b00      	cmp	r3, #0
 8007792:	d00b      	beq.n	80077ac <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	2202      	movs	r2, #2
 800779a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077a2:	f043 0204 	orr.w	r2, r3, #4
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80077ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077b0:	f003 0304 	and.w	r3, r3, #4
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d011      	beq.n	80077dc <HAL_UART_IRQHandler+0x128>
 80077b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80077bc:	f003 0301 	and.w	r3, r3, #1
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d00b      	beq.n	80077dc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	2204      	movs	r2, #4
 80077ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077d2:	f043 0202 	orr.w	r2, r3, #2
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80077dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077e0:	f003 0308 	and.w	r3, r3, #8
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d017      	beq.n	8007818 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80077e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077ec:	f003 0320 	and.w	r3, r3, #32
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d105      	bne.n	8007800 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80077f4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80077f8:	4b5c      	ldr	r3, [pc, #368]	@ (800796c <HAL_UART_IRQHandler+0x2b8>)
 80077fa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d00b      	beq.n	8007818 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	2208      	movs	r2, #8
 8007806:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800780e:	f043 0208 	orr.w	r2, r3, #8
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007818:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800781c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007820:	2b00      	cmp	r3, #0
 8007822:	d012      	beq.n	800784a <HAL_UART_IRQHandler+0x196>
 8007824:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007828:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800782c:	2b00      	cmp	r3, #0
 800782e:	d00c      	beq.n	800784a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007838:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007840:	f043 0220 	orr.w	r2, r3, #32
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007850:	2b00      	cmp	r3, #0
 8007852:	f000 8266 	beq.w	8007d22 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007856:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800785a:	f003 0320 	and.w	r3, r3, #32
 800785e:	2b00      	cmp	r3, #0
 8007860:	d013      	beq.n	800788a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007862:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007866:	f003 0320 	and.w	r3, r3, #32
 800786a:	2b00      	cmp	r3, #0
 800786c:	d105      	bne.n	800787a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800786e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007872:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007876:	2b00      	cmp	r3, #0
 8007878:	d007      	beq.n	800788a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800787e:	2b00      	cmp	r3, #0
 8007880:	d003      	beq.n	800788a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007890:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	689b      	ldr	r3, [r3, #8]
 800789a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800789e:	2b40      	cmp	r3, #64	@ 0x40
 80078a0:	d005      	beq.n	80078ae <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80078a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80078a6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d054      	beq.n	8007958 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80078ae:	6878      	ldr	r0, [r7, #4]
 80078b0:	f001 f83a 	bl	8008928 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	689b      	ldr	r3, [r3, #8]
 80078ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078be:	2b40      	cmp	r3, #64	@ 0x40
 80078c0:	d146      	bne.n	8007950 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	3308      	adds	r3, #8
 80078c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80078d0:	e853 3f00 	ldrex	r3, [r3]
 80078d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80078d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80078dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	3308      	adds	r3, #8
 80078ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80078ee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80078f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80078fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80078fe:	e841 2300 	strex	r3, r2, [r1]
 8007902:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007906:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800790a:	2b00      	cmp	r3, #0
 800790c:	d1d9      	bne.n	80078c2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007914:	2b00      	cmp	r3, #0
 8007916:	d017      	beq.n	8007948 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800791e:	4a15      	ldr	r2, [pc, #84]	@ (8007974 <HAL_UART_IRQHandler+0x2c0>)
 8007920:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007928:	4618      	mov	r0, r3
 800792a:	f7fc fc22 	bl	8004172 <HAL_DMA_Abort_IT>
 800792e:	4603      	mov	r3, r0
 8007930:	2b00      	cmp	r3, #0
 8007932:	d019      	beq.n	8007968 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800793a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800793c:	687a      	ldr	r2, [r7, #4]
 800793e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007942:	4610      	mov	r0, r2
 8007944:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007946:	e00f      	b.n	8007968 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f000 f9ff 	bl	8007d4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800794e:	e00b      	b.n	8007968 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f000 f9fb 	bl	8007d4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007956:	e007      	b.n	8007968 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	f000 f9f7 	bl	8007d4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2200      	movs	r2, #0
 8007962:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007966:	e1dc      	b.n	8007d22 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007968:	bf00      	nop
    return;
 800796a:	e1da      	b.n	8007d22 <HAL_UART_IRQHandler+0x66e>
 800796c:	10000001 	.word	0x10000001
 8007970:	04000120 	.word	0x04000120
 8007974:	080089f5 	.word	0x080089f5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800797c:	2b01      	cmp	r3, #1
 800797e:	f040 8170 	bne.w	8007c62 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007982:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007986:	f003 0310 	and.w	r3, r3, #16
 800798a:	2b00      	cmp	r3, #0
 800798c:	f000 8169 	beq.w	8007c62 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007990:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007994:	f003 0310 	and.w	r3, r3, #16
 8007998:	2b00      	cmp	r3, #0
 800799a:	f000 8162 	beq.w	8007c62 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	2210      	movs	r2, #16
 80079a4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	689b      	ldr	r3, [r3, #8]
 80079ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079b0:	2b40      	cmp	r3, #64	@ 0x40
 80079b2:	f040 80d8 	bne.w	8007b66 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80079c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	f000 80af 	beq.w	8007b2c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80079d4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80079d8:	429a      	cmp	r2, r3
 80079da:	f080 80a7 	bcs.w	8007b2c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80079e4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f003 0320 	and.w	r3, r3, #32
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	f040 8087 	bne.w	8007b0a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a04:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a08:	e853 3f00 	ldrex	r3, [r3]
 8007a0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007a10:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007a14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a18:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	461a      	mov	r2, r3
 8007a22:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007a26:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007a2a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a2e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007a32:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007a36:	e841 2300 	strex	r3, r2, [r1]
 8007a3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007a3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d1da      	bne.n	80079fc <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	3308      	adds	r3, #8
 8007a4c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a50:	e853 3f00 	ldrex	r3, [r3]
 8007a54:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007a56:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007a58:	f023 0301 	bic.w	r3, r3, #1
 8007a5c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	3308      	adds	r3, #8
 8007a66:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007a6a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007a6e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a70:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007a72:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007a76:	e841 2300 	strex	r3, r2, [r1]
 8007a7a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007a7c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d1e1      	bne.n	8007a46 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	3308      	adds	r3, #8
 8007a88:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a8c:	e853 3f00 	ldrex	r3, [r3]
 8007a90:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007a92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a98:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	3308      	adds	r3, #8
 8007aa2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007aa6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007aa8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aaa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007aac:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007aae:	e841 2300 	strex	r3, r2, [r1]
 8007ab2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007ab4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d1e3      	bne.n	8007a82 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2220      	movs	r2, #32
 8007abe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ace:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ad0:	e853 3f00 	ldrex	r3, [r3]
 8007ad4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007ad6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ad8:	f023 0310 	bic.w	r3, r3, #16
 8007adc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	461a      	mov	r2, r3
 8007ae6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007aea:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007aec:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007af0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007af2:	e841 2300 	strex	r3, r2, [r1]
 8007af6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007af8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d1e4      	bne.n	8007ac8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b04:	4618      	mov	r0, r3
 8007b06:	f7fc fadb 	bl	80040c0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2202      	movs	r2, #2
 8007b0e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007b1c:	b29b      	uxth	r3, r3
 8007b1e:	1ad3      	subs	r3, r2, r3
 8007b20:	b29b      	uxth	r3, r3
 8007b22:	4619      	mov	r1, r3
 8007b24:	6878      	ldr	r0, [r7, #4]
 8007b26:	f000 f91b 	bl	8007d60 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007b2a:	e0fc      	b.n	8007d26 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007b32:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007b36:	429a      	cmp	r2, r3
 8007b38:	f040 80f5 	bne.w	8007d26 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f003 0320 	and.w	r3, r3, #32
 8007b4a:	2b20      	cmp	r3, #32
 8007b4c:	f040 80eb 	bne.w	8007d26 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2202      	movs	r2, #2
 8007b54:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007b5c:	4619      	mov	r1, r3
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	f000 f8fe 	bl	8007d60 <HAL_UARTEx_RxEventCallback>
      return;
 8007b64:	e0df      	b.n	8007d26 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007b72:	b29b      	uxth	r3, r3
 8007b74:	1ad3      	subs	r3, r2, r3
 8007b76:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007b80:	b29b      	uxth	r3, r3
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	f000 80d1 	beq.w	8007d2a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8007b88:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	f000 80cc 	beq.w	8007d2a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b9a:	e853 3f00 	ldrex	r3, [r3]
 8007b9e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ba2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ba6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	461a      	mov	r2, r3
 8007bb0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007bb4:	647b      	str	r3, [r7, #68]	@ 0x44
 8007bb6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bb8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007bba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007bbc:	e841 2300 	strex	r3, r2, [r1]
 8007bc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007bc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d1e4      	bne.n	8007b92 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	3308      	adds	r3, #8
 8007bce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bd2:	e853 3f00 	ldrex	r3, [r3]
 8007bd6:	623b      	str	r3, [r7, #32]
   return(result);
 8007bd8:	6a3b      	ldr	r3, [r7, #32]
 8007bda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007bde:	f023 0301 	bic.w	r3, r3, #1
 8007be2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	3308      	adds	r3, #8
 8007bec:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007bf0:	633a      	str	r2, [r7, #48]	@ 0x30
 8007bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007bf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bf8:	e841 2300 	strex	r3, r2, [r1]
 8007bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d1e1      	bne.n	8007bc8 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2220      	movs	r2, #32
 8007c08:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2200      	movs	r2, #0
 8007c16:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c1e:	693b      	ldr	r3, [r7, #16]
 8007c20:	e853 3f00 	ldrex	r3, [r3]
 8007c24:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	f023 0310 	bic.w	r3, r3, #16
 8007c2c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	461a      	mov	r2, r3
 8007c36:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007c3a:	61fb      	str	r3, [r7, #28]
 8007c3c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c3e:	69b9      	ldr	r1, [r7, #24]
 8007c40:	69fa      	ldr	r2, [r7, #28]
 8007c42:	e841 2300 	strex	r3, r2, [r1]
 8007c46:	617b      	str	r3, [r7, #20]
   return(result);
 8007c48:	697b      	ldr	r3, [r7, #20]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d1e4      	bne.n	8007c18 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2202      	movs	r2, #2
 8007c52:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007c54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007c58:	4619      	mov	r1, r3
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	f000 f880 	bl	8007d60 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007c60:	e063      	b.n	8007d2a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007c62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c66:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d00e      	beq.n	8007c8c <HAL_UART_IRQHandler+0x5d8>
 8007c6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d008      	beq.n	8007c8c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007c82:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	f001 fc13 	bl	80094b0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007c8a:	e051      	b.n	8007d30 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007c8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d014      	beq.n	8007cc2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007c98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d105      	bne.n	8007cb0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007ca4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ca8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d008      	beq.n	8007cc2 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d03a      	beq.n	8007d2e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	4798      	blx	r3
    }
    return;
 8007cc0:	e035      	b.n	8007d2e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007cc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d009      	beq.n	8007ce2 <HAL_UART_IRQHandler+0x62e>
 8007cce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d003      	beq.n	8007ce2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 fe9c 	bl	8008a18 <UART_EndTransmit_IT>
    return;
 8007ce0:	e026      	b.n	8007d30 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007ce2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ce6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d009      	beq.n	8007d02 <HAL_UART_IRQHandler+0x64e>
 8007cee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cf2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d003      	beq.n	8007d02 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f001 fbec 	bl	80094d8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007d00:	e016      	b.n	8007d30 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007d02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d06:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d010      	beq.n	8007d30 <HAL_UART_IRQHandler+0x67c>
 8007d0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	da0c      	bge.n	8007d30 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f001 fbd4 	bl	80094c4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007d1c:	e008      	b.n	8007d30 <HAL_UART_IRQHandler+0x67c>
      return;
 8007d1e:	bf00      	nop
 8007d20:	e006      	b.n	8007d30 <HAL_UART_IRQHandler+0x67c>
    return;
 8007d22:	bf00      	nop
 8007d24:	e004      	b.n	8007d30 <HAL_UART_IRQHandler+0x67c>
      return;
 8007d26:	bf00      	nop
 8007d28:	e002      	b.n	8007d30 <HAL_UART_IRQHandler+0x67c>
      return;
 8007d2a:	bf00      	nop
 8007d2c:	e000      	b.n	8007d30 <HAL_UART_IRQHandler+0x67c>
    return;
 8007d2e:	bf00      	nop
  }
}
 8007d30:	37e8      	adds	r7, #232	@ 0xe8
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}
 8007d36:	bf00      	nop

08007d38 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b083      	sub	sp, #12
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007d40:	bf00      	nop
 8007d42:	370c      	adds	r7, #12
 8007d44:	46bd      	mov	sp, r7
 8007d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4a:	4770      	bx	lr

08007d4c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007d4c:	b480      	push	{r7}
 8007d4e:	b083      	sub	sp, #12
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007d54:	bf00      	nop
 8007d56:	370c      	adds	r7, #12
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5e:	4770      	bx	lr

08007d60 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b083      	sub	sp, #12
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
 8007d68:	460b      	mov	r3, r1
 8007d6a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007d6c:	bf00      	nop
 8007d6e:	370c      	adds	r7, #12
 8007d70:	46bd      	mov	sp, r7
 8007d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d76:	4770      	bx	lr

08007d78 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d7c:	b08c      	sub	sp, #48	@ 0x30
 8007d7e:	af00      	add	r7, sp, #0
 8007d80:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007d82:	2300      	movs	r3, #0
 8007d84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007d88:	697b      	ldr	r3, [r7, #20]
 8007d8a:	689a      	ldr	r2, [r3, #8]
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	691b      	ldr	r3, [r3, #16]
 8007d90:	431a      	orrs	r2, r3
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	695b      	ldr	r3, [r3, #20]
 8007d96:	431a      	orrs	r2, r3
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	69db      	ldr	r3, [r3, #28]
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007da0:	697b      	ldr	r3, [r7, #20]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	681a      	ldr	r2, [r3, #0]
 8007da6:	4baa      	ldr	r3, [pc, #680]	@ (8008050 <UART_SetConfig+0x2d8>)
 8007da8:	4013      	ands	r3, r2
 8007daa:	697a      	ldr	r2, [r7, #20]
 8007dac:	6812      	ldr	r2, [r2, #0]
 8007dae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007db0:	430b      	orrs	r3, r1
 8007db2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	685b      	ldr	r3, [r3, #4]
 8007dba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	68da      	ldr	r2, [r3, #12]
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	430a      	orrs	r2, r1
 8007dc8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007dca:	697b      	ldr	r3, [r7, #20]
 8007dcc:	699b      	ldr	r3, [r3, #24]
 8007dce:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007dd0:	697b      	ldr	r3, [r7, #20]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a9f      	ldr	r2, [pc, #636]	@ (8008054 <UART_SetConfig+0x2dc>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d004      	beq.n	8007de4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007dda:	697b      	ldr	r3, [r7, #20]
 8007ddc:	6a1b      	ldr	r3, [r3, #32]
 8007dde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007de0:	4313      	orrs	r3, r2
 8007de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007de4:	697b      	ldr	r3, [r7, #20]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	689b      	ldr	r3, [r3, #8]
 8007dea:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007dee:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007df2:	697a      	ldr	r2, [r7, #20]
 8007df4:	6812      	ldr	r2, [r2, #0]
 8007df6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007df8:	430b      	orrs	r3, r1
 8007dfa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e02:	f023 010f 	bic.w	r1, r3, #15
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007e0a:	697b      	ldr	r3, [r7, #20]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	430a      	orrs	r2, r1
 8007e10:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	4a90      	ldr	r2, [pc, #576]	@ (8008058 <UART_SetConfig+0x2e0>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d125      	bne.n	8007e68 <UART_SetConfig+0xf0>
 8007e1c:	4b8f      	ldr	r3, [pc, #572]	@ (800805c <UART_SetConfig+0x2e4>)
 8007e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e22:	f003 0303 	and.w	r3, r3, #3
 8007e26:	2b03      	cmp	r3, #3
 8007e28:	d81a      	bhi.n	8007e60 <UART_SetConfig+0xe8>
 8007e2a:	a201      	add	r2, pc, #4	@ (adr r2, 8007e30 <UART_SetConfig+0xb8>)
 8007e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e30:	08007e41 	.word	0x08007e41
 8007e34:	08007e51 	.word	0x08007e51
 8007e38:	08007e49 	.word	0x08007e49
 8007e3c:	08007e59 	.word	0x08007e59
 8007e40:	2301      	movs	r3, #1
 8007e42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e46:	e116      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007e48:	2302      	movs	r3, #2
 8007e4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e4e:	e112      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007e50:	2304      	movs	r3, #4
 8007e52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e56:	e10e      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007e58:	2308      	movs	r3, #8
 8007e5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e5e:	e10a      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007e60:	2310      	movs	r3, #16
 8007e62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e66:	e106      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007e68:	697b      	ldr	r3, [r7, #20]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4a7c      	ldr	r2, [pc, #496]	@ (8008060 <UART_SetConfig+0x2e8>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d138      	bne.n	8007ee4 <UART_SetConfig+0x16c>
 8007e72:	4b7a      	ldr	r3, [pc, #488]	@ (800805c <UART_SetConfig+0x2e4>)
 8007e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e78:	f003 030c 	and.w	r3, r3, #12
 8007e7c:	2b0c      	cmp	r3, #12
 8007e7e:	d82d      	bhi.n	8007edc <UART_SetConfig+0x164>
 8007e80:	a201      	add	r2, pc, #4	@ (adr r2, 8007e88 <UART_SetConfig+0x110>)
 8007e82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e86:	bf00      	nop
 8007e88:	08007ebd 	.word	0x08007ebd
 8007e8c:	08007edd 	.word	0x08007edd
 8007e90:	08007edd 	.word	0x08007edd
 8007e94:	08007edd 	.word	0x08007edd
 8007e98:	08007ecd 	.word	0x08007ecd
 8007e9c:	08007edd 	.word	0x08007edd
 8007ea0:	08007edd 	.word	0x08007edd
 8007ea4:	08007edd 	.word	0x08007edd
 8007ea8:	08007ec5 	.word	0x08007ec5
 8007eac:	08007edd 	.word	0x08007edd
 8007eb0:	08007edd 	.word	0x08007edd
 8007eb4:	08007edd 	.word	0x08007edd
 8007eb8:	08007ed5 	.word	0x08007ed5
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ec2:	e0d8      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007ec4:	2302      	movs	r3, #2
 8007ec6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007eca:	e0d4      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007ecc:	2304      	movs	r3, #4
 8007ece:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ed2:	e0d0      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007ed4:	2308      	movs	r3, #8
 8007ed6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007eda:	e0cc      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007edc:	2310      	movs	r3, #16
 8007ede:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ee2:	e0c8      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a5e      	ldr	r2, [pc, #376]	@ (8008064 <UART_SetConfig+0x2ec>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d125      	bne.n	8007f3a <UART_SetConfig+0x1c2>
 8007eee:	4b5b      	ldr	r3, [pc, #364]	@ (800805c <UART_SetConfig+0x2e4>)
 8007ef0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ef4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007ef8:	2b30      	cmp	r3, #48	@ 0x30
 8007efa:	d016      	beq.n	8007f2a <UART_SetConfig+0x1b2>
 8007efc:	2b30      	cmp	r3, #48	@ 0x30
 8007efe:	d818      	bhi.n	8007f32 <UART_SetConfig+0x1ba>
 8007f00:	2b20      	cmp	r3, #32
 8007f02:	d00a      	beq.n	8007f1a <UART_SetConfig+0x1a2>
 8007f04:	2b20      	cmp	r3, #32
 8007f06:	d814      	bhi.n	8007f32 <UART_SetConfig+0x1ba>
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d002      	beq.n	8007f12 <UART_SetConfig+0x19a>
 8007f0c:	2b10      	cmp	r3, #16
 8007f0e:	d008      	beq.n	8007f22 <UART_SetConfig+0x1aa>
 8007f10:	e00f      	b.n	8007f32 <UART_SetConfig+0x1ba>
 8007f12:	2300      	movs	r3, #0
 8007f14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f18:	e0ad      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007f1a:	2302      	movs	r3, #2
 8007f1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f20:	e0a9      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007f22:	2304      	movs	r3, #4
 8007f24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f28:	e0a5      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007f2a:	2308      	movs	r3, #8
 8007f2c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f30:	e0a1      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007f32:	2310      	movs	r3, #16
 8007f34:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f38:	e09d      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007f3a:	697b      	ldr	r3, [r7, #20]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4a4a      	ldr	r2, [pc, #296]	@ (8008068 <UART_SetConfig+0x2f0>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d125      	bne.n	8007f90 <UART_SetConfig+0x218>
 8007f44:	4b45      	ldr	r3, [pc, #276]	@ (800805c <UART_SetConfig+0x2e4>)
 8007f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f4a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007f4e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007f50:	d016      	beq.n	8007f80 <UART_SetConfig+0x208>
 8007f52:	2bc0      	cmp	r3, #192	@ 0xc0
 8007f54:	d818      	bhi.n	8007f88 <UART_SetConfig+0x210>
 8007f56:	2b80      	cmp	r3, #128	@ 0x80
 8007f58:	d00a      	beq.n	8007f70 <UART_SetConfig+0x1f8>
 8007f5a:	2b80      	cmp	r3, #128	@ 0x80
 8007f5c:	d814      	bhi.n	8007f88 <UART_SetConfig+0x210>
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d002      	beq.n	8007f68 <UART_SetConfig+0x1f0>
 8007f62:	2b40      	cmp	r3, #64	@ 0x40
 8007f64:	d008      	beq.n	8007f78 <UART_SetConfig+0x200>
 8007f66:	e00f      	b.n	8007f88 <UART_SetConfig+0x210>
 8007f68:	2300      	movs	r3, #0
 8007f6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f6e:	e082      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007f70:	2302      	movs	r3, #2
 8007f72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f76:	e07e      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007f78:	2304      	movs	r3, #4
 8007f7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f7e:	e07a      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007f80:	2308      	movs	r3, #8
 8007f82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f86:	e076      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007f88:	2310      	movs	r3, #16
 8007f8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f8e:	e072      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	4a35      	ldr	r2, [pc, #212]	@ (800806c <UART_SetConfig+0x2f4>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d12a      	bne.n	8007ff0 <UART_SetConfig+0x278>
 8007f9a:	4b30      	ldr	r3, [pc, #192]	@ (800805c <UART_SetConfig+0x2e4>)
 8007f9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fa0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007fa4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007fa8:	d01a      	beq.n	8007fe0 <UART_SetConfig+0x268>
 8007faa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007fae:	d81b      	bhi.n	8007fe8 <UART_SetConfig+0x270>
 8007fb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fb4:	d00c      	beq.n	8007fd0 <UART_SetConfig+0x258>
 8007fb6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fba:	d815      	bhi.n	8007fe8 <UART_SetConfig+0x270>
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d003      	beq.n	8007fc8 <UART_SetConfig+0x250>
 8007fc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007fc4:	d008      	beq.n	8007fd8 <UART_SetConfig+0x260>
 8007fc6:	e00f      	b.n	8007fe8 <UART_SetConfig+0x270>
 8007fc8:	2300      	movs	r3, #0
 8007fca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fce:	e052      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007fd0:	2302      	movs	r3, #2
 8007fd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fd6:	e04e      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007fd8:	2304      	movs	r3, #4
 8007fda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fde:	e04a      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007fe0:	2308      	movs	r3, #8
 8007fe2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fe6:	e046      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007fe8:	2310      	movs	r3, #16
 8007fea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fee:	e042      	b.n	8008076 <UART_SetConfig+0x2fe>
 8007ff0:	697b      	ldr	r3, [r7, #20]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4a17      	ldr	r2, [pc, #92]	@ (8008054 <UART_SetConfig+0x2dc>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d13a      	bne.n	8008070 <UART_SetConfig+0x2f8>
 8007ffa:	4b18      	ldr	r3, [pc, #96]	@ (800805c <UART_SetConfig+0x2e4>)
 8007ffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008000:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008004:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008008:	d01a      	beq.n	8008040 <UART_SetConfig+0x2c8>
 800800a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800800e:	d81b      	bhi.n	8008048 <UART_SetConfig+0x2d0>
 8008010:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008014:	d00c      	beq.n	8008030 <UART_SetConfig+0x2b8>
 8008016:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800801a:	d815      	bhi.n	8008048 <UART_SetConfig+0x2d0>
 800801c:	2b00      	cmp	r3, #0
 800801e:	d003      	beq.n	8008028 <UART_SetConfig+0x2b0>
 8008020:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008024:	d008      	beq.n	8008038 <UART_SetConfig+0x2c0>
 8008026:	e00f      	b.n	8008048 <UART_SetConfig+0x2d0>
 8008028:	2300      	movs	r3, #0
 800802a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800802e:	e022      	b.n	8008076 <UART_SetConfig+0x2fe>
 8008030:	2302      	movs	r3, #2
 8008032:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008036:	e01e      	b.n	8008076 <UART_SetConfig+0x2fe>
 8008038:	2304      	movs	r3, #4
 800803a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800803e:	e01a      	b.n	8008076 <UART_SetConfig+0x2fe>
 8008040:	2308      	movs	r3, #8
 8008042:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008046:	e016      	b.n	8008076 <UART_SetConfig+0x2fe>
 8008048:	2310      	movs	r3, #16
 800804a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800804e:	e012      	b.n	8008076 <UART_SetConfig+0x2fe>
 8008050:	cfff69f3 	.word	0xcfff69f3
 8008054:	40008000 	.word	0x40008000
 8008058:	40013800 	.word	0x40013800
 800805c:	40021000 	.word	0x40021000
 8008060:	40004400 	.word	0x40004400
 8008064:	40004800 	.word	0x40004800
 8008068:	40004c00 	.word	0x40004c00
 800806c:	40005000 	.word	0x40005000
 8008070:	2310      	movs	r3, #16
 8008072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	4aae      	ldr	r2, [pc, #696]	@ (8008334 <UART_SetConfig+0x5bc>)
 800807c:	4293      	cmp	r3, r2
 800807e:	f040 8097 	bne.w	80081b0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008082:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008086:	2b08      	cmp	r3, #8
 8008088:	d823      	bhi.n	80080d2 <UART_SetConfig+0x35a>
 800808a:	a201      	add	r2, pc, #4	@ (adr r2, 8008090 <UART_SetConfig+0x318>)
 800808c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008090:	080080b5 	.word	0x080080b5
 8008094:	080080d3 	.word	0x080080d3
 8008098:	080080bd 	.word	0x080080bd
 800809c:	080080d3 	.word	0x080080d3
 80080a0:	080080c3 	.word	0x080080c3
 80080a4:	080080d3 	.word	0x080080d3
 80080a8:	080080d3 	.word	0x080080d3
 80080ac:	080080d3 	.word	0x080080d3
 80080b0:	080080cb 	.word	0x080080cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080b4:	f7fc fff2 	bl	800509c <HAL_RCC_GetPCLK1Freq>
 80080b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80080ba:	e010      	b.n	80080de <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080bc:	4b9e      	ldr	r3, [pc, #632]	@ (8008338 <UART_SetConfig+0x5c0>)
 80080be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80080c0:	e00d      	b.n	80080de <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080c2:	f7fc ff7d 	bl	8004fc0 <HAL_RCC_GetSysClockFreq>
 80080c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80080c8:	e009      	b.n	80080de <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80080d0:	e005      	b.n	80080de <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80080d2:	2300      	movs	r3, #0
 80080d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80080d6:	2301      	movs	r3, #1
 80080d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80080dc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80080de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	f000 8130 	beq.w	8008346 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080ea:	4a94      	ldr	r2, [pc, #592]	@ (800833c <UART_SetConfig+0x5c4>)
 80080ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080f0:	461a      	mov	r2, r3
 80080f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80080f8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80080fa:	697b      	ldr	r3, [r7, #20]
 80080fc:	685a      	ldr	r2, [r3, #4]
 80080fe:	4613      	mov	r3, r2
 8008100:	005b      	lsls	r3, r3, #1
 8008102:	4413      	add	r3, r2
 8008104:	69ba      	ldr	r2, [r7, #24]
 8008106:	429a      	cmp	r2, r3
 8008108:	d305      	bcc.n	8008116 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	685b      	ldr	r3, [r3, #4]
 800810e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008110:	69ba      	ldr	r2, [r7, #24]
 8008112:	429a      	cmp	r2, r3
 8008114:	d903      	bls.n	800811e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008116:	2301      	movs	r3, #1
 8008118:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800811c:	e113      	b.n	8008346 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800811e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008120:	2200      	movs	r2, #0
 8008122:	60bb      	str	r3, [r7, #8]
 8008124:	60fa      	str	r2, [r7, #12]
 8008126:	697b      	ldr	r3, [r7, #20]
 8008128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800812a:	4a84      	ldr	r2, [pc, #528]	@ (800833c <UART_SetConfig+0x5c4>)
 800812c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008130:	b29b      	uxth	r3, r3
 8008132:	2200      	movs	r2, #0
 8008134:	603b      	str	r3, [r7, #0]
 8008136:	607a      	str	r2, [r7, #4]
 8008138:	e9d7 2300 	ldrd	r2, r3, [r7]
 800813c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008140:	f7f8 fd6a 	bl	8000c18 <__aeabi_uldivmod>
 8008144:	4602      	mov	r2, r0
 8008146:	460b      	mov	r3, r1
 8008148:	4610      	mov	r0, r2
 800814a:	4619      	mov	r1, r3
 800814c:	f04f 0200 	mov.w	r2, #0
 8008150:	f04f 0300 	mov.w	r3, #0
 8008154:	020b      	lsls	r3, r1, #8
 8008156:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800815a:	0202      	lsls	r2, r0, #8
 800815c:	6979      	ldr	r1, [r7, #20]
 800815e:	6849      	ldr	r1, [r1, #4]
 8008160:	0849      	lsrs	r1, r1, #1
 8008162:	2000      	movs	r0, #0
 8008164:	460c      	mov	r4, r1
 8008166:	4605      	mov	r5, r0
 8008168:	eb12 0804 	adds.w	r8, r2, r4
 800816c:	eb43 0905 	adc.w	r9, r3, r5
 8008170:	697b      	ldr	r3, [r7, #20]
 8008172:	685b      	ldr	r3, [r3, #4]
 8008174:	2200      	movs	r2, #0
 8008176:	469a      	mov	sl, r3
 8008178:	4693      	mov	fp, r2
 800817a:	4652      	mov	r2, sl
 800817c:	465b      	mov	r3, fp
 800817e:	4640      	mov	r0, r8
 8008180:	4649      	mov	r1, r9
 8008182:	f7f8 fd49 	bl	8000c18 <__aeabi_uldivmod>
 8008186:	4602      	mov	r2, r0
 8008188:	460b      	mov	r3, r1
 800818a:	4613      	mov	r3, r2
 800818c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800818e:	6a3b      	ldr	r3, [r7, #32]
 8008190:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008194:	d308      	bcc.n	80081a8 <UART_SetConfig+0x430>
 8008196:	6a3b      	ldr	r3, [r7, #32]
 8008198:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800819c:	d204      	bcs.n	80081a8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800819e:	697b      	ldr	r3, [r7, #20]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	6a3a      	ldr	r2, [r7, #32]
 80081a4:	60da      	str	r2, [r3, #12]
 80081a6:	e0ce      	b.n	8008346 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80081a8:	2301      	movs	r3, #1
 80081aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80081ae:	e0ca      	b.n	8008346 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80081b0:	697b      	ldr	r3, [r7, #20]
 80081b2:	69db      	ldr	r3, [r3, #28]
 80081b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80081b8:	d166      	bne.n	8008288 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80081ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80081be:	2b08      	cmp	r3, #8
 80081c0:	d827      	bhi.n	8008212 <UART_SetConfig+0x49a>
 80081c2:	a201      	add	r2, pc, #4	@ (adr r2, 80081c8 <UART_SetConfig+0x450>)
 80081c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081c8:	080081ed 	.word	0x080081ed
 80081cc:	080081f5 	.word	0x080081f5
 80081d0:	080081fd 	.word	0x080081fd
 80081d4:	08008213 	.word	0x08008213
 80081d8:	08008203 	.word	0x08008203
 80081dc:	08008213 	.word	0x08008213
 80081e0:	08008213 	.word	0x08008213
 80081e4:	08008213 	.word	0x08008213
 80081e8:	0800820b 	.word	0x0800820b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80081ec:	f7fc ff56 	bl	800509c <HAL_RCC_GetPCLK1Freq>
 80081f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80081f2:	e014      	b.n	800821e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80081f4:	f7fc ff68 	bl	80050c8 <HAL_RCC_GetPCLK2Freq>
 80081f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80081fa:	e010      	b.n	800821e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80081fc:	4b4e      	ldr	r3, [pc, #312]	@ (8008338 <UART_SetConfig+0x5c0>)
 80081fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008200:	e00d      	b.n	800821e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008202:	f7fc fedd 	bl	8004fc0 <HAL_RCC_GetSysClockFreq>
 8008206:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008208:	e009      	b.n	800821e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800820a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800820e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008210:	e005      	b.n	800821e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008212:	2300      	movs	r3, #0
 8008214:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008216:	2301      	movs	r3, #1
 8008218:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800821c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800821e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008220:	2b00      	cmp	r3, #0
 8008222:	f000 8090 	beq.w	8008346 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008226:	697b      	ldr	r3, [r7, #20]
 8008228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800822a:	4a44      	ldr	r2, [pc, #272]	@ (800833c <UART_SetConfig+0x5c4>)
 800822c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008230:	461a      	mov	r2, r3
 8008232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008234:	fbb3 f3f2 	udiv	r3, r3, r2
 8008238:	005a      	lsls	r2, r3, #1
 800823a:	697b      	ldr	r3, [r7, #20]
 800823c:	685b      	ldr	r3, [r3, #4]
 800823e:	085b      	lsrs	r3, r3, #1
 8008240:	441a      	add	r2, r3
 8008242:	697b      	ldr	r3, [r7, #20]
 8008244:	685b      	ldr	r3, [r3, #4]
 8008246:	fbb2 f3f3 	udiv	r3, r2, r3
 800824a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800824c:	6a3b      	ldr	r3, [r7, #32]
 800824e:	2b0f      	cmp	r3, #15
 8008250:	d916      	bls.n	8008280 <UART_SetConfig+0x508>
 8008252:	6a3b      	ldr	r3, [r7, #32]
 8008254:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008258:	d212      	bcs.n	8008280 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800825a:	6a3b      	ldr	r3, [r7, #32]
 800825c:	b29b      	uxth	r3, r3
 800825e:	f023 030f 	bic.w	r3, r3, #15
 8008262:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008264:	6a3b      	ldr	r3, [r7, #32]
 8008266:	085b      	lsrs	r3, r3, #1
 8008268:	b29b      	uxth	r3, r3
 800826a:	f003 0307 	and.w	r3, r3, #7
 800826e:	b29a      	uxth	r2, r3
 8008270:	8bfb      	ldrh	r3, [r7, #30]
 8008272:	4313      	orrs	r3, r2
 8008274:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	8bfa      	ldrh	r2, [r7, #30]
 800827c:	60da      	str	r2, [r3, #12]
 800827e:	e062      	b.n	8008346 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008280:	2301      	movs	r3, #1
 8008282:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008286:	e05e      	b.n	8008346 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008288:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800828c:	2b08      	cmp	r3, #8
 800828e:	d828      	bhi.n	80082e2 <UART_SetConfig+0x56a>
 8008290:	a201      	add	r2, pc, #4	@ (adr r2, 8008298 <UART_SetConfig+0x520>)
 8008292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008296:	bf00      	nop
 8008298:	080082bd 	.word	0x080082bd
 800829c:	080082c5 	.word	0x080082c5
 80082a0:	080082cd 	.word	0x080082cd
 80082a4:	080082e3 	.word	0x080082e3
 80082a8:	080082d3 	.word	0x080082d3
 80082ac:	080082e3 	.word	0x080082e3
 80082b0:	080082e3 	.word	0x080082e3
 80082b4:	080082e3 	.word	0x080082e3
 80082b8:	080082db 	.word	0x080082db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80082bc:	f7fc feee 	bl	800509c <HAL_RCC_GetPCLK1Freq>
 80082c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80082c2:	e014      	b.n	80082ee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80082c4:	f7fc ff00 	bl	80050c8 <HAL_RCC_GetPCLK2Freq>
 80082c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80082ca:	e010      	b.n	80082ee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80082cc:	4b1a      	ldr	r3, [pc, #104]	@ (8008338 <UART_SetConfig+0x5c0>)
 80082ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80082d0:	e00d      	b.n	80082ee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80082d2:	f7fc fe75 	bl	8004fc0 <HAL_RCC_GetSysClockFreq>
 80082d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80082d8:	e009      	b.n	80082ee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80082da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80082de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80082e0:	e005      	b.n	80082ee <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80082e2:	2300      	movs	r3, #0
 80082e4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80082e6:	2301      	movs	r3, #1
 80082e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80082ec:	bf00      	nop
    }

    if (pclk != 0U)
 80082ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d028      	beq.n	8008346 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082f8:	4a10      	ldr	r2, [pc, #64]	@ (800833c <UART_SetConfig+0x5c4>)
 80082fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80082fe:	461a      	mov	r2, r3
 8008300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008302:	fbb3 f2f2 	udiv	r2, r3, r2
 8008306:	697b      	ldr	r3, [r7, #20]
 8008308:	685b      	ldr	r3, [r3, #4]
 800830a:	085b      	lsrs	r3, r3, #1
 800830c:	441a      	add	r2, r3
 800830e:	697b      	ldr	r3, [r7, #20]
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	fbb2 f3f3 	udiv	r3, r2, r3
 8008316:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008318:	6a3b      	ldr	r3, [r7, #32]
 800831a:	2b0f      	cmp	r3, #15
 800831c:	d910      	bls.n	8008340 <UART_SetConfig+0x5c8>
 800831e:	6a3b      	ldr	r3, [r7, #32]
 8008320:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008324:	d20c      	bcs.n	8008340 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008326:	6a3b      	ldr	r3, [r7, #32]
 8008328:	b29a      	uxth	r2, r3
 800832a:	697b      	ldr	r3, [r7, #20]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	60da      	str	r2, [r3, #12]
 8008330:	e009      	b.n	8008346 <UART_SetConfig+0x5ce>
 8008332:	bf00      	nop
 8008334:	40008000 	.word	0x40008000
 8008338:	00f42400 	.word	0x00f42400
 800833c:	0800c820 	.word	0x0800c820
      }
      else
      {
        ret = HAL_ERROR;
 8008340:	2301      	movs	r3, #1
 8008342:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	2201      	movs	r2, #1
 800834a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	2201      	movs	r2, #1
 8008352:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008356:	697b      	ldr	r3, [r7, #20]
 8008358:	2200      	movs	r2, #0
 800835a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800835c:	697b      	ldr	r3, [r7, #20]
 800835e:	2200      	movs	r2, #0
 8008360:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008362:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008366:	4618      	mov	r0, r3
 8008368:	3730      	adds	r7, #48	@ 0x30
 800836a:	46bd      	mov	sp, r7
 800836c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008370 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008370:	b480      	push	{r7}
 8008372:	b083      	sub	sp, #12
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800837c:	f003 0308 	and.w	r3, r3, #8
 8008380:	2b00      	cmp	r3, #0
 8008382:	d00a      	beq.n	800839a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	430a      	orrs	r2, r1
 8008398:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800839e:	f003 0301 	and.w	r3, r3, #1
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d00a      	beq.n	80083bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	685b      	ldr	r3, [r3, #4]
 80083ac:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	430a      	orrs	r2, r1
 80083ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083c0:	f003 0302 	and.w	r3, r3, #2
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d00a      	beq.n	80083de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	685b      	ldr	r3, [r3, #4]
 80083ce:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	430a      	orrs	r2, r1
 80083dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083e2:	f003 0304 	and.w	r3, r3, #4
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d00a      	beq.n	8008400 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	685b      	ldr	r3, [r3, #4]
 80083f0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	430a      	orrs	r2, r1
 80083fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008404:	f003 0310 	and.w	r3, r3, #16
 8008408:	2b00      	cmp	r3, #0
 800840a:	d00a      	beq.n	8008422 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	689b      	ldr	r3, [r3, #8]
 8008412:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	430a      	orrs	r2, r1
 8008420:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008426:	f003 0320 	and.w	r3, r3, #32
 800842a:	2b00      	cmp	r3, #0
 800842c:	d00a      	beq.n	8008444 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	689b      	ldr	r3, [r3, #8]
 8008434:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	430a      	orrs	r2, r1
 8008442:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008448:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800844c:	2b00      	cmp	r3, #0
 800844e:	d01a      	beq.n	8008486 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	685b      	ldr	r3, [r3, #4]
 8008456:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	430a      	orrs	r2, r1
 8008464:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800846a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800846e:	d10a      	bne.n	8008486 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	430a      	orrs	r2, r1
 8008484:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800848a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800848e:	2b00      	cmp	r3, #0
 8008490:	d00a      	beq.n	80084a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	685b      	ldr	r3, [r3, #4]
 8008498:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	430a      	orrs	r2, r1
 80084a6:	605a      	str	r2, [r3, #4]
  }
}
 80084a8:	bf00      	nop
 80084aa:	370c      	adds	r7, #12
 80084ac:	46bd      	mov	sp, r7
 80084ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b2:	4770      	bx	lr

080084b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b098      	sub	sp, #96	@ 0x60
 80084b8:	af02      	add	r7, sp, #8
 80084ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2200      	movs	r2, #0
 80084c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80084c4:	f7fa f90a 	bl	80026dc <HAL_GetTick>
 80084c8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f003 0308 	and.w	r3, r3, #8
 80084d4:	2b08      	cmp	r3, #8
 80084d6:	d12f      	bne.n	8008538 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80084d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80084dc:	9300      	str	r3, [sp, #0]
 80084de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80084e0:	2200      	movs	r2, #0
 80084e2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f000 f88e 	bl	8008608 <UART_WaitOnFlagUntilTimeout>
 80084ec:	4603      	mov	r3, r0
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d022      	beq.n	8008538 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084fa:	e853 3f00 	ldrex	r3, [r3]
 80084fe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008502:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008506:	653b      	str	r3, [r7, #80]	@ 0x50
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	461a      	mov	r2, r3
 800850e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008510:	647b      	str	r3, [r7, #68]	@ 0x44
 8008512:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008514:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008516:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008518:	e841 2300 	strex	r3, r2, [r1]
 800851c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800851e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008520:	2b00      	cmp	r3, #0
 8008522:	d1e6      	bne.n	80084f2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2220      	movs	r2, #32
 8008528:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2200      	movs	r2, #0
 8008530:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008534:	2303      	movs	r3, #3
 8008536:	e063      	b.n	8008600 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f003 0304 	and.w	r3, r3, #4
 8008542:	2b04      	cmp	r3, #4
 8008544:	d149      	bne.n	80085da <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008546:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800854a:	9300      	str	r3, [sp, #0]
 800854c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800854e:	2200      	movs	r2, #0
 8008550:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008554:	6878      	ldr	r0, [r7, #4]
 8008556:	f000 f857 	bl	8008608 <UART_WaitOnFlagUntilTimeout>
 800855a:	4603      	mov	r3, r0
 800855c:	2b00      	cmp	r3, #0
 800855e:	d03c      	beq.n	80085da <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008568:	e853 3f00 	ldrex	r3, [r3]
 800856c:	623b      	str	r3, [r7, #32]
   return(result);
 800856e:	6a3b      	ldr	r3, [r7, #32]
 8008570:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008574:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	461a      	mov	r2, r3
 800857c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800857e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008580:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008582:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008584:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008586:	e841 2300 	strex	r3, r2, [r1]
 800858a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800858c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800858e:	2b00      	cmp	r3, #0
 8008590:	d1e6      	bne.n	8008560 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	3308      	adds	r3, #8
 8008598:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800859a:	693b      	ldr	r3, [r7, #16]
 800859c:	e853 3f00 	ldrex	r3, [r3]
 80085a0:	60fb      	str	r3, [r7, #12]
   return(result);
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	f023 0301 	bic.w	r3, r3, #1
 80085a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	3308      	adds	r3, #8
 80085b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80085b2:	61fa      	str	r2, [r7, #28]
 80085b4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b6:	69b9      	ldr	r1, [r7, #24]
 80085b8:	69fa      	ldr	r2, [r7, #28]
 80085ba:	e841 2300 	strex	r3, r2, [r1]
 80085be:	617b      	str	r3, [r7, #20]
   return(result);
 80085c0:	697b      	ldr	r3, [r7, #20]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d1e5      	bne.n	8008592 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2220      	movs	r2, #32
 80085ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	2200      	movs	r2, #0
 80085d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80085d6:	2303      	movs	r3, #3
 80085d8:	e012      	b.n	8008600 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2220      	movs	r2, #32
 80085de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2220      	movs	r2, #32
 80085e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2200      	movs	r2, #0
 80085ee:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2200      	movs	r2, #0
 80085f4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2200      	movs	r2, #0
 80085fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80085fe:	2300      	movs	r3, #0
}
 8008600:	4618      	mov	r0, r3
 8008602:	3758      	adds	r7, #88	@ 0x58
 8008604:	46bd      	mov	sp, r7
 8008606:	bd80      	pop	{r7, pc}

08008608 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b084      	sub	sp, #16
 800860c:	af00      	add	r7, sp, #0
 800860e:	60f8      	str	r0, [r7, #12]
 8008610:	60b9      	str	r1, [r7, #8]
 8008612:	603b      	str	r3, [r7, #0]
 8008614:	4613      	mov	r3, r2
 8008616:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008618:	e04f      	b.n	80086ba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800861a:	69bb      	ldr	r3, [r7, #24]
 800861c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008620:	d04b      	beq.n	80086ba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008622:	f7fa f85b 	bl	80026dc <HAL_GetTick>
 8008626:	4602      	mov	r2, r0
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	1ad3      	subs	r3, r2, r3
 800862c:	69ba      	ldr	r2, [r7, #24]
 800862e:	429a      	cmp	r2, r3
 8008630:	d302      	bcc.n	8008638 <UART_WaitOnFlagUntilTimeout+0x30>
 8008632:	69bb      	ldr	r3, [r7, #24]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d101      	bne.n	800863c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008638:	2303      	movs	r3, #3
 800863a:	e04e      	b.n	80086da <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f003 0304 	and.w	r3, r3, #4
 8008646:	2b00      	cmp	r3, #0
 8008648:	d037      	beq.n	80086ba <UART_WaitOnFlagUntilTimeout+0xb2>
 800864a:	68bb      	ldr	r3, [r7, #8]
 800864c:	2b80      	cmp	r3, #128	@ 0x80
 800864e:	d034      	beq.n	80086ba <UART_WaitOnFlagUntilTimeout+0xb2>
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	2b40      	cmp	r3, #64	@ 0x40
 8008654:	d031      	beq.n	80086ba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	69db      	ldr	r3, [r3, #28]
 800865c:	f003 0308 	and.w	r3, r3, #8
 8008660:	2b08      	cmp	r3, #8
 8008662:	d110      	bne.n	8008686 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	2208      	movs	r2, #8
 800866a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800866c:	68f8      	ldr	r0, [r7, #12]
 800866e:	f000 f95b 	bl	8008928 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	2208      	movs	r2, #8
 8008676:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	2200      	movs	r2, #0
 800867e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008682:	2301      	movs	r3, #1
 8008684:	e029      	b.n	80086da <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	69db      	ldr	r3, [r3, #28]
 800868c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008690:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008694:	d111      	bne.n	80086ba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800869e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80086a0:	68f8      	ldr	r0, [r7, #12]
 80086a2:	f000 f941 	bl	8008928 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	2220      	movs	r2, #32
 80086aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	2200      	movs	r2, #0
 80086b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80086b6:	2303      	movs	r3, #3
 80086b8:	e00f      	b.n	80086da <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	69da      	ldr	r2, [r3, #28]
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	4013      	ands	r3, r2
 80086c4:	68ba      	ldr	r2, [r7, #8]
 80086c6:	429a      	cmp	r2, r3
 80086c8:	bf0c      	ite	eq
 80086ca:	2301      	moveq	r3, #1
 80086cc:	2300      	movne	r3, #0
 80086ce:	b2db      	uxtb	r3, r3
 80086d0:	461a      	mov	r2, r3
 80086d2:	79fb      	ldrb	r3, [r7, #7]
 80086d4:	429a      	cmp	r2, r3
 80086d6:	d0a0      	beq.n	800861a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80086d8:	2300      	movs	r3, #0
}
 80086da:	4618      	mov	r0, r3
 80086dc:	3710      	adds	r7, #16
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}
	...

080086e4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b0a3      	sub	sp, #140	@ 0x8c
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	60f8      	str	r0, [r7, #12]
 80086ec:	60b9      	str	r1, [r7, #8]
 80086ee:	4613      	mov	r3, r2
 80086f0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	68ba      	ldr	r2, [r7, #8]
 80086f6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	88fa      	ldrh	r2, [r7, #6]
 80086fc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	88fa      	ldrh	r2, [r7, #6]
 8008704:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	2200      	movs	r2, #0
 800870c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	689b      	ldr	r3, [r3, #8]
 8008712:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008716:	d10e      	bne.n	8008736 <UART_Start_Receive_IT+0x52>
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	691b      	ldr	r3, [r3, #16]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d105      	bne.n	800872c <UART_Start_Receive_IT+0x48>
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008726:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800872a:	e02d      	b.n	8008788 <UART_Start_Receive_IT+0xa4>
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	22ff      	movs	r2, #255	@ 0xff
 8008730:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008734:	e028      	b.n	8008788 <UART_Start_Receive_IT+0xa4>
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	689b      	ldr	r3, [r3, #8]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d10d      	bne.n	800875a <UART_Start_Receive_IT+0x76>
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	691b      	ldr	r3, [r3, #16]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d104      	bne.n	8008750 <UART_Start_Receive_IT+0x6c>
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	22ff      	movs	r2, #255	@ 0xff
 800874a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800874e:	e01b      	b.n	8008788 <UART_Start_Receive_IT+0xa4>
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	227f      	movs	r2, #127	@ 0x7f
 8008754:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008758:	e016      	b.n	8008788 <UART_Start_Receive_IT+0xa4>
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	689b      	ldr	r3, [r3, #8]
 800875e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008762:	d10d      	bne.n	8008780 <UART_Start_Receive_IT+0x9c>
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	691b      	ldr	r3, [r3, #16]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d104      	bne.n	8008776 <UART_Start_Receive_IT+0x92>
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	227f      	movs	r2, #127	@ 0x7f
 8008770:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008774:	e008      	b.n	8008788 <UART_Start_Receive_IT+0xa4>
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	223f      	movs	r2, #63	@ 0x3f
 800877a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800877e:	e003      	b.n	8008788 <UART_Start_Receive_IT+0xa4>
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	2200      	movs	r2, #0
 8008784:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	2200      	movs	r2, #0
 800878c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	2222      	movs	r2, #34	@ 0x22
 8008794:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	3308      	adds	r3, #8
 800879e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087a2:	e853 3f00 	ldrex	r3, [r3]
 80087a6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80087a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80087aa:	f043 0301 	orr.w	r3, r3, #1
 80087ae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	3308      	adds	r3, #8
 80087b8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80087bc:	673a      	str	r2, [r7, #112]	@ 0x70
 80087be:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80087c2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80087c4:	e841 2300 	strex	r3, r2, [r1]
 80087c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80087ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d1e3      	bne.n	8008798 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80087d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087d8:	d14f      	bne.n	800887a <UART_Start_Receive_IT+0x196>
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80087e0:	88fa      	ldrh	r2, [r7, #6]
 80087e2:	429a      	cmp	r2, r3
 80087e4:	d349      	bcc.n	800887a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	689b      	ldr	r3, [r3, #8]
 80087ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087ee:	d107      	bne.n	8008800 <UART_Start_Receive_IT+0x11c>
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	691b      	ldr	r3, [r3, #16]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d103      	bne.n	8008800 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	4a47      	ldr	r2, [pc, #284]	@ (8008918 <UART_Start_Receive_IT+0x234>)
 80087fc:	675a      	str	r2, [r3, #116]	@ 0x74
 80087fe:	e002      	b.n	8008806 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	4a46      	ldr	r2, [pc, #280]	@ (800891c <UART_Start_Receive_IT+0x238>)
 8008804:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	691b      	ldr	r3, [r3, #16]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d01a      	beq.n	8008844 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008814:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008816:	e853 3f00 	ldrex	r3, [r3]
 800881a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800881c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800881e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008822:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	461a      	mov	r2, r3
 800882c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008830:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008832:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008834:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008836:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008838:	e841 2300 	strex	r3, r2, [r1]
 800883c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800883e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008840:	2b00      	cmp	r3, #0
 8008842:	d1e4      	bne.n	800880e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	3308      	adds	r3, #8
 800884a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800884c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800884e:	e853 3f00 	ldrex	r3, [r3]
 8008852:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008856:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800885a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	3308      	adds	r3, #8
 8008862:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008864:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008866:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008868:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800886a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800886c:	e841 2300 	strex	r3, r2, [r1]
 8008870:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008872:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008874:	2b00      	cmp	r3, #0
 8008876:	d1e5      	bne.n	8008844 <UART_Start_Receive_IT+0x160>
 8008878:	e046      	b.n	8008908 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	689b      	ldr	r3, [r3, #8]
 800887e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008882:	d107      	bne.n	8008894 <UART_Start_Receive_IT+0x1b0>
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	691b      	ldr	r3, [r3, #16]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d103      	bne.n	8008894 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	4a24      	ldr	r2, [pc, #144]	@ (8008920 <UART_Start_Receive_IT+0x23c>)
 8008890:	675a      	str	r2, [r3, #116]	@ 0x74
 8008892:	e002      	b.n	800889a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	4a23      	ldr	r2, [pc, #140]	@ (8008924 <UART_Start_Receive_IT+0x240>)
 8008898:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	691b      	ldr	r3, [r3, #16]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d019      	beq.n	80088d6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088aa:	e853 3f00 	ldrex	r3, [r3]
 80088ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80088b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80088b6:	677b      	str	r3, [r7, #116]	@ 0x74
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	461a      	mov	r2, r3
 80088be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80088c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80088c2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088c4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80088c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80088c8:	e841 2300 	strex	r3, r2, [r1]
 80088cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80088ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d1e6      	bne.n	80088a2 <UART_Start_Receive_IT+0x1be>
 80088d4:	e018      	b.n	8008908 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088dc:	697b      	ldr	r3, [r7, #20]
 80088de:	e853 3f00 	ldrex	r3, [r3]
 80088e2:	613b      	str	r3, [r7, #16]
   return(result);
 80088e4:	693b      	ldr	r3, [r7, #16]
 80088e6:	f043 0320 	orr.w	r3, r3, #32
 80088ea:	67bb      	str	r3, [r7, #120]	@ 0x78
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	461a      	mov	r2, r3
 80088f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80088f4:	623b      	str	r3, [r7, #32]
 80088f6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088f8:	69f9      	ldr	r1, [r7, #28]
 80088fa:	6a3a      	ldr	r2, [r7, #32]
 80088fc:	e841 2300 	strex	r3, r2, [r1]
 8008900:	61bb      	str	r3, [r7, #24]
   return(result);
 8008902:	69bb      	ldr	r3, [r7, #24]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d1e6      	bne.n	80088d6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8008908:	2300      	movs	r3, #0
}
 800890a:	4618      	mov	r0, r3
 800890c:	378c      	adds	r7, #140	@ 0x8c
 800890e:	46bd      	mov	sp, r7
 8008910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop
 8008918:	08009145 	.word	0x08009145
 800891c:	08008de1 	.word	0x08008de1
 8008920:	08008c29 	.word	0x08008c29
 8008924:	08008a71 	.word	0x08008a71

08008928 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008928:	b480      	push	{r7}
 800892a:	b095      	sub	sp, #84	@ 0x54
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008936:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008938:	e853 3f00 	ldrex	r3, [r3]
 800893c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800893e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008940:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008944:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	461a      	mov	r2, r3
 800894c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800894e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008950:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008952:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008954:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008956:	e841 2300 	strex	r3, r2, [r1]
 800895a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800895c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800895e:	2b00      	cmp	r3, #0
 8008960:	d1e6      	bne.n	8008930 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	3308      	adds	r3, #8
 8008968:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800896a:	6a3b      	ldr	r3, [r7, #32]
 800896c:	e853 3f00 	ldrex	r3, [r3]
 8008970:	61fb      	str	r3, [r7, #28]
   return(result);
 8008972:	69fb      	ldr	r3, [r7, #28]
 8008974:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008978:	f023 0301 	bic.w	r3, r3, #1
 800897c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	3308      	adds	r3, #8
 8008984:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008986:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008988:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800898a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800898c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800898e:	e841 2300 	strex	r3, r2, [r1]
 8008992:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008996:	2b00      	cmp	r3, #0
 8008998:	d1e3      	bne.n	8008962 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800899e:	2b01      	cmp	r3, #1
 80089a0:	d118      	bne.n	80089d4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	e853 3f00 	ldrex	r3, [r3]
 80089ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	f023 0310 	bic.w	r3, r3, #16
 80089b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	461a      	mov	r2, r3
 80089be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80089c0:	61bb      	str	r3, [r7, #24]
 80089c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c4:	6979      	ldr	r1, [r7, #20]
 80089c6:	69ba      	ldr	r2, [r7, #24]
 80089c8:	e841 2300 	strex	r3, r2, [r1]
 80089cc:	613b      	str	r3, [r7, #16]
   return(result);
 80089ce:	693b      	ldr	r3, [r7, #16]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d1e6      	bne.n	80089a2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2220      	movs	r2, #32
 80089d8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2200      	movs	r2, #0
 80089e0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2200      	movs	r2, #0
 80089e6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80089e8:	bf00      	nop
 80089ea:	3754      	adds	r7, #84	@ 0x54
 80089ec:	46bd      	mov	sp, r7
 80089ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f2:	4770      	bx	lr

080089f4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b084      	sub	sp, #16
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a00:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	2200      	movs	r2, #0
 8008a06:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008a0a:	68f8      	ldr	r0, [r7, #12]
 8008a0c:	f7ff f99e 	bl	8007d4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a10:	bf00      	nop
 8008a12:	3710      	adds	r7, #16
 8008a14:	46bd      	mov	sp, r7
 8008a16:	bd80      	pop	{r7, pc}

08008a18 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b088      	sub	sp, #32
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	e853 3f00 	ldrex	r3, [r3]
 8008a2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a34:	61fb      	str	r3, [r7, #28]
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	461a      	mov	r2, r3
 8008a3c:	69fb      	ldr	r3, [r7, #28]
 8008a3e:	61bb      	str	r3, [r7, #24]
 8008a40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a42:	6979      	ldr	r1, [r7, #20]
 8008a44:	69ba      	ldr	r2, [r7, #24]
 8008a46:	e841 2300 	strex	r3, r2, [r1]
 8008a4a:	613b      	str	r3, [r7, #16]
   return(result);
 8008a4c:	693b      	ldr	r3, [r7, #16]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d1e6      	bne.n	8008a20 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2220      	movs	r2, #32
 8008a56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008a60:	6878      	ldr	r0, [r7, #4]
 8008a62:	f7ff f969 	bl	8007d38 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a66:	bf00      	nop
 8008a68:	3720      	adds	r7, #32
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bd80      	pop	{r7, pc}
	...

08008a70 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b09c      	sub	sp, #112	@ 0x70
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008a7e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a88:	2b22      	cmp	r3, #34	@ 0x22
 8008a8a:	f040 80be 	bne.w	8008c0a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a94:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008a98:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008a9c:	b2d9      	uxtb	r1, r3
 8008a9e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008aa2:	b2da      	uxtb	r2, r3
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008aa8:	400a      	ands	r2, r1
 8008aaa:	b2d2      	uxtb	r2, r2
 8008aac:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ab2:	1c5a      	adds	r2, r3, #1
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008abe:	b29b      	uxth	r3, r3
 8008ac0:	3b01      	subs	r3, #1
 8008ac2:	b29a      	uxth	r2, r3
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ad0:	b29b      	uxth	r3, r3
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	f040 80a1 	bne.w	8008c1a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ade:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ae0:	e853 3f00 	ldrex	r3, [r3]
 8008ae4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008ae6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ae8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008aec:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	461a      	mov	r2, r3
 8008af4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008af6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008af8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008afa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008afc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008afe:	e841 2300 	strex	r3, r2, [r1]
 8008b02:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008b04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d1e6      	bne.n	8008ad8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	3308      	adds	r3, #8
 8008b10:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b14:	e853 3f00 	ldrex	r3, [r3]
 8008b18:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008b1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b1c:	f023 0301 	bic.w	r3, r3, #1
 8008b20:	667b      	str	r3, [r7, #100]	@ 0x64
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	3308      	adds	r3, #8
 8008b28:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008b2a:	647a      	str	r2, [r7, #68]	@ 0x44
 8008b2c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b2e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008b30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b32:	e841 2300 	strex	r3, r2, [r1]
 8008b36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008b38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d1e5      	bne.n	8008b0a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2220      	movs	r2, #32
 8008b42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2200      	movs	r2, #0
 8008b50:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	4a33      	ldr	r2, [pc, #204]	@ (8008c24 <UART_RxISR_8BIT+0x1b4>)
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d01f      	beq.n	8008b9c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	685b      	ldr	r3, [r3, #4]
 8008b62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d018      	beq.n	8008b9c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b72:	e853 3f00 	ldrex	r3, [r3]
 8008b76:	623b      	str	r3, [r7, #32]
   return(result);
 8008b78:	6a3b      	ldr	r3, [r7, #32]
 8008b7a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008b7e:	663b      	str	r3, [r7, #96]	@ 0x60
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	461a      	mov	r2, r3
 8008b86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b88:	633b      	str	r3, [r7, #48]	@ 0x30
 8008b8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b90:	e841 2300 	strex	r3, r2, [r1]
 8008b94:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d1e6      	bne.n	8008b6a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d12e      	bne.n	8008c02 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2200      	movs	r2, #0
 8008ba8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bb0:	693b      	ldr	r3, [r7, #16]
 8008bb2:	e853 3f00 	ldrex	r3, [r3]
 8008bb6:	60fb      	str	r3, [r7, #12]
   return(result);
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	f023 0310 	bic.w	r3, r3, #16
 8008bbe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	461a      	mov	r2, r3
 8008bc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008bc8:	61fb      	str	r3, [r7, #28]
 8008bca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bcc:	69b9      	ldr	r1, [r7, #24]
 8008bce:	69fa      	ldr	r2, [r7, #28]
 8008bd0:	e841 2300 	strex	r3, r2, [r1]
 8008bd4:	617b      	str	r3, [r7, #20]
   return(result);
 8008bd6:	697b      	ldr	r3, [r7, #20]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d1e6      	bne.n	8008baa <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	69db      	ldr	r3, [r3, #28]
 8008be2:	f003 0310 	and.w	r3, r3, #16
 8008be6:	2b10      	cmp	r3, #16
 8008be8:	d103      	bne.n	8008bf2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	2210      	movs	r2, #16
 8008bf0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008bf8:	4619      	mov	r1, r3
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	f7ff f8b0 	bl	8007d60 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008c00:	e00b      	b.n	8008c1a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f7f8 fde2 	bl	80017cc <HAL_UART_RxCpltCallback>
}
 8008c08:	e007      	b.n	8008c1a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	699a      	ldr	r2, [r3, #24]
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f042 0208 	orr.w	r2, r2, #8
 8008c18:	619a      	str	r2, [r3, #24]
}
 8008c1a:	bf00      	nop
 8008c1c:	3770      	adds	r7, #112	@ 0x70
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	bd80      	pop	{r7, pc}
 8008c22:	bf00      	nop
 8008c24:	40008000 	.word	0x40008000

08008c28 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b09c      	sub	sp, #112	@ 0x70
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008c36:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008c40:	2b22      	cmp	r3, #34	@ 0x22
 8008c42:	f040 80be 	bne.w	8008dc2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c4c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c54:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008c56:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008c5a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008c5e:	4013      	ands	r3, r2
 8008c60:	b29a      	uxth	r2, r3
 8008c62:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008c64:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c6a:	1c9a      	adds	r2, r3, #2
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008c76:	b29b      	uxth	r3, r3
 8008c78:	3b01      	subs	r3, #1
 8008c7a:	b29a      	uxth	r2, r3
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008c88:	b29b      	uxth	r3, r3
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	f040 80a1 	bne.w	8008dd2 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c98:	e853 3f00 	ldrex	r3, [r3]
 8008c9c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008c9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ca0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ca4:	667b      	str	r3, [r7, #100]	@ 0x64
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	461a      	mov	r2, r3
 8008cac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008cae:	657b      	str	r3, [r7, #84]	@ 0x54
 8008cb0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cb2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008cb4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008cb6:	e841 2300 	strex	r3, r2, [r1]
 8008cba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008cbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d1e6      	bne.n	8008c90 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	3308      	adds	r3, #8
 8008cc8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ccc:	e853 3f00 	ldrex	r3, [r3]
 8008cd0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cd4:	f023 0301 	bic.w	r3, r3, #1
 8008cd8:	663b      	str	r3, [r7, #96]	@ 0x60
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	3308      	adds	r3, #8
 8008ce0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008ce2:	643a      	str	r2, [r7, #64]	@ 0x40
 8008ce4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ce6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008ce8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008cea:	e841 2300 	strex	r3, r2, [r1]
 8008cee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008cf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d1e5      	bne.n	8008cc2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2220      	movs	r2, #32
 8008cfa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2200      	movs	r2, #0
 8008d02:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2200      	movs	r2, #0
 8008d08:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4a33      	ldr	r2, [pc, #204]	@ (8008ddc <UART_RxISR_16BIT+0x1b4>)
 8008d10:	4293      	cmp	r3, r2
 8008d12:	d01f      	beq.n	8008d54 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	685b      	ldr	r3, [r3, #4]
 8008d1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d018      	beq.n	8008d54 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d28:	6a3b      	ldr	r3, [r7, #32]
 8008d2a:	e853 3f00 	ldrex	r3, [r3]
 8008d2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d30:	69fb      	ldr	r3, [r7, #28]
 8008d32:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008d36:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	461a      	mov	r2, r3
 8008d3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d42:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d48:	e841 2300 	strex	r3, r2, [r1]
 8008d4c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d1e6      	bne.n	8008d22 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d58:	2b01      	cmp	r3, #1
 8008d5a:	d12e      	bne.n	8008dba <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2200      	movs	r2, #0
 8008d60:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	e853 3f00 	ldrex	r3, [r3]
 8008d6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	f023 0310 	bic.w	r3, r3, #16
 8008d76:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	461a      	mov	r2, r3
 8008d7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d80:	61bb      	str	r3, [r7, #24]
 8008d82:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d84:	6979      	ldr	r1, [r7, #20]
 8008d86:	69ba      	ldr	r2, [r7, #24]
 8008d88:	e841 2300 	strex	r3, r2, [r1]
 8008d8c:	613b      	str	r3, [r7, #16]
   return(result);
 8008d8e:	693b      	ldr	r3, [r7, #16]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d1e6      	bne.n	8008d62 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	69db      	ldr	r3, [r3, #28]
 8008d9a:	f003 0310 	and.w	r3, r3, #16
 8008d9e:	2b10      	cmp	r3, #16
 8008da0:	d103      	bne.n	8008daa <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	2210      	movs	r2, #16
 8008da8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008db0:	4619      	mov	r1, r3
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	f7fe ffd4 	bl	8007d60 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008db8:	e00b      	b.n	8008dd2 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008dba:	6878      	ldr	r0, [r7, #4]
 8008dbc:	f7f8 fd06 	bl	80017cc <HAL_UART_RxCpltCallback>
}
 8008dc0:	e007      	b.n	8008dd2 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	699a      	ldr	r2, [r3, #24]
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f042 0208 	orr.w	r2, r2, #8
 8008dd0:	619a      	str	r2, [r3, #24]
}
 8008dd2:	bf00      	nop
 8008dd4:	3770      	adds	r7, #112	@ 0x70
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bd80      	pop	{r7, pc}
 8008dda:	bf00      	nop
 8008ddc:	40008000 	.word	0x40008000

08008de0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b0ac      	sub	sp, #176	@ 0xb0
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008dee:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	69db      	ldr	r3, [r3, #28]
 8008df8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	689b      	ldr	r3, [r3, #8]
 8008e0c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e16:	2b22      	cmp	r3, #34	@ 0x22
 8008e18:	f040 8183 	bne.w	8009122 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008e22:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008e26:	e126      	b.n	8009076 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e2e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008e32:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8008e36:	b2d9      	uxtb	r1, r3
 8008e38:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8008e3c:	b2da      	uxtb	r2, r3
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e42:	400a      	ands	r2, r1
 8008e44:	b2d2      	uxtb	r2, r2
 8008e46:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e4c:	1c5a      	adds	r2, r3, #1
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e58:	b29b      	uxth	r3, r3
 8008e5a:	3b01      	subs	r3, #1
 8008e5c:	b29a      	uxth	r2, r3
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	69db      	ldr	r3, [r3, #28]
 8008e6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008e6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e72:	f003 0307 	and.w	r3, r3, #7
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d053      	beq.n	8008f22 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008e7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e7e:	f003 0301 	and.w	r3, r3, #1
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d011      	beq.n	8008eaa <UART_RxISR_8BIT_FIFOEN+0xca>
 8008e86:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008e8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d00b      	beq.n	8008eaa <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	2201      	movs	r2, #1
 8008e98:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ea0:	f043 0201 	orr.w	r2, r3, #1
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008eaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008eae:	f003 0302 	and.w	r3, r3, #2
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d011      	beq.n	8008eda <UART_RxISR_8BIT_FIFOEN+0xfa>
 8008eb6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008eba:	f003 0301 	and.w	r3, r3, #1
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d00b      	beq.n	8008eda <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	2202      	movs	r2, #2
 8008ec8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ed0:	f043 0204 	orr.w	r2, r3, #4
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008eda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ede:	f003 0304 	and.w	r3, r3, #4
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d011      	beq.n	8008f0a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8008ee6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008eea:	f003 0301 	and.w	r3, r3, #1
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d00b      	beq.n	8008f0a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	2204      	movs	r2, #4
 8008ef8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f00:	f043 0202 	orr.w	r2, r3, #2
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d006      	beq.n	8008f22 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008f14:	6878      	ldr	r0, [r7, #4]
 8008f16:	f7fe ff19 	bl	8007d4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008f28:	b29b      	uxth	r3, r3
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	f040 80a3 	bne.w	8009076 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008f38:	e853 3f00 	ldrex	r3, [r3]
 8008f3c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8008f3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008f40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	461a      	mov	r2, r3
 8008f4e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008f52:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008f54:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f56:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8008f58:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008f5a:	e841 2300 	strex	r3, r2, [r1]
 8008f5e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8008f60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d1e4      	bne.n	8008f30 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	3308      	adds	r3, #8
 8008f6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f70:	e853 3f00 	ldrex	r3, [r3]
 8008f74:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8008f76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008f7c:	f023 0301 	bic.w	r3, r3, #1
 8008f80:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	3308      	adds	r3, #8
 8008f8a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008f8e:	66ba      	str	r2, [r7, #104]	@ 0x68
 8008f90:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f92:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8008f94:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008f96:	e841 2300 	strex	r3, r2, [r1]
 8008f9a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008f9c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d1e1      	bne.n	8008f66 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2220      	movs	r2, #32
 8008fa6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	2200      	movs	r2, #0
 8008fae:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	4a60      	ldr	r2, [pc, #384]	@ (800913c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8008fbc:	4293      	cmp	r3, r2
 8008fbe:	d021      	beq.n	8009004 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	685b      	ldr	r3, [r3, #4]
 8008fc6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d01a      	beq.n	8009004 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008fd6:	e853 3f00 	ldrex	r3, [r3]
 8008fda:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008fdc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008fde:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008fe2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	461a      	mov	r2, r3
 8008fec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008ff0:	657b      	str	r3, [r7, #84]	@ 0x54
 8008ff2:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ff4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008ff6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008ff8:	e841 2300 	strex	r3, r2, [r1]
 8008ffc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008ffe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009000:	2b00      	cmp	r3, #0
 8009002:	d1e4      	bne.n	8008fce <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009008:	2b01      	cmp	r3, #1
 800900a:	d130      	bne.n	800906e <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2200      	movs	r2, #0
 8009010:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800901a:	e853 3f00 	ldrex	r3, [r3]
 800901e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009022:	f023 0310 	bic.w	r3, r3, #16
 8009026:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	461a      	mov	r2, r3
 8009030:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009034:	643b      	str	r3, [r7, #64]	@ 0x40
 8009036:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009038:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800903a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800903c:	e841 2300 	strex	r3, r2, [r1]
 8009040:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009044:	2b00      	cmp	r3, #0
 8009046:	d1e4      	bne.n	8009012 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	69db      	ldr	r3, [r3, #28]
 800904e:	f003 0310 	and.w	r3, r3, #16
 8009052:	2b10      	cmp	r3, #16
 8009054:	d103      	bne.n	800905e <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	2210      	movs	r2, #16
 800905c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009064:	4619      	mov	r1, r3
 8009066:	6878      	ldr	r0, [r7, #4]
 8009068:	f7fe fe7a 	bl	8007d60 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800906c:	e00e      	b.n	800908c <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f7f8 fbac 	bl	80017cc <HAL_UART_RxCpltCallback>
        break;
 8009074:	e00a      	b.n	800908c <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009076:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800907a:	2b00      	cmp	r3, #0
 800907c:	d006      	beq.n	800908c <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800907e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009082:	f003 0320 	and.w	r3, r3, #32
 8009086:	2b00      	cmp	r3, #0
 8009088:	f47f aece 	bne.w	8008e28 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009092:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009096:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800909a:	2b00      	cmp	r3, #0
 800909c:	d049      	beq.n	8009132 <UART_RxISR_8BIT_FIFOEN+0x352>
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80090a4:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80090a8:	429a      	cmp	r2, r3
 80090aa:	d242      	bcs.n	8009132 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	3308      	adds	r3, #8
 80090b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090b4:	6a3b      	ldr	r3, [r7, #32]
 80090b6:	e853 3f00 	ldrex	r3, [r3]
 80090ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80090bc:	69fb      	ldr	r3, [r7, #28]
 80090be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80090c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	3308      	adds	r3, #8
 80090cc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80090d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80090d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80090d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80090d8:	e841 2300 	strex	r3, r2, [r1]
 80090dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80090de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d1e3      	bne.n	80090ac <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	4a16      	ldr	r2, [pc, #88]	@ (8009140 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80090e8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	e853 3f00 	ldrex	r3, [r3]
 80090f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80090f8:	68bb      	ldr	r3, [r7, #8]
 80090fa:	f043 0320 	orr.w	r3, r3, #32
 80090fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	461a      	mov	r2, r3
 8009108:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800910c:	61bb      	str	r3, [r7, #24]
 800910e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009110:	6979      	ldr	r1, [r7, #20]
 8009112:	69ba      	ldr	r2, [r7, #24]
 8009114:	e841 2300 	strex	r3, r2, [r1]
 8009118:	613b      	str	r3, [r7, #16]
   return(result);
 800911a:	693b      	ldr	r3, [r7, #16]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d1e4      	bne.n	80090ea <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009120:	e007      	b.n	8009132 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	699a      	ldr	r2, [r3, #24]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f042 0208 	orr.w	r2, r2, #8
 8009130:	619a      	str	r2, [r3, #24]
}
 8009132:	bf00      	nop
 8009134:	37b0      	adds	r7, #176	@ 0xb0
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}
 800913a:	bf00      	nop
 800913c:	40008000 	.word	0x40008000
 8009140:	08008a71 	.word	0x08008a71

08009144 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009144:	b580      	push	{r7, lr}
 8009146:	b0ae      	sub	sp, #184	@ 0xb8
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009152:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	69db      	ldr	r3, [r3, #28]
 800915c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	689b      	ldr	r3, [r3, #8]
 8009170:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800917a:	2b22      	cmp	r3, #34	@ 0x22
 800917c:	f040 8187 	bne.w	800948e <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009186:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800918a:	e12a      	b.n	80093e2 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009192:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800919a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800919e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80091a2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80091a6:	4013      	ands	r3, r2
 80091a8:	b29a      	uxth	r2, r3
 80091aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80091ae:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091b4:	1c9a      	adds	r2, r3, #2
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80091c0:	b29b      	uxth	r3, r3
 80091c2:	3b01      	subs	r3, #1
 80091c4:	b29a      	uxth	r2, r3
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	69db      	ldr	r3, [r3, #28]
 80091d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80091d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80091da:	f003 0307 	and.w	r3, r3, #7
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d053      	beq.n	800928a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80091e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80091e6:	f003 0301 	and.w	r3, r3, #1
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d011      	beq.n	8009212 <UART_RxISR_16BIT_FIFOEN+0xce>
 80091ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d00b      	beq.n	8009212 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	2201      	movs	r2, #1
 8009200:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009208:	f043 0201 	orr.w	r2, r3, #1
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009212:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009216:	f003 0302 	and.w	r3, r3, #2
 800921a:	2b00      	cmp	r3, #0
 800921c:	d011      	beq.n	8009242 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800921e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009222:	f003 0301 	and.w	r3, r3, #1
 8009226:	2b00      	cmp	r3, #0
 8009228:	d00b      	beq.n	8009242 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	2202      	movs	r2, #2
 8009230:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009238:	f043 0204 	orr.w	r2, r3, #4
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009242:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009246:	f003 0304 	and.w	r3, r3, #4
 800924a:	2b00      	cmp	r3, #0
 800924c:	d011      	beq.n	8009272 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800924e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009252:	f003 0301 	and.w	r3, r3, #1
 8009256:	2b00      	cmp	r3, #0
 8009258:	d00b      	beq.n	8009272 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	2204      	movs	r2, #4
 8009260:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009268:	f043 0202 	orr.w	r2, r3, #2
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009278:	2b00      	cmp	r3, #0
 800927a:	d006      	beq.n	800928a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800927c:	6878      	ldr	r0, [r7, #4]
 800927e:	f7fe fd65 	bl	8007d4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2200      	movs	r2, #0
 8009286:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009290:	b29b      	uxth	r3, r3
 8009292:	2b00      	cmp	r3, #0
 8009294:	f040 80a5 	bne.w	80093e2 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800929e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80092a0:	e853 3f00 	ldrex	r3, [r3]
 80092a4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80092a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80092a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80092ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	461a      	mov	r2, r3
 80092b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80092ba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80092be:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092c0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80092c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80092c6:	e841 2300 	strex	r3, r2, [r1]
 80092ca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80092cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d1e2      	bne.n	8009298 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	3308      	adds	r3, #8
 80092d8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80092dc:	e853 3f00 	ldrex	r3, [r3]
 80092e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80092e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80092e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80092e8:	f023 0301 	bic.w	r3, r3, #1
 80092ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	3308      	adds	r3, #8
 80092f6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80092fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80092fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092fe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009300:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009302:	e841 2300 	strex	r3, r2, [r1]
 8009306:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009308:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800930a:	2b00      	cmp	r3, #0
 800930c:	d1e1      	bne.n	80092d2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	2220      	movs	r2, #32
 8009312:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2200      	movs	r2, #0
 800931a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2200      	movs	r2, #0
 8009320:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4a60      	ldr	r2, [pc, #384]	@ (80094a8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009328:	4293      	cmp	r3, r2
 800932a:	d021      	beq.n	8009370 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	685b      	ldr	r3, [r3, #4]
 8009332:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009336:	2b00      	cmp	r3, #0
 8009338:	d01a      	beq.n	8009370 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009340:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009342:	e853 3f00 	ldrex	r3, [r3]
 8009346:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009348:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800934a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800934e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	461a      	mov	r2, r3
 8009358:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800935c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800935e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009360:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009362:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009364:	e841 2300 	strex	r3, r2, [r1]
 8009368:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800936a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800936c:	2b00      	cmp	r3, #0
 800936e:	d1e4      	bne.n	800933a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009374:	2b01      	cmp	r3, #1
 8009376:	d130      	bne.n	80093da <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2200      	movs	r2, #0
 800937c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009386:	e853 3f00 	ldrex	r3, [r3]
 800938a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800938c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800938e:	f023 0310 	bic.w	r3, r3, #16
 8009392:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	461a      	mov	r2, r3
 800939c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80093a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80093a2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80093a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80093a8:	e841 2300 	strex	r3, r2, [r1]
 80093ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80093ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d1e4      	bne.n	800937e <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	69db      	ldr	r3, [r3, #28]
 80093ba:	f003 0310 	and.w	r3, r3, #16
 80093be:	2b10      	cmp	r3, #16
 80093c0:	d103      	bne.n	80093ca <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	2210      	movs	r2, #16
 80093c8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80093d0:	4619      	mov	r1, r3
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f7fe fcc4 	bl	8007d60 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80093d8:	e00e      	b.n	80093f8 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 80093da:	6878      	ldr	r0, [r7, #4]
 80093dc:	f7f8 f9f6 	bl	80017cc <HAL_UART_RxCpltCallback>
        break;
 80093e0:	e00a      	b.n	80093f8 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80093e2:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d006      	beq.n	80093f8 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 80093ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80093ee:	f003 0320 	and.w	r3, r3, #32
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	f47f aeca 	bne.w	800918c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80093fe:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009402:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009406:	2b00      	cmp	r3, #0
 8009408:	d049      	beq.n	800949e <UART_RxISR_16BIT_FIFOEN+0x35a>
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009410:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009414:	429a      	cmp	r2, r3
 8009416:	d242      	bcs.n	800949e <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	3308      	adds	r3, #8
 800941e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009422:	e853 3f00 	ldrex	r3, [r3]
 8009426:	623b      	str	r3, [r7, #32]
   return(result);
 8009428:	6a3b      	ldr	r3, [r7, #32]
 800942a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800942e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	3308      	adds	r3, #8
 8009438:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800943c:	633a      	str	r2, [r7, #48]	@ 0x30
 800943e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009440:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009442:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009444:	e841 2300 	strex	r3, r2, [r1]
 8009448:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800944a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800944c:	2b00      	cmp	r3, #0
 800944e:	d1e3      	bne.n	8009418 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	4a16      	ldr	r2, [pc, #88]	@ (80094ac <UART_RxISR_16BIT_FIFOEN+0x368>)
 8009454:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800945c:	693b      	ldr	r3, [r7, #16]
 800945e:	e853 3f00 	ldrex	r3, [r3]
 8009462:	60fb      	str	r3, [r7, #12]
   return(result);
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	f043 0320 	orr.w	r3, r3, #32
 800946a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	461a      	mov	r2, r3
 8009474:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009478:	61fb      	str	r3, [r7, #28]
 800947a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800947c:	69b9      	ldr	r1, [r7, #24]
 800947e:	69fa      	ldr	r2, [r7, #28]
 8009480:	e841 2300 	strex	r3, r2, [r1]
 8009484:	617b      	str	r3, [r7, #20]
   return(result);
 8009486:	697b      	ldr	r3, [r7, #20]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d1e4      	bne.n	8009456 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800948c:	e007      	b.n	800949e <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	699a      	ldr	r2, [r3, #24]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f042 0208 	orr.w	r2, r2, #8
 800949c:	619a      	str	r2, [r3, #24]
}
 800949e:	bf00      	nop
 80094a0:	37b8      	adds	r7, #184	@ 0xb8
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}
 80094a6:	bf00      	nop
 80094a8:	40008000 	.word	0x40008000
 80094ac:	08008c29 	.word	0x08008c29

080094b0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80094b0:	b480      	push	{r7}
 80094b2:	b083      	sub	sp, #12
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80094b8:	bf00      	nop
 80094ba:	370c      	adds	r7, #12
 80094bc:	46bd      	mov	sp, r7
 80094be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c2:	4770      	bx	lr

080094c4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80094c4:	b480      	push	{r7}
 80094c6:	b083      	sub	sp, #12
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80094cc:	bf00      	nop
 80094ce:	370c      	adds	r7, #12
 80094d0:	46bd      	mov	sp, r7
 80094d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d6:	4770      	bx	lr

080094d8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80094d8:	b480      	push	{r7}
 80094da:	b083      	sub	sp, #12
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80094e0:	bf00      	nop
 80094e2:	370c      	adds	r7, #12
 80094e4:	46bd      	mov	sp, r7
 80094e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ea:	4770      	bx	lr

080094ec <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80094ec:	b480      	push	{r7}
 80094ee:	b085      	sub	sp, #20
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80094fa:	2b01      	cmp	r3, #1
 80094fc:	d101      	bne.n	8009502 <HAL_UARTEx_DisableFifoMode+0x16>
 80094fe:	2302      	movs	r3, #2
 8009500:	e027      	b.n	8009552 <HAL_UARTEx_DisableFifoMode+0x66>
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2201      	movs	r2, #1
 8009506:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2224      	movs	r2, #36	@ 0x24
 800950e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	681a      	ldr	r2, [r3, #0]
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	f022 0201 	bic.w	r2, r2, #1
 8009528:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009530:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2200      	movs	r2, #0
 8009536:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	68fa      	ldr	r2, [r7, #12]
 800953e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2220      	movs	r2, #32
 8009544:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	2200      	movs	r2, #0
 800954c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009550:	2300      	movs	r3, #0
}
 8009552:	4618      	mov	r0, r3
 8009554:	3714      	adds	r7, #20
 8009556:	46bd      	mov	sp, r7
 8009558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955c:	4770      	bx	lr

0800955e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800955e:	b580      	push	{r7, lr}
 8009560:	b084      	sub	sp, #16
 8009562:	af00      	add	r7, sp, #0
 8009564:	6078      	str	r0, [r7, #4]
 8009566:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800956e:	2b01      	cmp	r3, #1
 8009570:	d101      	bne.n	8009576 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009572:	2302      	movs	r3, #2
 8009574:	e02d      	b.n	80095d2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2201      	movs	r2, #1
 800957a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2224      	movs	r2, #36	@ 0x24
 8009582:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	681a      	ldr	r2, [r3, #0]
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f022 0201 	bic.w	r2, r2, #1
 800959c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	689b      	ldr	r3, [r3, #8]
 80095a4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	683a      	ldr	r2, [r7, #0]
 80095ae:	430a      	orrs	r2, r1
 80095b0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80095b2:	6878      	ldr	r0, [r7, #4]
 80095b4:	f000 f850 	bl	8009658 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	68fa      	ldr	r2, [r7, #12]
 80095be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2220      	movs	r2, #32
 80095c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2200      	movs	r2, #0
 80095cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80095d0:	2300      	movs	r3, #0
}
 80095d2:	4618      	mov	r0, r3
 80095d4:	3710      	adds	r7, #16
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}

080095da <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80095da:	b580      	push	{r7, lr}
 80095dc:	b084      	sub	sp, #16
 80095de:	af00      	add	r7, sp, #0
 80095e0:	6078      	str	r0, [r7, #4]
 80095e2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80095ea:	2b01      	cmp	r3, #1
 80095ec:	d101      	bne.n	80095f2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80095ee:	2302      	movs	r3, #2
 80095f0:	e02d      	b.n	800964e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2201      	movs	r2, #1
 80095f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2224      	movs	r2, #36	@ 0x24
 80095fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	681a      	ldr	r2, [r3, #0]
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	f022 0201 	bic.w	r2, r2, #1
 8009618:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	689b      	ldr	r3, [r3, #8]
 8009620:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	683a      	ldr	r2, [r7, #0]
 800962a:	430a      	orrs	r2, r1
 800962c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800962e:	6878      	ldr	r0, [r7, #4]
 8009630:	f000 f812 	bl	8009658 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	68fa      	ldr	r2, [r7, #12]
 800963a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2220      	movs	r2, #32
 8009640:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2200      	movs	r2, #0
 8009648:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800964c:	2300      	movs	r3, #0
}
 800964e:	4618      	mov	r0, r3
 8009650:	3710      	adds	r7, #16
 8009652:	46bd      	mov	sp, r7
 8009654:	bd80      	pop	{r7, pc}
	...

08009658 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009658:	b480      	push	{r7}
 800965a:	b085      	sub	sp, #20
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009664:	2b00      	cmp	r3, #0
 8009666:	d108      	bne.n	800967a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2201      	movs	r2, #1
 800966c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2201      	movs	r2, #1
 8009674:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009678:	e031      	b.n	80096de <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800967a:	2308      	movs	r3, #8
 800967c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800967e:	2308      	movs	r3, #8
 8009680:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	689b      	ldr	r3, [r3, #8]
 8009688:	0e5b      	lsrs	r3, r3, #25
 800968a:	b2db      	uxtb	r3, r3
 800968c:	f003 0307 	and.w	r3, r3, #7
 8009690:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	689b      	ldr	r3, [r3, #8]
 8009698:	0f5b      	lsrs	r3, r3, #29
 800969a:	b2db      	uxtb	r3, r3
 800969c:	f003 0307 	and.w	r3, r3, #7
 80096a0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80096a2:	7bbb      	ldrb	r3, [r7, #14]
 80096a4:	7b3a      	ldrb	r2, [r7, #12]
 80096a6:	4911      	ldr	r1, [pc, #68]	@ (80096ec <UARTEx_SetNbDataToProcess+0x94>)
 80096a8:	5c8a      	ldrb	r2, [r1, r2]
 80096aa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80096ae:	7b3a      	ldrb	r2, [r7, #12]
 80096b0:	490f      	ldr	r1, [pc, #60]	@ (80096f0 <UARTEx_SetNbDataToProcess+0x98>)
 80096b2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80096b4:	fb93 f3f2 	sdiv	r3, r3, r2
 80096b8:	b29a      	uxth	r2, r3
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80096c0:	7bfb      	ldrb	r3, [r7, #15]
 80096c2:	7b7a      	ldrb	r2, [r7, #13]
 80096c4:	4909      	ldr	r1, [pc, #36]	@ (80096ec <UARTEx_SetNbDataToProcess+0x94>)
 80096c6:	5c8a      	ldrb	r2, [r1, r2]
 80096c8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80096cc:	7b7a      	ldrb	r2, [r7, #13]
 80096ce:	4908      	ldr	r1, [pc, #32]	@ (80096f0 <UARTEx_SetNbDataToProcess+0x98>)
 80096d0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80096d2:	fb93 f3f2 	sdiv	r3, r3, r2
 80096d6:	b29a      	uxth	r2, r3
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80096de:	bf00      	nop
 80096e0:	3714      	adds	r7, #20
 80096e2:	46bd      	mov	sp, r7
 80096e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e8:	4770      	bx	lr
 80096ea:	bf00      	nop
 80096ec:	0800c838 	.word	0x0800c838
 80096f0:	0800c840 	.word	0x0800c840

080096f4 <atoi>:
 80096f4:	220a      	movs	r2, #10
 80096f6:	2100      	movs	r1, #0
 80096f8:	f000 b87a 	b.w	80097f0 <strtol>

080096fc <_strtol_l.constprop.0>:
 80096fc:	2b24      	cmp	r3, #36	@ 0x24
 80096fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009702:	4686      	mov	lr, r0
 8009704:	4690      	mov	r8, r2
 8009706:	d801      	bhi.n	800970c <_strtol_l.constprop.0+0x10>
 8009708:	2b01      	cmp	r3, #1
 800970a:	d106      	bne.n	800971a <_strtol_l.constprop.0+0x1e>
 800970c:	f000 feb8 	bl	800a480 <__errno>
 8009710:	2316      	movs	r3, #22
 8009712:	6003      	str	r3, [r0, #0]
 8009714:	2000      	movs	r0, #0
 8009716:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800971a:	4834      	ldr	r0, [pc, #208]	@ (80097ec <_strtol_l.constprop.0+0xf0>)
 800971c:	460d      	mov	r5, r1
 800971e:	462a      	mov	r2, r5
 8009720:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009724:	5d06      	ldrb	r6, [r0, r4]
 8009726:	f016 0608 	ands.w	r6, r6, #8
 800972a:	d1f8      	bne.n	800971e <_strtol_l.constprop.0+0x22>
 800972c:	2c2d      	cmp	r4, #45	@ 0x2d
 800972e:	d12d      	bne.n	800978c <_strtol_l.constprop.0+0x90>
 8009730:	782c      	ldrb	r4, [r5, #0]
 8009732:	2601      	movs	r6, #1
 8009734:	1c95      	adds	r5, r2, #2
 8009736:	f033 0210 	bics.w	r2, r3, #16
 800973a:	d109      	bne.n	8009750 <_strtol_l.constprop.0+0x54>
 800973c:	2c30      	cmp	r4, #48	@ 0x30
 800973e:	d12a      	bne.n	8009796 <_strtol_l.constprop.0+0x9a>
 8009740:	782a      	ldrb	r2, [r5, #0]
 8009742:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009746:	2a58      	cmp	r2, #88	@ 0x58
 8009748:	d125      	bne.n	8009796 <_strtol_l.constprop.0+0x9a>
 800974a:	786c      	ldrb	r4, [r5, #1]
 800974c:	2310      	movs	r3, #16
 800974e:	3502      	adds	r5, #2
 8009750:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009754:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009758:	2200      	movs	r2, #0
 800975a:	fbbc f9f3 	udiv	r9, ip, r3
 800975e:	4610      	mov	r0, r2
 8009760:	fb03 ca19 	mls	sl, r3, r9, ip
 8009764:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009768:	2f09      	cmp	r7, #9
 800976a:	d81b      	bhi.n	80097a4 <_strtol_l.constprop.0+0xa8>
 800976c:	463c      	mov	r4, r7
 800976e:	42a3      	cmp	r3, r4
 8009770:	dd27      	ble.n	80097c2 <_strtol_l.constprop.0+0xc6>
 8009772:	1c57      	adds	r7, r2, #1
 8009774:	d007      	beq.n	8009786 <_strtol_l.constprop.0+0x8a>
 8009776:	4581      	cmp	r9, r0
 8009778:	d320      	bcc.n	80097bc <_strtol_l.constprop.0+0xc0>
 800977a:	d101      	bne.n	8009780 <_strtol_l.constprop.0+0x84>
 800977c:	45a2      	cmp	sl, r4
 800977e:	db1d      	blt.n	80097bc <_strtol_l.constprop.0+0xc0>
 8009780:	fb00 4003 	mla	r0, r0, r3, r4
 8009784:	2201      	movs	r2, #1
 8009786:	f815 4b01 	ldrb.w	r4, [r5], #1
 800978a:	e7eb      	b.n	8009764 <_strtol_l.constprop.0+0x68>
 800978c:	2c2b      	cmp	r4, #43	@ 0x2b
 800978e:	bf04      	itt	eq
 8009790:	782c      	ldrbeq	r4, [r5, #0]
 8009792:	1c95      	addeq	r5, r2, #2
 8009794:	e7cf      	b.n	8009736 <_strtol_l.constprop.0+0x3a>
 8009796:	2b00      	cmp	r3, #0
 8009798:	d1da      	bne.n	8009750 <_strtol_l.constprop.0+0x54>
 800979a:	2c30      	cmp	r4, #48	@ 0x30
 800979c:	bf0c      	ite	eq
 800979e:	2308      	moveq	r3, #8
 80097a0:	230a      	movne	r3, #10
 80097a2:	e7d5      	b.n	8009750 <_strtol_l.constprop.0+0x54>
 80097a4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80097a8:	2f19      	cmp	r7, #25
 80097aa:	d801      	bhi.n	80097b0 <_strtol_l.constprop.0+0xb4>
 80097ac:	3c37      	subs	r4, #55	@ 0x37
 80097ae:	e7de      	b.n	800976e <_strtol_l.constprop.0+0x72>
 80097b0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80097b4:	2f19      	cmp	r7, #25
 80097b6:	d804      	bhi.n	80097c2 <_strtol_l.constprop.0+0xc6>
 80097b8:	3c57      	subs	r4, #87	@ 0x57
 80097ba:	e7d8      	b.n	800976e <_strtol_l.constprop.0+0x72>
 80097bc:	f04f 32ff 	mov.w	r2, #4294967295
 80097c0:	e7e1      	b.n	8009786 <_strtol_l.constprop.0+0x8a>
 80097c2:	1c53      	adds	r3, r2, #1
 80097c4:	d108      	bne.n	80097d8 <_strtol_l.constprop.0+0xdc>
 80097c6:	2322      	movs	r3, #34	@ 0x22
 80097c8:	f8ce 3000 	str.w	r3, [lr]
 80097cc:	4660      	mov	r0, ip
 80097ce:	f1b8 0f00 	cmp.w	r8, #0
 80097d2:	d0a0      	beq.n	8009716 <_strtol_l.constprop.0+0x1a>
 80097d4:	1e69      	subs	r1, r5, #1
 80097d6:	e006      	b.n	80097e6 <_strtol_l.constprop.0+0xea>
 80097d8:	b106      	cbz	r6, 80097dc <_strtol_l.constprop.0+0xe0>
 80097da:	4240      	negs	r0, r0
 80097dc:	f1b8 0f00 	cmp.w	r8, #0
 80097e0:	d099      	beq.n	8009716 <_strtol_l.constprop.0+0x1a>
 80097e2:	2a00      	cmp	r2, #0
 80097e4:	d1f6      	bne.n	80097d4 <_strtol_l.constprop.0+0xd8>
 80097e6:	f8c8 1000 	str.w	r1, [r8]
 80097ea:	e794      	b.n	8009716 <_strtol_l.constprop.0+0x1a>
 80097ec:	0800c849 	.word	0x0800c849

080097f0 <strtol>:
 80097f0:	4613      	mov	r3, r2
 80097f2:	460a      	mov	r2, r1
 80097f4:	4601      	mov	r1, r0
 80097f6:	4802      	ldr	r0, [pc, #8]	@ (8009800 <strtol+0x10>)
 80097f8:	6800      	ldr	r0, [r0, #0]
 80097fa:	f7ff bf7f 	b.w	80096fc <_strtol_l.constprop.0>
 80097fe:	bf00      	nop
 8009800:	2000001c 	.word	0x2000001c

08009804 <__cvt>:
 8009804:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009808:	ec57 6b10 	vmov	r6, r7, d0
 800980c:	2f00      	cmp	r7, #0
 800980e:	460c      	mov	r4, r1
 8009810:	4619      	mov	r1, r3
 8009812:	463b      	mov	r3, r7
 8009814:	bfbb      	ittet	lt
 8009816:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800981a:	461f      	movlt	r7, r3
 800981c:	2300      	movge	r3, #0
 800981e:	232d      	movlt	r3, #45	@ 0x2d
 8009820:	700b      	strb	r3, [r1, #0]
 8009822:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009824:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009828:	4691      	mov	r9, r2
 800982a:	f023 0820 	bic.w	r8, r3, #32
 800982e:	bfbc      	itt	lt
 8009830:	4632      	movlt	r2, r6
 8009832:	4616      	movlt	r6, r2
 8009834:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009838:	d005      	beq.n	8009846 <__cvt+0x42>
 800983a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800983e:	d100      	bne.n	8009842 <__cvt+0x3e>
 8009840:	3401      	adds	r4, #1
 8009842:	2102      	movs	r1, #2
 8009844:	e000      	b.n	8009848 <__cvt+0x44>
 8009846:	2103      	movs	r1, #3
 8009848:	ab03      	add	r3, sp, #12
 800984a:	9301      	str	r3, [sp, #4]
 800984c:	ab02      	add	r3, sp, #8
 800984e:	9300      	str	r3, [sp, #0]
 8009850:	ec47 6b10 	vmov	d0, r6, r7
 8009854:	4653      	mov	r3, sl
 8009856:	4622      	mov	r2, r4
 8009858:	f000 fee6 	bl	800a628 <_dtoa_r>
 800985c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009860:	4605      	mov	r5, r0
 8009862:	d119      	bne.n	8009898 <__cvt+0x94>
 8009864:	f019 0f01 	tst.w	r9, #1
 8009868:	d00e      	beq.n	8009888 <__cvt+0x84>
 800986a:	eb00 0904 	add.w	r9, r0, r4
 800986e:	2200      	movs	r2, #0
 8009870:	2300      	movs	r3, #0
 8009872:	4630      	mov	r0, r6
 8009874:	4639      	mov	r1, r7
 8009876:	f7f7 f95f 	bl	8000b38 <__aeabi_dcmpeq>
 800987a:	b108      	cbz	r0, 8009880 <__cvt+0x7c>
 800987c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009880:	2230      	movs	r2, #48	@ 0x30
 8009882:	9b03      	ldr	r3, [sp, #12]
 8009884:	454b      	cmp	r3, r9
 8009886:	d31e      	bcc.n	80098c6 <__cvt+0xc2>
 8009888:	9b03      	ldr	r3, [sp, #12]
 800988a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800988c:	1b5b      	subs	r3, r3, r5
 800988e:	4628      	mov	r0, r5
 8009890:	6013      	str	r3, [r2, #0]
 8009892:	b004      	add	sp, #16
 8009894:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009898:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800989c:	eb00 0904 	add.w	r9, r0, r4
 80098a0:	d1e5      	bne.n	800986e <__cvt+0x6a>
 80098a2:	7803      	ldrb	r3, [r0, #0]
 80098a4:	2b30      	cmp	r3, #48	@ 0x30
 80098a6:	d10a      	bne.n	80098be <__cvt+0xba>
 80098a8:	2200      	movs	r2, #0
 80098aa:	2300      	movs	r3, #0
 80098ac:	4630      	mov	r0, r6
 80098ae:	4639      	mov	r1, r7
 80098b0:	f7f7 f942 	bl	8000b38 <__aeabi_dcmpeq>
 80098b4:	b918      	cbnz	r0, 80098be <__cvt+0xba>
 80098b6:	f1c4 0401 	rsb	r4, r4, #1
 80098ba:	f8ca 4000 	str.w	r4, [sl]
 80098be:	f8da 3000 	ldr.w	r3, [sl]
 80098c2:	4499      	add	r9, r3
 80098c4:	e7d3      	b.n	800986e <__cvt+0x6a>
 80098c6:	1c59      	adds	r1, r3, #1
 80098c8:	9103      	str	r1, [sp, #12]
 80098ca:	701a      	strb	r2, [r3, #0]
 80098cc:	e7d9      	b.n	8009882 <__cvt+0x7e>

080098ce <__exponent>:
 80098ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80098d0:	2900      	cmp	r1, #0
 80098d2:	bfba      	itte	lt
 80098d4:	4249      	neglt	r1, r1
 80098d6:	232d      	movlt	r3, #45	@ 0x2d
 80098d8:	232b      	movge	r3, #43	@ 0x2b
 80098da:	2909      	cmp	r1, #9
 80098dc:	7002      	strb	r2, [r0, #0]
 80098de:	7043      	strb	r3, [r0, #1]
 80098e0:	dd29      	ble.n	8009936 <__exponent+0x68>
 80098e2:	f10d 0307 	add.w	r3, sp, #7
 80098e6:	461d      	mov	r5, r3
 80098e8:	270a      	movs	r7, #10
 80098ea:	461a      	mov	r2, r3
 80098ec:	fbb1 f6f7 	udiv	r6, r1, r7
 80098f0:	fb07 1416 	mls	r4, r7, r6, r1
 80098f4:	3430      	adds	r4, #48	@ 0x30
 80098f6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80098fa:	460c      	mov	r4, r1
 80098fc:	2c63      	cmp	r4, #99	@ 0x63
 80098fe:	f103 33ff 	add.w	r3, r3, #4294967295
 8009902:	4631      	mov	r1, r6
 8009904:	dcf1      	bgt.n	80098ea <__exponent+0x1c>
 8009906:	3130      	adds	r1, #48	@ 0x30
 8009908:	1e94      	subs	r4, r2, #2
 800990a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800990e:	1c41      	adds	r1, r0, #1
 8009910:	4623      	mov	r3, r4
 8009912:	42ab      	cmp	r3, r5
 8009914:	d30a      	bcc.n	800992c <__exponent+0x5e>
 8009916:	f10d 0309 	add.w	r3, sp, #9
 800991a:	1a9b      	subs	r3, r3, r2
 800991c:	42ac      	cmp	r4, r5
 800991e:	bf88      	it	hi
 8009920:	2300      	movhi	r3, #0
 8009922:	3302      	adds	r3, #2
 8009924:	4403      	add	r3, r0
 8009926:	1a18      	subs	r0, r3, r0
 8009928:	b003      	add	sp, #12
 800992a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800992c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009930:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009934:	e7ed      	b.n	8009912 <__exponent+0x44>
 8009936:	2330      	movs	r3, #48	@ 0x30
 8009938:	3130      	adds	r1, #48	@ 0x30
 800993a:	7083      	strb	r3, [r0, #2]
 800993c:	70c1      	strb	r1, [r0, #3]
 800993e:	1d03      	adds	r3, r0, #4
 8009940:	e7f1      	b.n	8009926 <__exponent+0x58>
	...

08009944 <_printf_float>:
 8009944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009948:	b08d      	sub	sp, #52	@ 0x34
 800994a:	460c      	mov	r4, r1
 800994c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009950:	4616      	mov	r6, r2
 8009952:	461f      	mov	r7, r3
 8009954:	4605      	mov	r5, r0
 8009956:	f000 fd49 	bl	800a3ec <_localeconv_r>
 800995a:	6803      	ldr	r3, [r0, #0]
 800995c:	9304      	str	r3, [sp, #16]
 800995e:	4618      	mov	r0, r3
 8009960:	f7f6 fcbe 	bl	80002e0 <strlen>
 8009964:	2300      	movs	r3, #0
 8009966:	930a      	str	r3, [sp, #40]	@ 0x28
 8009968:	f8d8 3000 	ldr.w	r3, [r8]
 800996c:	9005      	str	r0, [sp, #20]
 800996e:	3307      	adds	r3, #7
 8009970:	f023 0307 	bic.w	r3, r3, #7
 8009974:	f103 0208 	add.w	r2, r3, #8
 8009978:	f894 a018 	ldrb.w	sl, [r4, #24]
 800997c:	f8d4 b000 	ldr.w	fp, [r4]
 8009980:	f8c8 2000 	str.w	r2, [r8]
 8009984:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009988:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800998c:	9307      	str	r3, [sp, #28]
 800998e:	f8cd 8018 	str.w	r8, [sp, #24]
 8009992:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009996:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800999a:	4b9c      	ldr	r3, [pc, #624]	@ (8009c0c <_printf_float+0x2c8>)
 800999c:	f04f 32ff 	mov.w	r2, #4294967295
 80099a0:	f7f7 f8fc 	bl	8000b9c <__aeabi_dcmpun>
 80099a4:	bb70      	cbnz	r0, 8009a04 <_printf_float+0xc0>
 80099a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80099aa:	4b98      	ldr	r3, [pc, #608]	@ (8009c0c <_printf_float+0x2c8>)
 80099ac:	f04f 32ff 	mov.w	r2, #4294967295
 80099b0:	f7f7 f8d6 	bl	8000b60 <__aeabi_dcmple>
 80099b4:	bb30      	cbnz	r0, 8009a04 <_printf_float+0xc0>
 80099b6:	2200      	movs	r2, #0
 80099b8:	2300      	movs	r3, #0
 80099ba:	4640      	mov	r0, r8
 80099bc:	4649      	mov	r1, r9
 80099be:	f7f7 f8c5 	bl	8000b4c <__aeabi_dcmplt>
 80099c2:	b110      	cbz	r0, 80099ca <_printf_float+0x86>
 80099c4:	232d      	movs	r3, #45	@ 0x2d
 80099c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80099ca:	4a91      	ldr	r2, [pc, #580]	@ (8009c10 <_printf_float+0x2cc>)
 80099cc:	4b91      	ldr	r3, [pc, #580]	@ (8009c14 <_printf_float+0x2d0>)
 80099ce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80099d2:	bf94      	ite	ls
 80099d4:	4690      	movls	r8, r2
 80099d6:	4698      	movhi	r8, r3
 80099d8:	2303      	movs	r3, #3
 80099da:	6123      	str	r3, [r4, #16]
 80099dc:	f02b 0304 	bic.w	r3, fp, #4
 80099e0:	6023      	str	r3, [r4, #0]
 80099e2:	f04f 0900 	mov.w	r9, #0
 80099e6:	9700      	str	r7, [sp, #0]
 80099e8:	4633      	mov	r3, r6
 80099ea:	aa0b      	add	r2, sp, #44	@ 0x2c
 80099ec:	4621      	mov	r1, r4
 80099ee:	4628      	mov	r0, r5
 80099f0:	f000 f9d2 	bl	8009d98 <_printf_common>
 80099f4:	3001      	adds	r0, #1
 80099f6:	f040 808d 	bne.w	8009b14 <_printf_float+0x1d0>
 80099fa:	f04f 30ff 	mov.w	r0, #4294967295
 80099fe:	b00d      	add	sp, #52	@ 0x34
 8009a00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a04:	4642      	mov	r2, r8
 8009a06:	464b      	mov	r3, r9
 8009a08:	4640      	mov	r0, r8
 8009a0a:	4649      	mov	r1, r9
 8009a0c:	f7f7 f8c6 	bl	8000b9c <__aeabi_dcmpun>
 8009a10:	b140      	cbz	r0, 8009a24 <_printf_float+0xe0>
 8009a12:	464b      	mov	r3, r9
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	bfbc      	itt	lt
 8009a18:	232d      	movlt	r3, #45	@ 0x2d
 8009a1a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009a1e:	4a7e      	ldr	r2, [pc, #504]	@ (8009c18 <_printf_float+0x2d4>)
 8009a20:	4b7e      	ldr	r3, [pc, #504]	@ (8009c1c <_printf_float+0x2d8>)
 8009a22:	e7d4      	b.n	80099ce <_printf_float+0x8a>
 8009a24:	6863      	ldr	r3, [r4, #4]
 8009a26:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009a2a:	9206      	str	r2, [sp, #24]
 8009a2c:	1c5a      	adds	r2, r3, #1
 8009a2e:	d13b      	bne.n	8009aa8 <_printf_float+0x164>
 8009a30:	2306      	movs	r3, #6
 8009a32:	6063      	str	r3, [r4, #4]
 8009a34:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009a38:	2300      	movs	r3, #0
 8009a3a:	6022      	str	r2, [r4, #0]
 8009a3c:	9303      	str	r3, [sp, #12]
 8009a3e:	ab0a      	add	r3, sp, #40	@ 0x28
 8009a40:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009a44:	ab09      	add	r3, sp, #36	@ 0x24
 8009a46:	9300      	str	r3, [sp, #0]
 8009a48:	6861      	ldr	r1, [r4, #4]
 8009a4a:	ec49 8b10 	vmov	d0, r8, r9
 8009a4e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009a52:	4628      	mov	r0, r5
 8009a54:	f7ff fed6 	bl	8009804 <__cvt>
 8009a58:	9b06      	ldr	r3, [sp, #24]
 8009a5a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009a5c:	2b47      	cmp	r3, #71	@ 0x47
 8009a5e:	4680      	mov	r8, r0
 8009a60:	d129      	bne.n	8009ab6 <_printf_float+0x172>
 8009a62:	1cc8      	adds	r0, r1, #3
 8009a64:	db02      	blt.n	8009a6c <_printf_float+0x128>
 8009a66:	6863      	ldr	r3, [r4, #4]
 8009a68:	4299      	cmp	r1, r3
 8009a6a:	dd41      	ble.n	8009af0 <_printf_float+0x1ac>
 8009a6c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009a70:	fa5f fa8a 	uxtb.w	sl, sl
 8009a74:	3901      	subs	r1, #1
 8009a76:	4652      	mov	r2, sl
 8009a78:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009a7c:	9109      	str	r1, [sp, #36]	@ 0x24
 8009a7e:	f7ff ff26 	bl	80098ce <__exponent>
 8009a82:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009a84:	1813      	adds	r3, r2, r0
 8009a86:	2a01      	cmp	r2, #1
 8009a88:	4681      	mov	r9, r0
 8009a8a:	6123      	str	r3, [r4, #16]
 8009a8c:	dc02      	bgt.n	8009a94 <_printf_float+0x150>
 8009a8e:	6822      	ldr	r2, [r4, #0]
 8009a90:	07d2      	lsls	r2, r2, #31
 8009a92:	d501      	bpl.n	8009a98 <_printf_float+0x154>
 8009a94:	3301      	adds	r3, #1
 8009a96:	6123      	str	r3, [r4, #16]
 8009a98:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d0a2      	beq.n	80099e6 <_printf_float+0xa2>
 8009aa0:	232d      	movs	r3, #45	@ 0x2d
 8009aa2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009aa6:	e79e      	b.n	80099e6 <_printf_float+0xa2>
 8009aa8:	9a06      	ldr	r2, [sp, #24]
 8009aaa:	2a47      	cmp	r2, #71	@ 0x47
 8009aac:	d1c2      	bne.n	8009a34 <_printf_float+0xf0>
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d1c0      	bne.n	8009a34 <_printf_float+0xf0>
 8009ab2:	2301      	movs	r3, #1
 8009ab4:	e7bd      	b.n	8009a32 <_printf_float+0xee>
 8009ab6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009aba:	d9db      	bls.n	8009a74 <_printf_float+0x130>
 8009abc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009ac0:	d118      	bne.n	8009af4 <_printf_float+0x1b0>
 8009ac2:	2900      	cmp	r1, #0
 8009ac4:	6863      	ldr	r3, [r4, #4]
 8009ac6:	dd0b      	ble.n	8009ae0 <_printf_float+0x19c>
 8009ac8:	6121      	str	r1, [r4, #16]
 8009aca:	b913      	cbnz	r3, 8009ad2 <_printf_float+0x18e>
 8009acc:	6822      	ldr	r2, [r4, #0]
 8009ace:	07d0      	lsls	r0, r2, #31
 8009ad0:	d502      	bpl.n	8009ad8 <_printf_float+0x194>
 8009ad2:	3301      	adds	r3, #1
 8009ad4:	440b      	add	r3, r1
 8009ad6:	6123      	str	r3, [r4, #16]
 8009ad8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009ada:	f04f 0900 	mov.w	r9, #0
 8009ade:	e7db      	b.n	8009a98 <_printf_float+0x154>
 8009ae0:	b913      	cbnz	r3, 8009ae8 <_printf_float+0x1a4>
 8009ae2:	6822      	ldr	r2, [r4, #0]
 8009ae4:	07d2      	lsls	r2, r2, #31
 8009ae6:	d501      	bpl.n	8009aec <_printf_float+0x1a8>
 8009ae8:	3302      	adds	r3, #2
 8009aea:	e7f4      	b.n	8009ad6 <_printf_float+0x192>
 8009aec:	2301      	movs	r3, #1
 8009aee:	e7f2      	b.n	8009ad6 <_printf_float+0x192>
 8009af0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009af4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009af6:	4299      	cmp	r1, r3
 8009af8:	db05      	blt.n	8009b06 <_printf_float+0x1c2>
 8009afa:	6823      	ldr	r3, [r4, #0]
 8009afc:	6121      	str	r1, [r4, #16]
 8009afe:	07d8      	lsls	r0, r3, #31
 8009b00:	d5ea      	bpl.n	8009ad8 <_printf_float+0x194>
 8009b02:	1c4b      	adds	r3, r1, #1
 8009b04:	e7e7      	b.n	8009ad6 <_printf_float+0x192>
 8009b06:	2900      	cmp	r1, #0
 8009b08:	bfd4      	ite	le
 8009b0a:	f1c1 0202 	rsble	r2, r1, #2
 8009b0e:	2201      	movgt	r2, #1
 8009b10:	4413      	add	r3, r2
 8009b12:	e7e0      	b.n	8009ad6 <_printf_float+0x192>
 8009b14:	6823      	ldr	r3, [r4, #0]
 8009b16:	055a      	lsls	r2, r3, #21
 8009b18:	d407      	bmi.n	8009b2a <_printf_float+0x1e6>
 8009b1a:	6923      	ldr	r3, [r4, #16]
 8009b1c:	4642      	mov	r2, r8
 8009b1e:	4631      	mov	r1, r6
 8009b20:	4628      	mov	r0, r5
 8009b22:	47b8      	blx	r7
 8009b24:	3001      	adds	r0, #1
 8009b26:	d12b      	bne.n	8009b80 <_printf_float+0x23c>
 8009b28:	e767      	b.n	80099fa <_printf_float+0xb6>
 8009b2a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009b2e:	f240 80dd 	bls.w	8009cec <_printf_float+0x3a8>
 8009b32:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009b36:	2200      	movs	r2, #0
 8009b38:	2300      	movs	r3, #0
 8009b3a:	f7f6 fffd 	bl	8000b38 <__aeabi_dcmpeq>
 8009b3e:	2800      	cmp	r0, #0
 8009b40:	d033      	beq.n	8009baa <_printf_float+0x266>
 8009b42:	4a37      	ldr	r2, [pc, #220]	@ (8009c20 <_printf_float+0x2dc>)
 8009b44:	2301      	movs	r3, #1
 8009b46:	4631      	mov	r1, r6
 8009b48:	4628      	mov	r0, r5
 8009b4a:	47b8      	blx	r7
 8009b4c:	3001      	adds	r0, #1
 8009b4e:	f43f af54 	beq.w	80099fa <_printf_float+0xb6>
 8009b52:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009b56:	4543      	cmp	r3, r8
 8009b58:	db02      	blt.n	8009b60 <_printf_float+0x21c>
 8009b5a:	6823      	ldr	r3, [r4, #0]
 8009b5c:	07d8      	lsls	r0, r3, #31
 8009b5e:	d50f      	bpl.n	8009b80 <_printf_float+0x23c>
 8009b60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b64:	4631      	mov	r1, r6
 8009b66:	4628      	mov	r0, r5
 8009b68:	47b8      	blx	r7
 8009b6a:	3001      	adds	r0, #1
 8009b6c:	f43f af45 	beq.w	80099fa <_printf_float+0xb6>
 8009b70:	f04f 0900 	mov.w	r9, #0
 8009b74:	f108 38ff 	add.w	r8, r8, #4294967295
 8009b78:	f104 0a1a 	add.w	sl, r4, #26
 8009b7c:	45c8      	cmp	r8, r9
 8009b7e:	dc09      	bgt.n	8009b94 <_printf_float+0x250>
 8009b80:	6823      	ldr	r3, [r4, #0]
 8009b82:	079b      	lsls	r3, r3, #30
 8009b84:	f100 8103 	bmi.w	8009d8e <_printf_float+0x44a>
 8009b88:	68e0      	ldr	r0, [r4, #12]
 8009b8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b8c:	4298      	cmp	r0, r3
 8009b8e:	bfb8      	it	lt
 8009b90:	4618      	movlt	r0, r3
 8009b92:	e734      	b.n	80099fe <_printf_float+0xba>
 8009b94:	2301      	movs	r3, #1
 8009b96:	4652      	mov	r2, sl
 8009b98:	4631      	mov	r1, r6
 8009b9a:	4628      	mov	r0, r5
 8009b9c:	47b8      	blx	r7
 8009b9e:	3001      	adds	r0, #1
 8009ba0:	f43f af2b 	beq.w	80099fa <_printf_float+0xb6>
 8009ba4:	f109 0901 	add.w	r9, r9, #1
 8009ba8:	e7e8      	b.n	8009b7c <_printf_float+0x238>
 8009baa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	dc39      	bgt.n	8009c24 <_printf_float+0x2e0>
 8009bb0:	4a1b      	ldr	r2, [pc, #108]	@ (8009c20 <_printf_float+0x2dc>)
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	4631      	mov	r1, r6
 8009bb6:	4628      	mov	r0, r5
 8009bb8:	47b8      	blx	r7
 8009bba:	3001      	adds	r0, #1
 8009bbc:	f43f af1d 	beq.w	80099fa <_printf_float+0xb6>
 8009bc0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009bc4:	ea59 0303 	orrs.w	r3, r9, r3
 8009bc8:	d102      	bne.n	8009bd0 <_printf_float+0x28c>
 8009bca:	6823      	ldr	r3, [r4, #0]
 8009bcc:	07d9      	lsls	r1, r3, #31
 8009bce:	d5d7      	bpl.n	8009b80 <_printf_float+0x23c>
 8009bd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009bd4:	4631      	mov	r1, r6
 8009bd6:	4628      	mov	r0, r5
 8009bd8:	47b8      	blx	r7
 8009bda:	3001      	adds	r0, #1
 8009bdc:	f43f af0d 	beq.w	80099fa <_printf_float+0xb6>
 8009be0:	f04f 0a00 	mov.w	sl, #0
 8009be4:	f104 0b1a 	add.w	fp, r4, #26
 8009be8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bea:	425b      	negs	r3, r3
 8009bec:	4553      	cmp	r3, sl
 8009bee:	dc01      	bgt.n	8009bf4 <_printf_float+0x2b0>
 8009bf0:	464b      	mov	r3, r9
 8009bf2:	e793      	b.n	8009b1c <_printf_float+0x1d8>
 8009bf4:	2301      	movs	r3, #1
 8009bf6:	465a      	mov	r2, fp
 8009bf8:	4631      	mov	r1, r6
 8009bfa:	4628      	mov	r0, r5
 8009bfc:	47b8      	blx	r7
 8009bfe:	3001      	adds	r0, #1
 8009c00:	f43f aefb 	beq.w	80099fa <_printf_float+0xb6>
 8009c04:	f10a 0a01 	add.w	sl, sl, #1
 8009c08:	e7ee      	b.n	8009be8 <_printf_float+0x2a4>
 8009c0a:	bf00      	nop
 8009c0c:	7fefffff 	.word	0x7fefffff
 8009c10:	0800c949 	.word	0x0800c949
 8009c14:	0800c94d 	.word	0x0800c94d
 8009c18:	0800c951 	.word	0x0800c951
 8009c1c:	0800c955 	.word	0x0800c955
 8009c20:	0800c959 	.word	0x0800c959
 8009c24:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009c26:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009c2a:	4553      	cmp	r3, sl
 8009c2c:	bfa8      	it	ge
 8009c2e:	4653      	movge	r3, sl
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	4699      	mov	r9, r3
 8009c34:	dc36      	bgt.n	8009ca4 <_printf_float+0x360>
 8009c36:	f04f 0b00 	mov.w	fp, #0
 8009c3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009c3e:	f104 021a 	add.w	r2, r4, #26
 8009c42:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009c44:	9306      	str	r3, [sp, #24]
 8009c46:	eba3 0309 	sub.w	r3, r3, r9
 8009c4a:	455b      	cmp	r3, fp
 8009c4c:	dc31      	bgt.n	8009cb2 <_printf_float+0x36e>
 8009c4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c50:	459a      	cmp	sl, r3
 8009c52:	dc3a      	bgt.n	8009cca <_printf_float+0x386>
 8009c54:	6823      	ldr	r3, [r4, #0]
 8009c56:	07da      	lsls	r2, r3, #31
 8009c58:	d437      	bmi.n	8009cca <_printf_float+0x386>
 8009c5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c5c:	ebaa 0903 	sub.w	r9, sl, r3
 8009c60:	9b06      	ldr	r3, [sp, #24]
 8009c62:	ebaa 0303 	sub.w	r3, sl, r3
 8009c66:	4599      	cmp	r9, r3
 8009c68:	bfa8      	it	ge
 8009c6a:	4699      	movge	r9, r3
 8009c6c:	f1b9 0f00 	cmp.w	r9, #0
 8009c70:	dc33      	bgt.n	8009cda <_printf_float+0x396>
 8009c72:	f04f 0800 	mov.w	r8, #0
 8009c76:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009c7a:	f104 0b1a 	add.w	fp, r4, #26
 8009c7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c80:	ebaa 0303 	sub.w	r3, sl, r3
 8009c84:	eba3 0309 	sub.w	r3, r3, r9
 8009c88:	4543      	cmp	r3, r8
 8009c8a:	f77f af79 	ble.w	8009b80 <_printf_float+0x23c>
 8009c8e:	2301      	movs	r3, #1
 8009c90:	465a      	mov	r2, fp
 8009c92:	4631      	mov	r1, r6
 8009c94:	4628      	mov	r0, r5
 8009c96:	47b8      	blx	r7
 8009c98:	3001      	adds	r0, #1
 8009c9a:	f43f aeae 	beq.w	80099fa <_printf_float+0xb6>
 8009c9e:	f108 0801 	add.w	r8, r8, #1
 8009ca2:	e7ec      	b.n	8009c7e <_printf_float+0x33a>
 8009ca4:	4642      	mov	r2, r8
 8009ca6:	4631      	mov	r1, r6
 8009ca8:	4628      	mov	r0, r5
 8009caa:	47b8      	blx	r7
 8009cac:	3001      	adds	r0, #1
 8009cae:	d1c2      	bne.n	8009c36 <_printf_float+0x2f2>
 8009cb0:	e6a3      	b.n	80099fa <_printf_float+0xb6>
 8009cb2:	2301      	movs	r3, #1
 8009cb4:	4631      	mov	r1, r6
 8009cb6:	4628      	mov	r0, r5
 8009cb8:	9206      	str	r2, [sp, #24]
 8009cba:	47b8      	blx	r7
 8009cbc:	3001      	adds	r0, #1
 8009cbe:	f43f ae9c 	beq.w	80099fa <_printf_float+0xb6>
 8009cc2:	9a06      	ldr	r2, [sp, #24]
 8009cc4:	f10b 0b01 	add.w	fp, fp, #1
 8009cc8:	e7bb      	b.n	8009c42 <_printf_float+0x2fe>
 8009cca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009cce:	4631      	mov	r1, r6
 8009cd0:	4628      	mov	r0, r5
 8009cd2:	47b8      	blx	r7
 8009cd4:	3001      	adds	r0, #1
 8009cd6:	d1c0      	bne.n	8009c5a <_printf_float+0x316>
 8009cd8:	e68f      	b.n	80099fa <_printf_float+0xb6>
 8009cda:	9a06      	ldr	r2, [sp, #24]
 8009cdc:	464b      	mov	r3, r9
 8009cde:	4442      	add	r2, r8
 8009ce0:	4631      	mov	r1, r6
 8009ce2:	4628      	mov	r0, r5
 8009ce4:	47b8      	blx	r7
 8009ce6:	3001      	adds	r0, #1
 8009ce8:	d1c3      	bne.n	8009c72 <_printf_float+0x32e>
 8009cea:	e686      	b.n	80099fa <_printf_float+0xb6>
 8009cec:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009cf0:	f1ba 0f01 	cmp.w	sl, #1
 8009cf4:	dc01      	bgt.n	8009cfa <_printf_float+0x3b6>
 8009cf6:	07db      	lsls	r3, r3, #31
 8009cf8:	d536      	bpl.n	8009d68 <_printf_float+0x424>
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	4642      	mov	r2, r8
 8009cfe:	4631      	mov	r1, r6
 8009d00:	4628      	mov	r0, r5
 8009d02:	47b8      	blx	r7
 8009d04:	3001      	adds	r0, #1
 8009d06:	f43f ae78 	beq.w	80099fa <_printf_float+0xb6>
 8009d0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d0e:	4631      	mov	r1, r6
 8009d10:	4628      	mov	r0, r5
 8009d12:	47b8      	blx	r7
 8009d14:	3001      	adds	r0, #1
 8009d16:	f43f ae70 	beq.w	80099fa <_printf_float+0xb6>
 8009d1a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009d1e:	2200      	movs	r2, #0
 8009d20:	2300      	movs	r3, #0
 8009d22:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009d26:	f7f6 ff07 	bl	8000b38 <__aeabi_dcmpeq>
 8009d2a:	b9c0      	cbnz	r0, 8009d5e <_printf_float+0x41a>
 8009d2c:	4653      	mov	r3, sl
 8009d2e:	f108 0201 	add.w	r2, r8, #1
 8009d32:	4631      	mov	r1, r6
 8009d34:	4628      	mov	r0, r5
 8009d36:	47b8      	blx	r7
 8009d38:	3001      	adds	r0, #1
 8009d3a:	d10c      	bne.n	8009d56 <_printf_float+0x412>
 8009d3c:	e65d      	b.n	80099fa <_printf_float+0xb6>
 8009d3e:	2301      	movs	r3, #1
 8009d40:	465a      	mov	r2, fp
 8009d42:	4631      	mov	r1, r6
 8009d44:	4628      	mov	r0, r5
 8009d46:	47b8      	blx	r7
 8009d48:	3001      	adds	r0, #1
 8009d4a:	f43f ae56 	beq.w	80099fa <_printf_float+0xb6>
 8009d4e:	f108 0801 	add.w	r8, r8, #1
 8009d52:	45d0      	cmp	r8, sl
 8009d54:	dbf3      	blt.n	8009d3e <_printf_float+0x3fa>
 8009d56:	464b      	mov	r3, r9
 8009d58:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009d5c:	e6df      	b.n	8009b1e <_printf_float+0x1da>
 8009d5e:	f04f 0800 	mov.w	r8, #0
 8009d62:	f104 0b1a 	add.w	fp, r4, #26
 8009d66:	e7f4      	b.n	8009d52 <_printf_float+0x40e>
 8009d68:	2301      	movs	r3, #1
 8009d6a:	4642      	mov	r2, r8
 8009d6c:	e7e1      	b.n	8009d32 <_printf_float+0x3ee>
 8009d6e:	2301      	movs	r3, #1
 8009d70:	464a      	mov	r2, r9
 8009d72:	4631      	mov	r1, r6
 8009d74:	4628      	mov	r0, r5
 8009d76:	47b8      	blx	r7
 8009d78:	3001      	adds	r0, #1
 8009d7a:	f43f ae3e 	beq.w	80099fa <_printf_float+0xb6>
 8009d7e:	f108 0801 	add.w	r8, r8, #1
 8009d82:	68e3      	ldr	r3, [r4, #12]
 8009d84:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009d86:	1a5b      	subs	r3, r3, r1
 8009d88:	4543      	cmp	r3, r8
 8009d8a:	dcf0      	bgt.n	8009d6e <_printf_float+0x42a>
 8009d8c:	e6fc      	b.n	8009b88 <_printf_float+0x244>
 8009d8e:	f04f 0800 	mov.w	r8, #0
 8009d92:	f104 0919 	add.w	r9, r4, #25
 8009d96:	e7f4      	b.n	8009d82 <_printf_float+0x43e>

08009d98 <_printf_common>:
 8009d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d9c:	4616      	mov	r6, r2
 8009d9e:	4698      	mov	r8, r3
 8009da0:	688a      	ldr	r2, [r1, #8]
 8009da2:	690b      	ldr	r3, [r1, #16]
 8009da4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009da8:	4293      	cmp	r3, r2
 8009daa:	bfb8      	it	lt
 8009dac:	4613      	movlt	r3, r2
 8009dae:	6033      	str	r3, [r6, #0]
 8009db0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009db4:	4607      	mov	r7, r0
 8009db6:	460c      	mov	r4, r1
 8009db8:	b10a      	cbz	r2, 8009dbe <_printf_common+0x26>
 8009dba:	3301      	adds	r3, #1
 8009dbc:	6033      	str	r3, [r6, #0]
 8009dbe:	6823      	ldr	r3, [r4, #0]
 8009dc0:	0699      	lsls	r1, r3, #26
 8009dc2:	bf42      	ittt	mi
 8009dc4:	6833      	ldrmi	r3, [r6, #0]
 8009dc6:	3302      	addmi	r3, #2
 8009dc8:	6033      	strmi	r3, [r6, #0]
 8009dca:	6825      	ldr	r5, [r4, #0]
 8009dcc:	f015 0506 	ands.w	r5, r5, #6
 8009dd0:	d106      	bne.n	8009de0 <_printf_common+0x48>
 8009dd2:	f104 0a19 	add.w	sl, r4, #25
 8009dd6:	68e3      	ldr	r3, [r4, #12]
 8009dd8:	6832      	ldr	r2, [r6, #0]
 8009dda:	1a9b      	subs	r3, r3, r2
 8009ddc:	42ab      	cmp	r3, r5
 8009dde:	dc26      	bgt.n	8009e2e <_printf_common+0x96>
 8009de0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009de4:	6822      	ldr	r2, [r4, #0]
 8009de6:	3b00      	subs	r3, #0
 8009de8:	bf18      	it	ne
 8009dea:	2301      	movne	r3, #1
 8009dec:	0692      	lsls	r2, r2, #26
 8009dee:	d42b      	bmi.n	8009e48 <_printf_common+0xb0>
 8009df0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009df4:	4641      	mov	r1, r8
 8009df6:	4638      	mov	r0, r7
 8009df8:	47c8      	blx	r9
 8009dfa:	3001      	adds	r0, #1
 8009dfc:	d01e      	beq.n	8009e3c <_printf_common+0xa4>
 8009dfe:	6823      	ldr	r3, [r4, #0]
 8009e00:	6922      	ldr	r2, [r4, #16]
 8009e02:	f003 0306 	and.w	r3, r3, #6
 8009e06:	2b04      	cmp	r3, #4
 8009e08:	bf02      	ittt	eq
 8009e0a:	68e5      	ldreq	r5, [r4, #12]
 8009e0c:	6833      	ldreq	r3, [r6, #0]
 8009e0e:	1aed      	subeq	r5, r5, r3
 8009e10:	68a3      	ldr	r3, [r4, #8]
 8009e12:	bf0c      	ite	eq
 8009e14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e18:	2500      	movne	r5, #0
 8009e1a:	4293      	cmp	r3, r2
 8009e1c:	bfc4      	itt	gt
 8009e1e:	1a9b      	subgt	r3, r3, r2
 8009e20:	18ed      	addgt	r5, r5, r3
 8009e22:	2600      	movs	r6, #0
 8009e24:	341a      	adds	r4, #26
 8009e26:	42b5      	cmp	r5, r6
 8009e28:	d11a      	bne.n	8009e60 <_printf_common+0xc8>
 8009e2a:	2000      	movs	r0, #0
 8009e2c:	e008      	b.n	8009e40 <_printf_common+0xa8>
 8009e2e:	2301      	movs	r3, #1
 8009e30:	4652      	mov	r2, sl
 8009e32:	4641      	mov	r1, r8
 8009e34:	4638      	mov	r0, r7
 8009e36:	47c8      	blx	r9
 8009e38:	3001      	adds	r0, #1
 8009e3a:	d103      	bne.n	8009e44 <_printf_common+0xac>
 8009e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e44:	3501      	adds	r5, #1
 8009e46:	e7c6      	b.n	8009dd6 <_printf_common+0x3e>
 8009e48:	18e1      	adds	r1, r4, r3
 8009e4a:	1c5a      	adds	r2, r3, #1
 8009e4c:	2030      	movs	r0, #48	@ 0x30
 8009e4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009e52:	4422      	add	r2, r4
 8009e54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009e58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009e5c:	3302      	adds	r3, #2
 8009e5e:	e7c7      	b.n	8009df0 <_printf_common+0x58>
 8009e60:	2301      	movs	r3, #1
 8009e62:	4622      	mov	r2, r4
 8009e64:	4641      	mov	r1, r8
 8009e66:	4638      	mov	r0, r7
 8009e68:	47c8      	blx	r9
 8009e6a:	3001      	adds	r0, #1
 8009e6c:	d0e6      	beq.n	8009e3c <_printf_common+0xa4>
 8009e6e:	3601      	adds	r6, #1
 8009e70:	e7d9      	b.n	8009e26 <_printf_common+0x8e>
	...

08009e74 <_printf_i>:
 8009e74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e78:	7e0f      	ldrb	r7, [r1, #24]
 8009e7a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009e7c:	2f78      	cmp	r7, #120	@ 0x78
 8009e7e:	4691      	mov	r9, r2
 8009e80:	4680      	mov	r8, r0
 8009e82:	460c      	mov	r4, r1
 8009e84:	469a      	mov	sl, r3
 8009e86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009e8a:	d807      	bhi.n	8009e9c <_printf_i+0x28>
 8009e8c:	2f62      	cmp	r7, #98	@ 0x62
 8009e8e:	d80a      	bhi.n	8009ea6 <_printf_i+0x32>
 8009e90:	2f00      	cmp	r7, #0
 8009e92:	f000 80d2 	beq.w	800a03a <_printf_i+0x1c6>
 8009e96:	2f58      	cmp	r7, #88	@ 0x58
 8009e98:	f000 80b9 	beq.w	800a00e <_printf_i+0x19a>
 8009e9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ea0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009ea4:	e03a      	b.n	8009f1c <_printf_i+0xa8>
 8009ea6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009eaa:	2b15      	cmp	r3, #21
 8009eac:	d8f6      	bhi.n	8009e9c <_printf_i+0x28>
 8009eae:	a101      	add	r1, pc, #4	@ (adr r1, 8009eb4 <_printf_i+0x40>)
 8009eb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009eb4:	08009f0d 	.word	0x08009f0d
 8009eb8:	08009f21 	.word	0x08009f21
 8009ebc:	08009e9d 	.word	0x08009e9d
 8009ec0:	08009e9d 	.word	0x08009e9d
 8009ec4:	08009e9d 	.word	0x08009e9d
 8009ec8:	08009e9d 	.word	0x08009e9d
 8009ecc:	08009f21 	.word	0x08009f21
 8009ed0:	08009e9d 	.word	0x08009e9d
 8009ed4:	08009e9d 	.word	0x08009e9d
 8009ed8:	08009e9d 	.word	0x08009e9d
 8009edc:	08009e9d 	.word	0x08009e9d
 8009ee0:	0800a021 	.word	0x0800a021
 8009ee4:	08009f4b 	.word	0x08009f4b
 8009ee8:	08009fdb 	.word	0x08009fdb
 8009eec:	08009e9d 	.word	0x08009e9d
 8009ef0:	08009e9d 	.word	0x08009e9d
 8009ef4:	0800a043 	.word	0x0800a043
 8009ef8:	08009e9d 	.word	0x08009e9d
 8009efc:	08009f4b 	.word	0x08009f4b
 8009f00:	08009e9d 	.word	0x08009e9d
 8009f04:	08009e9d 	.word	0x08009e9d
 8009f08:	08009fe3 	.word	0x08009fe3
 8009f0c:	6833      	ldr	r3, [r6, #0]
 8009f0e:	1d1a      	adds	r2, r3, #4
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	6032      	str	r2, [r6, #0]
 8009f14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009f1c:	2301      	movs	r3, #1
 8009f1e:	e09d      	b.n	800a05c <_printf_i+0x1e8>
 8009f20:	6833      	ldr	r3, [r6, #0]
 8009f22:	6820      	ldr	r0, [r4, #0]
 8009f24:	1d19      	adds	r1, r3, #4
 8009f26:	6031      	str	r1, [r6, #0]
 8009f28:	0606      	lsls	r6, r0, #24
 8009f2a:	d501      	bpl.n	8009f30 <_printf_i+0xbc>
 8009f2c:	681d      	ldr	r5, [r3, #0]
 8009f2e:	e003      	b.n	8009f38 <_printf_i+0xc4>
 8009f30:	0645      	lsls	r5, r0, #25
 8009f32:	d5fb      	bpl.n	8009f2c <_printf_i+0xb8>
 8009f34:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009f38:	2d00      	cmp	r5, #0
 8009f3a:	da03      	bge.n	8009f44 <_printf_i+0xd0>
 8009f3c:	232d      	movs	r3, #45	@ 0x2d
 8009f3e:	426d      	negs	r5, r5
 8009f40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f44:	4859      	ldr	r0, [pc, #356]	@ (800a0ac <_printf_i+0x238>)
 8009f46:	230a      	movs	r3, #10
 8009f48:	e011      	b.n	8009f6e <_printf_i+0xfa>
 8009f4a:	6821      	ldr	r1, [r4, #0]
 8009f4c:	6833      	ldr	r3, [r6, #0]
 8009f4e:	0608      	lsls	r0, r1, #24
 8009f50:	f853 5b04 	ldr.w	r5, [r3], #4
 8009f54:	d402      	bmi.n	8009f5c <_printf_i+0xe8>
 8009f56:	0649      	lsls	r1, r1, #25
 8009f58:	bf48      	it	mi
 8009f5a:	b2ad      	uxthmi	r5, r5
 8009f5c:	2f6f      	cmp	r7, #111	@ 0x6f
 8009f5e:	4853      	ldr	r0, [pc, #332]	@ (800a0ac <_printf_i+0x238>)
 8009f60:	6033      	str	r3, [r6, #0]
 8009f62:	bf14      	ite	ne
 8009f64:	230a      	movne	r3, #10
 8009f66:	2308      	moveq	r3, #8
 8009f68:	2100      	movs	r1, #0
 8009f6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009f6e:	6866      	ldr	r6, [r4, #4]
 8009f70:	60a6      	str	r6, [r4, #8]
 8009f72:	2e00      	cmp	r6, #0
 8009f74:	bfa2      	ittt	ge
 8009f76:	6821      	ldrge	r1, [r4, #0]
 8009f78:	f021 0104 	bicge.w	r1, r1, #4
 8009f7c:	6021      	strge	r1, [r4, #0]
 8009f7e:	b90d      	cbnz	r5, 8009f84 <_printf_i+0x110>
 8009f80:	2e00      	cmp	r6, #0
 8009f82:	d04b      	beq.n	800a01c <_printf_i+0x1a8>
 8009f84:	4616      	mov	r6, r2
 8009f86:	fbb5 f1f3 	udiv	r1, r5, r3
 8009f8a:	fb03 5711 	mls	r7, r3, r1, r5
 8009f8e:	5dc7      	ldrb	r7, [r0, r7]
 8009f90:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009f94:	462f      	mov	r7, r5
 8009f96:	42bb      	cmp	r3, r7
 8009f98:	460d      	mov	r5, r1
 8009f9a:	d9f4      	bls.n	8009f86 <_printf_i+0x112>
 8009f9c:	2b08      	cmp	r3, #8
 8009f9e:	d10b      	bne.n	8009fb8 <_printf_i+0x144>
 8009fa0:	6823      	ldr	r3, [r4, #0]
 8009fa2:	07df      	lsls	r7, r3, #31
 8009fa4:	d508      	bpl.n	8009fb8 <_printf_i+0x144>
 8009fa6:	6923      	ldr	r3, [r4, #16]
 8009fa8:	6861      	ldr	r1, [r4, #4]
 8009faa:	4299      	cmp	r1, r3
 8009fac:	bfde      	ittt	le
 8009fae:	2330      	movle	r3, #48	@ 0x30
 8009fb0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009fb4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009fb8:	1b92      	subs	r2, r2, r6
 8009fba:	6122      	str	r2, [r4, #16]
 8009fbc:	f8cd a000 	str.w	sl, [sp]
 8009fc0:	464b      	mov	r3, r9
 8009fc2:	aa03      	add	r2, sp, #12
 8009fc4:	4621      	mov	r1, r4
 8009fc6:	4640      	mov	r0, r8
 8009fc8:	f7ff fee6 	bl	8009d98 <_printf_common>
 8009fcc:	3001      	adds	r0, #1
 8009fce:	d14a      	bne.n	800a066 <_printf_i+0x1f2>
 8009fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8009fd4:	b004      	add	sp, #16
 8009fd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fda:	6823      	ldr	r3, [r4, #0]
 8009fdc:	f043 0320 	orr.w	r3, r3, #32
 8009fe0:	6023      	str	r3, [r4, #0]
 8009fe2:	4833      	ldr	r0, [pc, #204]	@ (800a0b0 <_printf_i+0x23c>)
 8009fe4:	2778      	movs	r7, #120	@ 0x78
 8009fe6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009fea:	6823      	ldr	r3, [r4, #0]
 8009fec:	6831      	ldr	r1, [r6, #0]
 8009fee:	061f      	lsls	r7, r3, #24
 8009ff0:	f851 5b04 	ldr.w	r5, [r1], #4
 8009ff4:	d402      	bmi.n	8009ffc <_printf_i+0x188>
 8009ff6:	065f      	lsls	r7, r3, #25
 8009ff8:	bf48      	it	mi
 8009ffa:	b2ad      	uxthmi	r5, r5
 8009ffc:	6031      	str	r1, [r6, #0]
 8009ffe:	07d9      	lsls	r1, r3, #31
 800a000:	bf44      	itt	mi
 800a002:	f043 0320 	orrmi.w	r3, r3, #32
 800a006:	6023      	strmi	r3, [r4, #0]
 800a008:	b11d      	cbz	r5, 800a012 <_printf_i+0x19e>
 800a00a:	2310      	movs	r3, #16
 800a00c:	e7ac      	b.n	8009f68 <_printf_i+0xf4>
 800a00e:	4827      	ldr	r0, [pc, #156]	@ (800a0ac <_printf_i+0x238>)
 800a010:	e7e9      	b.n	8009fe6 <_printf_i+0x172>
 800a012:	6823      	ldr	r3, [r4, #0]
 800a014:	f023 0320 	bic.w	r3, r3, #32
 800a018:	6023      	str	r3, [r4, #0]
 800a01a:	e7f6      	b.n	800a00a <_printf_i+0x196>
 800a01c:	4616      	mov	r6, r2
 800a01e:	e7bd      	b.n	8009f9c <_printf_i+0x128>
 800a020:	6833      	ldr	r3, [r6, #0]
 800a022:	6825      	ldr	r5, [r4, #0]
 800a024:	6961      	ldr	r1, [r4, #20]
 800a026:	1d18      	adds	r0, r3, #4
 800a028:	6030      	str	r0, [r6, #0]
 800a02a:	062e      	lsls	r6, r5, #24
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	d501      	bpl.n	800a034 <_printf_i+0x1c0>
 800a030:	6019      	str	r1, [r3, #0]
 800a032:	e002      	b.n	800a03a <_printf_i+0x1c6>
 800a034:	0668      	lsls	r0, r5, #25
 800a036:	d5fb      	bpl.n	800a030 <_printf_i+0x1bc>
 800a038:	8019      	strh	r1, [r3, #0]
 800a03a:	2300      	movs	r3, #0
 800a03c:	6123      	str	r3, [r4, #16]
 800a03e:	4616      	mov	r6, r2
 800a040:	e7bc      	b.n	8009fbc <_printf_i+0x148>
 800a042:	6833      	ldr	r3, [r6, #0]
 800a044:	1d1a      	adds	r2, r3, #4
 800a046:	6032      	str	r2, [r6, #0]
 800a048:	681e      	ldr	r6, [r3, #0]
 800a04a:	6862      	ldr	r2, [r4, #4]
 800a04c:	2100      	movs	r1, #0
 800a04e:	4630      	mov	r0, r6
 800a050:	f7f6 f8f6 	bl	8000240 <memchr>
 800a054:	b108      	cbz	r0, 800a05a <_printf_i+0x1e6>
 800a056:	1b80      	subs	r0, r0, r6
 800a058:	6060      	str	r0, [r4, #4]
 800a05a:	6863      	ldr	r3, [r4, #4]
 800a05c:	6123      	str	r3, [r4, #16]
 800a05e:	2300      	movs	r3, #0
 800a060:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a064:	e7aa      	b.n	8009fbc <_printf_i+0x148>
 800a066:	6923      	ldr	r3, [r4, #16]
 800a068:	4632      	mov	r2, r6
 800a06a:	4649      	mov	r1, r9
 800a06c:	4640      	mov	r0, r8
 800a06e:	47d0      	blx	sl
 800a070:	3001      	adds	r0, #1
 800a072:	d0ad      	beq.n	8009fd0 <_printf_i+0x15c>
 800a074:	6823      	ldr	r3, [r4, #0]
 800a076:	079b      	lsls	r3, r3, #30
 800a078:	d413      	bmi.n	800a0a2 <_printf_i+0x22e>
 800a07a:	68e0      	ldr	r0, [r4, #12]
 800a07c:	9b03      	ldr	r3, [sp, #12]
 800a07e:	4298      	cmp	r0, r3
 800a080:	bfb8      	it	lt
 800a082:	4618      	movlt	r0, r3
 800a084:	e7a6      	b.n	8009fd4 <_printf_i+0x160>
 800a086:	2301      	movs	r3, #1
 800a088:	4632      	mov	r2, r6
 800a08a:	4649      	mov	r1, r9
 800a08c:	4640      	mov	r0, r8
 800a08e:	47d0      	blx	sl
 800a090:	3001      	adds	r0, #1
 800a092:	d09d      	beq.n	8009fd0 <_printf_i+0x15c>
 800a094:	3501      	adds	r5, #1
 800a096:	68e3      	ldr	r3, [r4, #12]
 800a098:	9903      	ldr	r1, [sp, #12]
 800a09a:	1a5b      	subs	r3, r3, r1
 800a09c:	42ab      	cmp	r3, r5
 800a09e:	dcf2      	bgt.n	800a086 <_printf_i+0x212>
 800a0a0:	e7eb      	b.n	800a07a <_printf_i+0x206>
 800a0a2:	2500      	movs	r5, #0
 800a0a4:	f104 0619 	add.w	r6, r4, #25
 800a0a8:	e7f5      	b.n	800a096 <_printf_i+0x222>
 800a0aa:	bf00      	nop
 800a0ac:	0800c95b 	.word	0x0800c95b
 800a0b0:	0800c96c 	.word	0x0800c96c

0800a0b4 <std>:
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	b510      	push	{r4, lr}
 800a0b8:	4604      	mov	r4, r0
 800a0ba:	e9c0 3300 	strd	r3, r3, [r0]
 800a0be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a0c2:	6083      	str	r3, [r0, #8]
 800a0c4:	8181      	strh	r1, [r0, #12]
 800a0c6:	6643      	str	r3, [r0, #100]	@ 0x64
 800a0c8:	81c2      	strh	r2, [r0, #14]
 800a0ca:	6183      	str	r3, [r0, #24]
 800a0cc:	4619      	mov	r1, r3
 800a0ce:	2208      	movs	r2, #8
 800a0d0:	305c      	adds	r0, #92	@ 0x5c
 800a0d2:	f000 f926 	bl	800a322 <memset>
 800a0d6:	4b0d      	ldr	r3, [pc, #52]	@ (800a10c <std+0x58>)
 800a0d8:	6263      	str	r3, [r4, #36]	@ 0x24
 800a0da:	4b0d      	ldr	r3, [pc, #52]	@ (800a110 <std+0x5c>)
 800a0dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a0de:	4b0d      	ldr	r3, [pc, #52]	@ (800a114 <std+0x60>)
 800a0e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a0e2:	4b0d      	ldr	r3, [pc, #52]	@ (800a118 <std+0x64>)
 800a0e4:	6323      	str	r3, [r4, #48]	@ 0x30
 800a0e6:	4b0d      	ldr	r3, [pc, #52]	@ (800a11c <std+0x68>)
 800a0e8:	6224      	str	r4, [r4, #32]
 800a0ea:	429c      	cmp	r4, r3
 800a0ec:	d006      	beq.n	800a0fc <std+0x48>
 800a0ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a0f2:	4294      	cmp	r4, r2
 800a0f4:	d002      	beq.n	800a0fc <std+0x48>
 800a0f6:	33d0      	adds	r3, #208	@ 0xd0
 800a0f8:	429c      	cmp	r4, r3
 800a0fa:	d105      	bne.n	800a108 <std+0x54>
 800a0fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a100:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a104:	f000 b9e6 	b.w	800a4d4 <__retarget_lock_init_recursive>
 800a108:	bd10      	pop	{r4, pc}
 800a10a:	bf00      	nop
 800a10c:	0800a29d 	.word	0x0800a29d
 800a110:	0800a2bf 	.word	0x0800a2bf
 800a114:	0800a2f7 	.word	0x0800a2f7
 800a118:	0800a31b 	.word	0x0800a31b
 800a11c:	200005c0 	.word	0x200005c0

0800a120 <stdio_exit_handler>:
 800a120:	4a02      	ldr	r2, [pc, #8]	@ (800a12c <stdio_exit_handler+0xc>)
 800a122:	4903      	ldr	r1, [pc, #12]	@ (800a130 <stdio_exit_handler+0x10>)
 800a124:	4803      	ldr	r0, [pc, #12]	@ (800a134 <stdio_exit_handler+0x14>)
 800a126:	f000 b869 	b.w	800a1fc <_fwalk_sglue>
 800a12a:	bf00      	nop
 800a12c:	20000010 	.word	0x20000010
 800a130:	0800c0f1 	.word	0x0800c0f1
 800a134:	20000020 	.word	0x20000020

0800a138 <cleanup_stdio>:
 800a138:	6841      	ldr	r1, [r0, #4]
 800a13a:	4b0c      	ldr	r3, [pc, #48]	@ (800a16c <cleanup_stdio+0x34>)
 800a13c:	4299      	cmp	r1, r3
 800a13e:	b510      	push	{r4, lr}
 800a140:	4604      	mov	r4, r0
 800a142:	d001      	beq.n	800a148 <cleanup_stdio+0x10>
 800a144:	f001 ffd4 	bl	800c0f0 <_fflush_r>
 800a148:	68a1      	ldr	r1, [r4, #8]
 800a14a:	4b09      	ldr	r3, [pc, #36]	@ (800a170 <cleanup_stdio+0x38>)
 800a14c:	4299      	cmp	r1, r3
 800a14e:	d002      	beq.n	800a156 <cleanup_stdio+0x1e>
 800a150:	4620      	mov	r0, r4
 800a152:	f001 ffcd 	bl	800c0f0 <_fflush_r>
 800a156:	68e1      	ldr	r1, [r4, #12]
 800a158:	4b06      	ldr	r3, [pc, #24]	@ (800a174 <cleanup_stdio+0x3c>)
 800a15a:	4299      	cmp	r1, r3
 800a15c:	d004      	beq.n	800a168 <cleanup_stdio+0x30>
 800a15e:	4620      	mov	r0, r4
 800a160:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a164:	f001 bfc4 	b.w	800c0f0 <_fflush_r>
 800a168:	bd10      	pop	{r4, pc}
 800a16a:	bf00      	nop
 800a16c:	200005c0 	.word	0x200005c0
 800a170:	20000628 	.word	0x20000628
 800a174:	20000690 	.word	0x20000690

0800a178 <global_stdio_init.part.0>:
 800a178:	b510      	push	{r4, lr}
 800a17a:	4b0b      	ldr	r3, [pc, #44]	@ (800a1a8 <global_stdio_init.part.0+0x30>)
 800a17c:	4c0b      	ldr	r4, [pc, #44]	@ (800a1ac <global_stdio_init.part.0+0x34>)
 800a17e:	4a0c      	ldr	r2, [pc, #48]	@ (800a1b0 <global_stdio_init.part.0+0x38>)
 800a180:	601a      	str	r2, [r3, #0]
 800a182:	4620      	mov	r0, r4
 800a184:	2200      	movs	r2, #0
 800a186:	2104      	movs	r1, #4
 800a188:	f7ff ff94 	bl	800a0b4 <std>
 800a18c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a190:	2201      	movs	r2, #1
 800a192:	2109      	movs	r1, #9
 800a194:	f7ff ff8e 	bl	800a0b4 <std>
 800a198:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a19c:	2202      	movs	r2, #2
 800a19e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1a2:	2112      	movs	r1, #18
 800a1a4:	f7ff bf86 	b.w	800a0b4 <std>
 800a1a8:	200006f8 	.word	0x200006f8
 800a1ac:	200005c0 	.word	0x200005c0
 800a1b0:	0800a121 	.word	0x0800a121

0800a1b4 <__sfp_lock_acquire>:
 800a1b4:	4801      	ldr	r0, [pc, #4]	@ (800a1bc <__sfp_lock_acquire+0x8>)
 800a1b6:	f000 b98e 	b.w	800a4d6 <__retarget_lock_acquire_recursive>
 800a1ba:	bf00      	nop
 800a1bc:	20000701 	.word	0x20000701

0800a1c0 <__sfp_lock_release>:
 800a1c0:	4801      	ldr	r0, [pc, #4]	@ (800a1c8 <__sfp_lock_release+0x8>)
 800a1c2:	f000 b989 	b.w	800a4d8 <__retarget_lock_release_recursive>
 800a1c6:	bf00      	nop
 800a1c8:	20000701 	.word	0x20000701

0800a1cc <__sinit>:
 800a1cc:	b510      	push	{r4, lr}
 800a1ce:	4604      	mov	r4, r0
 800a1d0:	f7ff fff0 	bl	800a1b4 <__sfp_lock_acquire>
 800a1d4:	6a23      	ldr	r3, [r4, #32]
 800a1d6:	b11b      	cbz	r3, 800a1e0 <__sinit+0x14>
 800a1d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1dc:	f7ff bff0 	b.w	800a1c0 <__sfp_lock_release>
 800a1e0:	4b04      	ldr	r3, [pc, #16]	@ (800a1f4 <__sinit+0x28>)
 800a1e2:	6223      	str	r3, [r4, #32]
 800a1e4:	4b04      	ldr	r3, [pc, #16]	@ (800a1f8 <__sinit+0x2c>)
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d1f5      	bne.n	800a1d8 <__sinit+0xc>
 800a1ec:	f7ff ffc4 	bl	800a178 <global_stdio_init.part.0>
 800a1f0:	e7f2      	b.n	800a1d8 <__sinit+0xc>
 800a1f2:	bf00      	nop
 800a1f4:	0800a139 	.word	0x0800a139
 800a1f8:	200006f8 	.word	0x200006f8

0800a1fc <_fwalk_sglue>:
 800a1fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a200:	4607      	mov	r7, r0
 800a202:	4688      	mov	r8, r1
 800a204:	4614      	mov	r4, r2
 800a206:	2600      	movs	r6, #0
 800a208:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a20c:	f1b9 0901 	subs.w	r9, r9, #1
 800a210:	d505      	bpl.n	800a21e <_fwalk_sglue+0x22>
 800a212:	6824      	ldr	r4, [r4, #0]
 800a214:	2c00      	cmp	r4, #0
 800a216:	d1f7      	bne.n	800a208 <_fwalk_sglue+0xc>
 800a218:	4630      	mov	r0, r6
 800a21a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a21e:	89ab      	ldrh	r3, [r5, #12]
 800a220:	2b01      	cmp	r3, #1
 800a222:	d907      	bls.n	800a234 <_fwalk_sglue+0x38>
 800a224:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a228:	3301      	adds	r3, #1
 800a22a:	d003      	beq.n	800a234 <_fwalk_sglue+0x38>
 800a22c:	4629      	mov	r1, r5
 800a22e:	4638      	mov	r0, r7
 800a230:	47c0      	blx	r8
 800a232:	4306      	orrs	r6, r0
 800a234:	3568      	adds	r5, #104	@ 0x68
 800a236:	e7e9      	b.n	800a20c <_fwalk_sglue+0x10>

0800a238 <iprintf>:
 800a238:	b40f      	push	{r0, r1, r2, r3}
 800a23a:	b507      	push	{r0, r1, r2, lr}
 800a23c:	4906      	ldr	r1, [pc, #24]	@ (800a258 <iprintf+0x20>)
 800a23e:	ab04      	add	r3, sp, #16
 800a240:	6808      	ldr	r0, [r1, #0]
 800a242:	f853 2b04 	ldr.w	r2, [r3], #4
 800a246:	6881      	ldr	r1, [r0, #8]
 800a248:	9301      	str	r3, [sp, #4]
 800a24a:	f001 fdb5 	bl	800bdb8 <_vfiprintf_r>
 800a24e:	b003      	add	sp, #12
 800a250:	f85d eb04 	ldr.w	lr, [sp], #4
 800a254:	b004      	add	sp, #16
 800a256:	4770      	bx	lr
 800a258:	2000001c 	.word	0x2000001c

0800a25c <siprintf>:
 800a25c:	b40e      	push	{r1, r2, r3}
 800a25e:	b500      	push	{lr}
 800a260:	b09c      	sub	sp, #112	@ 0x70
 800a262:	ab1d      	add	r3, sp, #116	@ 0x74
 800a264:	9002      	str	r0, [sp, #8]
 800a266:	9006      	str	r0, [sp, #24]
 800a268:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a26c:	4809      	ldr	r0, [pc, #36]	@ (800a294 <siprintf+0x38>)
 800a26e:	9107      	str	r1, [sp, #28]
 800a270:	9104      	str	r1, [sp, #16]
 800a272:	4909      	ldr	r1, [pc, #36]	@ (800a298 <siprintf+0x3c>)
 800a274:	f853 2b04 	ldr.w	r2, [r3], #4
 800a278:	9105      	str	r1, [sp, #20]
 800a27a:	6800      	ldr	r0, [r0, #0]
 800a27c:	9301      	str	r3, [sp, #4]
 800a27e:	a902      	add	r1, sp, #8
 800a280:	f001 fc74 	bl	800bb6c <_svfiprintf_r>
 800a284:	9b02      	ldr	r3, [sp, #8]
 800a286:	2200      	movs	r2, #0
 800a288:	701a      	strb	r2, [r3, #0]
 800a28a:	b01c      	add	sp, #112	@ 0x70
 800a28c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a290:	b003      	add	sp, #12
 800a292:	4770      	bx	lr
 800a294:	2000001c 	.word	0x2000001c
 800a298:	ffff0208 	.word	0xffff0208

0800a29c <__sread>:
 800a29c:	b510      	push	{r4, lr}
 800a29e:	460c      	mov	r4, r1
 800a2a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2a4:	f000 f8c8 	bl	800a438 <_read_r>
 800a2a8:	2800      	cmp	r0, #0
 800a2aa:	bfab      	itete	ge
 800a2ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a2ae:	89a3      	ldrhlt	r3, [r4, #12]
 800a2b0:	181b      	addge	r3, r3, r0
 800a2b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a2b6:	bfac      	ite	ge
 800a2b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a2ba:	81a3      	strhlt	r3, [r4, #12]
 800a2bc:	bd10      	pop	{r4, pc}

0800a2be <__swrite>:
 800a2be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2c2:	461f      	mov	r7, r3
 800a2c4:	898b      	ldrh	r3, [r1, #12]
 800a2c6:	05db      	lsls	r3, r3, #23
 800a2c8:	4605      	mov	r5, r0
 800a2ca:	460c      	mov	r4, r1
 800a2cc:	4616      	mov	r6, r2
 800a2ce:	d505      	bpl.n	800a2dc <__swrite+0x1e>
 800a2d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2d4:	2302      	movs	r3, #2
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	f000 f89c 	bl	800a414 <_lseek_r>
 800a2dc:	89a3      	ldrh	r3, [r4, #12]
 800a2de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a2e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a2e6:	81a3      	strh	r3, [r4, #12]
 800a2e8:	4632      	mov	r2, r6
 800a2ea:	463b      	mov	r3, r7
 800a2ec:	4628      	mov	r0, r5
 800a2ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a2f2:	f000 b8b3 	b.w	800a45c <_write_r>

0800a2f6 <__sseek>:
 800a2f6:	b510      	push	{r4, lr}
 800a2f8:	460c      	mov	r4, r1
 800a2fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2fe:	f000 f889 	bl	800a414 <_lseek_r>
 800a302:	1c43      	adds	r3, r0, #1
 800a304:	89a3      	ldrh	r3, [r4, #12]
 800a306:	bf15      	itete	ne
 800a308:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a30a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a30e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a312:	81a3      	strheq	r3, [r4, #12]
 800a314:	bf18      	it	ne
 800a316:	81a3      	strhne	r3, [r4, #12]
 800a318:	bd10      	pop	{r4, pc}

0800a31a <__sclose>:
 800a31a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a31e:	f000 b869 	b.w	800a3f4 <_close_r>

0800a322 <memset>:
 800a322:	4402      	add	r2, r0
 800a324:	4603      	mov	r3, r0
 800a326:	4293      	cmp	r3, r2
 800a328:	d100      	bne.n	800a32c <memset+0xa>
 800a32a:	4770      	bx	lr
 800a32c:	f803 1b01 	strb.w	r1, [r3], #1
 800a330:	e7f9      	b.n	800a326 <memset+0x4>
	...

0800a334 <strtok>:
 800a334:	4b16      	ldr	r3, [pc, #88]	@ (800a390 <strtok+0x5c>)
 800a336:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a33a:	681f      	ldr	r7, [r3, #0]
 800a33c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800a33e:	4605      	mov	r5, r0
 800a340:	460e      	mov	r6, r1
 800a342:	b9ec      	cbnz	r4, 800a380 <strtok+0x4c>
 800a344:	2050      	movs	r0, #80	@ 0x50
 800a346:	f000 ff7d 	bl	800b244 <malloc>
 800a34a:	4602      	mov	r2, r0
 800a34c:	6478      	str	r0, [r7, #68]	@ 0x44
 800a34e:	b920      	cbnz	r0, 800a35a <strtok+0x26>
 800a350:	4b10      	ldr	r3, [pc, #64]	@ (800a394 <strtok+0x60>)
 800a352:	4811      	ldr	r0, [pc, #68]	@ (800a398 <strtok+0x64>)
 800a354:	215b      	movs	r1, #91	@ 0x5b
 800a356:	f000 f8c1 	bl	800a4dc <__assert_func>
 800a35a:	e9c0 4400 	strd	r4, r4, [r0]
 800a35e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800a362:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800a366:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800a36a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800a36e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800a372:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800a376:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800a37a:	6184      	str	r4, [r0, #24]
 800a37c:	7704      	strb	r4, [r0, #28]
 800a37e:	6244      	str	r4, [r0, #36]	@ 0x24
 800a380:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a382:	4631      	mov	r1, r6
 800a384:	4628      	mov	r0, r5
 800a386:	2301      	movs	r3, #1
 800a388:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a38c:	f000 b806 	b.w	800a39c <__strtok_r>
 800a390:	2000001c 	.word	0x2000001c
 800a394:	0800c97d 	.word	0x0800c97d
 800a398:	0800c994 	.word	0x0800c994

0800a39c <__strtok_r>:
 800a39c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a39e:	4604      	mov	r4, r0
 800a3a0:	b908      	cbnz	r0, 800a3a6 <__strtok_r+0xa>
 800a3a2:	6814      	ldr	r4, [r2, #0]
 800a3a4:	b144      	cbz	r4, 800a3b8 <__strtok_r+0x1c>
 800a3a6:	4620      	mov	r0, r4
 800a3a8:	f814 5b01 	ldrb.w	r5, [r4], #1
 800a3ac:	460f      	mov	r7, r1
 800a3ae:	f817 6b01 	ldrb.w	r6, [r7], #1
 800a3b2:	b91e      	cbnz	r6, 800a3bc <__strtok_r+0x20>
 800a3b4:	b965      	cbnz	r5, 800a3d0 <__strtok_r+0x34>
 800a3b6:	6015      	str	r5, [r2, #0]
 800a3b8:	2000      	movs	r0, #0
 800a3ba:	e005      	b.n	800a3c8 <__strtok_r+0x2c>
 800a3bc:	42b5      	cmp	r5, r6
 800a3be:	d1f6      	bne.n	800a3ae <__strtok_r+0x12>
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d1f0      	bne.n	800a3a6 <__strtok_r+0xa>
 800a3c4:	6014      	str	r4, [r2, #0]
 800a3c6:	7003      	strb	r3, [r0, #0]
 800a3c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3ca:	461c      	mov	r4, r3
 800a3cc:	e00c      	b.n	800a3e8 <__strtok_r+0x4c>
 800a3ce:	b915      	cbnz	r5, 800a3d6 <__strtok_r+0x3a>
 800a3d0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a3d4:	460e      	mov	r6, r1
 800a3d6:	f816 5b01 	ldrb.w	r5, [r6], #1
 800a3da:	42ab      	cmp	r3, r5
 800a3dc:	d1f7      	bne.n	800a3ce <__strtok_r+0x32>
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d0f3      	beq.n	800a3ca <__strtok_r+0x2e>
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	f804 3c01 	strb.w	r3, [r4, #-1]
 800a3e8:	6014      	str	r4, [r2, #0]
 800a3ea:	e7ed      	b.n	800a3c8 <__strtok_r+0x2c>

0800a3ec <_localeconv_r>:
 800a3ec:	4800      	ldr	r0, [pc, #0]	@ (800a3f0 <_localeconv_r+0x4>)
 800a3ee:	4770      	bx	lr
 800a3f0:	2000015c 	.word	0x2000015c

0800a3f4 <_close_r>:
 800a3f4:	b538      	push	{r3, r4, r5, lr}
 800a3f6:	4d06      	ldr	r5, [pc, #24]	@ (800a410 <_close_r+0x1c>)
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	4604      	mov	r4, r0
 800a3fc:	4608      	mov	r0, r1
 800a3fe:	602b      	str	r3, [r5, #0]
 800a400:	f7f7 fc86 	bl	8001d10 <_close>
 800a404:	1c43      	adds	r3, r0, #1
 800a406:	d102      	bne.n	800a40e <_close_r+0x1a>
 800a408:	682b      	ldr	r3, [r5, #0]
 800a40a:	b103      	cbz	r3, 800a40e <_close_r+0x1a>
 800a40c:	6023      	str	r3, [r4, #0]
 800a40e:	bd38      	pop	{r3, r4, r5, pc}
 800a410:	200006fc 	.word	0x200006fc

0800a414 <_lseek_r>:
 800a414:	b538      	push	{r3, r4, r5, lr}
 800a416:	4d07      	ldr	r5, [pc, #28]	@ (800a434 <_lseek_r+0x20>)
 800a418:	4604      	mov	r4, r0
 800a41a:	4608      	mov	r0, r1
 800a41c:	4611      	mov	r1, r2
 800a41e:	2200      	movs	r2, #0
 800a420:	602a      	str	r2, [r5, #0]
 800a422:	461a      	mov	r2, r3
 800a424:	f7f7 fc9b 	bl	8001d5e <_lseek>
 800a428:	1c43      	adds	r3, r0, #1
 800a42a:	d102      	bne.n	800a432 <_lseek_r+0x1e>
 800a42c:	682b      	ldr	r3, [r5, #0]
 800a42e:	b103      	cbz	r3, 800a432 <_lseek_r+0x1e>
 800a430:	6023      	str	r3, [r4, #0]
 800a432:	bd38      	pop	{r3, r4, r5, pc}
 800a434:	200006fc 	.word	0x200006fc

0800a438 <_read_r>:
 800a438:	b538      	push	{r3, r4, r5, lr}
 800a43a:	4d07      	ldr	r5, [pc, #28]	@ (800a458 <_read_r+0x20>)
 800a43c:	4604      	mov	r4, r0
 800a43e:	4608      	mov	r0, r1
 800a440:	4611      	mov	r1, r2
 800a442:	2200      	movs	r2, #0
 800a444:	602a      	str	r2, [r5, #0]
 800a446:	461a      	mov	r2, r3
 800a448:	f7f7 fc29 	bl	8001c9e <_read>
 800a44c:	1c43      	adds	r3, r0, #1
 800a44e:	d102      	bne.n	800a456 <_read_r+0x1e>
 800a450:	682b      	ldr	r3, [r5, #0]
 800a452:	b103      	cbz	r3, 800a456 <_read_r+0x1e>
 800a454:	6023      	str	r3, [r4, #0]
 800a456:	bd38      	pop	{r3, r4, r5, pc}
 800a458:	200006fc 	.word	0x200006fc

0800a45c <_write_r>:
 800a45c:	b538      	push	{r3, r4, r5, lr}
 800a45e:	4d07      	ldr	r5, [pc, #28]	@ (800a47c <_write_r+0x20>)
 800a460:	4604      	mov	r4, r0
 800a462:	4608      	mov	r0, r1
 800a464:	4611      	mov	r1, r2
 800a466:	2200      	movs	r2, #0
 800a468:	602a      	str	r2, [r5, #0]
 800a46a:	461a      	mov	r2, r3
 800a46c:	f7f7 fc34 	bl	8001cd8 <_write>
 800a470:	1c43      	adds	r3, r0, #1
 800a472:	d102      	bne.n	800a47a <_write_r+0x1e>
 800a474:	682b      	ldr	r3, [r5, #0]
 800a476:	b103      	cbz	r3, 800a47a <_write_r+0x1e>
 800a478:	6023      	str	r3, [r4, #0]
 800a47a:	bd38      	pop	{r3, r4, r5, pc}
 800a47c:	200006fc 	.word	0x200006fc

0800a480 <__errno>:
 800a480:	4b01      	ldr	r3, [pc, #4]	@ (800a488 <__errno+0x8>)
 800a482:	6818      	ldr	r0, [r3, #0]
 800a484:	4770      	bx	lr
 800a486:	bf00      	nop
 800a488:	2000001c 	.word	0x2000001c

0800a48c <__libc_init_array>:
 800a48c:	b570      	push	{r4, r5, r6, lr}
 800a48e:	4d0d      	ldr	r5, [pc, #52]	@ (800a4c4 <__libc_init_array+0x38>)
 800a490:	4c0d      	ldr	r4, [pc, #52]	@ (800a4c8 <__libc_init_array+0x3c>)
 800a492:	1b64      	subs	r4, r4, r5
 800a494:	10a4      	asrs	r4, r4, #2
 800a496:	2600      	movs	r6, #0
 800a498:	42a6      	cmp	r6, r4
 800a49a:	d109      	bne.n	800a4b0 <__libc_init_array+0x24>
 800a49c:	4d0b      	ldr	r5, [pc, #44]	@ (800a4cc <__libc_init_array+0x40>)
 800a49e:	4c0c      	ldr	r4, [pc, #48]	@ (800a4d0 <__libc_init_array+0x44>)
 800a4a0:	f002 f864 	bl	800c56c <_init>
 800a4a4:	1b64      	subs	r4, r4, r5
 800a4a6:	10a4      	asrs	r4, r4, #2
 800a4a8:	2600      	movs	r6, #0
 800a4aa:	42a6      	cmp	r6, r4
 800a4ac:	d105      	bne.n	800a4ba <__libc_init_array+0x2e>
 800a4ae:	bd70      	pop	{r4, r5, r6, pc}
 800a4b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4b4:	4798      	blx	r3
 800a4b6:	3601      	adds	r6, #1
 800a4b8:	e7ee      	b.n	800a498 <__libc_init_array+0xc>
 800a4ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4be:	4798      	blx	r3
 800a4c0:	3601      	adds	r6, #1
 800a4c2:	e7f2      	b.n	800a4aa <__libc_init_array+0x1e>
 800a4c4:	0800cc1c 	.word	0x0800cc1c
 800a4c8:	0800cc1c 	.word	0x0800cc1c
 800a4cc:	0800cc1c 	.word	0x0800cc1c
 800a4d0:	0800cc20 	.word	0x0800cc20

0800a4d4 <__retarget_lock_init_recursive>:
 800a4d4:	4770      	bx	lr

0800a4d6 <__retarget_lock_acquire_recursive>:
 800a4d6:	4770      	bx	lr

0800a4d8 <__retarget_lock_release_recursive>:
 800a4d8:	4770      	bx	lr
	...

0800a4dc <__assert_func>:
 800a4dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a4de:	4614      	mov	r4, r2
 800a4e0:	461a      	mov	r2, r3
 800a4e2:	4b09      	ldr	r3, [pc, #36]	@ (800a508 <__assert_func+0x2c>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	4605      	mov	r5, r0
 800a4e8:	68d8      	ldr	r0, [r3, #12]
 800a4ea:	b954      	cbnz	r4, 800a502 <__assert_func+0x26>
 800a4ec:	4b07      	ldr	r3, [pc, #28]	@ (800a50c <__assert_func+0x30>)
 800a4ee:	461c      	mov	r4, r3
 800a4f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a4f4:	9100      	str	r1, [sp, #0]
 800a4f6:	462b      	mov	r3, r5
 800a4f8:	4905      	ldr	r1, [pc, #20]	@ (800a510 <__assert_func+0x34>)
 800a4fa:	f001 fe21 	bl	800c140 <fiprintf>
 800a4fe:	f001 fefd 	bl	800c2fc <abort>
 800a502:	4b04      	ldr	r3, [pc, #16]	@ (800a514 <__assert_func+0x38>)
 800a504:	e7f4      	b.n	800a4f0 <__assert_func+0x14>
 800a506:	bf00      	nop
 800a508:	2000001c 	.word	0x2000001c
 800a50c:	0800ca29 	.word	0x0800ca29
 800a510:	0800c9fb 	.word	0x0800c9fb
 800a514:	0800c9ee 	.word	0x0800c9ee

0800a518 <quorem>:
 800a518:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a51c:	6903      	ldr	r3, [r0, #16]
 800a51e:	690c      	ldr	r4, [r1, #16]
 800a520:	42a3      	cmp	r3, r4
 800a522:	4607      	mov	r7, r0
 800a524:	db7e      	blt.n	800a624 <quorem+0x10c>
 800a526:	3c01      	subs	r4, #1
 800a528:	f101 0814 	add.w	r8, r1, #20
 800a52c:	00a3      	lsls	r3, r4, #2
 800a52e:	f100 0514 	add.w	r5, r0, #20
 800a532:	9300      	str	r3, [sp, #0]
 800a534:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a538:	9301      	str	r3, [sp, #4]
 800a53a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a53e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a542:	3301      	adds	r3, #1
 800a544:	429a      	cmp	r2, r3
 800a546:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a54a:	fbb2 f6f3 	udiv	r6, r2, r3
 800a54e:	d32e      	bcc.n	800a5ae <quorem+0x96>
 800a550:	f04f 0a00 	mov.w	sl, #0
 800a554:	46c4      	mov	ip, r8
 800a556:	46ae      	mov	lr, r5
 800a558:	46d3      	mov	fp, sl
 800a55a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a55e:	b298      	uxth	r0, r3
 800a560:	fb06 a000 	mla	r0, r6, r0, sl
 800a564:	0c02      	lsrs	r2, r0, #16
 800a566:	0c1b      	lsrs	r3, r3, #16
 800a568:	fb06 2303 	mla	r3, r6, r3, r2
 800a56c:	f8de 2000 	ldr.w	r2, [lr]
 800a570:	b280      	uxth	r0, r0
 800a572:	b292      	uxth	r2, r2
 800a574:	1a12      	subs	r2, r2, r0
 800a576:	445a      	add	r2, fp
 800a578:	f8de 0000 	ldr.w	r0, [lr]
 800a57c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a580:	b29b      	uxth	r3, r3
 800a582:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a586:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a58a:	b292      	uxth	r2, r2
 800a58c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a590:	45e1      	cmp	r9, ip
 800a592:	f84e 2b04 	str.w	r2, [lr], #4
 800a596:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a59a:	d2de      	bcs.n	800a55a <quorem+0x42>
 800a59c:	9b00      	ldr	r3, [sp, #0]
 800a59e:	58eb      	ldr	r3, [r5, r3]
 800a5a0:	b92b      	cbnz	r3, 800a5ae <quorem+0x96>
 800a5a2:	9b01      	ldr	r3, [sp, #4]
 800a5a4:	3b04      	subs	r3, #4
 800a5a6:	429d      	cmp	r5, r3
 800a5a8:	461a      	mov	r2, r3
 800a5aa:	d32f      	bcc.n	800a60c <quorem+0xf4>
 800a5ac:	613c      	str	r4, [r7, #16]
 800a5ae:	4638      	mov	r0, r7
 800a5b0:	f001 f978 	bl	800b8a4 <__mcmp>
 800a5b4:	2800      	cmp	r0, #0
 800a5b6:	db25      	blt.n	800a604 <quorem+0xec>
 800a5b8:	4629      	mov	r1, r5
 800a5ba:	2000      	movs	r0, #0
 800a5bc:	f858 2b04 	ldr.w	r2, [r8], #4
 800a5c0:	f8d1 c000 	ldr.w	ip, [r1]
 800a5c4:	fa1f fe82 	uxth.w	lr, r2
 800a5c8:	fa1f f38c 	uxth.w	r3, ip
 800a5cc:	eba3 030e 	sub.w	r3, r3, lr
 800a5d0:	4403      	add	r3, r0
 800a5d2:	0c12      	lsrs	r2, r2, #16
 800a5d4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a5d8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a5dc:	b29b      	uxth	r3, r3
 800a5de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a5e2:	45c1      	cmp	r9, r8
 800a5e4:	f841 3b04 	str.w	r3, [r1], #4
 800a5e8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a5ec:	d2e6      	bcs.n	800a5bc <quorem+0xa4>
 800a5ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a5f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a5f6:	b922      	cbnz	r2, 800a602 <quorem+0xea>
 800a5f8:	3b04      	subs	r3, #4
 800a5fa:	429d      	cmp	r5, r3
 800a5fc:	461a      	mov	r2, r3
 800a5fe:	d30b      	bcc.n	800a618 <quorem+0x100>
 800a600:	613c      	str	r4, [r7, #16]
 800a602:	3601      	adds	r6, #1
 800a604:	4630      	mov	r0, r6
 800a606:	b003      	add	sp, #12
 800a608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a60c:	6812      	ldr	r2, [r2, #0]
 800a60e:	3b04      	subs	r3, #4
 800a610:	2a00      	cmp	r2, #0
 800a612:	d1cb      	bne.n	800a5ac <quorem+0x94>
 800a614:	3c01      	subs	r4, #1
 800a616:	e7c6      	b.n	800a5a6 <quorem+0x8e>
 800a618:	6812      	ldr	r2, [r2, #0]
 800a61a:	3b04      	subs	r3, #4
 800a61c:	2a00      	cmp	r2, #0
 800a61e:	d1ef      	bne.n	800a600 <quorem+0xe8>
 800a620:	3c01      	subs	r4, #1
 800a622:	e7ea      	b.n	800a5fa <quorem+0xe2>
 800a624:	2000      	movs	r0, #0
 800a626:	e7ee      	b.n	800a606 <quorem+0xee>

0800a628 <_dtoa_r>:
 800a628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a62c:	69c7      	ldr	r7, [r0, #28]
 800a62e:	b099      	sub	sp, #100	@ 0x64
 800a630:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a634:	ec55 4b10 	vmov	r4, r5, d0
 800a638:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800a63a:	9109      	str	r1, [sp, #36]	@ 0x24
 800a63c:	4683      	mov	fp, r0
 800a63e:	920e      	str	r2, [sp, #56]	@ 0x38
 800a640:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a642:	b97f      	cbnz	r7, 800a664 <_dtoa_r+0x3c>
 800a644:	2010      	movs	r0, #16
 800a646:	f000 fdfd 	bl	800b244 <malloc>
 800a64a:	4602      	mov	r2, r0
 800a64c:	f8cb 001c 	str.w	r0, [fp, #28]
 800a650:	b920      	cbnz	r0, 800a65c <_dtoa_r+0x34>
 800a652:	4ba7      	ldr	r3, [pc, #668]	@ (800a8f0 <_dtoa_r+0x2c8>)
 800a654:	21ef      	movs	r1, #239	@ 0xef
 800a656:	48a7      	ldr	r0, [pc, #668]	@ (800a8f4 <_dtoa_r+0x2cc>)
 800a658:	f7ff ff40 	bl	800a4dc <__assert_func>
 800a65c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a660:	6007      	str	r7, [r0, #0]
 800a662:	60c7      	str	r7, [r0, #12]
 800a664:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a668:	6819      	ldr	r1, [r3, #0]
 800a66a:	b159      	cbz	r1, 800a684 <_dtoa_r+0x5c>
 800a66c:	685a      	ldr	r2, [r3, #4]
 800a66e:	604a      	str	r2, [r1, #4]
 800a670:	2301      	movs	r3, #1
 800a672:	4093      	lsls	r3, r2
 800a674:	608b      	str	r3, [r1, #8]
 800a676:	4658      	mov	r0, fp
 800a678:	f000 feda 	bl	800b430 <_Bfree>
 800a67c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a680:	2200      	movs	r2, #0
 800a682:	601a      	str	r2, [r3, #0]
 800a684:	1e2b      	subs	r3, r5, #0
 800a686:	bfb9      	ittee	lt
 800a688:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a68c:	9303      	strlt	r3, [sp, #12]
 800a68e:	2300      	movge	r3, #0
 800a690:	6033      	strge	r3, [r6, #0]
 800a692:	9f03      	ldr	r7, [sp, #12]
 800a694:	4b98      	ldr	r3, [pc, #608]	@ (800a8f8 <_dtoa_r+0x2d0>)
 800a696:	bfbc      	itt	lt
 800a698:	2201      	movlt	r2, #1
 800a69a:	6032      	strlt	r2, [r6, #0]
 800a69c:	43bb      	bics	r3, r7
 800a69e:	d112      	bne.n	800a6c6 <_dtoa_r+0x9e>
 800a6a0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a6a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a6a6:	6013      	str	r3, [r2, #0]
 800a6a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a6ac:	4323      	orrs	r3, r4
 800a6ae:	f000 854d 	beq.w	800b14c <_dtoa_r+0xb24>
 800a6b2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a6b4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a90c <_dtoa_r+0x2e4>
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	f000 854f 	beq.w	800b15c <_dtoa_r+0xb34>
 800a6be:	f10a 0303 	add.w	r3, sl, #3
 800a6c2:	f000 bd49 	b.w	800b158 <_dtoa_r+0xb30>
 800a6c6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	ec51 0b17 	vmov	r0, r1, d7
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800a6d6:	f7f6 fa2f 	bl	8000b38 <__aeabi_dcmpeq>
 800a6da:	4680      	mov	r8, r0
 800a6dc:	b158      	cbz	r0, 800a6f6 <_dtoa_r+0xce>
 800a6de:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a6e0:	2301      	movs	r3, #1
 800a6e2:	6013      	str	r3, [r2, #0]
 800a6e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a6e6:	b113      	cbz	r3, 800a6ee <_dtoa_r+0xc6>
 800a6e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a6ea:	4b84      	ldr	r3, [pc, #528]	@ (800a8fc <_dtoa_r+0x2d4>)
 800a6ec:	6013      	str	r3, [r2, #0]
 800a6ee:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800a910 <_dtoa_r+0x2e8>
 800a6f2:	f000 bd33 	b.w	800b15c <_dtoa_r+0xb34>
 800a6f6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a6fa:	aa16      	add	r2, sp, #88	@ 0x58
 800a6fc:	a917      	add	r1, sp, #92	@ 0x5c
 800a6fe:	4658      	mov	r0, fp
 800a700:	f001 f980 	bl	800ba04 <__d2b>
 800a704:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a708:	4681      	mov	r9, r0
 800a70a:	2e00      	cmp	r6, #0
 800a70c:	d077      	beq.n	800a7fe <_dtoa_r+0x1d6>
 800a70e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a710:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800a714:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a718:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a71c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a720:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a724:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a728:	4619      	mov	r1, r3
 800a72a:	2200      	movs	r2, #0
 800a72c:	4b74      	ldr	r3, [pc, #464]	@ (800a900 <_dtoa_r+0x2d8>)
 800a72e:	f7f5 fde3 	bl	80002f8 <__aeabi_dsub>
 800a732:	a369      	add	r3, pc, #420	@ (adr r3, 800a8d8 <_dtoa_r+0x2b0>)
 800a734:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a738:	f7f5 ff96 	bl	8000668 <__aeabi_dmul>
 800a73c:	a368      	add	r3, pc, #416	@ (adr r3, 800a8e0 <_dtoa_r+0x2b8>)
 800a73e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a742:	f7f5 fddb 	bl	80002fc <__adddf3>
 800a746:	4604      	mov	r4, r0
 800a748:	4630      	mov	r0, r6
 800a74a:	460d      	mov	r5, r1
 800a74c:	f7f5 ff22 	bl	8000594 <__aeabi_i2d>
 800a750:	a365      	add	r3, pc, #404	@ (adr r3, 800a8e8 <_dtoa_r+0x2c0>)
 800a752:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a756:	f7f5 ff87 	bl	8000668 <__aeabi_dmul>
 800a75a:	4602      	mov	r2, r0
 800a75c:	460b      	mov	r3, r1
 800a75e:	4620      	mov	r0, r4
 800a760:	4629      	mov	r1, r5
 800a762:	f7f5 fdcb 	bl	80002fc <__adddf3>
 800a766:	4604      	mov	r4, r0
 800a768:	460d      	mov	r5, r1
 800a76a:	f7f6 fa2d 	bl	8000bc8 <__aeabi_d2iz>
 800a76e:	2200      	movs	r2, #0
 800a770:	4607      	mov	r7, r0
 800a772:	2300      	movs	r3, #0
 800a774:	4620      	mov	r0, r4
 800a776:	4629      	mov	r1, r5
 800a778:	f7f6 f9e8 	bl	8000b4c <__aeabi_dcmplt>
 800a77c:	b140      	cbz	r0, 800a790 <_dtoa_r+0x168>
 800a77e:	4638      	mov	r0, r7
 800a780:	f7f5 ff08 	bl	8000594 <__aeabi_i2d>
 800a784:	4622      	mov	r2, r4
 800a786:	462b      	mov	r3, r5
 800a788:	f7f6 f9d6 	bl	8000b38 <__aeabi_dcmpeq>
 800a78c:	b900      	cbnz	r0, 800a790 <_dtoa_r+0x168>
 800a78e:	3f01      	subs	r7, #1
 800a790:	2f16      	cmp	r7, #22
 800a792:	d851      	bhi.n	800a838 <_dtoa_r+0x210>
 800a794:	4b5b      	ldr	r3, [pc, #364]	@ (800a904 <_dtoa_r+0x2dc>)
 800a796:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a79a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a79e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a7a2:	f7f6 f9d3 	bl	8000b4c <__aeabi_dcmplt>
 800a7a6:	2800      	cmp	r0, #0
 800a7a8:	d048      	beq.n	800a83c <_dtoa_r+0x214>
 800a7aa:	3f01      	subs	r7, #1
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	9312      	str	r3, [sp, #72]	@ 0x48
 800a7b0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a7b2:	1b9b      	subs	r3, r3, r6
 800a7b4:	1e5a      	subs	r2, r3, #1
 800a7b6:	bf44      	itt	mi
 800a7b8:	f1c3 0801 	rsbmi	r8, r3, #1
 800a7bc:	2300      	movmi	r3, #0
 800a7be:	9208      	str	r2, [sp, #32]
 800a7c0:	bf54      	ite	pl
 800a7c2:	f04f 0800 	movpl.w	r8, #0
 800a7c6:	9308      	strmi	r3, [sp, #32]
 800a7c8:	2f00      	cmp	r7, #0
 800a7ca:	db39      	blt.n	800a840 <_dtoa_r+0x218>
 800a7cc:	9b08      	ldr	r3, [sp, #32]
 800a7ce:	970f      	str	r7, [sp, #60]	@ 0x3c
 800a7d0:	443b      	add	r3, r7
 800a7d2:	9308      	str	r3, [sp, #32]
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a7d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7da:	2b09      	cmp	r3, #9
 800a7dc:	d864      	bhi.n	800a8a8 <_dtoa_r+0x280>
 800a7de:	2b05      	cmp	r3, #5
 800a7e0:	bfc4      	itt	gt
 800a7e2:	3b04      	subgt	r3, #4
 800a7e4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800a7e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7e8:	f1a3 0302 	sub.w	r3, r3, #2
 800a7ec:	bfcc      	ite	gt
 800a7ee:	2400      	movgt	r4, #0
 800a7f0:	2401      	movle	r4, #1
 800a7f2:	2b03      	cmp	r3, #3
 800a7f4:	d863      	bhi.n	800a8be <_dtoa_r+0x296>
 800a7f6:	e8df f003 	tbb	[pc, r3]
 800a7fa:	372a      	.short	0x372a
 800a7fc:	5535      	.short	0x5535
 800a7fe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800a802:	441e      	add	r6, r3
 800a804:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a808:	2b20      	cmp	r3, #32
 800a80a:	bfc1      	itttt	gt
 800a80c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a810:	409f      	lslgt	r7, r3
 800a812:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a816:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a81a:	bfd6      	itet	le
 800a81c:	f1c3 0320 	rsble	r3, r3, #32
 800a820:	ea47 0003 	orrgt.w	r0, r7, r3
 800a824:	fa04 f003 	lslle.w	r0, r4, r3
 800a828:	f7f5 fea4 	bl	8000574 <__aeabi_ui2d>
 800a82c:	2201      	movs	r2, #1
 800a82e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a832:	3e01      	subs	r6, #1
 800a834:	9214      	str	r2, [sp, #80]	@ 0x50
 800a836:	e777      	b.n	800a728 <_dtoa_r+0x100>
 800a838:	2301      	movs	r3, #1
 800a83a:	e7b8      	b.n	800a7ae <_dtoa_r+0x186>
 800a83c:	9012      	str	r0, [sp, #72]	@ 0x48
 800a83e:	e7b7      	b.n	800a7b0 <_dtoa_r+0x188>
 800a840:	427b      	negs	r3, r7
 800a842:	930a      	str	r3, [sp, #40]	@ 0x28
 800a844:	2300      	movs	r3, #0
 800a846:	eba8 0807 	sub.w	r8, r8, r7
 800a84a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a84c:	e7c4      	b.n	800a7d8 <_dtoa_r+0x1b0>
 800a84e:	2300      	movs	r3, #0
 800a850:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a852:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a854:	2b00      	cmp	r3, #0
 800a856:	dc35      	bgt.n	800a8c4 <_dtoa_r+0x29c>
 800a858:	2301      	movs	r3, #1
 800a85a:	9300      	str	r3, [sp, #0]
 800a85c:	9307      	str	r3, [sp, #28]
 800a85e:	461a      	mov	r2, r3
 800a860:	920e      	str	r2, [sp, #56]	@ 0x38
 800a862:	e00b      	b.n	800a87c <_dtoa_r+0x254>
 800a864:	2301      	movs	r3, #1
 800a866:	e7f3      	b.n	800a850 <_dtoa_r+0x228>
 800a868:	2300      	movs	r3, #0
 800a86a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a86c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a86e:	18fb      	adds	r3, r7, r3
 800a870:	9300      	str	r3, [sp, #0]
 800a872:	3301      	adds	r3, #1
 800a874:	2b01      	cmp	r3, #1
 800a876:	9307      	str	r3, [sp, #28]
 800a878:	bfb8      	it	lt
 800a87a:	2301      	movlt	r3, #1
 800a87c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a880:	2100      	movs	r1, #0
 800a882:	2204      	movs	r2, #4
 800a884:	f102 0514 	add.w	r5, r2, #20
 800a888:	429d      	cmp	r5, r3
 800a88a:	d91f      	bls.n	800a8cc <_dtoa_r+0x2a4>
 800a88c:	6041      	str	r1, [r0, #4]
 800a88e:	4658      	mov	r0, fp
 800a890:	f000 fd8e 	bl	800b3b0 <_Balloc>
 800a894:	4682      	mov	sl, r0
 800a896:	2800      	cmp	r0, #0
 800a898:	d13c      	bne.n	800a914 <_dtoa_r+0x2ec>
 800a89a:	4b1b      	ldr	r3, [pc, #108]	@ (800a908 <_dtoa_r+0x2e0>)
 800a89c:	4602      	mov	r2, r0
 800a89e:	f240 11af 	movw	r1, #431	@ 0x1af
 800a8a2:	e6d8      	b.n	800a656 <_dtoa_r+0x2e>
 800a8a4:	2301      	movs	r3, #1
 800a8a6:	e7e0      	b.n	800a86a <_dtoa_r+0x242>
 800a8a8:	2401      	movs	r4, #1
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8ae:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a8b0:	f04f 33ff 	mov.w	r3, #4294967295
 800a8b4:	9300      	str	r3, [sp, #0]
 800a8b6:	9307      	str	r3, [sp, #28]
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	2312      	movs	r3, #18
 800a8bc:	e7d0      	b.n	800a860 <_dtoa_r+0x238>
 800a8be:	2301      	movs	r3, #1
 800a8c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a8c2:	e7f5      	b.n	800a8b0 <_dtoa_r+0x288>
 800a8c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a8c6:	9300      	str	r3, [sp, #0]
 800a8c8:	9307      	str	r3, [sp, #28]
 800a8ca:	e7d7      	b.n	800a87c <_dtoa_r+0x254>
 800a8cc:	3101      	adds	r1, #1
 800a8ce:	0052      	lsls	r2, r2, #1
 800a8d0:	e7d8      	b.n	800a884 <_dtoa_r+0x25c>
 800a8d2:	bf00      	nop
 800a8d4:	f3af 8000 	nop.w
 800a8d8:	636f4361 	.word	0x636f4361
 800a8dc:	3fd287a7 	.word	0x3fd287a7
 800a8e0:	8b60c8b3 	.word	0x8b60c8b3
 800a8e4:	3fc68a28 	.word	0x3fc68a28
 800a8e8:	509f79fb 	.word	0x509f79fb
 800a8ec:	3fd34413 	.word	0x3fd34413
 800a8f0:	0800c97d 	.word	0x0800c97d
 800a8f4:	0800ca37 	.word	0x0800ca37
 800a8f8:	7ff00000 	.word	0x7ff00000
 800a8fc:	0800c95a 	.word	0x0800c95a
 800a900:	3ff80000 	.word	0x3ff80000
 800a904:	0800cb30 	.word	0x0800cb30
 800a908:	0800ca8f 	.word	0x0800ca8f
 800a90c:	0800ca33 	.word	0x0800ca33
 800a910:	0800c959 	.word	0x0800c959
 800a914:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a918:	6018      	str	r0, [r3, #0]
 800a91a:	9b07      	ldr	r3, [sp, #28]
 800a91c:	2b0e      	cmp	r3, #14
 800a91e:	f200 80a4 	bhi.w	800aa6a <_dtoa_r+0x442>
 800a922:	2c00      	cmp	r4, #0
 800a924:	f000 80a1 	beq.w	800aa6a <_dtoa_r+0x442>
 800a928:	2f00      	cmp	r7, #0
 800a92a:	dd33      	ble.n	800a994 <_dtoa_r+0x36c>
 800a92c:	4bad      	ldr	r3, [pc, #692]	@ (800abe4 <_dtoa_r+0x5bc>)
 800a92e:	f007 020f 	and.w	r2, r7, #15
 800a932:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a936:	ed93 7b00 	vldr	d7, [r3]
 800a93a:	05f8      	lsls	r0, r7, #23
 800a93c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a940:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a944:	d516      	bpl.n	800a974 <_dtoa_r+0x34c>
 800a946:	4ba8      	ldr	r3, [pc, #672]	@ (800abe8 <_dtoa_r+0x5c0>)
 800a948:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a94c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a950:	f7f5 ffb4 	bl	80008bc <__aeabi_ddiv>
 800a954:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a958:	f004 040f 	and.w	r4, r4, #15
 800a95c:	2603      	movs	r6, #3
 800a95e:	4da2      	ldr	r5, [pc, #648]	@ (800abe8 <_dtoa_r+0x5c0>)
 800a960:	b954      	cbnz	r4, 800a978 <_dtoa_r+0x350>
 800a962:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a966:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a96a:	f7f5 ffa7 	bl	80008bc <__aeabi_ddiv>
 800a96e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a972:	e028      	b.n	800a9c6 <_dtoa_r+0x39e>
 800a974:	2602      	movs	r6, #2
 800a976:	e7f2      	b.n	800a95e <_dtoa_r+0x336>
 800a978:	07e1      	lsls	r1, r4, #31
 800a97a:	d508      	bpl.n	800a98e <_dtoa_r+0x366>
 800a97c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a980:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a984:	f7f5 fe70 	bl	8000668 <__aeabi_dmul>
 800a988:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a98c:	3601      	adds	r6, #1
 800a98e:	1064      	asrs	r4, r4, #1
 800a990:	3508      	adds	r5, #8
 800a992:	e7e5      	b.n	800a960 <_dtoa_r+0x338>
 800a994:	f000 80d2 	beq.w	800ab3c <_dtoa_r+0x514>
 800a998:	427c      	negs	r4, r7
 800a99a:	4b92      	ldr	r3, [pc, #584]	@ (800abe4 <_dtoa_r+0x5bc>)
 800a99c:	4d92      	ldr	r5, [pc, #584]	@ (800abe8 <_dtoa_r+0x5c0>)
 800a99e:	f004 020f 	and.w	r2, r4, #15
 800a9a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a9a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a9ae:	f7f5 fe5b 	bl	8000668 <__aeabi_dmul>
 800a9b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a9b6:	1124      	asrs	r4, r4, #4
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	2602      	movs	r6, #2
 800a9bc:	2c00      	cmp	r4, #0
 800a9be:	f040 80b2 	bne.w	800ab26 <_dtoa_r+0x4fe>
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d1d3      	bne.n	800a96e <_dtoa_r+0x346>
 800a9c6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a9c8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	f000 80b7 	beq.w	800ab40 <_dtoa_r+0x518>
 800a9d2:	4b86      	ldr	r3, [pc, #536]	@ (800abec <_dtoa_r+0x5c4>)
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	4620      	mov	r0, r4
 800a9d8:	4629      	mov	r1, r5
 800a9da:	f7f6 f8b7 	bl	8000b4c <__aeabi_dcmplt>
 800a9de:	2800      	cmp	r0, #0
 800a9e0:	f000 80ae 	beq.w	800ab40 <_dtoa_r+0x518>
 800a9e4:	9b07      	ldr	r3, [sp, #28]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	f000 80aa 	beq.w	800ab40 <_dtoa_r+0x518>
 800a9ec:	9b00      	ldr	r3, [sp, #0]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	dd37      	ble.n	800aa62 <_dtoa_r+0x43a>
 800a9f2:	1e7b      	subs	r3, r7, #1
 800a9f4:	9304      	str	r3, [sp, #16]
 800a9f6:	4620      	mov	r0, r4
 800a9f8:	4b7d      	ldr	r3, [pc, #500]	@ (800abf0 <_dtoa_r+0x5c8>)
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	4629      	mov	r1, r5
 800a9fe:	f7f5 fe33 	bl	8000668 <__aeabi_dmul>
 800aa02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa06:	9c00      	ldr	r4, [sp, #0]
 800aa08:	3601      	adds	r6, #1
 800aa0a:	4630      	mov	r0, r6
 800aa0c:	f7f5 fdc2 	bl	8000594 <__aeabi_i2d>
 800aa10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aa14:	f7f5 fe28 	bl	8000668 <__aeabi_dmul>
 800aa18:	4b76      	ldr	r3, [pc, #472]	@ (800abf4 <_dtoa_r+0x5cc>)
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	f7f5 fc6e 	bl	80002fc <__adddf3>
 800aa20:	4605      	mov	r5, r0
 800aa22:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800aa26:	2c00      	cmp	r4, #0
 800aa28:	f040 808d 	bne.w	800ab46 <_dtoa_r+0x51e>
 800aa2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa30:	4b71      	ldr	r3, [pc, #452]	@ (800abf8 <_dtoa_r+0x5d0>)
 800aa32:	2200      	movs	r2, #0
 800aa34:	f7f5 fc60 	bl	80002f8 <__aeabi_dsub>
 800aa38:	4602      	mov	r2, r0
 800aa3a:	460b      	mov	r3, r1
 800aa3c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aa40:	462a      	mov	r2, r5
 800aa42:	4633      	mov	r3, r6
 800aa44:	f7f6 f8a0 	bl	8000b88 <__aeabi_dcmpgt>
 800aa48:	2800      	cmp	r0, #0
 800aa4a:	f040 828b 	bne.w	800af64 <_dtoa_r+0x93c>
 800aa4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa52:	462a      	mov	r2, r5
 800aa54:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800aa58:	f7f6 f878 	bl	8000b4c <__aeabi_dcmplt>
 800aa5c:	2800      	cmp	r0, #0
 800aa5e:	f040 8128 	bne.w	800acb2 <_dtoa_r+0x68a>
 800aa62:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800aa66:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800aa6a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	f2c0 815a 	blt.w	800ad26 <_dtoa_r+0x6fe>
 800aa72:	2f0e      	cmp	r7, #14
 800aa74:	f300 8157 	bgt.w	800ad26 <_dtoa_r+0x6fe>
 800aa78:	4b5a      	ldr	r3, [pc, #360]	@ (800abe4 <_dtoa_r+0x5bc>)
 800aa7a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800aa7e:	ed93 7b00 	vldr	d7, [r3]
 800aa82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	ed8d 7b00 	vstr	d7, [sp]
 800aa8a:	da03      	bge.n	800aa94 <_dtoa_r+0x46c>
 800aa8c:	9b07      	ldr	r3, [sp, #28]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	f340 8101 	ble.w	800ac96 <_dtoa_r+0x66e>
 800aa94:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800aa98:	4656      	mov	r6, sl
 800aa9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aa9e:	4620      	mov	r0, r4
 800aaa0:	4629      	mov	r1, r5
 800aaa2:	f7f5 ff0b 	bl	80008bc <__aeabi_ddiv>
 800aaa6:	f7f6 f88f 	bl	8000bc8 <__aeabi_d2iz>
 800aaaa:	4680      	mov	r8, r0
 800aaac:	f7f5 fd72 	bl	8000594 <__aeabi_i2d>
 800aab0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aab4:	f7f5 fdd8 	bl	8000668 <__aeabi_dmul>
 800aab8:	4602      	mov	r2, r0
 800aaba:	460b      	mov	r3, r1
 800aabc:	4620      	mov	r0, r4
 800aabe:	4629      	mov	r1, r5
 800aac0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800aac4:	f7f5 fc18 	bl	80002f8 <__aeabi_dsub>
 800aac8:	f806 4b01 	strb.w	r4, [r6], #1
 800aacc:	9d07      	ldr	r5, [sp, #28]
 800aace:	eba6 040a 	sub.w	r4, r6, sl
 800aad2:	42a5      	cmp	r5, r4
 800aad4:	4602      	mov	r2, r0
 800aad6:	460b      	mov	r3, r1
 800aad8:	f040 8117 	bne.w	800ad0a <_dtoa_r+0x6e2>
 800aadc:	f7f5 fc0e 	bl	80002fc <__adddf3>
 800aae0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aae4:	4604      	mov	r4, r0
 800aae6:	460d      	mov	r5, r1
 800aae8:	f7f6 f84e 	bl	8000b88 <__aeabi_dcmpgt>
 800aaec:	2800      	cmp	r0, #0
 800aaee:	f040 80f9 	bne.w	800ace4 <_dtoa_r+0x6bc>
 800aaf2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aaf6:	4620      	mov	r0, r4
 800aaf8:	4629      	mov	r1, r5
 800aafa:	f7f6 f81d 	bl	8000b38 <__aeabi_dcmpeq>
 800aafe:	b118      	cbz	r0, 800ab08 <_dtoa_r+0x4e0>
 800ab00:	f018 0f01 	tst.w	r8, #1
 800ab04:	f040 80ee 	bne.w	800ace4 <_dtoa_r+0x6bc>
 800ab08:	4649      	mov	r1, r9
 800ab0a:	4658      	mov	r0, fp
 800ab0c:	f000 fc90 	bl	800b430 <_Bfree>
 800ab10:	2300      	movs	r3, #0
 800ab12:	7033      	strb	r3, [r6, #0]
 800ab14:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ab16:	3701      	adds	r7, #1
 800ab18:	601f      	str	r7, [r3, #0]
 800ab1a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	f000 831d 	beq.w	800b15c <_dtoa_r+0xb34>
 800ab22:	601e      	str	r6, [r3, #0]
 800ab24:	e31a      	b.n	800b15c <_dtoa_r+0xb34>
 800ab26:	07e2      	lsls	r2, r4, #31
 800ab28:	d505      	bpl.n	800ab36 <_dtoa_r+0x50e>
 800ab2a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ab2e:	f7f5 fd9b 	bl	8000668 <__aeabi_dmul>
 800ab32:	3601      	adds	r6, #1
 800ab34:	2301      	movs	r3, #1
 800ab36:	1064      	asrs	r4, r4, #1
 800ab38:	3508      	adds	r5, #8
 800ab3a:	e73f      	b.n	800a9bc <_dtoa_r+0x394>
 800ab3c:	2602      	movs	r6, #2
 800ab3e:	e742      	b.n	800a9c6 <_dtoa_r+0x39e>
 800ab40:	9c07      	ldr	r4, [sp, #28]
 800ab42:	9704      	str	r7, [sp, #16]
 800ab44:	e761      	b.n	800aa0a <_dtoa_r+0x3e2>
 800ab46:	4b27      	ldr	r3, [pc, #156]	@ (800abe4 <_dtoa_r+0x5bc>)
 800ab48:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ab4a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ab4e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ab52:	4454      	add	r4, sl
 800ab54:	2900      	cmp	r1, #0
 800ab56:	d053      	beq.n	800ac00 <_dtoa_r+0x5d8>
 800ab58:	4928      	ldr	r1, [pc, #160]	@ (800abfc <_dtoa_r+0x5d4>)
 800ab5a:	2000      	movs	r0, #0
 800ab5c:	f7f5 feae 	bl	80008bc <__aeabi_ddiv>
 800ab60:	4633      	mov	r3, r6
 800ab62:	462a      	mov	r2, r5
 800ab64:	f7f5 fbc8 	bl	80002f8 <__aeabi_dsub>
 800ab68:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ab6c:	4656      	mov	r6, sl
 800ab6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab72:	f7f6 f829 	bl	8000bc8 <__aeabi_d2iz>
 800ab76:	4605      	mov	r5, r0
 800ab78:	f7f5 fd0c 	bl	8000594 <__aeabi_i2d>
 800ab7c:	4602      	mov	r2, r0
 800ab7e:	460b      	mov	r3, r1
 800ab80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab84:	f7f5 fbb8 	bl	80002f8 <__aeabi_dsub>
 800ab88:	3530      	adds	r5, #48	@ 0x30
 800ab8a:	4602      	mov	r2, r0
 800ab8c:	460b      	mov	r3, r1
 800ab8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ab92:	f806 5b01 	strb.w	r5, [r6], #1
 800ab96:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ab9a:	f7f5 ffd7 	bl	8000b4c <__aeabi_dcmplt>
 800ab9e:	2800      	cmp	r0, #0
 800aba0:	d171      	bne.n	800ac86 <_dtoa_r+0x65e>
 800aba2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aba6:	4911      	ldr	r1, [pc, #68]	@ (800abec <_dtoa_r+0x5c4>)
 800aba8:	2000      	movs	r0, #0
 800abaa:	f7f5 fba5 	bl	80002f8 <__aeabi_dsub>
 800abae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800abb2:	f7f5 ffcb 	bl	8000b4c <__aeabi_dcmplt>
 800abb6:	2800      	cmp	r0, #0
 800abb8:	f040 8095 	bne.w	800ace6 <_dtoa_r+0x6be>
 800abbc:	42a6      	cmp	r6, r4
 800abbe:	f43f af50 	beq.w	800aa62 <_dtoa_r+0x43a>
 800abc2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800abc6:	4b0a      	ldr	r3, [pc, #40]	@ (800abf0 <_dtoa_r+0x5c8>)
 800abc8:	2200      	movs	r2, #0
 800abca:	f7f5 fd4d 	bl	8000668 <__aeabi_dmul>
 800abce:	4b08      	ldr	r3, [pc, #32]	@ (800abf0 <_dtoa_r+0x5c8>)
 800abd0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800abd4:	2200      	movs	r2, #0
 800abd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800abda:	f7f5 fd45 	bl	8000668 <__aeabi_dmul>
 800abde:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800abe2:	e7c4      	b.n	800ab6e <_dtoa_r+0x546>
 800abe4:	0800cb30 	.word	0x0800cb30
 800abe8:	0800cb08 	.word	0x0800cb08
 800abec:	3ff00000 	.word	0x3ff00000
 800abf0:	40240000 	.word	0x40240000
 800abf4:	401c0000 	.word	0x401c0000
 800abf8:	40140000 	.word	0x40140000
 800abfc:	3fe00000 	.word	0x3fe00000
 800ac00:	4631      	mov	r1, r6
 800ac02:	4628      	mov	r0, r5
 800ac04:	f7f5 fd30 	bl	8000668 <__aeabi_dmul>
 800ac08:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ac0c:	9415      	str	r4, [sp, #84]	@ 0x54
 800ac0e:	4656      	mov	r6, sl
 800ac10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac14:	f7f5 ffd8 	bl	8000bc8 <__aeabi_d2iz>
 800ac18:	4605      	mov	r5, r0
 800ac1a:	f7f5 fcbb 	bl	8000594 <__aeabi_i2d>
 800ac1e:	4602      	mov	r2, r0
 800ac20:	460b      	mov	r3, r1
 800ac22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac26:	f7f5 fb67 	bl	80002f8 <__aeabi_dsub>
 800ac2a:	3530      	adds	r5, #48	@ 0x30
 800ac2c:	f806 5b01 	strb.w	r5, [r6], #1
 800ac30:	4602      	mov	r2, r0
 800ac32:	460b      	mov	r3, r1
 800ac34:	42a6      	cmp	r6, r4
 800ac36:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ac3a:	f04f 0200 	mov.w	r2, #0
 800ac3e:	d124      	bne.n	800ac8a <_dtoa_r+0x662>
 800ac40:	4bac      	ldr	r3, [pc, #688]	@ (800aef4 <_dtoa_r+0x8cc>)
 800ac42:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ac46:	f7f5 fb59 	bl	80002fc <__adddf3>
 800ac4a:	4602      	mov	r2, r0
 800ac4c:	460b      	mov	r3, r1
 800ac4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac52:	f7f5 ff99 	bl	8000b88 <__aeabi_dcmpgt>
 800ac56:	2800      	cmp	r0, #0
 800ac58:	d145      	bne.n	800ace6 <_dtoa_r+0x6be>
 800ac5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ac5e:	49a5      	ldr	r1, [pc, #660]	@ (800aef4 <_dtoa_r+0x8cc>)
 800ac60:	2000      	movs	r0, #0
 800ac62:	f7f5 fb49 	bl	80002f8 <__aeabi_dsub>
 800ac66:	4602      	mov	r2, r0
 800ac68:	460b      	mov	r3, r1
 800ac6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac6e:	f7f5 ff6d 	bl	8000b4c <__aeabi_dcmplt>
 800ac72:	2800      	cmp	r0, #0
 800ac74:	f43f aef5 	beq.w	800aa62 <_dtoa_r+0x43a>
 800ac78:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800ac7a:	1e73      	subs	r3, r6, #1
 800ac7c:	9315      	str	r3, [sp, #84]	@ 0x54
 800ac7e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ac82:	2b30      	cmp	r3, #48	@ 0x30
 800ac84:	d0f8      	beq.n	800ac78 <_dtoa_r+0x650>
 800ac86:	9f04      	ldr	r7, [sp, #16]
 800ac88:	e73e      	b.n	800ab08 <_dtoa_r+0x4e0>
 800ac8a:	4b9b      	ldr	r3, [pc, #620]	@ (800aef8 <_dtoa_r+0x8d0>)
 800ac8c:	f7f5 fcec 	bl	8000668 <__aeabi_dmul>
 800ac90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac94:	e7bc      	b.n	800ac10 <_dtoa_r+0x5e8>
 800ac96:	d10c      	bne.n	800acb2 <_dtoa_r+0x68a>
 800ac98:	4b98      	ldr	r3, [pc, #608]	@ (800aefc <_dtoa_r+0x8d4>)
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aca0:	f7f5 fce2 	bl	8000668 <__aeabi_dmul>
 800aca4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aca8:	f7f5 ff64 	bl	8000b74 <__aeabi_dcmpge>
 800acac:	2800      	cmp	r0, #0
 800acae:	f000 8157 	beq.w	800af60 <_dtoa_r+0x938>
 800acb2:	2400      	movs	r4, #0
 800acb4:	4625      	mov	r5, r4
 800acb6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800acb8:	43db      	mvns	r3, r3
 800acba:	9304      	str	r3, [sp, #16]
 800acbc:	4656      	mov	r6, sl
 800acbe:	2700      	movs	r7, #0
 800acc0:	4621      	mov	r1, r4
 800acc2:	4658      	mov	r0, fp
 800acc4:	f000 fbb4 	bl	800b430 <_Bfree>
 800acc8:	2d00      	cmp	r5, #0
 800acca:	d0dc      	beq.n	800ac86 <_dtoa_r+0x65e>
 800accc:	b12f      	cbz	r7, 800acda <_dtoa_r+0x6b2>
 800acce:	42af      	cmp	r7, r5
 800acd0:	d003      	beq.n	800acda <_dtoa_r+0x6b2>
 800acd2:	4639      	mov	r1, r7
 800acd4:	4658      	mov	r0, fp
 800acd6:	f000 fbab 	bl	800b430 <_Bfree>
 800acda:	4629      	mov	r1, r5
 800acdc:	4658      	mov	r0, fp
 800acde:	f000 fba7 	bl	800b430 <_Bfree>
 800ace2:	e7d0      	b.n	800ac86 <_dtoa_r+0x65e>
 800ace4:	9704      	str	r7, [sp, #16]
 800ace6:	4633      	mov	r3, r6
 800ace8:	461e      	mov	r6, r3
 800acea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800acee:	2a39      	cmp	r2, #57	@ 0x39
 800acf0:	d107      	bne.n	800ad02 <_dtoa_r+0x6da>
 800acf2:	459a      	cmp	sl, r3
 800acf4:	d1f8      	bne.n	800ace8 <_dtoa_r+0x6c0>
 800acf6:	9a04      	ldr	r2, [sp, #16]
 800acf8:	3201      	adds	r2, #1
 800acfa:	9204      	str	r2, [sp, #16]
 800acfc:	2230      	movs	r2, #48	@ 0x30
 800acfe:	f88a 2000 	strb.w	r2, [sl]
 800ad02:	781a      	ldrb	r2, [r3, #0]
 800ad04:	3201      	adds	r2, #1
 800ad06:	701a      	strb	r2, [r3, #0]
 800ad08:	e7bd      	b.n	800ac86 <_dtoa_r+0x65e>
 800ad0a:	4b7b      	ldr	r3, [pc, #492]	@ (800aef8 <_dtoa_r+0x8d0>)
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	f7f5 fcab 	bl	8000668 <__aeabi_dmul>
 800ad12:	2200      	movs	r2, #0
 800ad14:	2300      	movs	r3, #0
 800ad16:	4604      	mov	r4, r0
 800ad18:	460d      	mov	r5, r1
 800ad1a:	f7f5 ff0d 	bl	8000b38 <__aeabi_dcmpeq>
 800ad1e:	2800      	cmp	r0, #0
 800ad20:	f43f aebb 	beq.w	800aa9a <_dtoa_r+0x472>
 800ad24:	e6f0      	b.n	800ab08 <_dtoa_r+0x4e0>
 800ad26:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ad28:	2a00      	cmp	r2, #0
 800ad2a:	f000 80db 	beq.w	800aee4 <_dtoa_r+0x8bc>
 800ad2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad30:	2a01      	cmp	r2, #1
 800ad32:	f300 80bf 	bgt.w	800aeb4 <_dtoa_r+0x88c>
 800ad36:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ad38:	2a00      	cmp	r2, #0
 800ad3a:	f000 80b7 	beq.w	800aeac <_dtoa_r+0x884>
 800ad3e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ad42:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ad44:	4646      	mov	r6, r8
 800ad46:	9a08      	ldr	r2, [sp, #32]
 800ad48:	2101      	movs	r1, #1
 800ad4a:	441a      	add	r2, r3
 800ad4c:	4658      	mov	r0, fp
 800ad4e:	4498      	add	r8, r3
 800ad50:	9208      	str	r2, [sp, #32]
 800ad52:	f000 fc21 	bl	800b598 <__i2b>
 800ad56:	4605      	mov	r5, r0
 800ad58:	b15e      	cbz	r6, 800ad72 <_dtoa_r+0x74a>
 800ad5a:	9b08      	ldr	r3, [sp, #32]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	dd08      	ble.n	800ad72 <_dtoa_r+0x74a>
 800ad60:	42b3      	cmp	r3, r6
 800ad62:	9a08      	ldr	r2, [sp, #32]
 800ad64:	bfa8      	it	ge
 800ad66:	4633      	movge	r3, r6
 800ad68:	eba8 0803 	sub.w	r8, r8, r3
 800ad6c:	1af6      	subs	r6, r6, r3
 800ad6e:	1ad3      	subs	r3, r2, r3
 800ad70:	9308      	str	r3, [sp, #32]
 800ad72:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad74:	b1f3      	cbz	r3, 800adb4 <_dtoa_r+0x78c>
 800ad76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	f000 80b7 	beq.w	800aeec <_dtoa_r+0x8c4>
 800ad7e:	b18c      	cbz	r4, 800ada4 <_dtoa_r+0x77c>
 800ad80:	4629      	mov	r1, r5
 800ad82:	4622      	mov	r2, r4
 800ad84:	4658      	mov	r0, fp
 800ad86:	f000 fcc7 	bl	800b718 <__pow5mult>
 800ad8a:	464a      	mov	r2, r9
 800ad8c:	4601      	mov	r1, r0
 800ad8e:	4605      	mov	r5, r0
 800ad90:	4658      	mov	r0, fp
 800ad92:	f000 fc17 	bl	800b5c4 <__multiply>
 800ad96:	4649      	mov	r1, r9
 800ad98:	9004      	str	r0, [sp, #16]
 800ad9a:	4658      	mov	r0, fp
 800ad9c:	f000 fb48 	bl	800b430 <_Bfree>
 800ada0:	9b04      	ldr	r3, [sp, #16]
 800ada2:	4699      	mov	r9, r3
 800ada4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ada6:	1b1a      	subs	r2, r3, r4
 800ada8:	d004      	beq.n	800adb4 <_dtoa_r+0x78c>
 800adaa:	4649      	mov	r1, r9
 800adac:	4658      	mov	r0, fp
 800adae:	f000 fcb3 	bl	800b718 <__pow5mult>
 800adb2:	4681      	mov	r9, r0
 800adb4:	2101      	movs	r1, #1
 800adb6:	4658      	mov	r0, fp
 800adb8:	f000 fbee 	bl	800b598 <__i2b>
 800adbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800adbe:	4604      	mov	r4, r0
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	f000 81cf 	beq.w	800b164 <_dtoa_r+0xb3c>
 800adc6:	461a      	mov	r2, r3
 800adc8:	4601      	mov	r1, r0
 800adca:	4658      	mov	r0, fp
 800adcc:	f000 fca4 	bl	800b718 <__pow5mult>
 800add0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800add2:	2b01      	cmp	r3, #1
 800add4:	4604      	mov	r4, r0
 800add6:	f300 8095 	bgt.w	800af04 <_dtoa_r+0x8dc>
 800adda:	9b02      	ldr	r3, [sp, #8]
 800addc:	2b00      	cmp	r3, #0
 800adde:	f040 8087 	bne.w	800aef0 <_dtoa_r+0x8c8>
 800ade2:	9b03      	ldr	r3, [sp, #12]
 800ade4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ade8:	2b00      	cmp	r3, #0
 800adea:	f040 8089 	bne.w	800af00 <_dtoa_r+0x8d8>
 800adee:	9b03      	ldr	r3, [sp, #12]
 800adf0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800adf4:	0d1b      	lsrs	r3, r3, #20
 800adf6:	051b      	lsls	r3, r3, #20
 800adf8:	b12b      	cbz	r3, 800ae06 <_dtoa_r+0x7de>
 800adfa:	9b08      	ldr	r3, [sp, #32]
 800adfc:	3301      	adds	r3, #1
 800adfe:	9308      	str	r3, [sp, #32]
 800ae00:	f108 0801 	add.w	r8, r8, #1
 800ae04:	2301      	movs	r3, #1
 800ae06:	930a      	str	r3, [sp, #40]	@ 0x28
 800ae08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	f000 81b0 	beq.w	800b170 <_dtoa_r+0xb48>
 800ae10:	6923      	ldr	r3, [r4, #16]
 800ae12:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ae16:	6918      	ldr	r0, [r3, #16]
 800ae18:	f000 fb72 	bl	800b500 <__hi0bits>
 800ae1c:	f1c0 0020 	rsb	r0, r0, #32
 800ae20:	9b08      	ldr	r3, [sp, #32]
 800ae22:	4418      	add	r0, r3
 800ae24:	f010 001f 	ands.w	r0, r0, #31
 800ae28:	d077      	beq.n	800af1a <_dtoa_r+0x8f2>
 800ae2a:	f1c0 0320 	rsb	r3, r0, #32
 800ae2e:	2b04      	cmp	r3, #4
 800ae30:	dd6b      	ble.n	800af0a <_dtoa_r+0x8e2>
 800ae32:	9b08      	ldr	r3, [sp, #32]
 800ae34:	f1c0 001c 	rsb	r0, r0, #28
 800ae38:	4403      	add	r3, r0
 800ae3a:	4480      	add	r8, r0
 800ae3c:	4406      	add	r6, r0
 800ae3e:	9308      	str	r3, [sp, #32]
 800ae40:	f1b8 0f00 	cmp.w	r8, #0
 800ae44:	dd05      	ble.n	800ae52 <_dtoa_r+0x82a>
 800ae46:	4649      	mov	r1, r9
 800ae48:	4642      	mov	r2, r8
 800ae4a:	4658      	mov	r0, fp
 800ae4c:	f000 fcbe 	bl	800b7cc <__lshift>
 800ae50:	4681      	mov	r9, r0
 800ae52:	9b08      	ldr	r3, [sp, #32]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	dd05      	ble.n	800ae64 <_dtoa_r+0x83c>
 800ae58:	4621      	mov	r1, r4
 800ae5a:	461a      	mov	r2, r3
 800ae5c:	4658      	mov	r0, fp
 800ae5e:	f000 fcb5 	bl	800b7cc <__lshift>
 800ae62:	4604      	mov	r4, r0
 800ae64:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d059      	beq.n	800af1e <_dtoa_r+0x8f6>
 800ae6a:	4621      	mov	r1, r4
 800ae6c:	4648      	mov	r0, r9
 800ae6e:	f000 fd19 	bl	800b8a4 <__mcmp>
 800ae72:	2800      	cmp	r0, #0
 800ae74:	da53      	bge.n	800af1e <_dtoa_r+0x8f6>
 800ae76:	1e7b      	subs	r3, r7, #1
 800ae78:	9304      	str	r3, [sp, #16]
 800ae7a:	4649      	mov	r1, r9
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	220a      	movs	r2, #10
 800ae80:	4658      	mov	r0, fp
 800ae82:	f000 faf7 	bl	800b474 <__multadd>
 800ae86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae88:	4681      	mov	r9, r0
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	f000 8172 	beq.w	800b174 <_dtoa_r+0xb4c>
 800ae90:	2300      	movs	r3, #0
 800ae92:	4629      	mov	r1, r5
 800ae94:	220a      	movs	r2, #10
 800ae96:	4658      	mov	r0, fp
 800ae98:	f000 faec 	bl	800b474 <__multadd>
 800ae9c:	9b00      	ldr	r3, [sp, #0]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	4605      	mov	r5, r0
 800aea2:	dc67      	bgt.n	800af74 <_dtoa_r+0x94c>
 800aea4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aea6:	2b02      	cmp	r3, #2
 800aea8:	dc41      	bgt.n	800af2e <_dtoa_r+0x906>
 800aeaa:	e063      	b.n	800af74 <_dtoa_r+0x94c>
 800aeac:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800aeae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800aeb2:	e746      	b.n	800ad42 <_dtoa_r+0x71a>
 800aeb4:	9b07      	ldr	r3, [sp, #28]
 800aeb6:	1e5c      	subs	r4, r3, #1
 800aeb8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aeba:	42a3      	cmp	r3, r4
 800aebc:	bfbf      	itttt	lt
 800aebe:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800aec0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800aec2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800aec4:	1ae3      	sublt	r3, r4, r3
 800aec6:	bfb4      	ite	lt
 800aec8:	18d2      	addlt	r2, r2, r3
 800aeca:	1b1c      	subge	r4, r3, r4
 800aecc:	9b07      	ldr	r3, [sp, #28]
 800aece:	bfbc      	itt	lt
 800aed0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800aed2:	2400      	movlt	r4, #0
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	bfb5      	itete	lt
 800aed8:	eba8 0603 	sublt.w	r6, r8, r3
 800aedc:	9b07      	ldrge	r3, [sp, #28]
 800aede:	2300      	movlt	r3, #0
 800aee0:	4646      	movge	r6, r8
 800aee2:	e730      	b.n	800ad46 <_dtoa_r+0x71e>
 800aee4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800aee6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800aee8:	4646      	mov	r6, r8
 800aeea:	e735      	b.n	800ad58 <_dtoa_r+0x730>
 800aeec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aeee:	e75c      	b.n	800adaa <_dtoa_r+0x782>
 800aef0:	2300      	movs	r3, #0
 800aef2:	e788      	b.n	800ae06 <_dtoa_r+0x7de>
 800aef4:	3fe00000 	.word	0x3fe00000
 800aef8:	40240000 	.word	0x40240000
 800aefc:	40140000 	.word	0x40140000
 800af00:	9b02      	ldr	r3, [sp, #8]
 800af02:	e780      	b.n	800ae06 <_dtoa_r+0x7de>
 800af04:	2300      	movs	r3, #0
 800af06:	930a      	str	r3, [sp, #40]	@ 0x28
 800af08:	e782      	b.n	800ae10 <_dtoa_r+0x7e8>
 800af0a:	d099      	beq.n	800ae40 <_dtoa_r+0x818>
 800af0c:	9a08      	ldr	r2, [sp, #32]
 800af0e:	331c      	adds	r3, #28
 800af10:	441a      	add	r2, r3
 800af12:	4498      	add	r8, r3
 800af14:	441e      	add	r6, r3
 800af16:	9208      	str	r2, [sp, #32]
 800af18:	e792      	b.n	800ae40 <_dtoa_r+0x818>
 800af1a:	4603      	mov	r3, r0
 800af1c:	e7f6      	b.n	800af0c <_dtoa_r+0x8e4>
 800af1e:	9b07      	ldr	r3, [sp, #28]
 800af20:	9704      	str	r7, [sp, #16]
 800af22:	2b00      	cmp	r3, #0
 800af24:	dc20      	bgt.n	800af68 <_dtoa_r+0x940>
 800af26:	9300      	str	r3, [sp, #0]
 800af28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af2a:	2b02      	cmp	r3, #2
 800af2c:	dd1e      	ble.n	800af6c <_dtoa_r+0x944>
 800af2e:	9b00      	ldr	r3, [sp, #0]
 800af30:	2b00      	cmp	r3, #0
 800af32:	f47f aec0 	bne.w	800acb6 <_dtoa_r+0x68e>
 800af36:	4621      	mov	r1, r4
 800af38:	2205      	movs	r2, #5
 800af3a:	4658      	mov	r0, fp
 800af3c:	f000 fa9a 	bl	800b474 <__multadd>
 800af40:	4601      	mov	r1, r0
 800af42:	4604      	mov	r4, r0
 800af44:	4648      	mov	r0, r9
 800af46:	f000 fcad 	bl	800b8a4 <__mcmp>
 800af4a:	2800      	cmp	r0, #0
 800af4c:	f77f aeb3 	ble.w	800acb6 <_dtoa_r+0x68e>
 800af50:	4656      	mov	r6, sl
 800af52:	2331      	movs	r3, #49	@ 0x31
 800af54:	f806 3b01 	strb.w	r3, [r6], #1
 800af58:	9b04      	ldr	r3, [sp, #16]
 800af5a:	3301      	adds	r3, #1
 800af5c:	9304      	str	r3, [sp, #16]
 800af5e:	e6ae      	b.n	800acbe <_dtoa_r+0x696>
 800af60:	9c07      	ldr	r4, [sp, #28]
 800af62:	9704      	str	r7, [sp, #16]
 800af64:	4625      	mov	r5, r4
 800af66:	e7f3      	b.n	800af50 <_dtoa_r+0x928>
 800af68:	9b07      	ldr	r3, [sp, #28]
 800af6a:	9300      	str	r3, [sp, #0]
 800af6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af6e:	2b00      	cmp	r3, #0
 800af70:	f000 8104 	beq.w	800b17c <_dtoa_r+0xb54>
 800af74:	2e00      	cmp	r6, #0
 800af76:	dd05      	ble.n	800af84 <_dtoa_r+0x95c>
 800af78:	4629      	mov	r1, r5
 800af7a:	4632      	mov	r2, r6
 800af7c:	4658      	mov	r0, fp
 800af7e:	f000 fc25 	bl	800b7cc <__lshift>
 800af82:	4605      	mov	r5, r0
 800af84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af86:	2b00      	cmp	r3, #0
 800af88:	d05a      	beq.n	800b040 <_dtoa_r+0xa18>
 800af8a:	6869      	ldr	r1, [r5, #4]
 800af8c:	4658      	mov	r0, fp
 800af8e:	f000 fa0f 	bl	800b3b0 <_Balloc>
 800af92:	4606      	mov	r6, r0
 800af94:	b928      	cbnz	r0, 800afa2 <_dtoa_r+0x97a>
 800af96:	4b84      	ldr	r3, [pc, #528]	@ (800b1a8 <_dtoa_r+0xb80>)
 800af98:	4602      	mov	r2, r0
 800af9a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800af9e:	f7ff bb5a 	b.w	800a656 <_dtoa_r+0x2e>
 800afa2:	692a      	ldr	r2, [r5, #16]
 800afa4:	3202      	adds	r2, #2
 800afa6:	0092      	lsls	r2, r2, #2
 800afa8:	f105 010c 	add.w	r1, r5, #12
 800afac:	300c      	adds	r0, #12
 800afae:	f001 f997 	bl	800c2e0 <memcpy>
 800afb2:	2201      	movs	r2, #1
 800afb4:	4631      	mov	r1, r6
 800afb6:	4658      	mov	r0, fp
 800afb8:	f000 fc08 	bl	800b7cc <__lshift>
 800afbc:	f10a 0301 	add.w	r3, sl, #1
 800afc0:	9307      	str	r3, [sp, #28]
 800afc2:	9b00      	ldr	r3, [sp, #0]
 800afc4:	4453      	add	r3, sl
 800afc6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800afc8:	9b02      	ldr	r3, [sp, #8]
 800afca:	f003 0301 	and.w	r3, r3, #1
 800afce:	462f      	mov	r7, r5
 800afd0:	930a      	str	r3, [sp, #40]	@ 0x28
 800afd2:	4605      	mov	r5, r0
 800afd4:	9b07      	ldr	r3, [sp, #28]
 800afd6:	4621      	mov	r1, r4
 800afd8:	3b01      	subs	r3, #1
 800afda:	4648      	mov	r0, r9
 800afdc:	9300      	str	r3, [sp, #0]
 800afde:	f7ff fa9b 	bl	800a518 <quorem>
 800afe2:	4639      	mov	r1, r7
 800afe4:	9002      	str	r0, [sp, #8]
 800afe6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800afea:	4648      	mov	r0, r9
 800afec:	f000 fc5a 	bl	800b8a4 <__mcmp>
 800aff0:	462a      	mov	r2, r5
 800aff2:	9008      	str	r0, [sp, #32]
 800aff4:	4621      	mov	r1, r4
 800aff6:	4658      	mov	r0, fp
 800aff8:	f000 fc70 	bl	800b8dc <__mdiff>
 800affc:	68c2      	ldr	r2, [r0, #12]
 800affe:	4606      	mov	r6, r0
 800b000:	bb02      	cbnz	r2, 800b044 <_dtoa_r+0xa1c>
 800b002:	4601      	mov	r1, r0
 800b004:	4648      	mov	r0, r9
 800b006:	f000 fc4d 	bl	800b8a4 <__mcmp>
 800b00a:	4602      	mov	r2, r0
 800b00c:	4631      	mov	r1, r6
 800b00e:	4658      	mov	r0, fp
 800b010:	920e      	str	r2, [sp, #56]	@ 0x38
 800b012:	f000 fa0d 	bl	800b430 <_Bfree>
 800b016:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b018:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b01a:	9e07      	ldr	r6, [sp, #28]
 800b01c:	ea43 0102 	orr.w	r1, r3, r2
 800b020:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b022:	4319      	orrs	r1, r3
 800b024:	d110      	bne.n	800b048 <_dtoa_r+0xa20>
 800b026:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b02a:	d029      	beq.n	800b080 <_dtoa_r+0xa58>
 800b02c:	9b08      	ldr	r3, [sp, #32]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	dd02      	ble.n	800b038 <_dtoa_r+0xa10>
 800b032:	9b02      	ldr	r3, [sp, #8]
 800b034:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b038:	9b00      	ldr	r3, [sp, #0]
 800b03a:	f883 8000 	strb.w	r8, [r3]
 800b03e:	e63f      	b.n	800acc0 <_dtoa_r+0x698>
 800b040:	4628      	mov	r0, r5
 800b042:	e7bb      	b.n	800afbc <_dtoa_r+0x994>
 800b044:	2201      	movs	r2, #1
 800b046:	e7e1      	b.n	800b00c <_dtoa_r+0x9e4>
 800b048:	9b08      	ldr	r3, [sp, #32]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	db04      	blt.n	800b058 <_dtoa_r+0xa30>
 800b04e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b050:	430b      	orrs	r3, r1
 800b052:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b054:	430b      	orrs	r3, r1
 800b056:	d120      	bne.n	800b09a <_dtoa_r+0xa72>
 800b058:	2a00      	cmp	r2, #0
 800b05a:	dded      	ble.n	800b038 <_dtoa_r+0xa10>
 800b05c:	4649      	mov	r1, r9
 800b05e:	2201      	movs	r2, #1
 800b060:	4658      	mov	r0, fp
 800b062:	f000 fbb3 	bl	800b7cc <__lshift>
 800b066:	4621      	mov	r1, r4
 800b068:	4681      	mov	r9, r0
 800b06a:	f000 fc1b 	bl	800b8a4 <__mcmp>
 800b06e:	2800      	cmp	r0, #0
 800b070:	dc03      	bgt.n	800b07a <_dtoa_r+0xa52>
 800b072:	d1e1      	bne.n	800b038 <_dtoa_r+0xa10>
 800b074:	f018 0f01 	tst.w	r8, #1
 800b078:	d0de      	beq.n	800b038 <_dtoa_r+0xa10>
 800b07a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b07e:	d1d8      	bne.n	800b032 <_dtoa_r+0xa0a>
 800b080:	9a00      	ldr	r2, [sp, #0]
 800b082:	2339      	movs	r3, #57	@ 0x39
 800b084:	7013      	strb	r3, [r2, #0]
 800b086:	4633      	mov	r3, r6
 800b088:	461e      	mov	r6, r3
 800b08a:	3b01      	subs	r3, #1
 800b08c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b090:	2a39      	cmp	r2, #57	@ 0x39
 800b092:	d052      	beq.n	800b13a <_dtoa_r+0xb12>
 800b094:	3201      	adds	r2, #1
 800b096:	701a      	strb	r2, [r3, #0]
 800b098:	e612      	b.n	800acc0 <_dtoa_r+0x698>
 800b09a:	2a00      	cmp	r2, #0
 800b09c:	dd07      	ble.n	800b0ae <_dtoa_r+0xa86>
 800b09e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b0a2:	d0ed      	beq.n	800b080 <_dtoa_r+0xa58>
 800b0a4:	9a00      	ldr	r2, [sp, #0]
 800b0a6:	f108 0301 	add.w	r3, r8, #1
 800b0aa:	7013      	strb	r3, [r2, #0]
 800b0ac:	e608      	b.n	800acc0 <_dtoa_r+0x698>
 800b0ae:	9b07      	ldr	r3, [sp, #28]
 800b0b0:	9a07      	ldr	r2, [sp, #28]
 800b0b2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b0b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b0b8:	4293      	cmp	r3, r2
 800b0ba:	d028      	beq.n	800b10e <_dtoa_r+0xae6>
 800b0bc:	4649      	mov	r1, r9
 800b0be:	2300      	movs	r3, #0
 800b0c0:	220a      	movs	r2, #10
 800b0c2:	4658      	mov	r0, fp
 800b0c4:	f000 f9d6 	bl	800b474 <__multadd>
 800b0c8:	42af      	cmp	r7, r5
 800b0ca:	4681      	mov	r9, r0
 800b0cc:	f04f 0300 	mov.w	r3, #0
 800b0d0:	f04f 020a 	mov.w	r2, #10
 800b0d4:	4639      	mov	r1, r7
 800b0d6:	4658      	mov	r0, fp
 800b0d8:	d107      	bne.n	800b0ea <_dtoa_r+0xac2>
 800b0da:	f000 f9cb 	bl	800b474 <__multadd>
 800b0de:	4607      	mov	r7, r0
 800b0e0:	4605      	mov	r5, r0
 800b0e2:	9b07      	ldr	r3, [sp, #28]
 800b0e4:	3301      	adds	r3, #1
 800b0e6:	9307      	str	r3, [sp, #28]
 800b0e8:	e774      	b.n	800afd4 <_dtoa_r+0x9ac>
 800b0ea:	f000 f9c3 	bl	800b474 <__multadd>
 800b0ee:	4629      	mov	r1, r5
 800b0f0:	4607      	mov	r7, r0
 800b0f2:	2300      	movs	r3, #0
 800b0f4:	220a      	movs	r2, #10
 800b0f6:	4658      	mov	r0, fp
 800b0f8:	f000 f9bc 	bl	800b474 <__multadd>
 800b0fc:	4605      	mov	r5, r0
 800b0fe:	e7f0      	b.n	800b0e2 <_dtoa_r+0xaba>
 800b100:	9b00      	ldr	r3, [sp, #0]
 800b102:	2b00      	cmp	r3, #0
 800b104:	bfcc      	ite	gt
 800b106:	461e      	movgt	r6, r3
 800b108:	2601      	movle	r6, #1
 800b10a:	4456      	add	r6, sl
 800b10c:	2700      	movs	r7, #0
 800b10e:	4649      	mov	r1, r9
 800b110:	2201      	movs	r2, #1
 800b112:	4658      	mov	r0, fp
 800b114:	f000 fb5a 	bl	800b7cc <__lshift>
 800b118:	4621      	mov	r1, r4
 800b11a:	4681      	mov	r9, r0
 800b11c:	f000 fbc2 	bl	800b8a4 <__mcmp>
 800b120:	2800      	cmp	r0, #0
 800b122:	dcb0      	bgt.n	800b086 <_dtoa_r+0xa5e>
 800b124:	d102      	bne.n	800b12c <_dtoa_r+0xb04>
 800b126:	f018 0f01 	tst.w	r8, #1
 800b12a:	d1ac      	bne.n	800b086 <_dtoa_r+0xa5e>
 800b12c:	4633      	mov	r3, r6
 800b12e:	461e      	mov	r6, r3
 800b130:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b134:	2a30      	cmp	r2, #48	@ 0x30
 800b136:	d0fa      	beq.n	800b12e <_dtoa_r+0xb06>
 800b138:	e5c2      	b.n	800acc0 <_dtoa_r+0x698>
 800b13a:	459a      	cmp	sl, r3
 800b13c:	d1a4      	bne.n	800b088 <_dtoa_r+0xa60>
 800b13e:	9b04      	ldr	r3, [sp, #16]
 800b140:	3301      	adds	r3, #1
 800b142:	9304      	str	r3, [sp, #16]
 800b144:	2331      	movs	r3, #49	@ 0x31
 800b146:	f88a 3000 	strb.w	r3, [sl]
 800b14a:	e5b9      	b.n	800acc0 <_dtoa_r+0x698>
 800b14c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b14e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b1ac <_dtoa_r+0xb84>
 800b152:	b11b      	cbz	r3, 800b15c <_dtoa_r+0xb34>
 800b154:	f10a 0308 	add.w	r3, sl, #8
 800b158:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b15a:	6013      	str	r3, [r2, #0]
 800b15c:	4650      	mov	r0, sl
 800b15e:	b019      	add	sp, #100	@ 0x64
 800b160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b164:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b166:	2b01      	cmp	r3, #1
 800b168:	f77f ae37 	ble.w	800adda <_dtoa_r+0x7b2>
 800b16c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b16e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b170:	2001      	movs	r0, #1
 800b172:	e655      	b.n	800ae20 <_dtoa_r+0x7f8>
 800b174:	9b00      	ldr	r3, [sp, #0]
 800b176:	2b00      	cmp	r3, #0
 800b178:	f77f aed6 	ble.w	800af28 <_dtoa_r+0x900>
 800b17c:	4656      	mov	r6, sl
 800b17e:	4621      	mov	r1, r4
 800b180:	4648      	mov	r0, r9
 800b182:	f7ff f9c9 	bl	800a518 <quorem>
 800b186:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b18a:	f806 8b01 	strb.w	r8, [r6], #1
 800b18e:	9b00      	ldr	r3, [sp, #0]
 800b190:	eba6 020a 	sub.w	r2, r6, sl
 800b194:	4293      	cmp	r3, r2
 800b196:	ddb3      	ble.n	800b100 <_dtoa_r+0xad8>
 800b198:	4649      	mov	r1, r9
 800b19a:	2300      	movs	r3, #0
 800b19c:	220a      	movs	r2, #10
 800b19e:	4658      	mov	r0, fp
 800b1a0:	f000 f968 	bl	800b474 <__multadd>
 800b1a4:	4681      	mov	r9, r0
 800b1a6:	e7ea      	b.n	800b17e <_dtoa_r+0xb56>
 800b1a8:	0800ca8f 	.word	0x0800ca8f
 800b1ac:	0800ca2a 	.word	0x0800ca2a

0800b1b0 <_free_r>:
 800b1b0:	b538      	push	{r3, r4, r5, lr}
 800b1b2:	4605      	mov	r5, r0
 800b1b4:	2900      	cmp	r1, #0
 800b1b6:	d041      	beq.n	800b23c <_free_r+0x8c>
 800b1b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b1bc:	1f0c      	subs	r4, r1, #4
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	bfb8      	it	lt
 800b1c2:	18e4      	addlt	r4, r4, r3
 800b1c4:	f000 f8e8 	bl	800b398 <__malloc_lock>
 800b1c8:	4a1d      	ldr	r2, [pc, #116]	@ (800b240 <_free_r+0x90>)
 800b1ca:	6813      	ldr	r3, [r2, #0]
 800b1cc:	b933      	cbnz	r3, 800b1dc <_free_r+0x2c>
 800b1ce:	6063      	str	r3, [r4, #4]
 800b1d0:	6014      	str	r4, [r2, #0]
 800b1d2:	4628      	mov	r0, r5
 800b1d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1d8:	f000 b8e4 	b.w	800b3a4 <__malloc_unlock>
 800b1dc:	42a3      	cmp	r3, r4
 800b1de:	d908      	bls.n	800b1f2 <_free_r+0x42>
 800b1e0:	6820      	ldr	r0, [r4, #0]
 800b1e2:	1821      	adds	r1, r4, r0
 800b1e4:	428b      	cmp	r3, r1
 800b1e6:	bf01      	itttt	eq
 800b1e8:	6819      	ldreq	r1, [r3, #0]
 800b1ea:	685b      	ldreq	r3, [r3, #4]
 800b1ec:	1809      	addeq	r1, r1, r0
 800b1ee:	6021      	streq	r1, [r4, #0]
 800b1f0:	e7ed      	b.n	800b1ce <_free_r+0x1e>
 800b1f2:	461a      	mov	r2, r3
 800b1f4:	685b      	ldr	r3, [r3, #4]
 800b1f6:	b10b      	cbz	r3, 800b1fc <_free_r+0x4c>
 800b1f8:	42a3      	cmp	r3, r4
 800b1fa:	d9fa      	bls.n	800b1f2 <_free_r+0x42>
 800b1fc:	6811      	ldr	r1, [r2, #0]
 800b1fe:	1850      	adds	r0, r2, r1
 800b200:	42a0      	cmp	r0, r4
 800b202:	d10b      	bne.n	800b21c <_free_r+0x6c>
 800b204:	6820      	ldr	r0, [r4, #0]
 800b206:	4401      	add	r1, r0
 800b208:	1850      	adds	r0, r2, r1
 800b20a:	4283      	cmp	r3, r0
 800b20c:	6011      	str	r1, [r2, #0]
 800b20e:	d1e0      	bne.n	800b1d2 <_free_r+0x22>
 800b210:	6818      	ldr	r0, [r3, #0]
 800b212:	685b      	ldr	r3, [r3, #4]
 800b214:	6053      	str	r3, [r2, #4]
 800b216:	4408      	add	r0, r1
 800b218:	6010      	str	r0, [r2, #0]
 800b21a:	e7da      	b.n	800b1d2 <_free_r+0x22>
 800b21c:	d902      	bls.n	800b224 <_free_r+0x74>
 800b21e:	230c      	movs	r3, #12
 800b220:	602b      	str	r3, [r5, #0]
 800b222:	e7d6      	b.n	800b1d2 <_free_r+0x22>
 800b224:	6820      	ldr	r0, [r4, #0]
 800b226:	1821      	adds	r1, r4, r0
 800b228:	428b      	cmp	r3, r1
 800b22a:	bf04      	itt	eq
 800b22c:	6819      	ldreq	r1, [r3, #0]
 800b22e:	685b      	ldreq	r3, [r3, #4]
 800b230:	6063      	str	r3, [r4, #4]
 800b232:	bf04      	itt	eq
 800b234:	1809      	addeq	r1, r1, r0
 800b236:	6021      	streq	r1, [r4, #0]
 800b238:	6054      	str	r4, [r2, #4]
 800b23a:	e7ca      	b.n	800b1d2 <_free_r+0x22>
 800b23c:	bd38      	pop	{r3, r4, r5, pc}
 800b23e:	bf00      	nop
 800b240:	20000708 	.word	0x20000708

0800b244 <malloc>:
 800b244:	4b02      	ldr	r3, [pc, #8]	@ (800b250 <malloc+0xc>)
 800b246:	4601      	mov	r1, r0
 800b248:	6818      	ldr	r0, [r3, #0]
 800b24a:	f000 b825 	b.w	800b298 <_malloc_r>
 800b24e:	bf00      	nop
 800b250:	2000001c 	.word	0x2000001c

0800b254 <sbrk_aligned>:
 800b254:	b570      	push	{r4, r5, r6, lr}
 800b256:	4e0f      	ldr	r6, [pc, #60]	@ (800b294 <sbrk_aligned+0x40>)
 800b258:	460c      	mov	r4, r1
 800b25a:	6831      	ldr	r1, [r6, #0]
 800b25c:	4605      	mov	r5, r0
 800b25e:	b911      	cbnz	r1, 800b266 <sbrk_aligned+0x12>
 800b260:	f001 f82e 	bl	800c2c0 <_sbrk_r>
 800b264:	6030      	str	r0, [r6, #0]
 800b266:	4621      	mov	r1, r4
 800b268:	4628      	mov	r0, r5
 800b26a:	f001 f829 	bl	800c2c0 <_sbrk_r>
 800b26e:	1c43      	adds	r3, r0, #1
 800b270:	d103      	bne.n	800b27a <sbrk_aligned+0x26>
 800b272:	f04f 34ff 	mov.w	r4, #4294967295
 800b276:	4620      	mov	r0, r4
 800b278:	bd70      	pop	{r4, r5, r6, pc}
 800b27a:	1cc4      	adds	r4, r0, #3
 800b27c:	f024 0403 	bic.w	r4, r4, #3
 800b280:	42a0      	cmp	r0, r4
 800b282:	d0f8      	beq.n	800b276 <sbrk_aligned+0x22>
 800b284:	1a21      	subs	r1, r4, r0
 800b286:	4628      	mov	r0, r5
 800b288:	f001 f81a 	bl	800c2c0 <_sbrk_r>
 800b28c:	3001      	adds	r0, #1
 800b28e:	d1f2      	bne.n	800b276 <sbrk_aligned+0x22>
 800b290:	e7ef      	b.n	800b272 <sbrk_aligned+0x1e>
 800b292:	bf00      	nop
 800b294:	20000704 	.word	0x20000704

0800b298 <_malloc_r>:
 800b298:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b29c:	1ccd      	adds	r5, r1, #3
 800b29e:	f025 0503 	bic.w	r5, r5, #3
 800b2a2:	3508      	adds	r5, #8
 800b2a4:	2d0c      	cmp	r5, #12
 800b2a6:	bf38      	it	cc
 800b2a8:	250c      	movcc	r5, #12
 800b2aa:	2d00      	cmp	r5, #0
 800b2ac:	4606      	mov	r6, r0
 800b2ae:	db01      	blt.n	800b2b4 <_malloc_r+0x1c>
 800b2b0:	42a9      	cmp	r1, r5
 800b2b2:	d904      	bls.n	800b2be <_malloc_r+0x26>
 800b2b4:	230c      	movs	r3, #12
 800b2b6:	6033      	str	r3, [r6, #0]
 800b2b8:	2000      	movs	r0, #0
 800b2ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b394 <_malloc_r+0xfc>
 800b2c2:	f000 f869 	bl	800b398 <__malloc_lock>
 800b2c6:	f8d8 3000 	ldr.w	r3, [r8]
 800b2ca:	461c      	mov	r4, r3
 800b2cc:	bb44      	cbnz	r4, 800b320 <_malloc_r+0x88>
 800b2ce:	4629      	mov	r1, r5
 800b2d0:	4630      	mov	r0, r6
 800b2d2:	f7ff ffbf 	bl	800b254 <sbrk_aligned>
 800b2d6:	1c43      	adds	r3, r0, #1
 800b2d8:	4604      	mov	r4, r0
 800b2da:	d158      	bne.n	800b38e <_malloc_r+0xf6>
 800b2dc:	f8d8 4000 	ldr.w	r4, [r8]
 800b2e0:	4627      	mov	r7, r4
 800b2e2:	2f00      	cmp	r7, #0
 800b2e4:	d143      	bne.n	800b36e <_malloc_r+0xd6>
 800b2e6:	2c00      	cmp	r4, #0
 800b2e8:	d04b      	beq.n	800b382 <_malloc_r+0xea>
 800b2ea:	6823      	ldr	r3, [r4, #0]
 800b2ec:	4639      	mov	r1, r7
 800b2ee:	4630      	mov	r0, r6
 800b2f0:	eb04 0903 	add.w	r9, r4, r3
 800b2f4:	f000 ffe4 	bl	800c2c0 <_sbrk_r>
 800b2f8:	4581      	cmp	r9, r0
 800b2fa:	d142      	bne.n	800b382 <_malloc_r+0xea>
 800b2fc:	6821      	ldr	r1, [r4, #0]
 800b2fe:	1a6d      	subs	r5, r5, r1
 800b300:	4629      	mov	r1, r5
 800b302:	4630      	mov	r0, r6
 800b304:	f7ff ffa6 	bl	800b254 <sbrk_aligned>
 800b308:	3001      	adds	r0, #1
 800b30a:	d03a      	beq.n	800b382 <_malloc_r+0xea>
 800b30c:	6823      	ldr	r3, [r4, #0]
 800b30e:	442b      	add	r3, r5
 800b310:	6023      	str	r3, [r4, #0]
 800b312:	f8d8 3000 	ldr.w	r3, [r8]
 800b316:	685a      	ldr	r2, [r3, #4]
 800b318:	bb62      	cbnz	r2, 800b374 <_malloc_r+0xdc>
 800b31a:	f8c8 7000 	str.w	r7, [r8]
 800b31e:	e00f      	b.n	800b340 <_malloc_r+0xa8>
 800b320:	6822      	ldr	r2, [r4, #0]
 800b322:	1b52      	subs	r2, r2, r5
 800b324:	d420      	bmi.n	800b368 <_malloc_r+0xd0>
 800b326:	2a0b      	cmp	r2, #11
 800b328:	d917      	bls.n	800b35a <_malloc_r+0xc2>
 800b32a:	1961      	adds	r1, r4, r5
 800b32c:	42a3      	cmp	r3, r4
 800b32e:	6025      	str	r5, [r4, #0]
 800b330:	bf18      	it	ne
 800b332:	6059      	strne	r1, [r3, #4]
 800b334:	6863      	ldr	r3, [r4, #4]
 800b336:	bf08      	it	eq
 800b338:	f8c8 1000 	streq.w	r1, [r8]
 800b33c:	5162      	str	r2, [r4, r5]
 800b33e:	604b      	str	r3, [r1, #4]
 800b340:	4630      	mov	r0, r6
 800b342:	f000 f82f 	bl	800b3a4 <__malloc_unlock>
 800b346:	f104 000b 	add.w	r0, r4, #11
 800b34a:	1d23      	adds	r3, r4, #4
 800b34c:	f020 0007 	bic.w	r0, r0, #7
 800b350:	1ac2      	subs	r2, r0, r3
 800b352:	bf1c      	itt	ne
 800b354:	1a1b      	subne	r3, r3, r0
 800b356:	50a3      	strne	r3, [r4, r2]
 800b358:	e7af      	b.n	800b2ba <_malloc_r+0x22>
 800b35a:	6862      	ldr	r2, [r4, #4]
 800b35c:	42a3      	cmp	r3, r4
 800b35e:	bf0c      	ite	eq
 800b360:	f8c8 2000 	streq.w	r2, [r8]
 800b364:	605a      	strne	r2, [r3, #4]
 800b366:	e7eb      	b.n	800b340 <_malloc_r+0xa8>
 800b368:	4623      	mov	r3, r4
 800b36a:	6864      	ldr	r4, [r4, #4]
 800b36c:	e7ae      	b.n	800b2cc <_malloc_r+0x34>
 800b36e:	463c      	mov	r4, r7
 800b370:	687f      	ldr	r7, [r7, #4]
 800b372:	e7b6      	b.n	800b2e2 <_malloc_r+0x4a>
 800b374:	461a      	mov	r2, r3
 800b376:	685b      	ldr	r3, [r3, #4]
 800b378:	42a3      	cmp	r3, r4
 800b37a:	d1fb      	bne.n	800b374 <_malloc_r+0xdc>
 800b37c:	2300      	movs	r3, #0
 800b37e:	6053      	str	r3, [r2, #4]
 800b380:	e7de      	b.n	800b340 <_malloc_r+0xa8>
 800b382:	230c      	movs	r3, #12
 800b384:	6033      	str	r3, [r6, #0]
 800b386:	4630      	mov	r0, r6
 800b388:	f000 f80c 	bl	800b3a4 <__malloc_unlock>
 800b38c:	e794      	b.n	800b2b8 <_malloc_r+0x20>
 800b38e:	6005      	str	r5, [r0, #0]
 800b390:	e7d6      	b.n	800b340 <_malloc_r+0xa8>
 800b392:	bf00      	nop
 800b394:	20000708 	.word	0x20000708

0800b398 <__malloc_lock>:
 800b398:	4801      	ldr	r0, [pc, #4]	@ (800b3a0 <__malloc_lock+0x8>)
 800b39a:	f7ff b89c 	b.w	800a4d6 <__retarget_lock_acquire_recursive>
 800b39e:	bf00      	nop
 800b3a0:	20000700 	.word	0x20000700

0800b3a4 <__malloc_unlock>:
 800b3a4:	4801      	ldr	r0, [pc, #4]	@ (800b3ac <__malloc_unlock+0x8>)
 800b3a6:	f7ff b897 	b.w	800a4d8 <__retarget_lock_release_recursive>
 800b3aa:	bf00      	nop
 800b3ac:	20000700 	.word	0x20000700

0800b3b0 <_Balloc>:
 800b3b0:	b570      	push	{r4, r5, r6, lr}
 800b3b2:	69c6      	ldr	r6, [r0, #28]
 800b3b4:	4604      	mov	r4, r0
 800b3b6:	460d      	mov	r5, r1
 800b3b8:	b976      	cbnz	r6, 800b3d8 <_Balloc+0x28>
 800b3ba:	2010      	movs	r0, #16
 800b3bc:	f7ff ff42 	bl	800b244 <malloc>
 800b3c0:	4602      	mov	r2, r0
 800b3c2:	61e0      	str	r0, [r4, #28]
 800b3c4:	b920      	cbnz	r0, 800b3d0 <_Balloc+0x20>
 800b3c6:	4b18      	ldr	r3, [pc, #96]	@ (800b428 <_Balloc+0x78>)
 800b3c8:	4818      	ldr	r0, [pc, #96]	@ (800b42c <_Balloc+0x7c>)
 800b3ca:	216b      	movs	r1, #107	@ 0x6b
 800b3cc:	f7ff f886 	bl	800a4dc <__assert_func>
 800b3d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b3d4:	6006      	str	r6, [r0, #0]
 800b3d6:	60c6      	str	r6, [r0, #12]
 800b3d8:	69e6      	ldr	r6, [r4, #28]
 800b3da:	68f3      	ldr	r3, [r6, #12]
 800b3dc:	b183      	cbz	r3, 800b400 <_Balloc+0x50>
 800b3de:	69e3      	ldr	r3, [r4, #28]
 800b3e0:	68db      	ldr	r3, [r3, #12]
 800b3e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b3e6:	b9b8      	cbnz	r0, 800b418 <_Balloc+0x68>
 800b3e8:	2101      	movs	r1, #1
 800b3ea:	fa01 f605 	lsl.w	r6, r1, r5
 800b3ee:	1d72      	adds	r2, r6, #5
 800b3f0:	0092      	lsls	r2, r2, #2
 800b3f2:	4620      	mov	r0, r4
 800b3f4:	f000 ff89 	bl	800c30a <_calloc_r>
 800b3f8:	b160      	cbz	r0, 800b414 <_Balloc+0x64>
 800b3fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b3fe:	e00e      	b.n	800b41e <_Balloc+0x6e>
 800b400:	2221      	movs	r2, #33	@ 0x21
 800b402:	2104      	movs	r1, #4
 800b404:	4620      	mov	r0, r4
 800b406:	f000 ff80 	bl	800c30a <_calloc_r>
 800b40a:	69e3      	ldr	r3, [r4, #28]
 800b40c:	60f0      	str	r0, [r6, #12]
 800b40e:	68db      	ldr	r3, [r3, #12]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d1e4      	bne.n	800b3de <_Balloc+0x2e>
 800b414:	2000      	movs	r0, #0
 800b416:	bd70      	pop	{r4, r5, r6, pc}
 800b418:	6802      	ldr	r2, [r0, #0]
 800b41a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b41e:	2300      	movs	r3, #0
 800b420:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b424:	e7f7      	b.n	800b416 <_Balloc+0x66>
 800b426:	bf00      	nop
 800b428:	0800c97d 	.word	0x0800c97d
 800b42c:	0800caa0 	.word	0x0800caa0

0800b430 <_Bfree>:
 800b430:	b570      	push	{r4, r5, r6, lr}
 800b432:	69c6      	ldr	r6, [r0, #28]
 800b434:	4605      	mov	r5, r0
 800b436:	460c      	mov	r4, r1
 800b438:	b976      	cbnz	r6, 800b458 <_Bfree+0x28>
 800b43a:	2010      	movs	r0, #16
 800b43c:	f7ff ff02 	bl	800b244 <malloc>
 800b440:	4602      	mov	r2, r0
 800b442:	61e8      	str	r0, [r5, #28]
 800b444:	b920      	cbnz	r0, 800b450 <_Bfree+0x20>
 800b446:	4b09      	ldr	r3, [pc, #36]	@ (800b46c <_Bfree+0x3c>)
 800b448:	4809      	ldr	r0, [pc, #36]	@ (800b470 <_Bfree+0x40>)
 800b44a:	218f      	movs	r1, #143	@ 0x8f
 800b44c:	f7ff f846 	bl	800a4dc <__assert_func>
 800b450:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b454:	6006      	str	r6, [r0, #0]
 800b456:	60c6      	str	r6, [r0, #12]
 800b458:	b13c      	cbz	r4, 800b46a <_Bfree+0x3a>
 800b45a:	69eb      	ldr	r3, [r5, #28]
 800b45c:	6862      	ldr	r2, [r4, #4]
 800b45e:	68db      	ldr	r3, [r3, #12]
 800b460:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b464:	6021      	str	r1, [r4, #0]
 800b466:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b46a:	bd70      	pop	{r4, r5, r6, pc}
 800b46c:	0800c97d 	.word	0x0800c97d
 800b470:	0800caa0 	.word	0x0800caa0

0800b474 <__multadd>:
 800b474:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b478:	690d      	ldr	r5, [r1, #16]
 800b47a:	4607      	mov	r7, r0
 800b47c:	460c      	mov	r4, r1
 800b47e:	461e      	mov	r6, r3
 800b480:	f101 0c14 	add.w	ip, r1, #20
 800b484:	2000      	movs	r0, #0
 800b486:	f8dc 3000 	ldr.w	r3, [ip]
 800b48a:	b299      	uxth	r1, r3
 800b48c:	fb02 6101 	mla	r1, r2, r1, r6
 800b490:	0c1e      	lsrs	r6, r3, #16
 800b492:	0c0b      	lsrs	r3, r1, #16
 800b494:	fb02 3306 	mla	r3, r2, r6, r3
 800b498:	b289      	uxth	r1, r1
 800b49a:	3001      	adds	r0, #1
 800b49c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b4a0:	4285      	cmp	r5, r0
 800b4a2:	f84c 1b04 	str.w	r1, [ip], #4
 800b4a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b4aa:	dcec      	bgt.n	800b486 <__multadd+0x12>
 800b4ac:	b30e      	cbz	r6, 800b4f2 <__multadd+0x7e>
 800b4ae:	68a3      	ldr	r3, [r4, #8]
 800b4b0:	42ab      	cmp	r3, r5
 800b4b2:	dc19      	bgt.n	800b4e8 <__multadd+0x74>
 800b4b4:	6861      	ldr	r1, [r4, #4]
 800b4b6:	4638      	mov	r0, r7
 800b4b8:	3101      	adds	r1, #1
 800b4ba:	f7ff ff79 	bl	800b3b0 <_Balloc>
 800b4be:	4680      	mov	r8, r0
 800b4c0:	b928      	cbnz	r0, 800b4ce <__multadd+0x5a>
 800b4c2:	4602      	mov	r2, r0
 800b4c4:	4b0c      	ldr	r3, [pc, #48]	@ (800b4f8 <__multadd+0x84>)
 800b4c6:	480d      	ldr	r0, [pc, #52]	@ (800b4fc <__multadd+0x88>)
 800b4c8:	21ba      	movs	r1, #186	@ 0xba
 800b4ca:	f7ff f807 	bl	800a4dc <__assert_func>
 800b4ce:	6922      	ldr	r2, [r4, #16]
 800b4d0:	3202      	adds	r2, #2
 800b4d2:	f104 010c 	add.w	r1, r4, #12
 800b4d6:	0092      	lsls	r2, r2, #2
 800b4d8:	300c      	adds	r0, #12
 800b4da:	f000 ff01 	bl	800c2e0 <memcpy>
 800b4de:	4621      	mov	r1, r4
 800b4e0:	4638      	mov	r0, r7
 800b4e2:	f7ff ffa5 	bl	800b430 <_Bfree>
 800b4e6:	4644      	mov	r4, r8
 800b4e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b4ec:	3501      	adds	r5, #1
 800b4ee:	615e      	str	r6, [r3, #20]
 800b4f0:	6125      	str	r5, [r4, #16]
 800b4f2:	4620      	mov	r0, r4
 800b4f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4f8:	0800ca8f 	.word	0x0800ca8f
 800b4fc:	0800caa0 	.word	0x0800caa0

0800b500 <__hi0bits>:
 800b500:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b504:	4603      	mov	r3, r0
 800b506:	bf36      	itet	cc
 800b508:	0403      	lslcc	r3, r0, #16
 800b50a:	2000      	movcs	r0, #0
 800b50c:	2010      	movcc	r0, #16
 800b50e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b512:	bf3c      	itt	cc
 800b514:	021b      	lslcc	r3, r3, #8
 800b516:	3008      	addcc	r0, #8
 800b518:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b51c:	bf3c      	itt	cc
 800b51e:	011b      	lslcc	r3, r3, #4
 800b520:	3004      	addcc	r0, #4
 800b522:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b526:	bf3c      	itt	cc
 800b528:	009b      	lslcc	r3, r3, #2
 800b52a:	3002      	addcc	r0, #2
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	db05      	blt.n	800b53c <__hi0bits+0x3c>
 800b530:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b534:	f100 0001 	add.w	r0, r0, #1
 800b538:	bf08      	it	eq
 800b53a:	2020      	moveq	r0, #32
 800b53c:	4770      	bx	lr

0800b53e <__lo0bits>:
 800b53e:	6803      	ldr	r3, [r0, #0]
 800b540:	4602      	mov	r2, r0
 800b542:	f013 0007 	ands.w	r0, r3, #7
 800b546:	d00b      	beq.n	800b560 <__lo0bits+0x22>
 800b548:	07d9      	lsls	r1, r3, #31
 800b54a:	d421      	bmi.n	800b590 <__lo0bits+0x52>
 800b54c:	0798      	lsls	r0, r3, #30
 800b54e:	bf49      	itett	mi
 800b550:	085b      	lsrmi	r3, r3, #1
 800b552:	089b      	lsrpl	r3, r3, #2
 800b554:	2001      	movmi	r0, #1
 800b556:	6013      	strmi	r3, [r2, #0]
 800b558:	bf5c      	itt	pl
 800b55a:	6013      	strpl	r3, [r2, #0]
 800b55c:	2002      	movpl	r0, #2
 800b55e:	4770      	bx	lr
 800b560:	b299      	uxth	r1, r3
 800b562:	b909      	cbnz	r1, 800b568 <__lo0bits+0x2a>
 800b564:	0c1b      	lsrs	r3, r3, #16
 800b566:	2010      	movs	r0, #16
 800b568:	b2d9      	uxtb	r1, r3
 800b56a:	b909      	cbnz	r1, 800b570 <__lo0bits+0x32>
 800b56c:	3008      	adds	r0, #8
 800b56e:	0a1b      	lsrs	r3, r3, #8
 800b570:	0719      	lsls	r1, r3, #28
 800b572:	bf04      	itt	eq
 800b574:	091b      	lsreq	r3, r3, #4
 800b576:	3004      	addeq	r0, #4
 800b578:	0799      	lsls	r1, r3, #30
 800b57a:	bf04      	itt	eq
 800b57c:	089b      	lsreq	r3, r3, #2
 800b57e:	3002      	addeq	r0, #2
 800b580:	07d9      	lsls	r1, r3, #31
 800b582:	d403      	bmi.n	800b58c <__lo0bits+0x4e>
 800b584:	085b      	lsrs	r3, r3, #1
 800b586:	f100 0001 	add.w	r0, r0, #1
 800b58a:	d003      	beq.n	800b594 <__lo0bits+0x56>
 800b58c:	6013      	str	r3, [r2, #0]
 800b58e:	4770      	bx	lr
 800b590:	2000      	movs	r0, #0
 800b592:	4770      	bx	lr
 800b594:	2020      	movs	r0, #32
 800b596:	4770      	bx	lr

0800b598 <__i2b>:
 800b598:	b510      	push	{r4, lr}
 800b59a:	460c      	mov	r4, r1
 800b59c:	2101      	movs	r1, #1
 800b59e:	f7ff ff07 	bl	800b3b0 <_Balloc>
 800b5a2:	4602      	mov	r2, r0
 800b5a4:	b928      	cbnz	r0, 800b5b2 <__i2b+0x1a>
 800b5a6:	4b05      	ldr	r3, [pc, #20]	@ (800b5bc <__i2b+0x24>)
 800b5a8:	4805      	ldr	r0, [pc, #20]	@ (800b5c0 <__i2b+0x28>)
 800b5aa:	f240 1145 	movw	r1, #325	@ 0x145
 800b5ae:	f7fe ff95 	bl	800a4dc <__assert_func>
 800b5b2:	2301      	movs	r3, #1
 800b5b4:	6144      	str	r4, [r0, #20]
 800b5b6:	6103      	str	r3, [r0, #16]
 800b5b8:	bd10      	pop	{r4, pc}
 800b5ba:	bf00      	nop
 800b5bc:	0800ca8f 	.word	0x0800ca8f
 800b5c0:	0800caa0 	.word	0x0800caa0

0800b5c4 <__multiply>:
 800b5c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5c8:	4614      	mov	r4, r2
 800b5ca:	690a      	ldr	r2, [r1, #16]
 800b5cc:	6923      	ldr	r3, [r4, #16]
 800b5ce:	429a      	cmp	r2, r3
 800b5d0:	bfa8      	it	ge
 800b5d2:	4623      	movge	r3, r4
 800b5d4:	460f      	mov	r7, r1
 800b5d6:	bfa4      	itt	ge
 800b5d8:	460c      	movge	r4, r1
 800b5da:	461f      	movge	r7, r3
 800b5dc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b5e0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b5e4:	68a3      	ldr	r3, [r4, #8]
 800b5e6:	6861      	ldr	r1, [r4, #4]
 800b5e8:	eb0a 0609 	add.w	r6, sl, r9
 800b5ec:	42b3      	cmp	r3, r6
 800b5ee:	b085      	sub	sp, #20
 800b5f0:	bfb8      	it	lt
 800b5f2:	3101      	addlt	r1, #1
 800b5f4:	f7ff fedc 	bl	800b3b0 <_Balloc>
 800b5f8:	b930      	cbnz	r0, 800b608 <__multiply+0x44>
 800b5fa:	4602      	mov	r2, r0
 800b5fc:	4b44      	ldr	r3, [pc, #272]	@ (800b710 <__multiply+0x14c>)
 800b5fe:	4845      	ldr	r0, [pc, #276]	@ (800b714 <__multiply+0x150>)
 800b600:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b604:	f7fe ff6a 	bl	800a4dc <__assert_func>
 800b608:	f100 0514 	add.w	r5, r0, #20
 800b60c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b610:	462b      	mov	r3, r5
 800b612:	2200      	movs	r2, #0
 800b614:	4543      	cmp	r3, r8
 800b616:	d321      	bcc.n	800b65c <__multiply+0x98>
 800b618:	f107 0114 	add.w	r1, r7, #20
 800b61c:	f104 0214 	add.w	r2, r4, #20
 800b620:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b624:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b628:	9302      	str	r3, [sp, #8]
 800b62a:	1b13      	subs	r3, r2, r4
 800b62c:	3b15      	subs	r3, #21
 800b62e:	f023 0303 	bic.w	r3, r3, #3
 800b632:	3304      	adds	r3, #4
 800b634:	f104 0715 	add.w	r7, r4, #21
 800b638:	42ba      	cmp	r2, r7
 800b63a:	bf38      	it	cc
 800b63c:	2304      	movcc	r3, #4
 800b63e:	9301      	str	r3, [sp, #4]
 800b640:	9b02      	ldr	r3, [sp, #8]
 800b642:	9103      	str	r1, [sp, #12]
 800b644:	428b      	cmp	r3, r1
 800b646:	d80c      	bhi.n	800b662 <__multiply+0x9e>
 800b648:	2e00      	cmp	r6, #0
 800b64a:	dd03      	ble.n	800b654 <__multiply+0x90>
 800b64c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b650:	2b00      	cmp	r3, #0
 800b652:	d05b      	beq.n	800b70c <__multiply+0x148>
 800b654:	6106      	str	r6, [r0, #16]
 800b656:	b005      	add	sp, #20
 800b658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b65c:	f843 2b04 	str.w	r2, [r3], #4
 800b660:	e7d8      	b.n	800b614 <__multiply+0x50>
 800b662:	f8b1 a000 	ldrh.w	sl, [r1]
 800b666:	f1ba 0f00 	cmp.w	sl, #0
 800b66a:	d024      	beq.n	800b6b6 <__multiply+0xf2>
 800b66c:	f104 0e14 	add.w	lr, r4, #20
 800b670:	46a9      	mov	r9, r5
 800b672:	f04f 0c00 	mov.w	ip, #0
 800b676:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b67a:	f8d9 3000 	ldr.w	r3, [r9]
 800b67e:	fa1f fb87 	uxth.w	fp, r7
 800b682:	b29b      	uxth	r3, r3
 800b684:	fb0a 330b 	mla	r3, sl, fp, r3
 800b688:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b68c:	f8d9 7000 	ldr.w	r7, [r9]
 800b690:	4463      	add	r3, ip
 800b692:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b696:	fb0a c70b 	mla	r7, sl, fp, ip
 800b69a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b69e:	b29b      	uxth	r3, r3
 800b6a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b6a4:	4572      	cmp	r2, lr
 800b6a6:	f849 3b04 	str.w	r3, [r9], #4
 800b6aa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b6ae:	d8e2      	bhi.n	800b676 <__multiply+0xb2>
 800b6b0:	9b01      	ldr	r3, [sp, #4]
 800b6b2:	f845 c003 	str.w	ip, [r5, r3]
 800b6b6:	9b03      	ldr	r3, [sp, #12]
 800b6b8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b6bc:	3104      	adds	r1, #4
 800b6be:	f1b9 0f00 	cmp.w	r9, #0
 800b6c2:	d021      	beq.n	800b708 <__multiply+0x144>
 800b6c4:	682b      	ldr	r3, [r5, #0]
 800b6c6:	f104 0c14 	add.w	ip, r4, #20
 800b6ca:	46ae      	mov	lr, r5
 800b6cc:	f04f 0a00 	mov.w	sl, #0
 800b6d0:	f8bc b000 	ldrh.w	fp, [ip]
 800b6d4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b6d8:	fb09 770b 	mla	r7, r9, fp, r7
 800b6dc:	4457      	add	r7, sl
 800b6de:	b29b      	uxth	r3, r3
 800b6e0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b6e4:	f84e 3b04 	str.w	r3, [lr], #4
 800b6e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b6ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b6f0:	f8be 3000 	ldrh.w	r3, [lr]
 800b6f4:	fb09 330a 	mla	r3, r9, sl, r3
 800b6f8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b6fc:	4562      	cmp	r2, ip
 800b6fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b702:	d8e5      	bhi.n	800b6d0 <__multiply+0x10c>
 800b704:	9f01      	ldr	r7, [sp, #4]
 800b706:	51eb      	str	r3, [r5, r7]
 800b708:	3504      	adds	r5, #4
 800b70a:	e799      	b.n	800b640 <__multiply+0x7c>
 800b70c:	3e01      	subs	r6, #1
 800b70e:	e79b      	b.n	800b648 <__multiply+0x84>
 800b710:	0800ca8f 	.word	0x0800ca8f
 800b714:	0800caa0 	.word	0x0800caa0

0800b718 <__pow5mult>:
 800b718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b71c:	4615      	mov	r5, r2
 800b71e:	f012 0203 	ands.w	r2, r2, #3
 800b722:	4607      	mov	r7, r0
 800b724:	460e      	mov	r6, r1
 800b726:	d007      	beq.n	800b738 <__pow5mult+0x20>
 800b728:	4c25      	ldr	r4, [pc, #148]	@ (800b7c0 <__pow5mult+0xa8>)
 800b72a:	3a01      	subs	r2, #1
 800b72c:	2300      	movs	r3, #0
 800b72e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b732:	f7ff fe9f 	bl	800b474 <__multadd>
 800b736:	4606      	mov	r6, r0
 800b738:	10ad      	asrs	r5, r5, #2
 800b73a:	d03d      	beq.n	800b7b8 <__pow5mult+0xa0>
 800b73c:	69fc      	ldr	r4, [r7, #28]
 800b73e:	b97c      	cbnz	r4, 800b760 <__pow5mult+0x48>
 800b740:	2010      	movs	r0, #16
 800b742:	f7ff fd7f 	bl	800b244 <malloc>
 800b746:	4602      	mov	r2, r0
 800b748:	61f8      	str	r0, [r7, #28]
 800b74a:	b928      	cbnz	r0, 800b758 <__pow5mult+0x40>
 800b74c:	4b1d      	ldr	r3, [pc, #116]	@ (800b7c4 <__pow5mult+0xac>)
 800b74e:	481e      	ldr	r0, [pc, #120]	@ (800b7c8 <__pow5mult+0xb0>)
 800b750:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b754:	f7fe fec2 	bl	800a4dc <__assert_func>
 800b758:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b75c:	6004      	str	r4, [r0, #0]
 800b75e:	60c4      	str	r4, [r0, #12]
 800b760:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b764:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b768:	b94c      	cbnz	r4, 800b77e <__pow5mult+0x66>
 800b76a:	f240 2171 	movw	r1, #625	@ 0x271
 800b76e:	4638      	mov	r0, r7
 800b770:	f7ff ff12 	bl	800b598 <__i2b>
 800b774:	2300      	movs	r3, #0
 800b776:	f8c8 0008 	str.w	r0, [r8, #8]
 800b77a:	4604      	mov	r4, r0
 800b77c:	6003      	str	r3, [r0, #0]
 800b77e:	f04f 0900 	mov.w	r9, #0
 800b782:	07eb      	lsls	r3, r5, #31
 800b784:	d50a      	bpl.n	800b79c <__pow5mult+0x84>
 800b786:	4631      	mov	r1, r6
 800b788:	4622      	mov	r2, r4
 800b78a:	4638      	mov	r0, r7
 800b78c:	f7ff ff1a 	bl	800b5c4 <__multiply>
 800b790:	4631      	mov	r1, r6
 800b792:	4680      	mov	r8, r0
 800b794:	4638      	mov	r0, r7
 800b796:	f7ff fe4b 	bl	800b430 <_Bfree>
 800b79a:	4646      	mov	r6, r8
 800b79c:	106d      	asrs	r5, r5, #1
 800b79e:	d00b      	beq.n	800b7b8 <__pow5mult+0xa0>
 800b7a0:	6820      	ldr	r0, [r4, #0]
 800b7a2:	b938      	cbnz	r0, 800b7b4 <__pow5mult+0x9c>
 800b7a4:	4622      	mov	r2, r4
 800b7a6:	4621      	mov	r1, r4
 800b7a8:	4638      	mov	r0, r7
 800b7aa:	f7ff ff0b 	bl	800b5c4 <__multiply>
 800b7ae:	6020      	str	r0, [r4, #0]
 800b7b0:	f8c0 9000 	str.w	r9, [r0]
 800b7b4:	4604      	mov	r4, r0
 800b7b6:	e7e4      	b.n	800b782 <__pow5mult+0x6a>
 800b7b8:	4630      	mov	r0, r6
 800b7ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7be:	bf00      	nop
 800b7c0:	0800cafc 	.word	0x0800cafc
 800b7c4:	0800c97d 	.word	0x0800c97d
 800b7c8:	0800caa0 	.word	0x0800caa0

0800b7cc <__lshift>:
 800b7cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b7d0:	460c      	mov	r4, r1
 800b7d2:	6849      	ldr	r1, [r1, #4]
 800b7d4:	6923      	ldr	r3, [r4, #16]
 800b7d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b7da:	68a3      	ldr	r3, [r4, #8]
 800b7dc:	4607      	mov	r7, r0
 800b7de:	4691      	mov	r9, r2
 800b7e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b7e4:	f108 0601 	add.w	r6, r8, #1
 800b7e8:	42b3      	cmp	r3, r6
 800b7ea:	db0b      	blt.n	800b804 <__lshift+0x38>
 800b7ec:	4638      	mov	r0, r7
 800b7ee:	f7ff fddf 	bl	800b3b0 <_Balloc>
 800b7f2:	4605      	mov	r5, r0
 800b7f4:	b948      	cbnz	r0, 800b80a <__lshift+0x3e>
 800b7f6:	4602      	mov	r2, r0
 800b7f8:	4b28      	ldr	r3, [pc, #160]	@ (800b89c <__lshift+0xd0>)
 800b7fa:	4829      	ldr	r0, [pc, #164]	@ (800b8a0 <__lshift+0xd4>)
 800b7fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b800:	f7fe fe6c 	bl	800a4dc <__assert_func>
 800b804:	3101      	adds	r1, #1
 800b806:	005b      	lsls	r3, r3, #1
 800b808:	e7ee      	b.n	800b7e8 <__lshift+0x1c>
 800b80a:	2300      	movs	r3, #0
 800b80c:	f100 0114 	add.w	r1, r0, #20
 800b810:	f100 0210 	add.w	r2, r0, #16
 800b814:	4618      	mov	r0, r3
 800b816:	4553      	cmp	r3, sl
 800b818:	db33      	blt.n	800b882 <__lshift+0xb6>
 800b81a:	6920      	ldr	r0, [r4, #16]
 800b81c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b820:	f104 0314 	add.w	r3, r4, #20
 800b824:	f019 091f 	ands.w	r9, r9, #31
 800b828:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b82c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b830:	d02b      	beq.n	800b88a <__lshift+0xbe>
 800b832:	f1c9 0e20 	rsb	lr, r9, #32
 800b836:	468a      	mov	sl, r1
 800b838:	2200      	movs	r2, #0
 800b83a:	6818      	ldr	r0, [r3, #0]
 800b83c:	fa00 f009 	lsl.w	r0, r0, r9
 800b840:	4310      	orrs	r0, r2
 800b842:	f84a 0b04 	str.w	r0, [sl], #4
 800b846:	f853 2b04 	ldr.w	r2, [r3], #4
 800b84a:	459c      	cmp	ip, r3
 800b84c:	fa22 f20e 	lsr.w	r2, r2, lr
 800b850:	d8f3      	bhi.n	800b83a <__lshift+0x6e>
 800b852:	ebac 0304 	sub.w	r3, ip, r4
 800b856:	3b15      	subs	r3, #21
 800b858:	f023 0303 	bic.w	r3, r3, #3
 800b85c:	3304      	adds	r3, #4
 800b85e:	f104 0015 	add.w	r0, r4, #21
 800b862:	4584      	cmp	ip, r0
 800b864:	bf38      	it	cc
 800b866:	2304      	movcc	r3, #4
 800b868:	50ca      	str	r2, [r1, r3]
 800b86a:	b10a      	cbz	r2, 800b870 <__lshift+0xa4>
 800b86c:	f108 0602 	add.w	r6, r8, #2
 800b870:	3e01      	subs	r6, #1
 800b872:	4638      	mov	r0, r7
 800b874:	612e      	str	r6, [r5, #16]
 800b876:	4621      	mov	r1, r4
 800b878:	f7ff fdda 	bl	800b430 <_Bfree>
 800b87c:	4628      	mov	r0, r5
 800b87e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b882:	f842 0f04 	str.w	r0, [r2, #4]!
 800b886:	3301      	adds	r3, #1
 800b888:	e7c5      	b.n	800b816 <__lshift+0x4a>
 800b88a:	3904      	subs	r1, #4
 800b88c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b890:	f841 2f04 	str.w	r2, [r1, #4]!
 800b894:	459c      	cmp	ip, r3
 800b896:	d8f9      	bhi.n	800b88c <__lshift+0xc0>
 800b898:	e7ea      	b.n	800b870 <__lshift+0xa4>
 800b89a:	bf00      	nop
 800b89c:	0800ca8f 	.word	0x0800ca8f
 800b8a0:	0800caa0 	.word	0x0800caa0

0800b8a4 <__mcmp>:
 800b8a4:	690a      	ldr	r2, [r1, #16]
 800b8a6:	4603      	mov	r3, r0
 800b8a8:	6900      	ldr	r0, [r0, #16]
 800b8aa:	1a80      	subs	r0, r0, r2
 800b8ac:	b530      	push	{r4, r5, lr}
 800b8ae:	d10e      	bne.n	800b8ce <__mcmp+0x2a>
 800b8b0:	3314      	adds	r3, #20
 800b8b2:	3114      	adds	r1, #20
 800b8b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b8b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b8bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b8c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b8c4:	4295      	cmp	r5, r2
 800b8c6:	d003      	beq.n	800b8d0 <__mcmp+0x2c>
 800b8c8:	d205      	bcs.n	800b8d6 <__mcmp+0x32>
 800b8ca:	f04f 30ff 	mov.w	r0, #4294967295
 800b8ce:	bd30      	pop	{r4, r5, pc}
 800b8d0:	42a3      	cmp	r3, r4
 800b8d2:	d3f3      	bcc.n	800b8bc <__mcmp+0x18>
 800b8d4:	e7fb      	b.n	800b8ce <__mcmp+0x2a>
 800b8d6:	2001      	movs	r0, #1
 800b8d8:	e7f9      	b.n	800b8ce <__mcmp+0x2a>
	...

0800b8dc <__mdiff>:
 800b8dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8e0:	4689      	mov	r9, r1
 800b8e2:	4606      	mov	r6, r0
 800b8e4:	4611      	mov	r1, r2
 800b8e6:	4648      	mov	r0, r9
 800b8e8:	4614      	mov	r4, r2
 800b8ea:	f7ff ffdb 	bl	800b8a4 <__mcmp>
 800b8ee:	1e05      	subs	r5, r0, #0
 800b8f0:	d112      	bne.n	800b918 <__mdiff+0x3c>
 800b8f2:	4629      	mov	r1, r5
 800b8f4:	4630      	mov	r0, r6
 800b8f6:	f7ff fd5b 	bl	800b3b0 <_Balloc>
 800b8fa:	4602      	mov	r2, r0
 800b8fc:	b928      	cbnz	r0, 800b90a <__mdiff+0x2e>
 800b8fe:	4b3f      	ldr	r3, [pc, #252]	@ (800b9fc <__mdiff+0x120>)
 800b900:	f240 2137 	movw	r1, #567	@ 0x237
 800b904:	483e      	ldr	r0, [pc, #248]	@ (800ba00 <__mdiff+0x124>)
 800b906:	f7fe fde9 	bl	800a4dc <__assert_func>
 800b90a:	2301      	movs	r3, #1
 800b90c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b910:	4610      	mov	r0, r2
 800b912:	b003      	add	sp, #12
 800b914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b918:	bfbc      	itt	lt
 800b91a:	464b      	movlt	r3, r9
 800b91c:	46a1      	movlt	r9, r4
 800b91e:	4630      	mov	r0, r6
 800b920:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b924:	bfba      	itte	lt
 800b926:	461c      	movlt	r4, r3
 800b928:	2501      	movlt	r5, #1
 800b92a:	2500      	movge	r5, #0
 800b92c:	f7ff fd40 	bl	800b3b0 <_Balloc>
 800b930:	4602      	mov	r2, r0
 800b932:	b918      	cbnz	r0, 800b93c <__mdiff+0x60>
 800b934:	4b31      	ldr	r3, [pc, #196]	@ (800b9fc <__mdiff+0x120>)
 800b936:	f240 2145 	movw	r1, #581	@ 0x245
 800b93a:	e7e3      	b.n	800b904 <__mdiff+0x28>
 800b93c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b940:	6926      	ldr	r6, [r4, #16]
 800b942:	60c5      	str	r5, [r0, #12]
 800b944:	f109 0310 	add.w	r3, r9, #16
 800b948:	f109 0514 	add.w	r5, r9, #20
 800b94c:	f104 0e14 	add.w	lr, r4, #20
 800b950:	f100 0b14 	add.w	fp, r0, #20
 800b954:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b958:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b95c:	9301      	str	r3, [sp, #4]
 800b95e:	46d9      	mov	r9, fp
 800b960:	f04f 0c00 	mov.w	ip, #0
 800b964:	9b01      	ldr	r3, [sp, #4]
 800b966:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b96a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b96e:	9301      	str	r3, [sp, #4]
 800b970:	fa1f f38a 	uxth.w	r3, sl
 800b974:	4619      	mov	r1, r3
 800b976:	b283      	uxth	r3, r0
 800b978:	1acb      	subs	r3, r1, r3
 800b97a:	0c00      	lsrs	r0, r0, #16
 800b97c:	4463      	add	r3, ip
 800b97e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b982:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b986:	b29b      	uxth	r3, r3
 800b988:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b98c:	4576      	cmp	r6, lr
 800b98e:	f849 3b04 	str.w	r3, [r9], #4
 800b992:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b996:	d8e5      	bhi.n	800b964 <__mdiff+0x88>
 800b998:	1b33      	subs	r3, r6, r4
 800b99a:	3b15      	subs	r3, #21
 800b99c:	f023 0303 	bic.w	r3, r3, #3
 800b9a0:	3415      	adds	r4, #21
 800b9a2:	3304      	adds	r3, #4
 800b9a4:	42a6      	cmp	r6, r4
 800b9a6:	bf38      	it	cc
 800b9a8:	2304      	movcc	r3, #4
 800b9aa:	441d      	add	r5, r3
 800b9ac:	445b      	add	r3, fp
 800b9ae:	461e      	mov	r6, r3
 800b9b0:	462c      	mov	r4, r5
 800b9b2:	4544      	cmp	r4, r8
 800b9b4:	d30e      	bcc.n	800b9d4 <__mdiff+0xf8>
 800b9b6:	f108 0103 	add.w	r1, r8, #3
 800b9ba:	1b49      	subs	r1, r1, r5
 800b9bc:	f021 0103 	bic.w	r1, r1, #3
 800b9c0:	3d03      	subs	r5, #3
 800b9c2:	45a8      	cmp	r8, r5
 800b9c4:	bf38      	it	cc
 800b9c6:	2100      	movcc	r1, #0
 800b9c8:	440b      	add	r3, r1
 800b9ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b9ce:	b191      	cbz	r1, 800b9f6 <__mdiff+0x11a>
 800b9d0:	6117      	str	r7, [r2, #16]
 800b9d2:	e79d      	b.n	800b910 <__mdiff+0x34>
 800b9d4:	f854 1b04 	ldr.w	r1, [r4], #4
 800b9d8:	46e6      	mov	lr, ip
 800b9da:	0c08      	lsrs	r0, r1, #16
 800b9dc:	fa1c fc81 	uxtah	ip, ip, r1
 800b9e0:	4471      	add	r1, lr
 800b9e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b9e6:	b289      	uxth	r1, r1
 800b9e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b9ec:	f846 1b04 	str.w	r1, [r6], #4
 800b9f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b9f4:	e7dd      	b.n	800b9b2 <__mdiff+0xd6>
 800b9f6:	3f01      	subs	r7, #1
 800b9f8:	e7e7      	b.n	800b9ca <__mdiff+0xee>
 800b9fa:	bf00      	nop
 800b9fc:	0800ca8f 	.word	0x0800ca8f
 800ba00:	0800caa0 	.word	0x0800caa0

0800ba04 <__d2b>:
 800ba04:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ba08:	460f      	mov	r7, r1
 800ba0a:	2101      	movs	r1, #1
 800ba0c:	ec59 8b10 	vmov	r8, r9, d0
 800ba10:	4616      	mov	r6, r2
 800ba12:	f7ff fccd 	bl	800b3b0 <_Balloc>
 800ba16:	4604      	mov	r4, r0
 800ba18:	b930      	cbnz	r0, 800ba28 <__d2b+0x24>
 800ba1a:	4602      	mov	r2, r0
 800ba1c:	4b23      	ldr	r3, [pc, #140]	@ (800baac <__d2b+0xa8>)
 800ba1e:	4824      	ldr	r0, [pc, #144]	@ (800bab0 <__d2b+0xac>)
 800ba20:	f240 310f 	movw	r1, #783	@ 0x30f
 800ba24:	f7fe fd5a 	bl	800a4dc <__assert_func>
 800ba28:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ba2c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ba30:	b10d      	cbz	r5, 800ba36 <__d2b+0x32>
 800ba32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ba36:	9301      	str	r3, [sp, #4]
 800ba38:	f1b8 0300 	subs.w	r3, r8, #0
 800ba3c:	d023      	beq.n	800ba86 <__d2b+0x82>
 800ba3e:	4668      	mov	r0, sp
 800ba40:	9300      	str	r3, [sp, #0]
 800ba42:	f7ff fd7c 	bl	800b53e <__lo0bits>
 800ba46:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ba4a:	b1d0      	cbz	r0, 800ba82 <__d2b+0x7e>
 800ba4c:	f1c0 0320 	rsb	r3, r0, #32
 800ba50:	fa02 f303 	lsl.w	r3, r2, r3
 800ba54:	430b      	orrs	r3, r1
 800ba56:	40c2      	lsrs	r2, r0
 800ba58:	6163      	str	r3, [r4, #20]
 800ba5a:	9201      	str	r2, [sp, #4]
 800ba5c:	9b01      	ldr	r3, [sp, #4]
 800ba5e:	61a3      	str	r3, [r4, #24]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	bf0c      	ite	eq
 800ba64:	2201      	moveq	r2, #1
 800ba66:	2202      	movne	r2, #2
 800ba68:	6122      	str	r2, [r4, #16]
 800ba6a:	b1a5      	cbz	r5, 800ba96 <__d2b+0x92>
 800ba6c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ba70:	4405      	add	r5, r0
 800ba72:	603d      	str	r5, [r7, #0]
 800ba74:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ba78:	6030      	str	r0, [r6, #0]
 800ba7a:	4620      	mov	r0, r4
 800ba7c:	b003      	add	sp, #12
 800ba7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba82:	6161      	str	r1, [r4, #20]
 800ba84:	e7ea      	b.n	800ba5c <__d2b+0x58>
 800ba86:	a801      	add	r0, sp, #4
 800ba88:	f7ff fd59 	bl	800b53e <__lo0bits>
 800ba8c:	9b01      	ldr	r3, [sp, #4]
 800ba8e:	6163      	str	r3, [r4, #20]
 800ba90:	3020      	adds	r0, #32
 800ba92:	2201      	movs	r2, #1
 800ba94:	e7e8      	b.n	800ba68 <__d2b+0x64>
 800ba96:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ba9a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ba9e:	6038      	str	r0, [r7, #0]
 800baa0:	6918      	ldr	r0, [r3, #16]
 800baa2:	f7ff fd2d 	bl	800b500 <__hi0bits>
 800baa6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800baaa:	e7e5      	b.n	800ba78 <__d2b+0x74>
 800baac:	0800ca8f 	.word	0x0800ca8f
 800bab0:	0800caa0 	.word	0x0800caa0

0800bab4 <__ssputs_r>:
 800bab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bab8:	688e      	ldr	r6, [r1, #8]
 800baba:	461f      	mov	r7, r3
 800babc:	42be      	cmp	r6, r7
 800babe:	680b      	ldr	r3, [r1, #0]
 800bac0:	4682      	mov	sl, r0
 800bac2:	460c      	mov	r4, r1
 800bac4:	4690      	mov	r8, r2
 800bac6:	d82d      	bhi.n	800bb24 <__ssputs_r+0x70>
 800bac8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bacc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bad0:	d026      	beq.n	800bb20 <__ssputs_r+0x6c>
 800bad2:	6965      	ldr	r5, [r4, #20]
 800bad4:	6909      	ldr	r1, [r1, #16]
 800bad6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bada:	eba3 0901 	sub.w	r9, r3, r1
 800bade:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bae2:	1c7b      	adds	r3, r7, #1
 800bae4:	444b      	add	r3, r9
 800bae6:	106d      	asrs	r5, r5, #1
 800bae8:	429d      	cmp	r5, r3
 800baea:	bf38      	it	cc
 800baec:	461d      	movcc	r5, r3
 800baee:	0553      	lsls	r3, r2, #21
 800baf0:	d527      	bpl.n	800bb42 <__ssputs_r+0x8e>
 800baf2:	4629      	mov	r1, r5
 800baf4:	f7ff fbd0 	bl	800b298 <_malloc_r>
 800baf8:	4606      	mov	r6, r0
 800bafa:	b360      	cbz	r0, 800bb56 <__ssputs_r+0xa2>
 800bafc:	6921      	ldr	r1, [r4, #16]
 800bafe:	464a      	mov	r2, r9
 800bb00:	f000 fbee 	bl	800c2e0 <memcpy>
 800bb04:	89a3      	ldrh	r3, [r4, #12]
 800bb06:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bb0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb0e:	81a3      	strh	r3, [r4, #12]
 800bb10:	6126      	str	r6, [r4, #16]
 800bb12:	6165      	str	r5, [r4, #20]
 800bb14:	444e      	add	r6, r9
 800bb16:	eba5 0509 	sub.w	r5, r5, r9
 800bb1a:	6026      	str	r6, [r4, #0]
 800bb1c:	60a5      	str	r5, [r4, #8]
 800bb1e:	463e      	mov	r6, r7
 800bb20:	42be      	cmp	r6, r7
 800bb22:	d900      	bls.n	800bb26 <__ssputs_r+0x72>
 800bb24:	463e      	mov	r6, r7
 800bb26:	6820      	ldr	r0, [r4, #0]
 800bb28:	4632      	mov	r2, r6
 800bb2a:	4641      	mov	r1, r8
 800bb2c:	f000 fbae 	bl	800c28c <memmove>
 800bb30:	68a3      	ldr	r3, [r4, #8]
 800bb32:	1b9b      	subs	r3, r3, r6
 800bb34:	60a3      	str	r3, [r4, #8]
 800bb36:	6823      	ldr	r3, [r4, #0]
 800bb38:	4433      	add	r3, r6
 800bb3a:	6023      	str	r3, [r4, #0]
 800bb3c:	2000      	movs	r0, #0
 800bb3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb42:	462a      	mov	r2, r5
 800bb44:	f000 fc07 	bl	800c356 <_realloc_r>
 800bb48:	4606      	mov	r6, r0
 800bb4a:	2800      	cmp	r0, #0
 800bb4c:	d1e0      	bne.n	800bb10 <__ssputs_r+0x5c>
 800bb4e:	6921      	ldr	r1, [r4, #16]
 800bb50:	4650      	mov	r0, sl
 800bb52:	f7ff fb2d 	bl	800b1b0 <_free_r>
 800bb56:	230c      	movs	r3, #12
 800bb58:	f8ca 3000 	str.w	r3, [sl]
 800bb5c:	89a3      	ldrh	r3, [r4, #12]
 800bb5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb62:	81a3      	strh	r3, [r4, #12]
 800bb64:	f04f 30ff 	mov.w	r0, #4294967295
 800bb68:	e7e9      	b.n	800bb3e <__ssputs_r+0x8a>
	...

0800bb6c <_svfiprintf_r>:
 800bb6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb70:	4698      	mov	r8, r3
 800bb72:	898b      	ldrh	r3, [r1, #12]
 800bb74:	061b      	lsls	r3, r3, #24
 800bb76:	b09d      	sub	sp, #116	@ 0x74
 800bb78:	4607      	mov	r7, r0
 800bb7a:	460d      	mov	r5, r1
 800bb7c:	4614      	mov	r4, r2
 800bb7e:	d510      	bpl.n	800bba2 <_svfiprintf_r+0x36>
 800bb80:	690b      	ldr	r3, [r1, #16]
 800bb82:	b973      	cbnz	r3, 800bba2 <_svfiprintf_r+0x36>
 800bb84:	2140      	movs	r1, #64	@ 0x40
 800bb86:	f7ff fb87 	bl	800b298 <_malloc_r>
 800bb8a:	6028      	str	r0, [r5, #0]
 800bb8c:	6128      	str	r0, [r5, #16]
 800bb8e:	b930      	cbnz	r0, 800bb9e <_svfiprintf_r+0x32>
 800bb90:	230c      	movs	r3, #12
 800bb92:	603b      	str	r3, [r7, #0]
 800bb94:	f04f 30ff 	mov.w	r0, #4294967295
 800bb98:	b01d      	add	sp, #116	@ 0x74
 800bb9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb9e:	2340      	movs	r3, #64	@ 0x40
 800bba0:	616b      	str	r3, [r5, #20]
 800bba2:	2300      	movs	r3, #0
 800bba4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bba6:	2320      	movs	r3, #32
 800bba8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bbac:	f8cd 800c 	str.w	r8, [sp, #12]
 800bbb0:	2330      	movs	r3, #48	@ 0x30
 800bbb2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bd50 <_svfiprintf_r+0x1e4>
 800bbb6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bbba:	f04f 0901 	mov.w	r9, #1
 800bbbe:	4623      	mov	r3, r4
 800bbc0:	469a      	mov	sl, r3
 800bbc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bbc6:	b10a      	cbz	r2, 800bbcc <_svfiprintf_r+0x60>
 800bbc8:	2a25      	cmp	r2, #37	@ 0x25
 800bbca:	d1f9      	bne.n	800bbc0 <_svfiprintf_r+0x54>
 800bbcc:	ebba 0b04 	subs.w	fp, sl, r4
 800bbd0:	d00b      	beq.n	800bbea <_svfiprintf_r+0x7e>
 800bbd2:	465b      	mov	r3, fp
 800bbd4:	4622      	mov	r2, r4
 800bbd6:	4629      	mov	r1, r5
 800bbd8:	4638      	mov	r0, r7
 800bbda:	f7ff ff6b 	bl	800bab4 <__ssputs_r>
 800bbde:	3001      	adds	r0, #1
 800bbe0:	f000 80a7 	beq.w	800bd32 <_svfiprintf_r+0x1c6>
 800bbe4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bbe6:	445a      	add	r2, fp
 800bbe8:	9209      	str	r2, [sp, #36]	@ 0x24
 800bbea:	f89a 3000 	ldrb.w	r3, [sl]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	f000 809f 	beq.w	800bd32 <_svfiprintf_r+0x1c6>
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	f04f 32ff 	mov.w	r2, #4294967295
 800bbfa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bbfe:	f10a 0a01 	add.w	sl, sl, #1
 800bc02:	9304      	str	r3, [sp, #16]
 800bc04:	9307      	str	r3, [sp, #28]
 800bc06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bc0a:	931a      	str	r3, [sp, #104]	@ 0x68
 800bc0c:	4654      	mov	r4, sl
 800bc0e:	2205      	movs	r2, #5
 800bc10:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc14:	484e      	ldr	r0, [pc, #312]	@ (800bd50 <_svfiprintf_r+0x1e4>)
 800bc16:	f7f4 fb13 	bl	8000240 <memchr>
 800bc1a:	9a04      	ldr	r2, [sp, #16]
 800bc1c:	b9d8      	cbnz	r0, 800bc56 <_svfiprintf_r+0xea>
 800bc1e:	06d0      	lsls	r0, r2, #27
 800bc20:	bf44      	itt	mi
 800bc22:	2320      	movmi	r3, #32
 800bc24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc28:	0711      	lsls	r1, r2, #28
 800bc2a:	bf44      	itt	mi
 800bc2c:	232b      	movmi	r3, #43	@ 0x2b
 800bc2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc32:	f89a 3000 	ldrb.w	r3, [sl]
 800bc36:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc38:	d015      	beq.n	800bc66 <_svfiprintf_r+0xfa>
 800bc3a:	9a07      	ldr	r2, [sp, #28]
 800bc3c:	4654      	mov	r4, sl
 800bc3e:	2000      	movs	r0, #0
 800bc40:	f04f 0c0a 	mov.w	ip, #10
 800bc44:	4621      	mov	r1, r4
 800bc46:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc4a:	3b30      	subs	r3, #48	@ 0x30
 800bc4c:	2b09      	cmp	r3, #9
 800bc4e:	d94b      	bls.n	800bce8 <_svfiprintf_r+0x17c>
 800bc50:	b1b0      	cbz	r0, 800bc80 <_svfiprintf_r+0x114>
 800bc52:	9207      	str	r2, [sp, #28]
 800bc54:	e014      	b.n	800bc80 <_svfiprintf_r+0x114>
 800bc56:	eba0 0308 	sub.w	r3, r0, r8
 800bc5a:	fa09 f303 	lsl.w	r3, r9, r3
 800bc5e:	4313      	orrs	r3, r2
 800bc60:	9304      	str	r3, [sp, #16]
 800bc62:	46a2      	mov	sl, r4
 800bc64:	e7d2      	b.n	800bc0c <_svfiprintf_r+0xa0>
 800bc66:	9b03      	ldr	r3, [sp, #12]
 800bc68:	1d19      	adds	r1, r3, #4
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	9103      	str	r1, [sp, #12]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	bfbb      	ittet	lt
 800bc72:	425b      	neglt	r3, r3
 800bc74:	f042 0202 	orrlt.w	r2, r2, #2
 800bc78:	9307      	strge	r3, [sp, #28]
 800bc7a:	9307      	strlt	r3, [sp, #28]
 800bc7c:	bfb8      	it	lt
 800bc7e:	9204      	strlt	r2, [sp, #16]
 800bc80:	7823      	ldrb	r3, [r4, #0]
 800bc82:	2b2e      	cmp	r3, #46	@ 0x2e
 800bc84:	d10a      	bne.n	800bc9c <_svfiprintf_r+0x130>
 800bc86:	7863      	ldrb	r3, [r4, #1]
 800bc88:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc8a:	d132      	bne.n	800bcf2 <_svfiprintf_r+0x186>
 800bc8c:	9b03      	ldr	r3, [sp, #12]
 800bc8e:	1d1a      	adds	r2, r3, #4
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	9203      	str	r2, [sp, #12]
 800bc94:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bc98:	3402      	adds	r4, #2
 800bc9a:	9305      	str	r3, [sp, #20]
 800bc9c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bd60 <_svfiprintf_r+0x1f4>
 800bca0:	7821      	ldrb	r1, [r4, #0]
 800bca2:	2203      	movs	r2, #3
 800bca4:	4650      	mov	r0, sl
 800bca6:	f7f4 facb 	bl	8000240 <memchr>
 800bcaa:	b138      	cbz	r0, 800bcbc <_svfiprintf_r+0x150>
 800bcac:	9b04      	ldr	r3, [sp, #16]
 800bcae:	eba0 000a 	sub.w	r0, r0, sl
 800bcb2:	2240      	movs	r2, #64	@ 0x40
 800bcb4:	4082      	lsls	r2, r0
 800bcb6:	4313      	orrs	r3, r2
 800bcb8:	3401      	adds	r4, #1
 800bcba:	9304      	str	r3, [sp, #16]
 800bcbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcc0:	4824      	ldr	r0, [pc, #144]	@ (800bd54 <_svfiprintf_r+0x1e8>)
 800bcc2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bcc6:	2206      	movs	r2, #6
 800bcc8:	f7f4 faba 	bl	8000240 <memchr>
 800bccc:	2800      	cmp	r0, #0
 800bcce:	d036      	beq.n	800bd3e <_svfiprintf_r+0x1d2>
 800bcd0:	4b21      	ldr	r3, [pc, #132]	@ (800bd58 <_svfiprintf_r+0x1ec>)
 800bcd2:	bb1b      	cbnz	r3, 800bd1c <_svfiprintf_r+0x1b0>
 800bcd4:	9b03      	ldr	r3, [sp, #12]
 800bcd6:	3307      	adds	r3, #7
 800bcd8:	f023 0307 	bic.w	r3, r3, #7
 800bcdc:	3308      	adds	r3, #8
 800bcde:	9303      	str	r3, [sp, #12]
 800bce0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bce2:	4433      	add	r3, r6
 800bce4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bce6:	e76a      	b.n	800bbbe <_svfiprintf_r+0x52>
 800bce8:	fb0c 3202 	mla	r2, ip, r2, r3
 800bcec:	460c      	mov	r4, r1
 800bcee:	2001      	movs	r0, #1
 800bcf0:	e7a8      	b.n	800bc44 <_svfiprintf_r+0xd8>
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	3401      	adds	r4, #1
 800bcf6:	9305      	str	r3, [sp, #20]
 800bcf8:	4619      	mov	r1, r3
 800bcfa:	f04f 0c0a 	mov.w	ip, #10
 800bcfe:	4620      	mov	r0, r4
 800bd00:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd04:	3a30      	subs	r2, #48	@ 0x30
 800bd06:	2a09      	cmp	r2, #9
 800bd08:	d903      	bls.n	800bd12 <_svfiprintf_r+0x1a6>
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d0c6      	beq.n	800bc9c <_svfiprintf_r+0x130>
 800bd0e:	9105      	str	r1, [sp, #20]
 800bd10:	e7c4      	b.n	800bc9c <_svfiprintf_r+0x130>
 800bd12:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd16:	4604      	mov	r4, r0
 800bd18:	2301      	movs	r3, #1
 800bd1a:	e7f0      	b.n	800bcfe <_svfiprintf_r+0x192>
 800bd1c:	ab03      	add	r3, sp, #12
 800bd1e:	9300      	str	r3, [sp, #0]
 800bd20:	462a      	mov	r2, r5
 800bd22:	4b0e      	ldr	r3, [pc, #56]	@ (800bd5c <_svfiprintf_r+0x1f0>)
 800bd24:	a904      	add	r1, sp, #16
 800bd26:	4638      	mov	r0, r7
 800bd28:	f7fd fe0c 	bl	8009944 <_printf_float>
 800bd2c:	1c42      	adds	r2, r0, #1
 800bd2e:	4606      	mov	r6, r0
 800bd30:	d1d6      	bne.n	800bce0 <_svfiprintf_r+0x174>
 800bd32:	89ab      	ldrh	r3, [r5, #12]
 800bd34:	065b      	lsls	r3, r3, #25
 800bd36:	f53f af2d 	bmi.w	800bb94 <_svfiprintf_r+0x28>
 800bd3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bd3c:	e72c      	b.n	800bb98 <_svfiprintf_r+0x2c>
 800bd3e:	ab03      	add	r3, sp, #12
 800bd40:	9300      	str	r3, [sp, #0]
 800bd42:	462a      	mov	r2, r5
 800bd44:	4b05      	ldr	r3, [pc, #20]	@ (800bd5c <_svfiprintf_r+0x1f0>)
 800bd46:	a904      	add	r1, sp, #16
 800bd48:	4638      	mov	r0, r7
 800bd4a:	f7fe f893 	bl	8009e74 <_printf_i>
 800bd4e:	e7ed      	b.n	800bd2c <_svfiprintf_r+0x1c0>
 800bd50:	0800cbf8 	.word	0x0800cbf8
 800bd54:	0800cc02 	.word	0x0800cc02
 800bd58:	08009945 	.word	0x08009945
 800bd5c:	0800bab5 	.word	0x0800bab5
 800bd60:	0800cbfe 	.word	0x0800cbfe

0800bd64 <__sfputc_r>:
 800bd64:	6893      	ldr	r3, [r2, #8]
 800bd66:	3b01      	subs	r3, #1
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	b410      	push	{r4}
 800bd6c:	6093      	str	r3, [r2, #8]
 800bd6e:	da08      	bge.n	800bd82 <__sfputc_r+0x1e>
 800bd70:	6994      	ldr	r4, [r2, #24]
 800bd72:	42a3      	cmp	r3, r4
 800bd74:	db01      	blt.n	800bd7a <__sfputc_r+0x16>
 800bd76:	290a      	cmp	r1, #10
 800bd78:	d103      	bne.n	800bd82 <__sfputc_r+0x1e>
 800bd7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd7e:	f000 b9f1 	b.w	800c164 <__swbuf_r>
 800bd82:	6813      	ldr	r3, [r2, #0]
 800bd84:	1c58      	adds	r0, r3, #1
 800bd86:	6010      	str	r0, [r2, #0]
 800bd88:	7019      	strb	r1, [r3, #0]
 800bd8a:	4608      	mov	r0, r1
 800bd8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd90:	4770      	bx	lr

0800bd92 <__sfputs_r>:
 800bd92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd94:	4606      	mov	r6, r0
 800bd96:	460f      	mov	r7, r1
 800bd98:	4614      	mov	r4, r2
 800bd9a:	18d5      	adds	r5, r2, r3
 800bd9c:	42ac      	cmp	r4, r5
 800bd9e:	d101      	bne.n	800bda4 <__sfputs_r+0x12>
 800bda0:	2000      	movs	r0, #0
 800bda2:	e007      	b.n	800bdb4 <__sfputs_r+0x22>
 800bda4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bda8:	463a      	mov	r2, r7
 800bdaa:	4630      	mov	r0, r6
 800bdac:	f7ff ffda 	bl	800bd64 <__sfputc_r>
 800bdb0:	1c43      	adds	r3, r0, #1
 800bdb2:	d1f3      	bne.n	800bd9c <__sfputs_r+0xa>
 800bdb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bdb8 <_vfiprintf_r>:
 800bdb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdbc:	460d      	mov	r5, r1
 800bdbe:	b09d      	sub	sp, #116	@ 0x74
 800bdc0:	4614      	mov	r4, r2
 800bdc2:	4698      	mov	r8, r3
 800bdc4:	4606      	mov	r6, r0
 800bdc6:	b118      	cbz	r0, 800bdd0 <_vfiprintf_r+0x18>
 800bdc8:	6a03      	ldr	r3, [r0, #32]
 800bdca:	b90b      	cbnz	r3, 800bdd0 <_vfiprintf_r+0x18>
 800bdcc:	f7fe f9fe 	bl	800a1cc <__sinit>
 800bdd0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bdd2:	07d9      	lsls	r1, r3, #31
 800bdd4:	d405      	bmi.n	800bde2 <_vfiprintf_r+0x2a>
 800bdd6:	89ab      	ldrh	r3, [r5, #12]
 800bdd8:	059a      	lsls	r2, r3, #22
 800bdda:	d402      	bmi.n	800bde2 <_vfiprintf_r+0x2a>
 800bddc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bdde:	f7fe fb7a 	bl	800a4d6 <__retarget_lock_acquire_recursive>
 800bde2:	89ab      	ldrh	r3, [r5, #12]
 800bde4:	071b      	lsls	r3, r3, #28
 800bde6:	d501      	bpl.n	800bdec <_vfiprintf_r+0x34>
 800bde8:	692b      	ldr	r3, [r5, #16]
 800bdea:	b99b      	cbnz	r3, 800be14 <_vfiprintf_r+0x5c>
 800bdec:	4629      	mov	r1, r5
 800bdee:	4630      	mov	r0, r6
 800bdf0:	f000 f9f6 	bl	800c1e0 <__swsetup_r>
 800bdf4:	b170      	cbz	r0, 800be14 <_vfiprintf_r+0x5c>
 800bdf6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bdf8:	07dc      	lsls	r4, r3, #31
 800bdfa:	d504      	bpl.n	800be06 <_vfiprintf_r+0x4e>
 800bdfc:	f04f 30ff 	mov.w	r0, #4294967295
 800be00:	b01d      	add	sp, #116	@ 0x74
 800be02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be06:	89ab      	ldrh	r3, [r5, #12]
 800be08:	0598      	lsls	r0, r3, #22
 800be0a:	d4f7      	bmi.n	800bdfc <_vfiprintf_r+0x44>
 800be0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800be0e:	f7fe fb63 	bl	800a4d8 <__retarget_lock_release_recursive>
 800be12:	e7f3      	b.n	800bdfc <_vfiprintf_r+0x44>
 800be14:	2300      	movs	r3, #0
 800be16:	9309      	str	r3, [sp, #36]	@ 0x24
 800be18:	2320      	movs	r3, #32
 800be1a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800be1e:	f8cd 800c 	str.w	r8, [sp, #12]
 800be22:	2330      	movs	r3, #48	@ 0x30
 800be24:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bfd4 <_vfiprintf_r+0x21c>
 800be28:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800be2c:	f04f 0901 	mov.w	r9, #1
 800be30:	4623      	mov	r3, r4
 800be32:	469a      	mov	sl, r3
 800be34:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be38:	b10a      	cbz	r2, 800be3e <_vfiprintf_r+0x86>
 800be3a:	2a25      	cmp	r2, #37	@ 0x25
 800be3c:	d1f9      	bne.n	800be32 <_vfiprintf_r+0x7a>
 800be3e:	ebba 0b04 	subs.w	fp, sl, r4
 800be42:	d00b      	beq.n	800be5c <_vfiprintf_r+0xa4>
 800be44:	465b      	mov	r3, fp
 800be46:	4622      	mov	r2, r4
 800be48:	4629      	mov	r1, r5
 800be4a:	4630      	mov	r0, r6
 800be4c:	f7ff ffa1 	bl	800bd92 <__sfputs_r>
 800be50:	3001      	adds	r0, #1
 800be52:	f000 80a7 	beq.w	800bfa4 <_vfiprintf_r+0x1ec>
 800be56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be58:	445a      	add	r2, fp
 800be5a:	9209      	str	r2, [sp, #36]	@ 0x24
 800be5c:	f89a 3000 	ldrb.w	r3, [sl]
 800be60:	2b00      	cmp	r3, #0
 800be62:	f000 809f 	beq.w	800bfa4 <_vfiprintf_r+0x1ec>
 800be66:	2300      	movs	r3, #0
 800be68:	f04f 32ff 	mov.w	r2, #4294967295
 800be6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be70:	f10a 0a01 	add.w	sl, sl, #1
 800be74:	9304      	str	r3, [sp, #16]
 800be76:	9307      	str	r3, [sp, #28]
 800be78:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800be7c:	931a      	str	r3, [sp, #104]	@ 0x68
 800be7e:	4654      	mov	r4, sl
 800be80:	2205      	movs	r2, #5
 800be82:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be86:	4853      	ldr	r0, [pc, #332]	@ (800bfd4 <_vfiprintf_r+0x21c>)
 800be88:	f7f4 f9da 	bl	8000240 <memchr>
 800be8c:	9a04      	ldr	r2, [sp, #16]
 800be8e:	b9d8      	cbnz	r0, 800bec8 <_vfiprintf_r+0x110>
 800be90:	06d1      	lsls	r1, r2, #27
 800be92:	bf44      	itt	mi
 800be94:	2320      	movmi	r3, #32
 800be96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be9a:	0713      	lsls	r3, r2, #28
 800be9c:	bf44      	itt	mi
 800be9e:	232b      	movmi	r3, #43	@ 0x2b
 800bea0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bea4:	f89a 3000 	ldrb.w	r3, [sl]
 800bea8:	2b2a      	cmp	r3, #42	@ 0x2a
 800beaa:	d015      	beq.n	800bed8 <_vfiprintf_r+0x120>
 800beac:	9a07      	ldr	r2, [sp, #28]
 800beae:	4654      	mov	r4, sl
 800beb0:	2000      	movs	r0, #0
 800beb2:	f04f 0c0a 	mov.w	ip, #10
 800beb6:	4621      	mov	r1, r4
 800beb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bebc:	3b30      	subs	r3, #48	@ 0x30
 800bebe:	2b09      	cmp	r3, #9
 800bec0:	d94b      	bls.n	800bf5a <_vfiprintf_r+0x1a2>
 800bec2:	b1b0      	cbz	r0, 800bef2 <_vfiprintf_r+0x13a>
 800bec4:	9207      	str	r2, [sp, #28]
 800bec6:	e014      	b.n	800bef2 <_vfiprintf_r+0x13a>
 800bec8:	eba0 0308 	sub.w	r3, r0, r8
 800becc:	fa09 f303 	lsl.w	r3, r9, r3
 800bed0:	4313      	orrs	r3, r2
 800bed2:	9304      	str	r3, [sp, #16]
 800bed4:	46a2      	mov	sl, r4
 800bed6:	e7d2      	b.n	800be7e <_vfiprintf_r+0xc6>
 800bed8:	9b03      	ldr	r3, [sp, #12]
 800beda:	1d19      	adds	r1, r3, #4
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	9103      	str	r1, [sp, #12]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	bfbb      	ittet	lt
 800bee4:	425b      	neglt	r3, r3
 800bee6:	f042 0202 	orrlt.w	r2, r2, #2
 800beea:	9307      	strge	r3, [sp, #28]
 800beec:	9307      	strlt	r3, [sp, #28]
 800beee:	bfb8      	it	lt
 800bef0:	9204      	strlt	r2, [sp, #16]
 800bef2:	7823      	ldrb	r3, [r4, #0]
 800bef4:	2b2e      	cmp	r3, #46	@ 0x2e
 800bef6:	d10a      	bne.n	800bf0e <_vfiprintf_r+0x156>
 800bef8:	7863      	ldrb	r3, [r4, #1]
 800befa:	2b2a      	cmp	r3, #42	@ 0x2a
 800befc:	d132      	bne.n	800bf64 <_vfiprintf_r+0x1ac>
 800befe:	9b03      	ldr	r3, [sp, #12]
 800bf00:	1d1a      	adds	r2, r3, #4
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	9203      	str	r2, [sp, #12]
 800bf06:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bf0a:	3402      	adds	r4, #2
 800bf0c:	9305      	str	r3, [sp, #20]
 800bf0e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bfe4 <_vfiprintf_r+0x22c>
 800bf12:	7821      	ldrb	r1, [r4, #0]
 800bf14:	2203      	movs	r2, #3
 800bf16:	4650      	mov	r0, sl
 800bf18:	f7f4 f992 	bl	8000240 <memchr>
 800bf1c:	b138      	cbz	r0, 800bf2e <_vfiprintf_r+0x176>
 800bf1e:	9b04      	ldr	r3, [sp, #16]
 800bf20:	eba0 000a 	sub.w	r0, r0, sl
 800bf24:	2240      	movs	r2, #64	@ 0x40
 800bf26:	4082      	lsls	r2, r0
 800bf28:	4313      	orrs	r3, r2
 800bf2a:	3401      	adds	r4, #1
 800bf2c:	9304      	str	r3, [sp, #16]
 800bf2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf32:	4829      	ldr	r0, [pc, #164]	@ (800bfd8 <_vfiprintf_r+0x220>)
 800bf34:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bf38:	2206      	movs	r2, #6
 800bf3a:	f7f4 f981 	bl	8000240 <memchr>
 800bf3e:	2800      	cmp	r0, #0
 800bf40:	d03f      	beq.n	800bfc2 <_vfiprintf_r+0x20a>
 800bf42:	4b26      	ldr	r3, [pc, #152]	@ (800bfdc <_vfiprintf_r+0x224>)
 800bf44:	bb1b      	cbnz	r3, 800bf8e <_vfiprintf_r+0x1d6>
 800bf46:	9b03      	ldr	r3, [sp, #12]
 800bf48:	3307      	adds	r3, #7
 800bf4a:	f023 0307 	bic.w	r3, r3, #7
 800bf4e:	3308      	adds	r3, #8
 800bf50:	9303      	str	r3, [sp, #12]
 800bf52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf54:	443b      	add	r3, r7
 800bf56:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf58:	e76a      	b.n	800be30 <_vfiprintf_r+0x78>
 800bf5a:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf5e:	460c      	mov	r4, r1
 800bf60:	2001      	movs	r0, #1
 800bf62:	e7a8      	b.n	800beb6 <_vfiprintf_r+0xfe>
 800bf64:	2300      	movs	r3, #0
 800bf66:	3401      	adds	r4, #1
 800bf68:	9305      	str	r3, [sp, #20]
 800bf6a:	4619      	mov	r1, r3
 800bf6c:	f04f 0c0a 	mov.w	ip, #10
 800bf70:	4620      	mov	r0, r4
 800bf72:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf76:	3a30      	subs	r2, #48	@ 0x30
 800bf78:	2a09      	cmp	r2, #9
 800bf7a:	d903      	bls.n	800bf84 <_vfiprintf_r+0x1cc>
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d0c6      	beq.n	800bf0e <_vfiprintf_r+0x156>
 800bf80:	9105      	str	r1, [sp, #20]
 800bf82:	e7c4      	b.n	800bf0e <_vfiprintf_r+0x156>
 800bf84:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf88:	4604      	mov	r4, r0
 800bf8a:	2301      	movs	r3, #1
 800bf8c:	e7f0      	b.n	800bf70 <_vfiprintf_r+0x1b8>
 800bf8e:	ab03      	add	r3, sp, #12
 800bf90:	9300      	str	r3, [sp, #0]
 800bf92:	462a      	mov	r2, r5
 800bf94:	4b12      	ldr	r3, [pc, #72]	@ (800bfe0 <_vfiprintf_r+0x228>)
 800bf96:	a904      	add	r1, sp, #16
 800bf98:	4630      	mov	r0, r6
 800bf9a:	f7fd fcd3 	bl	8009944 <_printf_float>
 800bf9e:	4607      	mov	r7, r0
 800bfa0:	1c78      	adds	r0, r7, #1
 800bfa2:	d1d6      	bne.n	800bf52 <_vfiprintf_r+0x19a>
 800bfa4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bfa6:	07d9      	lsls	r1, r3, #31
 800bfa8:	d405      	bmi.n	800bfb6 <_vfiprintf_r+0x1fe>
 800bfaa:	89ab      	ldrh	r3, [r5, #12]
 800bfac:	059a      	lsls	r2, r3, #22
 800bfae:	d402      	bmi.n	800bfb6 <_vfiprintf_r+0x1fe>
 800bfb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bfb2:	f7fe fa91 	bl	800a4d8 <__retarget_lock_release_recursive>
 800bfb6:	89ab      	ldrh	r3, [r5, #12]
 800bfb8:	065b      	lsls	r3, r3, #25
 800bfba:	f53f af1f 	bmi.w	800bdfc <_vfiprintf_r+0x44>
 800bfbe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bfc0:	e71e      	b.n	800be00 <_vfiprintf_r+0x48>
 800bfc2:	ab03      	add	r3, sp, #12
 800bfc4:	9300      	str	r3, [sp, #0]
 800bfc6:	462a      	mov	r2, r5
 800bfc8:	4b05      	ldr	r3, [pc, #20]	@ (800bfe0 <_vfiprintf_r+0x228>)
 800bfca:	a904      	add	r1, sp, #16
 800bfcc:	4630      	mov	r0, r6
 800bfce:	f7fd ff51 	bl	8009e74 <_printf_i>
 800bfd2:	e7e4      	b.n	800bf9e <_vfiprintf_r+0x1e6>
 800bfd4:	0800cbf8 	.word	0x0800cbf8
 800bfd8:	0800cc02 	.word	0x0800cc02
 800bfdc:	08009945 	.word	0x08009945
 800bfe0:	0800bd93 	.word	0x0800bd93
 800bfe4:	0800cbfe 	.word	0x0800cbfe

0800bfe8 <__sflush_r>:
 800bfe8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bfec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bff0:	0716      	lsls	r6, r2, #28
 800bff2:	4605      	mov	r5, r0
 800bff4:	460c      	mov	r4, r1
 800bff6:	d454      	bmi.n	800c0a2 <__sflush_r+0xba>
 800bff8:	684b      	ldr	r3, [r1, #4]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	dc02      	bgt.n	800c004 <__sflush_r+0x1c>
 800bffe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c000:	2b00      	cmp	r3, #0
 800c002:	dd48      	ble.n	800c096 <__sflush_r+0xae>
 800c004:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c006:	2e00      	cmp	r6, #0
 800c008:	d045      	beq.n	800c096 <__sflush_r+0xae>
 800c00a:	2300      	movs	r3, #0
 800c00c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c010:	682f      	ldr	r7, [r5, #0]
 800c012:	6a21      	ldr	r1, [r4, #32]
 800c014:	602b      	str	r3, [r5, #0]
 800c016:	d030      	beq.n	800c07a <__sflush_r+0x92>
 800c018:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c01a:	89a3      	ldrh	r3, [r4, #12]
 800c01c:	0759      	lsls	r1, r3, #29
 800c01e:	d505      	bpl.n	800c02c <__sflush_r+0x44>
 800c020:	6863      	ldr	r3, [r4, #4]
 800c022:	1ad2      	subs	r2, r2, r3
 800c024:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c026:	b10b      	cbz	r3, 800c02c <__sflush_r+0x44>
 800c028:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c02a:	1ad2      	subs	r2, r2, r3
 800c02c:	2300      	movs	r3, #0
 800c02e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c030:	6a21      	ldr	r1, [r4, #32]
 800c032:	4628      	mov	r0, r5
 800c034:	47b0      	blx	r6
 800c036:	1c43      	adds	r3, r0, #1
 800c038:	89a3      	ldrh	r3, [r4, #12]
 800c03a:	d106      	bne.n	800c04a <__sflush_r+0x62>
 800c03c:	6829      	ldr	r1, [r5, #0]
 800c03e:	291d      	cmp	r1, #29
 800c040:	d82b      	bhi.n	800c09a <__sflush_r+0xb2>
 800c042:	4a2a      	ldr	r2, [pc, #168]	@ (800c0ec <__sflush_r+0x104>)
 800c044:	410a      	asrs	r2, r1
 800c046:	07d6      	lsls	r6, r2, #31
 800c048:	d427      	bmi.n	800c09a <__sflush_r+0xb2>
 800c04a:	2200      	movs	r2, #0
 800c04c:	6062      	str	r2, [r4, #4]
 800c04e:	04d9      	lsls	r1, r3, #19
 800c050:	6922      	ldr	r2, [r4, #16]
 800c052:	6022      	str	r2, [r4, #0]
 800c054:	d504      	bpl.n	800c060 <__sflush_r+0x78>
 800c056:	1c42      	adds	r2, r0, #1
 800c058:	d101      	bne.n	800c05e <__sflush_r+0x76>
 800c05a:	682b      	ldr	r3, [r5, #0]
 800c05c:	b903      	cbnz	r3, 800c060 <__sflush_r+0x78>
 800c05e:	6560      	str	r0, [r4, #84]	@ 0x54
 800c060:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c062:	602f      	str	r7, [r5, #0]
 800c064:	b1b9      	cbz	r1, 800c096 <__sflush_r+0xae>
 800c066:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c06a:	4299      	cmp	r1, r3
 800c06c:	d002      	beq.n	800c074 <__sflush_r+0x8c>
 800c06e:	4628      	mov	r0, r5
 800c070:	f7ff f89e 	bl	800b1b0 <_free_r>
 800c074:	2300      	movs	r3, #0
 800c076:	6363      	str	r3, [r4, #52]	@ 0x34
 800c078:	e00d      	b.n	800c096 <__sflush_r+0xae>
 800c07a:	2301      	movs	r3, #1
 800c07c:	4628      	mov	r0, r5
 800c07e:	47b0      	blx	r6
 800c080:	4602      	mov	r2, r0
 800c082:	1c50      	adds	r0, r2, #1
 800c084:	d1c9      	bne.n	800c01a <__sflush_r+0x32>
 800c086:	682b      	ldr	r3, [r5, #0]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d0c6      	beq.n	800c01a <__sflush_r+0x32>
 800c08c:	2b1d      	cmp	r3, #29
 800c08e:	d001      	beq.n	800c094 <__sflush_r+0xac>
 800c090:	2b16      	cmp	r3, #22
 800c092:	d11e      	bne.n	800c0d2 <__sflush_r+0xea>
 800c094:	602f      	str	r7, [r5, #0]
 800c096:	2000      	movs	r0, #0
 800c098:	e022      	b.n	800c0e0 <__sflush_r+0xf8>
 800c09a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c09e:	b21b      	sxth	r3, r3
 800c0a0:	e01b      	b.n	800c0da <__sflush_r+0xf2>
 800c0a2:	690f      	ldr	r7, [r1, #16]
 800c0a4:	2f00      	cmp	r7, #0
 800c0a6:	d0f6      	beq.n	800c096 <__sflush_r+0xae>
 800c0a8:	0793      	lsls	r3, r2, #30
 800c0aa:	680e      	ldr	r6, [r1, #0]
 800c0ac:	bf08      	it	eq
 800c0ae:	694b      	ldreq	r3, [r1, #20]
 800c0b0:	600f      	str	r7, [r1, #0]
 800c0b2:	bf18      	it	ne
 800c0b4:	2300      	movne	r3, #0
 800c0b6:	eba6 0807 	sub.w	r8, r6, r7
 800c0ba:	608b      	str	r3, [r1, #8]
 800c0bc:	f1b8 0f00 	cmp.w	r8, #0
 800c0c0:	dde9      	ble.n	800c096 <__sflush_r+0xae>
 800c0c2:	6a21      	ldr	r1, [r4, #32]
 800c0c4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c0c6:	4643      	mov	r3, r8
 800c0c8:	463a      	mov	r2, r7
 800c0ca:	4628      	mov	r0, r5
 800c0cc:	47b0      	blx	r6
 800c0ce:	2800      	cmp	r0, #0
 800c0d0:	dc08      	bgt.n	800c0e4 <__sflush_r+0xfc>
 800c0d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0da:	81a3      	strh	r3, [r4, #12]
 800c0dc:	f04f 30ff 	mov.w	r0, #4294967295
 800c0e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0e4:	4407      	add	r7, r0
 800c0e6:	eba8 0800 	sub.w	r8, r8, r0
 800c0ea:	e7e7      	b.n	800c0bc <__sflush_r+0xd4>
 800c0ec:	dfbffffe 	.word	0xdfbffffe

0800c0f0 <_fflush_r>:
 800c0f0:	b538      	push	{r3, r4, r5, lr}
 800c0f2:	690b      	ldr	r3, [r1, #16]
 800c0f4:	4605      	mov	r5, r0
 800c0f6:	460c      	mov	r4, r1
 800c0f8:	b913      	cbnz	r3, 800c100 <_fflush_r+0x10>
 800c0fa:	2500      	movs	r5, #0
 800c0fc:	4628      	mov	r0, r5
 800c0fe:	bd38      	pop	{r3, r4, r5, pc}
 800c100:	b118      	cbz	r0, 800c10a <_fflush_r+0x1a>
 800c102:	6a03      	ldr	r3, [r0, #32]
 800c104:	b90b      	cbnz	r3, 800c10a <_fflush_r+0x1a>
 800c106:	f7fe f861 	bl	800a1cc <__sinit>
 800c10a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d0f3      	beq.n	800c0fa <_fflush_r+0xa>
 800c112:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c114:	07d0      	lsls	r0, r2, #31
 800c116:	d404      	bmi.n	800c122 <_fflush_r+0x32>
 800c118:	0599      	lsls	r1, r3, #22
 800c11a:	d402      	bmi.n	800c122 <_fflush_r+0x32>
 800c11c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c11e:	f7fe f9da 	bl	800a4d6 <__retarget_lock_acquire_recursive>
 800c122:	4628      	mov	r0, r5
 800c124:	4621      	mov	r1, r4
 800c126:	f7ff ff5f 	bl	800bfe8 <__sflush_r>
 800c12a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c12c:	07da      	lsls	r2, r3, #31
 800c12e:	4605      	mov	r5, r0
 800c130:	d4e4      	bmi.n	800c0fc <_fflush_r+0xc>
 800c132:	89a3      	ldrh	r3, [r4, #12]
 800c134:	059b      	lsls	r3, r3, #22
 800c136:	d4e1      	bmi.n	800c0fc <_fflush_r+0xc>
 800c138:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c13a:	f7fe f9cd 	bl	800a4d8 <__retarget_lock_release_recursive>
 800c13e:	e7dd      	b.n	800c0fc <_fflush_r+0xc>

0800c140 <fiprintf>:
 800c140:	b40e      	push	{r1, r2, r3}
 800c142:	b503      	push	{r0, r1, lr}
 800c144:	4601      	mov	r1, r0
 800c146:	ab03      	add	r3, sp, #12
 800c148:	4805      	ldr	r0, [pc, #20]	@ (800c160 <fiprintf+0x20>)
 800c14a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c14e:	6800      	ldr	r0, [r0, #0]
 800c150:	9301      	str	r3, [sp, #4]
 800c152:	f7ff fe31 	bl	800bdb8 <_vfiprintf_r>
 800c156:	b002      	add	sp, #8
 800c158:	f85d eb04 	ldr.w	lr, [sp], #4
 800c15c:	b003      	add	sp, #12
 800c15e:	4770      	bx	lr
 800c160:	2000001c 	.word	0x2000001c

0800c164 <__swbuf_r>:
 800c164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c166:	460e      	mov	r6, r1
 800c168:	4614      	mov	r4, r2
 800c16a:	4605      	mov	r5, r0
 800c16c:	b118      	cbz	r0, 800c176 <__swbuf_r+0x12>
 800c16e:	6a03      	ldr	r3, [r0, #32]
 800c170:	b90b      	cbnz	r3, 800c176 <__swbuf_r+0x12>
 800c172:	f7fe f82b 	bl	800a1cc <__sinit>
 800c176:	69a3      	ldr	r3, [r4, #24]
 800c178:	60a3      	str	r3, [r4, #8]
 800c17a:	89a3      	ldrh	r3, [r4, #12]
 800c17c:	071a      	lsls	r2, r3, #28
 800c17e:	d501      	bpl.n	800c184 <__swbuf_r+0x20>
 800c180:	6923      	ldr	r3, [r4, #16]
 800c182:	b943      	cbnz	r3, 800c196 <__swbuf_r+0x32>
 800c184:	4621      	mov	r1, r4
 800c186:	4628      	mov	r0, r5
 800c188:	f000 f82a 	bl	800c1e0 <__swsetup_r>
 800c18c:	b118      	cbz	r0, 800c196 <__swbuf_r+0x32>
 800c18e:	f04f 37ff 	mov.w	r7, #4294967295
 800c192:	4638      	mov	r0, r7
 800c194:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c196:	6823      	ldr	r3, [r4, #0]
 800c198:	6922      	ldr	r2, [r4, #16]
 800c19a:	1a98      	subs	r0, r3, r2
 800c19c:	6963      	ldr	r3, [r4, #20]
 800c19e:	b2f6      	uxtb	r6, r6
 800c1a0:	4283      	cmp	r3, r0
 800c1a2:	4637      	mov	r7, r6
 800c1a4:	dc05      	bgt.n	800c1b2 <__swbuf_r+0x4e>
 800c1a6:	4621      	mov	r1, r4
 800c1a8:	4628      	mov	r0, r5
 800c1aa:	f7ff ffa1 	bl	800c0f0 <_fflush_r>
 800c1ae:	2800      	cmp	r0, #0
 800c1b0:	d1ed      	bne.n	800c18e <__swbuf_r+0x2a>
 800c1b2:	68a3      	ldr	r3, [r4, #8]
 800c1b4:	3b01      	subs	r3, #1
 800c1b6:	60a3      	str	r3, [r4, #8]
 800c1b8:	6823      	ldr	r3, [r4, #0]
 800c1ba:	1c5a      	adds	r2, r3, #1
 800c1bc:	6022      	str	r2, [r4, #0]
 800c1be:	701e      	strb	r6, [r3, #0]
 800c1c0:	6962      	ldr	r2, [r4, #20]
 800c1c2:	1c43      	adds	r3, r0, #1
 800c1c4:	429a      	cmp	r2, r3
 800c1c6:	d004      	beq.n	800c1d2 <__swbuf_r+0x6e>
 800c1c8:	89a3      	ldrh	r3, [r4, #12]
 800c1ca:	07db      	lsls	r3, r3, #31
 800c1cc:	d5e1      	bpl.n	800c192 <__swbuf_r+0x2e>
 800c1ce:	2e0a      	cmp	r6, #10
 800c1d0:	d1df      	bne.n	800c192 <__swbuf_r+0x2e>
 800c1d2:	4621      	mov	r1, r4
 800c1d4:	4628      	mov	r0, r5
 800c1d6:	f7ff ff8b 	bl	800c0f0 <_fflush_r>
 800c1da:	2800      	cmp	r0, #0
 800c1dc:	d0d9      	beq.n	800c192 <__swbuf_r+0x2e>
 800c1de:	e7d6      	b.n	800c18e <__swbuf_r+0x2a>

0800c1e0 <__swsetup_r>:
 800c1e0:	b538      	push	{r3, r4, r5, lr}
 800c1e2:	4b29      	ldr	r3, [pc, #164]	@ (800c288 <__swsetup_r+0xa8>)
 800c1e4:	4605      	mov	r5, r0
 800c1e6:	6818      	ldr	r0, [r3, #0]
 800c1e8:	460c      	mov	r4, r1
 800c1ea:	b118      	cbz	r0, 800c1f4 <__swsetup_r+0x14>
 800c1ec:	6a03      	ldr	r3, [r0, #32]
 800c1ee:	b90b      	cbnz	r3, 800c1f4 <__swsetup_r+0x14>
 800c1f0:	f7fd ffec 	bl	800a1cc <__sinit>
 800c1f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1f8:	0719      	lsls	r1, r3, #28
 800c1fa:	d422      	bmi.n	800c242 <__swsetup_r+0x62>
 800c1fc:	06da      	lsls	r2, r3, #27
 800c1fe:	d407      	bmi.n	800c210 <__swsetup_r+0x30>
 800c200:	2209      	movs	r2, #9
 800c202:	602a      	str	r2, [r5, #0]
 800c204:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c208:	81a3      	strh	r3, [r4, #12]
 800c20a:	f04f 30ff 	mov.w	r0, #4294967295
 800c20e:	e033      	b.n	800c278 <__swsetup_r+0x98>
 800c210:	0758      	lsls	r0, r3, #29
 800c212:	d512      	bpl.n	800c23a <__swsetup_r+0x5a>
 800c214:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c216:	b141      	cbz	r1, 800c22a <__swsetup_r+0x4a>
 800c218:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c21c:	4299      	cmp	r1, r3
 800c21e:	d002      	beq.n	800c226 <__swsetup_r+0x46>
 800c220:	4628      	mov	r0, r5
 800c222:	f7fe ffc5 	bl	800b1b0 <_free_r>
 800c226:	2300      	movs	r3, #0
 800c228:	6363      	str	r3, [r4, #52]	@ 0x34
 800c22a:	89a3      	ldrh	r3, [r4, #12]
 800c22c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c230:	81a3      	strh	r3, [r4, #12]
 800c232:	2300      	movs	r3, #0
 800c234:	6063      	str	r3, [r4, #4]
 800c236:	6923      	ldr	r3, [r4, #16]
 800c238:	6023      	str	r3, [r4, #0]
 800c23a:	89a3      	ldrh	r3, [r4, #12]
 800c23c:	f043 0308 	orr.w	r3, r3, #8
 800c240:	81a3      	strh	r3, [r4, #12]
 800c242:	6923      	ldr	r3, [r4, #16]
 800c244:	b94b      	cbnz	r3, 800c25a <__swsetup_r+0x7a>
 800c246:	89a3      	ldrh	r3, [r4, #12]
 800c248:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c24c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c250:	d003      	beq.n	800c25a <__swsetup_r+0x7a>
 800c252:	4621      	mov	r1, r4
 800c254:	4628      	mov	r0, r5
 800c256:	f000 f8df 	bl	800c418 <__smakebuf_r>
 800c25a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c25e:	f013 0201 	ands.w	r2, r3, #1
 800c262:	d00a      	beq.n	800c27a <__swsetup_r+0x9a>
 800c264:	2200      	movs	r2, #0
 800c266:	60a2      	str	r2, [r4, #8]
 800c268:	6962      	ldr	r2, [r4, #20]
 800c26a:	4252      	negs	r2, r2
 800c26c:	61a2      	str	r2, [r4, #24]
 800c26e:	6922      	ldr	r2, [r4, #16]
 800c270:	b942      	cbnz	r2, 800c284 <__swsetup_r+0xa4>
 800c272:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c276:	d1c5      	bne.n	800c204 <__swsetup_r+0x24>
 800c278:	bd38      	pop	{r3, r4, r5, pc}
 800c27a:	0799      	lsls	r1, r3, #30
 800c27c:	bf58      	it	pl
 800c27e:	6962      	ldrpl	r2, [r4, #20]
 800c280:	60a2      	str	r2, [r4, #8]
 800c282:	e7f4      	b.n	800c26e <__swsetup_r+0x8e>
 800c284:	2000      	movs	r0, #0
 800c286:	e7f7      	b.n	800c278 <__swsetup_r+0x98>
 800c288:	2000001c 	.word	0x2000001c

0800c28c <memmove>:
 800c28c:	4288      	cmp	r0, r1
 800c28e:	b510      	push	{r4, lr}
 800c290:	eb01 0402 	add.w	r4, r1, r2
 800c294:	d902      	bls.n	800c29c <memmove+0x10>
 800c296:	4284      	cmp	r4, r0
 800c298:	4623      	mov	r3, r4
 800c29a:	d807      	bhi.n	800c2ac <memmove+0x20>
 800c29c:	1e43      	subs	r3, r0, #1
 800c29e:	42a1      	cmp	r1, r4
 800c2a0:	d008      	beq.n	800c2b4 <memmove+0x28>
 800c2a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c2a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c2aa:	e7f8      	b.n	800c29e <memmove+0x12>
 800c2ac:	4402      	add	r2, r0
 800c2ae:	4601      	mov	r1, r0
 800c2b0:	428a      	cmp	r2, r1
 800c2b2:	d100      	bne.n	800c2b6 <memmove+0x2a>
 800c2b4:	bd10      	pop	{r4, pc}
 800c2b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c2ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c2be:	e7f7      	b.n	800c2b0 <memmove+0x24>

0800c2c0 <_sbrk_r>:
 800c2c0:	b538      	push	{r3, r4, r5, lr}
 800c2c2:	4d06      	ldr	r5, [pc, #24]	@ (800c2dc <_sbrk_r+0x1c>)
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	4604      	mov	r4, r0
 800c2c8:	4608      	mov	r0, r1
 800c2ca:	602b      	str	r3, [r5, #0]
 800c2cc:	f7f5 fd54 	bl	8001d78 <_sbrk>
 800c2d0:	1c43      	adds	r3, r0, #1
 800c2d2:	d102      	bne.n	800c2da <_sbrk_r+0x1a>
 800c2d4:	682b      	ldr	r3, [r5, #0]
 800c2d6:	b103      	cbz	r3, 800c2da <_sbrk_r+0x1a>
 800c2d8:	6023      	str	r3, [r4, #0]
 800c2da:	bd38      	pop	{r3, r4, r5, pc}
 800c2dc:	200006fc 	.word	0x200006fc

0800c2e0 <memcpy>:
 800c2e0:	440a      	add	r2, r1
 800c2e2:	4291      	cmp	r1, r2
 800c2e4:	f100 33ff 	add.w	r3, r0, #4294967295
 800c2e8:	d100      	bne.n	800c2ec <memcpy+0xc>
 800c2ea:	4770      	bx	lr
 800c2ec:	b510      	push	{r4, lr}
 800c2ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c2f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c2f6:	4291      	cmp	r1, r2
 800c2f8:	d1f9      	bne.n	800c2ee <memcpy+0xe>
 800c2fa:	bd10      	pop	{r4, pc}

0800c2fc <abort>:
 800c2fc:	b508      	push	{r3, lr}
 800c2fe:	2006      	movs	r0, #6
 800c300:	f000 f8ee 	bl	800c4e0 <raise>
 800c304:	2001      	movs	r0, #1
 800c306:	f7f5 fcbf 	bl	8001c88 <_exit>

0800c30a <_calloc_r>:
 800c30a:	b570      	push	{r4, r5, r6, lr}
 800c30c:	fba1 5402 	umull	r5, r4, r1, r2
 800c310:	b93c      	cbnz	r4, 800c322 <_calloc_r+0x18>
 800c312:	4629      	mov	r1, r5
 800c314:	f7fe ffc0 	bl	800b298 <_malloc_r>
 800c318:	4606      	mov	r6, r0
 800c31a:	b928      	cbnz	r0, 800c328 <_calloc_r+0x1e>
 800c31c:	2600      	movs	r6, #0
 800c31e:	4630      	mov	r0, r6
 800c320:	bd70      	pop	{r4, r5, r6, pc}
 800c322:	220c      	movs	r2, #12
 800c324:	6002      	str	r2, [r0, #0]
 800c326:	e7f9      	b.n	800c31c <_calloc_r+0x12>
 800c328:	462a      	mov	r2, r5
 800c32a:	4621      	mov	r1, r4
 800c32c:	f7fd fff9 	bl	800a322 <memset>
 800c330:	e7f5      	b.n	800c31e <_calloc_r+0x14>

0800c332 <__ascii_mbtowc>:
 800c332:	b082      	sub	sp, #8
 800c334:	b901      	cbnz	r1, 800c338 <__ascii_mbtowc+0x6>
 800c336:	a901      	add	r1, sp, #4
 800c338:	b142      	cbz	r2, 800c34c <__ascii_mbtowc+0x1a>
 800c33a:	b14b      	cbz	r3, 800c350 <__ascii_mbtowc+0x1e>
 800c33c:	7813      	ldrb	r3, [r2, #0]
 800c33e:	600b      	str	r3, [r1, #0]
 800c340:	7812      	ldrb	r2, [r2, #0]
 800c342:	1e10      	subs	r0, r2, #0
 800c344:	bf18      	it	ne
 800c346:	2001      	movne	r0, #1
 800c348:	b002      	add	sp, #8
 800c34a:	4770      	bx	lr
 800c34c:	4610      	mov	r0, r2
 800c34e:	e7fb      	b.n	800c348 <__ascii_mbtowc+0x16>
 800c350:	f06f 0001 	mvn.w	r0, #1
 800c354:	e7f8      	b.n	800c348 <__ascii_mbtowc+0x16>

0800c356 <_realloc_r>:
 800c356:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c35a:	4680      	mov	r8, r0
 800c35c:	4615      	mov	r5, r2
 800c35e:	460c      	mov	r4, r1
 800c360:	b921      	cbnz	r1, 800c36c <_realloc_r+0x16>
 800c362:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c366:	4611      	mov	r1, r2
 800c368:	f7fe bf96 	b.w	800b298 <_malloc_r>
 800c36c:	b92a      	cbnz	r2, 800c37a <_realloc_r+0x24>
 800c36e:	f7fe ff1f 	bl	800b1b0 <_free_r>
 800c372:	2400      	movs	r4, #0
 800c374:	4620      	mov	r0, r4
 800c376:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c37a:	f000 f8ef 	bl	800c55c <_malloc_usable_size_r>
 800c37e:	4285      	cmp	r5, r0
 800c380:	4606      	mov	r6, r0
 800c382:	d802      	bhi.n	800c38a <_realloc_r+0x34>
 800c384:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c388:	d8f4      	bhi.n	800c374 <_realloc_r+0x1e>
 800c38a:	4629      	mov	r1, r5
 800c38c:	4640      	mov	r0, r8
 800c38e:	f7fe ff83 	bl	800b298 <_malloc_r>
 800c392:	4607      	mov	r7, r0
 800c394:	2800      	cmp	r0, #0
 800c396:	d0ec      	beq.n	800c372 <_realloc_r+0x1c>
 800c398:	42b5      	cmp	r5, r6
 800c39a:	462a      	mov	r2, r5
 800c39c:	4621      	mov	r1, r4
 800c39e:	bf28      	it	cs
 800c3a0:	4632      	movcs	r2, r6
 800c3a2:	f7ff ff9d 	bl	800c2e0 <memcpy>
 800c3a6:	4621      	mov	r1, r4
 800c3a8:	4640      	mov	r0, r8
 800c3aa:	f7fe ff01 	bl	800b1b0 <_free_r>
 800c3ae:	463c      	mov	r4, r7
 800c3b0:	e7e0      	b.n	800c374 <_realloc_r+0x1e>

0800c3b2 <__ascii_wctomb>:
 800c3b2:	4603      	mov	r3, r0
 800c3b4:	4608      	mov	r0, r1
 800c3b6:	b141      	cbz	r1, 800c3ca <__ascii_wctomb+0x18>
 800c3b8:	2aff      	cmp	r2, #255	@ 0xff
 800c3ba:	d904      	bls.n	800c3c6 <__ascii_wctomb+0x14>
 800c3bc:	228a      	movs	r2, #138	@ 0x8a
 800c3be:	601a      	str	r2, [r3, #0]
 800c3c0:	f04f 30ff 	mov.w	r0, #4294967295
 800c3c4:	4770      	bx	lr
 800c3c6:	700a      	strb	r2, [r1, #0]
 800c3c8:	2001      	movs	r0, #1
 800c3ca:	4770      	bx	lr

0800c3cc <__swhatbuf_r>:
 800c3cc:	b570      	push	{r4, r5, r6, lr}
 800c3ce:	460c      	mov	r4, r1
 800c3d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3d4:	2900      	cmp	r1, #0
 800c3d6:	b096      	sub	sp, #88	@ 0x58
 800c3d8:	4615      	mov	r5, r2
 800c3da:	461e      	mov	r6, r3
 800c3dc:	da0d      	bge.n	800c3fa <__swhatbuf_r+0x2e>
 800c3de:	89a3      	ldrh	r3, [r4, #12]
 800c3e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c3e4:	f04f 0100 	mov.w	r1, #0
 800c3e8:	bf14      	ite	ne
 800c3ea:	2340      	movne	r3, #64	@ 0x40
 800c3ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c3f0:	2000      	movs	r0, #0
 800c3f2:	6031      	str	r1, [r6, #0]
 800c3f4:	602b      	str	r3, [r5, #0]
 800c3f6:	b016      	add	sp, #88	@ 0x58
 800c3f8:	bd70      	pop	{r4, r5, r6, pc}
 800c3fa:	466a      	mov	r2, sp
 800c3fc:	f000 f878 	bl	800c4f0 <_fstat_r>
 800c400:	2800      	cmp	r0, #0
 800c402:	dbec      	blt.n	800c3de <__swhatbuf_r+0x12>
 800c404:	9901      	ldr	r1, [sp, #4]
 800c406:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c40a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c40e:	4259      	negs	r1, r3
 800c410:	4159      	adcs	r1, r3
 800c412:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c416:	e7eb      	b.n	800c3f0 <__swhatbuf_r+0x24>

0800c418 <__smakebuf_r>:
 800c418:	898b      	ldrh	r3, [r1, #12]
 800c41a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c41c:	079d      	lsls	r5, r3, #30
 800c41e:	4606      	mov	r6, r0
 800c420:	460c      	mov	r4, r1
 800c422:	d507      	bpl.n	800c434 <__smakebuf_r+0x1c>
 800c424:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c428:	6023      	str	r3, [r4, #0]
 800c42a:	6123      	str	r3, [r4, #16]
 800c42c:	2301      	movs	r3, #1
 800c42e:	6163      	str	r3, [r4, #20]
 800c430:	b003      	add	sp, #12
 800c432:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c434:	ab01      	add	r3, sp, #4
 800c436:	466a      	mov	r2, sp
 800c438:	f7ff ffc8 	bl	800c3cc <__swhatbuf_r>
 800c43c:	9f00      	ldr	r7, [sp, #0]
 800c43e:	4605      	mov	r5, r0
 800c440:	4639      	mov	r1, r7
 800c442:	4630      	mov	r0, r6
 800c444:	f7fe ff28 	bl	800b298 <_malloc_r>
 800c448:	b948      	cbnz	r0, 800c45e <__smakebuf_r+0x46>
 800c44a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c44e:	059a      	lsls	r2, r3, #22
 800c450:	d4ee      	bmi.n	800c430 <__smakebuf_r+0x18>
 800c452:	f023 0303 	bic.w	r3, r3, #3
 800c456:	f043 0302 	orr.w	r3, r3, #2
 800c45a:	81a3      	strh	r3, [r4, #12]
 800c45c:	e7e2      	b.n	800c424 <__smakebuf_r+0xc>
 800c45e:	89a3      	ldrh	r3, [r4, #12]
 800c460:	6020      	str	r0, [r4, #0]
 800c462:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c466:	81a3      	strh	r3, [r4, #12]
 800c468:	9b01      	ldr	r3, [sp, #4]
 800c46a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c46e:	b15b      	cbz	r3, 800c488 <__smakebuf_r+0x70>
 800c470:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c474:	4630      	mov	r0, r6
 800c476:	f000 f84d 	bl	800c514 <_isatty_r>
 800c47a:	b128      	cbz	r0, 800c488 <__smakebuf_r+0x70>
 800c47c:	89a3      	ldrh	r3, [r4, #12]
 800c47e:	f023 0303 	bic.w	r3, r3, #3
 800c482:	f043 0301 	orr.w	r3, r3, #1
 800c486:	81a3      	strh	r3, [r4, #12]
 800c488:	89a3      	ldrh	r3, [r4, #12]
 800c48a:	431d      	orrs	r5, r3
 800c48c:	81a5      	strh	r5, [r4, #12]
 800c48e:	e7cf      	b.n	800c430 <__smakebuf_r+0x18>

0800c490 <_raise_r>:
 800c490:	291f      	cmp	r1, #31
 800c492:	b538      	push	{r3, r4, r5, lr}
 800c494:	4605      	mov	r5, r0
 800c496:	460c      	mov	r4, r1
 800c498:	d904      	bls.n	800c4a4 <_raise_r+0x14>
 800c49a:	2316      	movs	r3, #22
 800c49c:	6003      	str	r3, [r0, #0]
 800c49e:	f04f 30ff 	mov.w	r0, #4294967295
 800c4a2:	bd38      	pop	{r3, r4, r5, pc}
 800c4a4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c4a6:	b112      	cbz	r2, 800c4ae <_raise_r+0x1e>
 800c4a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c4ac:	b94b      	cbnz	r3, 800c4c2 <_raise_r+0x32>
 800c4ae:	4628      	mov	r0, r5
 800c4b0:	f000 f852 	bl	800c558 <_getpid_r>
 800c4b4:	4622      	mov	r2, r4
 800c4b6:	4601      	mov	r1, r0
 800c4b8:	4628      	mov	r0, r5
 800c4ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c4be:	f000 b839 	b.w	800c534 <_kill_r>
 800c4c2:	2b01      	cmp	r3, #1
 800c4c4:	d00a      	beq.n	800c4dc <_raise_r+0x4c>
 800c4c6:	1c59      	adds	r1, r3, #1
 800c4c8:	d103      	bne.n	800c4d2 <_raise_r+0x42>
 800c4ca:	2316      	movs	r3, #22
 800c4cc:	6003      	str	r3, [r0, #0]
 800c4ce:	2001      	movs	r0, #1
 800c4d0:	e7e7      	b.n	800c4a2 <_raise_r+0x12>
 800c4d2:	2100      	movs	r1, #0
 800c4d4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c4d8:	4620      	mov	r0, r4
 800c4da:	4798      	blx	r3
 800c4dc:	2000      	movs	r0, #0
 800c4de:	e7e0      	b.n	800c4a2 <_raise_r+0x12>

0800c4e0 <raise>:
 800c4e0:	4b02      	ldr	r3, [pc, #8]	@ (800c4ec <raise+0xc>)
 800c4e2:	4601      	mov	r1, r0
 800c4e4:	6818      	ldr	r0, [r3, #0]
 800c4e6:	f7ff bfd3 	b.w	800c490 <_raise_r>
 800c4ea:	bf00      	nop
 800c4ec:	2000001c 	.word	0x2000001c

0800c4f0 <_fstat_r>:
 800c4f0:	b538      	push	{r3, r4, r5, lr}
 800c4f2:	4d07      	ldr	r5, [pc, #28]	@ (800c510 <_fstat_r+0x20>)
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	4604      	mov	r4, r0
 800c4f8:	4608      	mov	r0, r1
 800c4fa:	4611      	mov	r1, r2
 800c4fc:	602b      	str	r3, [r5, #0]
 800c4fe:	f7f5 fc13 	bl	8001d28 <_fstat>
 800c502:	1c43      	adds	r3, r0, #1
 800c504:	d102      	bne.n	800c50c <_fstat_r+0x1c>
 800c506:	682b      	ldr	r3, [r5, #0]
 800c508:	b103      	cbz	r3, 800c50c <_fstat_r+0x1c>
 800c50a:	6023      	str	r3, [r4, #0]
 800c50c:	bd38      	pop	{r3, r4, r5, pc}
 800c50e:	bf00      	nop
 800c510:	200006fc 	.word	0x200006fc

0800c514 <_isatty_r>:
 800c514:	b538      	push	{r3, r4, r5, lr}
 800c516:	4d06      	ldr	r5, [pc, #24]	@ (800c530 <_isatty_r+0x1c>)
 800c518:	2300      	movs	r3, #0
 800c51a:	4604      	mov	r4, r0
 800c51c:	4608      	mov	r0, r1
 800c51e:	602b      	str	r3, [r5, #0]
 800c520:	f7f5 fc12 	bl	8001d48 <_isatty>
 800c524:	1c43      	adds	r3, r0, #1
 800c526:	d102      	bne.n	800c52e <_isatty_r+0x1a>
 800c528:	682b      	ldr	r3, [r5, #0]
 800c52a:	b103      	cbz	r3, 800c52e <_isatty_r+0x1a>
 800c52c:	6023      	str	r3, [r4, #0]
 800c52e:	bd38      	pop	{r3, r4, r5, pc}
 800c530:	200006fc 	.word	0x200006fc

0800c534 <_kill_r>:
 800c534:	b538      	push	{r3, r4, r5, lr}
 800c536:	4d07      	ldr	r5, [pc, #28]	@ (800c554 <_kill_r+0x20>)
 800c538:	2300      	movs	r3, #0
 800c53a:	4604      	mov	r4, r0
 800c53c:	4608      	mov	r0, r1
 800c53e:	4611      	mov	r1, r2
 800c540:	602b      	str	r3, [r5, #0]
 800c542:	f7f5 fb91 	bl	8001c68 <_kill>
 800c546:	1c43      	adds	r3, r0, #1
 800c548:	d102      	bne.n	800c550 <_kill_r+0x1c>
 800c54a:	682b      	ldr	r3, [r5, #0]
 800c54c:	b103      	cbz	r3, 800c550 <_kill_r+0x1c>
 800c54e:	6023      	str	r3, [r4, #0]
 800c550:	bd38      	pop	{r3, r4, r5, pc}
 800c552:	bf00      	nop
 800c554:	200006fc 	.word	0x200006fc

0800c558 <_getpid_r>:
 800c558:	f7f5 bb7e 	b.w	8001c58 <_getpid>

0800c55c <_malloc_usable_size_r>:
 800c55c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c560:	1f18      	subs	r0, r3, #4
 800c562:	2b00      	cmp	r3, #0
 800c564:	bfbc      	itt	lt
 800c566:	580b      	ldrlt	r3, [r1, r0]
 800c568:	18c0      	addlt	r0, r0, r3
 800c56a:	4770      	bx	lr

0800c56c <_init>:
 800c56c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c56e:	bf00      	nop
 800c570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c572:	bc08      	pop	{r3}
 800c574:	469e      	mov	lr, r3
 800c576:	4770      	bx	lr

0800c578 <_fini>:
 800c578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c57a:	bf00      	nop
 800c57c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c57e:	bc08      	pop	{r3}
 800c580:	469e      	mov	lr, r3
 800c582:	4770      	bx	lr
