{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540452484364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540452484365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 14:28:04 2018 " "Processing started: Thu Oct 25 14:28:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540452484365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540452484365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cau4 -c cau4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cau4 -c cau4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540452484365 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1540452484764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau4.v 3 3 " "Found 3 design units, including 3 entities, in source file cau4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cau4 " "Found entity 1: cau4" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai05/cau4/cau4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540452484819 ""} { "Info" "ISGN_ENTITY_NAME" "2 FF_T " "Found entity 2: FF_T" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai05/cau4/cau4.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540452484819 ""} { "Info" "ISGN_ENTITY_NAME" "3 Decoder_HEX " "Found entity 3: Decoder_HEX" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai05/cau4/cau4.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540452484819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540452484819 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau4.v(7) " "Verilog HDL Instantiation warning at cau4.v(7): instance has no name" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai05/cau4/cau4.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1540452484820 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau4.v(9) " "Verilog HDL Instantiation warning at cau4.v(9): instance has no name" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai05/cau4/cau4.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1540452484820 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau4.v(11) " "Verilog HDL Instantiation warning at cau4.v(11): instance has no name" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai05/cau4/cau4.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1540452484820 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau4.v(13) " "Verilog HDL Instantiation warning at cau4.v(13): instance has no name" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai05/cau4/cau4.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1540452484820 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau4.v(14) " "Verilog HDL Instantiation warning at cau4.v(14): instance has no name" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai05/cau4/cau4.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1540452484820 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cau4 " "Elaborating entity \"cau4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1540452484859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_T FF_T:comb_3 " "Elaborating entity \"FF_T\" for hierarchy \"FF_T:comb_3\"" {  } { { "cau4.v" "comb_3" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai05/cau4/cau4.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540452484863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_HEX Decoder_HEX:comb_13 " "Elaborating entity \"Decoder_HEX\" for hierarchy \"Decoder_HEX:comb_13\"" {  } { { "cau4.v" "comb_13" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai05/cau4/cau4.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540452484869 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1540452485500 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540452485500 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1540452485556 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1540452485556 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1540452485556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1540452485556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540452485651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 14:28:05 2018 " "Processing ended: Thu Oct 25 14:28:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540452485651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540452485651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540452485651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540452485651 ""}
