Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/cubesat-energy-efficiency/MPU6050.v" Line 1. Module MPU6050_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/cubesat-energy-efficiency/i2c_master.v" Line 1. Module i2c_master(CLK_IN_FREQ_MHZ=96,SCL_FREQ_KHZ=96) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/cubesat-energy-efficiency/power_on_rst.v" Line 1. Module power_on_rst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/cubesat-energy-efficiency/uart_rx.v" Line 1. Module uart_rx(OVERSAMPLING=10000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/cubesat-energy-efficiency/uart_tx.v" Line 1. Module uart_tx(OVERSAMPLING=10000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/cubesat-energy-efficiency/MPU6050.v" Line 1. Module MPU6050_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/cubesat-energy-efficiency/i2c_master.v" Line 1. Module i2c_master(CLK_IN_FREQ_MHZ=96,SCL_FREQ_KHZ=96) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/cubesat-energy-efficiency/power_on_rst.v" Line 1. Module power_on_rst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/cubesat-energy-efficiency/uart_rx.v" Line 1. Module uart_rx(OVERSAMPLING=10000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/cubesat-energy-efficiency/uart_tx.v" Line 1. Module uart_tx(OVERSAMPLING=10000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MPU6050_ctrl
Compiling module xil_defaultlib.design_1_MPU6050_ctrl_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=36.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.i2c_master(CLK_IN_FREQ_MHZ=96,SC...
Compiling module xil_defaultlib.design_1_i2c_master_0_0
Compiling module xil_defaultlib.power_on_rst
Compiling module xil_defaultlib.design_1_power_on_rst_0_0
Compiling module xil_defaultlib.uart_rx(OVERSAMPLING=10000)
Compiling module xil_defaultlib.design_1_uart_rx_0_0
Compiling module xil_defaultlib.uart_tx(OVERSAMPLING=10000)
Compiling module xil_defaultlib.design_1_uart_tx_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
