#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 13 13:54:44 2025
# Process ID: 1884776
# Current directory: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output
# Command line: vivado -source design.tcl
# Log file: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/vivado.log
# Journal file: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/vivado.jou
#-----------------------------------------------------------
start_gui
source design.tcl
# create_project test ./test -part xc7a200tsbg484-1 -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
# create_bd_design bd_design
Wrote  : </home/mianoble/Downloads/gmt_tools-main/rand_soc/output/test/test.srcs/sources_1/bd/bd_design/bd_design.bd> 
# create_bd_cell -type hier ip_0_axi_ethernet_lite
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernetlite:3.0 axi_ethernetlite_0
# move_bd_cells [get_bd_cells ip_0_axi_ethernet_lite] [get_bd_cells axi_ethernetlite_0]
# set_property -dict "CONFIG.C_DUPLEX 1 CONFIG.C_INCLUDE_GLOBAL_BUFFERS 1 CONFIG.C_INCLUDE_INTERNAL_LOOPBACK 0 CONFIG.C_INCLUDE_MDIO 0 CONFIG.C_RX_PING_PONG 1 CONFIG.C_S_AXI_PROTOCOL AXI4LITE CONFIG.C_TX_PING_PONG 0 " [get_bd_cells ip_0_axi_ethernet_lite/axi_ethernetlite_0]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:mii_rtl:1.0 ip_0_axi_ethernet_lite/MII
# connect_bd_intf_net [get_bd_intf_pins ip_0_axi_ethernet_lite/MII] [get_bd_intf_pins ip_0_axi_ethernet_lite/axi_ethernetlite_0/MII]
# create_bd_pin -dir I -from 0 -to 0 ip_0_axi_ethernet_lite/clk
# connect_bd_net [get_bd_pins ip_0_axi_ethernet_lite/clk] [get_bd_pins ip_0_axi_ethernet_lite/axi_ethernetlite_0/s_axi_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_0_axi_ethernet_lite/reset
# connect_bd_net [get_bd_pins ip_0_axi_ethernet_lite/reset] [get_bd_pins ip_0_axi_ethernet_lite/axi_ethernetlite_0/s_axi_aresetn]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_0_axi_ethernet_lite/AXI
# connect_bd_intf_net [get_bd_intf_pins ip_0_axi_ethernet_lite/AXI] [get_bd_intf_pins ip_0_axi_ethernet_lite/axi_ethernetlite_0/S_AXI]
# create_bd_pin -dir O -from 0 -to 0 ip_0_axi_ethernet_lite/irq
# connect_bd_net [get_bd_pins ip_0_axi_ethernet_lite/irq] [get_bd_pins ip_0_axi_ethernet_lite/axi_ethernetlite_0/ip2intc_irpt]
# create_bd_cell -type hier ip_1_axi_timer
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
# move_bd_cells [get_bd_cells ip_1_axi_timer] [get_bd_cells axi_timer_0]
# set_property -dict "CONFIG.COUNT_WIDTH 32 CONFIG.GEN0_ASSERT Active_High CONFIG.GEN1_ASSERT Active_High CONFIG.TRIG0_ASSERT Active_Low CONFIG.TRIG1_ASSERT Active_Low CONFIG.enable_timer2 1 CONFIG.mode_64bit 0 " [get_bd_cells ip_1_axi_timer/axi_timer_0]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_1_axi_timer/S_AXI
# connect_bd_intf_net [get_bd_intf_pins ip_1_axi_timer/S_AXI] [get_bd_intf_pins ip_1_axi_timer/axi_timer_0/S_AXI]
# create_bd_pin -dir I -from 0 -to 0 ip_1_axi_timer/capturetrig0
# connect_bd_net [get_bd_pins ip_1_axi_timer/capturetrig0] [get_bd_pins ip_1_axi_timer/axi_timer_0/capturetrig0]
# create_bd_pin -dir I -from 0 -to 0 ip_1_axi_timer/capturetrig1
# connect_bd_net [get_bd_pins ip_1_axi_timer/capturetrig1] [get_bd_pins ip_1_axi_timer/axi_timer_0/capturetrig1]
# create_bd_pin -dir I -from 0 -to 0 ip_1_axi_timer/freeze
# connect_bd_net [get_bd_pins ip_1_axi_timer/freeze] [get_bd_pins ip_1_axi_timer/axi_timer_0/freeze]
# create_bd_pin -dir I -from 0 -to 0 ip_1_axi_timer/s_axi_aclk
# connect_bd_net [get_bd_pins ip_1_axi_timer/s_axi_aclk] [get_bd_pins ip_1_axi_timer/axi_timer_0/s_axi_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_1_axi_timer/s_axi_aresetn
# connect_bd_net [get_bd_pins ip_1_axi_timer/s_axi_aresetn] [get_bd_pins ip_1_axi_timer/axi_timer_0/s_axi_aresetn]
# create_bd_pin -dir O -from 0 -to 0 ip_1_axi_timer/generateout0
# connect_bd_net [get_bd_pins ip_1_axi_timer/generateout0] [get_bd_pins ip_1_axi_timer/axi_timer_0/generateout0]
# create_bd_pin -dir O -from 0 -to 0 ip_1_axi_timer/generateout1
# connect_bd_net [get_bd_pins ip_1_axi_timer/generateout1] [get_bd_pins ip_1_axi_timer/axi_timer_0/generateout1]
# create_bd_pin -dir O -from 0 -to 0 ip_1_axi_timer/pwm0
# connect_bd_net [get_bd_pins ip_1_axi_timer/pwm0] [get_bd_pins ip_1_axi_timer/axi_timer_0/pwm0]
# create_bd_pin -dir O -from 0 -to 0 ip_1_axi_timer/interrupt
# connect_bd_net [get_bd_pins ip_1_axi_timer/interrupt] [get_bd_pins ip_1_axi_timer/axi_timer_0/interrupt]
# create_bd_cell -type hier ip_2_dft
# create_bd_cell -type ip -vlnv xilinx.com:ip:dft:4.2 dft_0
# move_bd_cells [get_bd_cells ip_2_dft] [get_bd_cells dft_0]
# set_property -dict "CONFIG.Clock_Enable 0 CONFIG.Data_Width 8 CONFIG.Speed_Optimization Speed CONFIG.Support_Size_1536 0 CONFIG.Support_Size_5G 0 CONFIG.Synchronous_Clear 1 " [get_bd_cells ip_2_dft/dft_0]
# create_bd_pin -dir I -from 0 -to 0 ip_2_dft/CLK
# connect_bd_net [get_bd_pins ip_2_dft/CLK] [get_bd_pins ip_2_dft/dft_0/CLK]
# create_bd_pin -dir I -from 0 -to 0 ip_2_dft/SCLR
# connect_bd_net [get_bd_pins ip_2_dft/SCLR] [get_bd_pins ip_2_dft/dft_0/SCLR]
# create_bd_pin -dir I -from 7 -to 0 ip_2_dft/XN_RE
# connect_bd_net [get_bd_pins ip_2_dft/XN_RE] [get_bd_pins ip_2_dft/dft_0/XN_RE]
# create_bd_pin -dir I -from 7 -to 0 ip_2_dft/XN_IM
# connect_bd_net [get_bd_pins ip_2_dft/XN_IM] [get_bd_pins ip_2_dft/dft_0/XN_IM]
# create_bd_pin -dir I -from 0 -to 0 ip_2_dft/FD_IN
# connect_bd_net [get_bd_pins ip_2_dft/FD_IN] [get_bd_pins ip_2_dft/dft_0/FD_IN]
# create_bd_pin -dir I -from 0 -to 0 ip_2_dft/FWD_INV
# connect_bd_net [get_bd_pins ip_2_dft/FWD_INV] [get_bd_pins ip_2_dft/dft_0/FWD_INV]
# create_bd_pin -dir I -from 5 -to 0 ip_2_dft/SIZE
# connect_bd_net [get_bd_pins ip_2_dft/SIZE] [get_bd_pins ip_2_dft/dft_0/SIZE]
# create_bd_pin -dir O -from 0 -to 0 ip_2_dft/RFFD
# connect_bd_net [get_bd_pins ip_2_dft/RFFD] [get_bd_pins ip_2_dft/dft_0/RFFD]
# create_bd_pin -dir O -from 7 -to 0 ip_2_dft/XK_RE
# connect_bd_net [get_bd_pins ip_2_dft/XK_RE] [get_bd_pins ip_2_dft/dft_0/XK_RE]
# create_bd_pin -dir O -from 7 -to 0 ip_2_dft/XK_IM
# connect_bd_net [get_bd_pins ip_2_dft/XK_IM] [get_bd_pins ip_2_dft/dft_0/XK_IM]
# create_bd_pin -dir O -from 3 -to 0 ip_2_dft/BLK_EXP
# connect_bd_net [get_bd_pins ip_2_dft/BLK_EXP] [get_bd_pins ip_2_dft/dft_0/BLK_EXP]
# create_bd_pin -dir O -from 0 -to 0 ip_2_dft/FD_OUT
# connect_bd_net [get_bd_pins ip_2_dft/FD_OUT] [get_bd_pins ip_2_dft/dft_0/FD_OUT]
# create_bd_pin -dir O -from 0 -to 0 ip_2_dft/DATA_VALID
# connect_bd_net [get_bd_pins ip_2_dft/DATA_VALID] [get_bd_pins ip_2_dft/dft_0/DATA_VALID]
# create_bd_cell -type hier ip_3_axi_ethernet_lite
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernetlite:3.0 axi_ethernetlite_0
# move_bd_cells [get_bd_cells ip_3_axi_ethernet_lite] [get_bd_cells axi_ethernetlite_0]
# set_property -dict "CONFIG.C_DUPLEX 1 CONFIG.C_INCLUDE_GLOBAL_BUFFERS 0 CONFIG.C_INCLUDE_INTERNAL_LOOPBACK 1 CONFIG.C_INCLUDE_MDIO 1 CONFIG.C_RX_PING_PONG 1 CONFIG.C_S_AXI_PROTOCOL AXI4LITE CONFIG.C_TX_PING_PONG 1 " [get_bd_cells ip_3_axi_ethernet_lite/axi_ethernetlite_0]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:mii_rtl:1.0 ip_3_axi_ethernet_lite/MII
# connect_bd_intf_net [get_bd_intf_pins ip_3_axi_ethernet_lite/MII] [get_bd_intf_pins ip_3_axi_ethernet_lite/axi_ethernetlite_0/MII]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 ip_3_axi_ethernet_lite/MDIO
# connect_bd_intf_net [get_bd_intf_pins ip_3_axi_ethernet_lite/MDIO] [get_bd_intf_pins ip_3_axi_ethernet_lite/axi_ethernetlite_0/MDIO]
# create_bd_pin -dir I -from 0 -to 0 ip_3_axi_ethernet_lite/clk
# connect_bd_net [get_bd_pins ip_3_axi_ethernet_lite/clk] [get_bd_pins ip_3_axi_ethernet_lite/axi_ethernetlite_0/s_axi_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_3_axi_ethernet_lite/reset
# connect_bd_net [get_bd_pins ip_3_axi_ethernet_lite/reset] [get_bd_pins ip_3_axi_ethernet_lite/axi_ethernetlite_0/s_axi_aresetn]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_3_axi_ethernet_lite/AXI
# connect_bd_intf_net [get_bd_intf_pins ip_3_axi_ethernet_lite/AXI] [get_bd_intf_pins ip_3_axi_ethernet_lite/axi_ethernetlite_0/S_AXI]
# create_bd_pin -dir O -from 0 -to 0 ip_3_axi_ethernet_lite/irq
# connect_bd_net [get_bd_pins ip_3_axi_ethernet_lite/irq] [get_bd_pins ip_3_axi_ethernet_lite/axi_ethernetlite_0/ip2intc_irpt]
# create_bd_cell -type hier ip_4_xadc_wiz
# create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
# move_bd_cells [get_bd_cells ip_4_xadc_wiz] [get_bd_cells xadc_wiz_0]
# set_property -dict "CONFIG.CHANNEL_AVERAGING 16 CONFIG.ENABLE_CALIBRATION_AVERAGING 1 CONFIG.ENABLE_DCLK 0 CONFIG.ENABLE_JTAG_ARBITER 1 CONFIG.ENABLE_RESET 1 CONFIG.ENABLE_VBRAM_ALARM 1 CONFIG.INTERFACE_SELECTION None CONFIG.OT_ALARM 1 CONFIG.POWER_DOWN_ADCA 1 CONFIG.POWER_DOWN_ADCB 1 CONFIG.TIMING_MODE Continuous CONFIG.USER_TEMP_ALARM 1 CONFIG.VCCAUX_ALARM 1 CONFIG.VCCINT_ALARM 1 CONFIG.XADC_STARUP_SELECTION simultaneous_sampling " [get_bd_cells ip_4_xadc_wiz/xadc_wiz_0]
# create_bd_pin -dir I -from 0 -to 0 ip_4_xadc_wiz/reset_in
# connect_bd_net [get_bd_pins ip_4_xadc_wiz/reset_in] [get_bd_pins ip_4_xadc_wiz/xadc_wiz_0/reset_in]
# create_bd_pin -dir O -from 0 -to 0 ip_4_xadc_wiz/user_temp_alarm_out
# connect_bd_net [get_bd_pins ip_4_xadc_wiz/user_temp_alarm_out] [get_bd_pins ip_4_xadc_wiz/xadc_wiz_0/user_temp_alarm_out]
# create_bd_pin -dir O -from 0 -to 0 ip_4_xadc_wiz/vccint_alarm_out
# connect_bd_net [get_bd_pins ip_4_xadc_wiz/vccint_alarm_out] [get_bd_pins ip_4_xadc_wiz/xadc_wiz_0/vccint_alarm_out]
# create_bd_pin -dir O -from 0 -to 0 ip_4_xadc_wiz/vccaux_alarm_out
# connect_bd_net [get_bd_pins ip_4_xadc_wiz/vccaux_alarm_out] [get_bd_pins ip_4_xadc_wiz/xadc_wiz_0/vccaux_alarm_out]
# create_bd_pin -dir O -from 0 -to 0 ip_4_xadc_wiz/vbram_alarm_out
# connect_bd_net [get_bd_pins ip_4_xadc_wiz/vbram_alarm_out] [get_bd_pins ip_4_xadc_wiz/xadc_wiz_0/vbram_alarm_out]
# create_bd_pin -dir O -from 0 -to 0 ip_4_xadc_wiz/ot_out
# connect_bd_net [get_bd_pins ip_4_xadc_wiz/ot_out] [get_bd_pins ip_4_xadc_wiz/xadc_wiz_0/ot_out]
# create_bd_pin -dir O -from 0 -to 0 ip_4_xadc_wiz/eoc_out
# connect_bd_net [get_bd_pins ip_4_xadc_wiz/eoc_out] [get_bd_pins ip_4_xadc_wiz/xadc_wiz_0/eoc_out]
# create_bd_pin -dir O -from 0 -to 0 ip_4_xadc_wiz/eos_out
# connect_bd_net [get_bd_pins ip_4_xadc_wiz/eos_out] [get_bd_pins ip_4_xadc_wiz/xadc_wiz_0/eos_out]
# create_bd_pin -dir O -from 0 -to 0 ip_4_xadc_wiz/alarm_out
# connect_bd_net [get_bd_pins ip_4_xadc_wiz/alarm_out] [get_bd_pins ip_4_xadc_wiz/xadc_wiz_0/alarm_out]
# create_bd_pin -dir O -from 0 -to 0 ip_4_xadc_wiz/busy_out
# connect_bd_net [get_bd_pins ip_4_xadc_wiz/busy_out] [get_bd_pins ip_4_xadc_wiz/xadc_wiz_0/busy_out]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 ip_4_xadc_wiz/Vp_Vn
# connect_bd_intf_net [get_bd_intf_pins ip_4_xadc_wiz/Vp_Vn] [get_bd_intf_pins ip_4_xadc_wiz/xadc_wiz_0/Vp_Vn]
# create_bd_pin -dir O -from 0 -to 0 ip_4_xadc_wiz/jtaglocked_out
# connect_bd_net [get_bd_pins ip_4_xadc_wiz/jtaglocked_out] [get_bd_pins ip_4_xadc_wiz/xadc_wiz_0/jtaglocked_out]
# create_bd_pin -dir O -from 0 -to 0 ip_4_xadc_wiz/jtagmodified_out
# connect_bd_net [get_bd_pins ip_4_xadc_wiz/jtagmodified_out] [get_bd_pins ip_4_xadc_wiz/xadc_wiz_0/jtagmodified_out]
# create_bd_pin -dir O -from 0 -to 0 ip_4_xadc_wiz/jtagbusy_out
# connect_bd_net [get_bd_pins ip_4_xadc_wiz/jtagbusy_out] [get_bd_pins ip_4_xadc_wiz/xadc_wiz_0/jtagbusy_out]
# create_bd_cell -type hier ip_5_axi_quad_spi
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
# move_bd_cells [get_bd_cells ip_5_axi_quad_spi] [get_bd_cells axi_quad_spi_0]
# set_property -dict "CONFIG.C_FIFO_DEPTH 256 CONFIG.C_SHARED_STARTUP 0 CONFIG.C_SPI_MEMORY 4 CONFIG.C_SPI_MODE 2 CONFIG.C_TYPE_OF_AXI4_INTERFACE 0 CONFIG.C_USE_STARTUP 1 CONFIG.C_XIP_MODE 0 CONFIG.C_XIP_PERF_MODE 0 CONFIG.FIFO_INCLUDED 1 CONFIG.Master_mode 1 " [get_bd_cells ip_5_axi_quad_spi/axi_quad_spi_0]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:spi_rtl:1.0 ip_5_axi_quad_spi/IIC
# connect_bd_intf_net [get_bd_intf_pins ip_5_axi_quad_spi/IIC] [get_bd_intf_pins ip_5_axi_quad_spi/axi_quad_spi_0/SPI_0]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:display_startup_io:startup_io_rtl:1.0 ip_5_axi_quad_spi/STARTUP_IO
# connect_bd_intf_net [get_bd_intf_pins ip_5_axi_quad_spi/STARTUP_IO] [get_bd_intf_pins ip_5_axi_quad_spi/axi_quad_spi_0/STARTUP_IO]
# create_bd_pin -dir I -from 0 -to 0 ip_5_axi_quad_spi/ext_spi_clk
# connect_bd_net [get_bd_pins ip_5_axi_quad_spi/ext_spi_clk] [get_bd_pins ip_5_axi_quad_spi/axi_quad_spi_0/ext_spi_clk]
# create_bd_pin -dir I -from 0 -to 0 ip_5_axi_quad_spi/clk
# connect_bd_net [get_bd_pins ip_5_axi_quad_spi/clk] [get_bd_pins ip_5_axi_quad_spi/axi_quad_spi_0/s_axi_aclk]
# create_bd_pin -dir I -from 0 -to 0 ip_5_axi_quad_spi/reset
# connect_bd_net [get_bd_pins ip_5_axi_quad_spi/reset] [get_bd_pins ip_5_axi_quad_spi/axi_quad_spi_0/s_axi_aresetn]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_5_axi_quad_spi/AXI_LITE
# connect_bd_intf_net [get_bd_intf_pins ip_5_axi_quad_spi/AXI_LITE] [get_bd_intf_pins ip_5_axi_quad_spi/axi_quad_spi_0/AXI_LITE]
# create_bd_pin -dir O -from 0 -to 0 ip_5_axi_quad_spi/irq
# connect_bd_net [get_bd_pins ip_5_axi_quad_spi/irq] [get_bd_pins ip_5_axi_quad_spi/axi_quad_spi_0/ip2intc_irpt]
# create_bd_cell -type hier ip_6_microblaze
# create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
# move_bd_cells [get_bd_cells ip_6_microblaze] [get_bd_cells microblaze_0]
# set_property -dict "CONFIG.C_ADDR_SIZE 32 CONFIG.C_AREA_OPTIMIZED 0 CONFIG.C_BRANCH_TARGET_CACHE_SIZE 2 CONFIG.C_DEBUG_COUNTER_WIDTH 64 CONFIG.C_DEBUG_ENABLED 2 CONFIG.C_DEBUG_EVENT_COUNTERS 3 CONFIG.C_DEBUG_EXTERNAL_TRACE 1 CONFIG.C_DEBUG_LATENCY_COUNTERS 6 CONFIG.C_DEBUG_PROFILE_SIZE 8192 CONFIG.C_DEBUG_TRACE_SIZE 32 CONFIG.C_D_AXI 1 CONFIG.C_D_LMB 1 CONFIG.C_FAULT_TOLERANT 0 CONFIG.C_ILL_OPCODE_EXCEPTION 1 CONFIG.C_I_LMB 1 CONFIG.C_MMU_DTLB_SIZE 1 CONFIG.C_MMU_ITLB_SIZE 1 CONFIG.C_MMU_PRIVILEGED_INSTR 0 CONFIG.C_MMU_TLB_ACCESS 1 CONFIG.C_MMU_ZONES 6 CONFIG.C_NUMBER_OF_PC_BRK 3 CONFIG.C_NUMBER_OF_RD_ADDR_BRK 3 CONFIG.C_NUMBER_OF_WR_ADDR_BRK 0 CONFIG.C_OPCODE_0x0_ILLEGAL 1 CONFIG.C_PVR 1 CONFIG.C_PVR_USER1 0x24 CONFIG.C_RESET_MSR_BIP 1 CONFIG.C_RESET_MSR_DCE 1 CONFIG.C_RESET_MSR_EE 1 CONFIG.C_RESET_MSR_EIP 0 CONFIG.C_RESET_MSR_ICE 1 CONFIG.C_RESET_MSR_IE 1 CONFIG.C_UNALIGNED_EXCEPTIONS 0 CONFIG.C_USE_BARREL 1 CONFIG.C_USE_BRANCH_TARGET_CACHE 1 CONFIG.C_USE_DIV 0 CONFIG.C_USE_FPU 0 CONFIG.C_USE_HW_MUL 2 CONFIG.C_USE_INTERRUPT 1 CONFIG.C_USE_MMU 2 CONFIG.C_USE_MSR_INSTR 1 CONFIG.C_USE_PCMP_INSTR 0 CONFIG.C_USE_REORDER_INSTR 1 CONFIG.C_USE_STACK_PROTECTION 0 " [get_bd_cells ip_6_microblaze/microblaze_0]
# create_bd_pin -dir I -from 0 -to 0 ip_6_microblaze/Clk
# connect_bd_net [get_bd_pins ip_6_microblaze/Clk] [get_bd_pins ip_6_microblaze/microblaze_0/Clk]
# create_bd_pin -dir I -from 0 -to 0 ip_6_microblaze/Reset
# connect_bd_net [get_bd_pins ip_6_microblaze/Reset] [get_bd_pins ip_6_microblaze/microblaze_0/Reset]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:mbinterrupt_rtl:1.0 ip_6_microblaze/INTERRUPT
# connect_bd_intf_net [get_bd_intf_pins ip_6_microblaze/INTERRUPT] [get_bd_intf_pins ip_6_microblaze/microblaze_0/INTERRUPT]
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 ip_6_microblaze/M_AXI_DP
# connect_bd_intf_net [get_bd_intf_pins ip_6_microblaze/M_AXI_DP] [get_bd_intf_pins ip_6_microblaze/microblaze_0/M_AXI_DP]
# create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 lmb_d
# move_bd_cells [get_bd_cells ip_6_microblaze] [get_bd_cells lmb_d]
# set_property -dict "CONFIG.C_EXT_RESET_HIGH 0 " [get_bd_cells ip_6_microblaze/lmb_d]
# connect_bd_net [get_bd_pins ip_6_microblaze/lmb_d/LMB_Clk] [get_bd_pins ip_6_microblaze/microblaze_0/Clk]
# connect_bd_net [get_bd_pins ip_6_microblaze/lmb_d/SYS_Rst] [get_bd_pins ip_6_microblaze/microblaze_0/Reset]
# connect_bd_intf_net [get_bd_intf_pins ip_6_microblaze/lmb_d/LMB_M] [get_bd_intf_pins ip_6_microblaze/microblaze_0/DLMB]
# create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 lmb_ctrl_d
# move_bd_cells [get_bd_cells ip_6_microblaze] [get_bd_cells lmb_ctrl_d]
# set_property -dict "CONFIG.C_MASK 0xf672fbea1aed1c6 CONFIG.C_NUM_LMB 1 " [get_bd_cells ip_6_microblaze/lmb_ctrl_d]
# connect_bd_net [get_bd_pins ip_6_microblaze/lmb_ctrl_d/LMB_Clk] [get_bd_pins ip_6_microblaze/microblaze_0/Clk]
# connect_bd_net [get_bd_pins ip_6_microblaze/lmb_ctrl_d/LMB_Rst] [get_bd_pins ip_6_microblaze/microblaze_0/Reset]
# connect_bd_intf_net [get_bd_intf_pins ip_6_microblaze/lmb_ctrl_d/SLMB] [get_bd_intf_pins ip_6_microblaze/lmb_d/LMB_Sl_0]
# create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 lmb_i
# move_bd_cells [get_bd_cells ip_6_microblaze] [get_bd_cells lmb_i]
# set_property -dict "CONFIG.C_EXT_RESET_HIGH 0 " [get_bd_cells ip_6_microblaze/lmb_i]
# connect_bd_intf_net [get_bd_intf_pins ip_6_microblaze/lmb_i/LMB_M] [get_bd_intf_pins ip_6_microblaze/microblaze_0/ILMB]
# connect_bd_net [get_bd_pins ip_6_microblaze/lmb_i/LMB_Clk] [get_bd_pins ip_6_microblaze/microblaze_0/Clk]
# connect_bd_net [get_bd_pins ip_6_microblaze/lmb_i/SYS_Rst] [get_bd_pins ip_6_microblaze/microblaze_0/Reset]
# create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 lmb_ctrl_i
# move_bd_cells [get_bd_cells ip_6_microblaze] [get_bd_cells lmb_ctrl_i]
# set_property -dict "CONFIG.C_MASK 0x80467b94d13a99 CONFIG.C_NUM_LMB 1 " [get_bd_cells ip_6_microblaze/lmb_ctrl_i]
# connect_bd_net [get_bd_pins ip_6_microblaze/lmb_ctrl_i/LMB_Clk] [get_bd_pins ip_6_microblaze/microblaze_0/Clk]
# connect_bd_net [get_bd_pins ip_6_microblaze/lmb_ctrl_i/LMB_Rst] [get_bd_pins ip_6_microblaze/microblaze_0/Reset]
# connect_bd_intf_net [get_bd_intf_pins ip_6_microblaze/lmb_ctrl_i/SLMB] [get_bd_intf_pins ip_6_microblaze/lmb_i/LMB_Sl_0]
# create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 mem
# move_bd_cells [get_bd_cells ip_6_microblaze] [get_bd_cells mem]
# set_property -dict "CONFIG.Assume_Synchronous_Clk 0 CONFIG.EN_SAFETY_CKT 1 CONFIG.Memory_Type True_Dual_Port_RAM CONFIG.use_bram_block BRAM_Controller " [get_bd_cells ip_6_microblaze/mem]
# connect_bd_intf_net [get_bd_intf_pins ip_6_microblaze/lmb_ctrl_i/BRAM_PORT] [get_bd_intf_pins ip_6_microblaze/mem/BRAM_PORTA]
# connect_bd_intf_net [get_bd_intf_pins ip_6_microblaze/lmb_ctrl_d/BRAM_PORT] [get_bd_intf_pins ip_6_microblaze/mem/BRAM_PORTB]
# create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm
# move_bd_cells [get_bd_cells ip_6_microblaze] [get_bd_cells mdm]
# set_property -dict "CONFIG.C_DBG_REG_ACCESS 0 CONFIG.C_JTAG_CHAIN 3 " [get_bd_cells ip_6_microblaze/mdm]
# connect_bd_intf_net [get_bd_intf_pins ip_6_microblaze/mdm/MBDEBUG_0] [get_bd_intf_pins ip_6_microblaze/microblaze_0/DEBUG]
# create_bd_cell -type hier ip_7_axi_iic
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.1 axi_iic_0
ERROR: [BD 5-390] IP definition not found for VLNV: xilinx.com:ip:axi_iic:2.1 
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.

    while executing
"create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.1 axi_iic_0"
    (file "design.tcl" line 209)
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
set_property location {2.5 940 963} [get_bd_cells ip_4_xadc_wiz]
undo
INFO: [Common 17-17] undo 'set_property location {2.5 940 963} [get_bd_cells ip_4_xadc_wiz]'
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 13 14:27:57 2025...
