set_max_delay 4.0 -from [get_ports clk*] -rise_from [get_clocks {core_clk}] -fall_from [get_pins flop_Q] -rise_through {net1, net2} -fall_through pin* -to [get_ports {clk0}] -rise_to [get_clocks {core_clk}] -reset_path
