// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.3
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module convolve4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        curr_layer_out_w_dout,
        curr_layer_out_w_empty_n,
        curr_layer_out_w_read,
        curr_layer_out_h_dout,
        curr_layer_out_h_empty_n,
        curr_layer_out_h_read,
        curr_layer_ker_w_dout,
        curr_layer_ker_w_empty_n,
        curr_layer_ker_w_read,
        curr_layer_ker_h_dout,
        curr_layer_ker_h_empty_n,
        curr_layer_ker_h_read,
        curr_layer_str_w_dout,
        curr_layer_str_w_empty_n,
        curr_layer_str_w_read,
        curr_layer_str_h_dout,
        curr_layer_str_h_empty_n,
        curr_layer_str_h_read,
        partial_outputfm_0_address0,
        partial_outputfm_0_ce0,
        partial_outputfm_0_q0,
        partial_outputfm_0_address1,
        partial_outputfm_0_ce1,
        partial_outputfm_0_we1,
        partial_outputfm_0_d1,
        partial_outputfm_1_address0,
        partial_outputfm_1_ce0,
        partial_outputfm_1_q0,
        partial_outputfm_1_address1,
        partial_outputfm_1_ce1,
        partial_outputfm_1_we1,
        partial_outputfm_1_d1,
        partial_outputfm_2_address0,
        partial_outputfm_2_ce0,
        partial_outputfm_2_q0,
        partial_outputfm_2_address1,
        partial_outputfm_2_ce1,
        partial_outputfm_2_we1,
        partial_outputfm_2_d1,
        partial_outputfm_3_address0,
        partial_outputfm_3_ce0,
        partial_outputfm_3_q0,
        partial_outputfm_3_address1,
        partial_outputfm_3_ce1,
        partial_outputfm_3_we1,
        partial_outputfm_3_d1,
        partial_outputfm_4_address0,
        partial_outputfm_4_ce0,
        partial_outputfm_4_q0,
        partial_outputfm_4_address1,
        partial_outputfm_4_ce1,
        partial_outputfm_4_we1,
        partial_outputfm_4_d1,
        partial_outputfm_5_address0,
        partial_outputfm_5_ce0,
        partial_outputfm_5_q0,
        partial_outputfm_5_address1,
        partial_outputfm_5_ce1,
        partial_outputfm_5_we1,
        partial_outputfm_5_d1,
        partial_outputfm_6_address0,
        partial_outputfm_6_ce0,
        partial_outputfm_6_q0,
        partial_outputfm_6_address1,
        partial_outputfm_6_ce1,
        partial_outputfm_6_we1,
        partial_outputfm_6_d1,
        partial_outputfm_7_address0,
        partial_outputfm_7_ce0,
        partial_outputfm_7_q0,
        partial_outputfm_7_address1,
        partial_outputfm_7_ce1,
        partial_outputfm_7_we1,
        partial_outputfm_7_d1,
        partial_outputfm_8_address0,
        partial_outputfm_8_ce0,
        partial_outputfm_8_q0,
        partial_outputfm_8_address1,
        partial_outputfm_8_ce1,
        partial_outputfm_8_we1,
        partial_outputfm_8_d1,
        partial_outputfm_9_address0,
        partial_outputfm_9_ce0,
        partial_outputfm_9_q0,
        partial_outputfm_9_address1,
        partial_outputfm_9_ce1,
        partial_outputfm_9_we1,
        partial_outputfm_9_d1,
        partial_outputfm_10_address0,
        partial_outputfm_10_ce0,
        partial_outputfm_10_q0,
        partial_outputfm_10_address1,
        partial_outputfm_10_ce1,
        partial_outputfm_10_we1,
        partial_outputfm_10_d1,
        partial_outputfm_11_address0,
        partial_outputfm_11_ce0,
        partial_outputfm_11_q0,
        partial_outputfm_11_address1,
        partial_outputfm_11_ce1,
        partial_outputfm_11_we1,
        partial_outputfm_11_d1,
        partial_outputfm_12_address0,
        partial_outputfm_12_ce0,
        partial_outputfm_12_q0,
        partial_outputfm_12_address1,
        partial_outputfm_12_ce1,
        partial_outputfm_12_we1,
        partial_outputfm_12_d1,
        partial_outputfm_13_address0,
        partial_outputfm_13_ce0,
        partial_outputfm_13_q0,
        partial_outputfm_13_address1,
        partial_outputfm_13_ce1,
        partial_outputfm_13_we1,
        partial_outputfm_13_d1,
        partial_outputfm_14_address0,
        partial_outputfm_14_ce0,
        partial_outputfm_14_q0,
        partial_outputfm_14_address1,
        partial_outputfm_14_ce1,
        partial_outputfm_14_we1,
        partial_outputfm_14_d1,
        partial_outputfm_15_address0,
        partial_outputfm_15_ce0,
        partial_outputfm_15_q0,
        partial_outputfm_15_address1,
        partial_outputfm_15_ce1,
        partial_outputfm_15_we1,
        partial_outputfm_15_d1,
        partial_outputfm_16_address0,
        partial_outputfm_16_ce0,
        partial_outputfm_16_q0,
        partial_outputfm_16_address1,
        partial_outputfm_16_ce1,
        partial_outputfm_16_we1,
        partial_outputfm_16_d1,
        partial_outputfm_17_address0,
        partial_outputfm_17_ce0,
        partial_outputfm_17_q0,
        partial_outputfm_17_address1,
        partial_outputfm_17_ce1,
        partial_outputfm_17_we1,
        partial_outputfm_17_d1,
        partial_outputfm_18_address0,
        partial_outputfm_18_ce0,
        partial_outputfm_18_q0,
        partial_outputfm_18_address1,
        partial_outputfm_18_ce1,
        partial_outputfm_18_we1,
        partial_outputfm_18_d1,
        partial_outputfm_19_address0,
        partial_outputfm_19_ce0,
        partial_outputfm_19_q0,
        partial_outputfm_19_address1,
        partial_outputfm_19_ce1,
        partial_outputfm_19_we1,
        partial_outputfm_19_d1,
        partial_outputfm_20_address0,
        partial_outputfm_20_ce0,
        partial_outputfm_20_q0,
        partial_outputfm_20_address1,
        partial_outputfm_20_ce1,
        partial_outputfm_20_we1,
        partial_outputfm_20_d1,
        partial_outputfm_21_address0,
        partial_outputfm_21_ce0,
        partial_outputfm_21_q0,
        partial_outputfm_21_address1,
        partial_outputfm_21_ce1,
        partial_outputfm_21_we1,
        partial_outputfm_21_d1,
        partial_outputfm_22_address0,
        partial_outputfm_22_ce0,
        partial_outputfm_22_q0,
        partial_outputfm_22_address1,
        partial_outputfm_22_ce1,
        partial_outputfm_22_we1,
        partial_outputfm_22_d1,
        partial_outputfm_23_address0,
        partial_outputfm_23_ce0,
        partial_outputfm_23_q0,
        partial_outputfm_23_address1,
        partial_outputfm_23_ce1,
        partial_outputfm_23_we1,
        partial_outputfm_23_d1,
        partial_outputfm_24_address0,
        partial_outputfm_24_ce0,
        partial_outputfm_24_q0,
        partial_outputfm_24_address1,
        partial_outputfm_24_ce1,
        partial_outputfm_24_we1,
        partial_outputfm_24_d1,
        partial_outputfm_25_address0,
        partial_outputfm_25_ce0,
        partial_outputfm_25_q0,
        partial_outputfm_25_address1,
        partial_outputfm_25_ce1,
        partial_outputfm_25_we1,
        partial_outputfm_25_d1,
        partial_outputfm_26_address0,
        partial_outputfm_26_ce0,
        partial_outputfm_26_q0,
        partial_outputfm_26_address1,
        partial_outputfm_26_ce1,
        partial_outputfm_26_we1,
        partial_outputfm_26_d1,
        partial_outputfm_27_address0,
        partial_outputfm_27_ce0,
        partial_outputfm_27_q0,
        partial_outputfm_27_address1,
        partial_outputfm_27_ce1,
        partial_outputfm_27_we1,
        partial_outputfm_27_d1,
        row_dout,
        row_empty_n,
        row_read,
        col_dout,
        col_empty_n,
        col_read,
        inputfm_0_address0,
        inputfm_0_ce0,
        inputfm_0_q0,
        inputfm_1_address0,
        inputfm_1_ce0,
        inputfm_1_q0,
        inputfm_2_address0,
        inputfm_2_ce0,
        inputfm_2_q0,
        weightsbuf_0_0_address0,
        weightsbuf_0_0_ce0,
        weightsbuf_0_0_q0,
        weightsbuf_0_1_address0,
        weightsbuf_0_1_ce0,
        weightsbuf_0_1_q0,
        weightsbuf_0_2_address0,
        weightsbuf_0_2_ce0,
        weightsbuf_0_2_q0,
        weightsbuf_1_0_address0,
        weightsbuf_1_0_ce0,
        weightsbuf_1_0_q0,
        weightsbuf_1_1_address0,
        weightsbuf_1_1_ce0,
        weightsbuf_1_1_q0,
        weightsbuf_1_2_address0,
        weightsbuf_1_2_ce0,
        weightsbuf_1_2_q0,
        weightsbuf_10_0_address0,
        weightsbuf_10_0_ce0,
        weightsbuf_10_0_q0,
        weightsbuf_10_1_address0,
        weightsbuf_10_1_ce0,
        weightsbuf_10_1_q0,
        weightsbuf_10_2_address0,
        weightsbuf_10_2_ce0,
        weightsbuf_10_2_q0,
        weightsbuf_11_0_address0,
        weightsbuf_11_0_ce0,
        weightsbuf_11_0_q0,
        weightsbuf_11_1_address0,
        weightsbuf_11_1_ce0,
        weightsbuf_11_1_q0,
        weightsbuf_11_2_address0,
        weightsbuf_11_2_ce0,
        weightsbuf_11_2_q0,
        weightsbuf_12_0_address0,
        weightsbuf_12_0_ce0,
        weightsbuf_12_0_q0,
        weightsbuf_12_1_address0,
        weightsbuf_12_1_ce0,
        weightsbuf_12_1_q0,
        weightsbuf_12_2_address0,
        weightsbuf_12_2_ce0,
        weightsbuf_12_2_q0,
        weightsbuf_13_0_address0,
        weightsbuf_13_0_ce0,
        weightsbuf_13_0_q0,
        weightsbuf_13_1_address0,
        weightsbuf_13_1_ce0,
        weightsbuf_13_1_q0,
        weightsbuf_13_2_address0,
        weightsbuf_13_2_ce0,
        weightsbuf_13_2_q0,
        weightsbuf_14_0_address0,
        weightsbuf_14_0_ce0,
        weightsbuf_14_0_q0,
        weightsbuf_14_1_address0,
        weightsbuf_14_1_ce0,
        weightsbuf_14_1_q0,
        weightsbuf_14_2_address0,
        weightsbuf_14_2_ce0,
        weightsbuf_14_2_q0,
        weightsbuf_15_0_address0,
        weightsbuf_15_0_ce0,
        weightsbuf_15_0_q0,
        weightsbuf_15_1_address0,
        weightsbuf_15_1_ce0,
        weightsbuf_15_1_q0,
        weightsbuf_15_2_address0,
        weightsbuf_15_2_ce0,
        weightsbuf_15_2_q0,
        weightsbuf_16_0_address0,
        weightsbuf_16_0_ce0,
        weightsbuf_16_0_q0,
        weightsbuf_16_1_address0,
        weightsbuf_16_1_ce0,
        weightsbuf_16_1_q0,
        weightsbuf_16_2_address0,
        weightsbuf_16_2_ce0,
        weightsbuf_16_2_q0,
        weightsbuf_17_0_address0,
        weightsbuf_17_0_ce0,
        weightsbuf_17_0_q0,
        weightsbuf_17_1_address0,
        weightsbuf_17_1_ce0,
        weightsbuf_17_1_q0,
        weightsbuf_17_2_address0,
        weightsbuf_17_2_ce0,
        weightsbuf_17_2_q0,
        weightsbuf_18_0_address0,
        weightsbuf_18_0_ce0,
        weightsbuf_18_0_q0,
        weightsbuf_18_1_address0,
        weightsbuf_18_1_ce0,
        weightsbuf_18_1_q0,
        weightsbuf_18_2_address0,
        weightsbuf_18_2_ce0,
        weightsbuf_18_2_q0,
        weightsbuf_19_0_address0,
        weightsbuf_19_0_ce0,
        weightsbuf_19_0_q0,
        weightsbuf_19_1_address0,
        weightsbuf_19_1_ce0,
        weightsbuf_19_1_q0,
        weightsbuf_19_2_address0,
        weightsbuf_19_2_ce0,
        weightsbuf_19_2_q0,
        weightsbuf_2_0_address0,
        weightsbuf_2_0_ce0,
        weightsbuf_2_0_q0,
        weightsbuf_2_1_address0,
        weightsbuf_2_1_ce0,
        weightsbuf_2_1_q0,
        weightsbuf_2_2_address0,
        weightsbuf_2_2_ce0,
        weightsbuf_2_2_q0,
        weightsbuf_20_0_address0,
        weightsbuf_20_0_ce0,
        weightsbuf_20_0_q0,
        weightsbuf_20_1_address0,
        weightsbuf_20_1_ce0,
        weightsbuf_20_1_q0,
        weightsbuf_20_2_address0,
        weightsbuf_20_2_ce0,
        weightsbuf_20_2_q0,
        weightsbuf_21_0_address0,
        weightsbuf_21_0_ce0,
        weightsbuf_21_0_q0,
        weightsbuf_21_1_address0,
        weightsbuf_21_1_ce0,
        weightsbuf_21_1_q0,
        weightsbuf_21_2_address0,
        weightsbuf_21_2_ce0,
        weightsbuf_21_2_q0,
        weightsbuf_22_0_address0,
        weightsbuf_22_0_ce0,
        weightsbuf_22_0_q0,
        weightsbuf_22_1_address0,
        weightsbuf_22_1_ce0,
        weightsbuf_22_1_q0,
        weightsbuf_22_2_address0,
        weightsbuf_22_2_ce0,
        weightsbuf_22_2_q0,
        weightsbuf_23_0_address0,
        weightsbuf_23_0_ce0,
        weightsbuf_23_0_q0,
        weightsbuf_23_1_address0,
        weightsbuf_23_1_ce0,
        weightsbuf_23_1_q0,
        weightsbuf_23_2_address0,
        weightsbuf_23_2_ce0,
        weightsbuf_23_2_q0,
        weightsbuf_24_0_address0,
        weightsbuf_24_0_ce0,
        weightsbuf_24_0_q0,
        weightsbuf_24_1_address0,
        weightsbuf_24_1_ce0,
        weightsbuf_24_1_q0,
        weightsbuf_24_2_address0,
        weightsbuf_24_2_ce0,
        weightsbuf_24_2_q0,
        weightsbuf_25_0_address0,
        weightsbuf_25_0_ce0,
        weightsbuf_25_0_q0,
        weightsbuf_25_1_address0,
        weightsbuf_25_1_ce0,
        weightsbuf_25_1_q0,
        weightsbuf_25_2_address0,
        weightsbuf_25_2_ce0,
        weightsbuf_25_2_q0,
        weightsbuf_26_0_address0,
        weightsbuf_26_0_ce0,
        weightsbuf_26_0_q0,
        weightsbuf_26_1_address0,
        weightsbuf_26_1_ce0,
        weightsbuf_26_1_q0,
        weightsbuf_26_2_address0,
        weightsbuf_26_2_ce0,
        weightsbuf_26_2_q0,
        weightsbuf_27_0_address0,
        weightsbuf_27_0_ce0,
        weightsbuf_27_0_q0,
        weightsbuf_27_1_address0,
        weightsbuf_27_1_ce0,
        weightsbuf_27_1_q0,
        weightsbuf_27_2_address0,
        weightsbuf_27_2_ce0,
        weightsbuf_27_2_q0,
        weightsbuf_3_0_address0,
        weightsbuf_3_0_ce0,
        weightsbuf_3_0_q0,
        weightsbuf_3_1_address0,
        weightsbuf_3_1_ce0,
        weightsbuf_3_1_q0,
        weightsbuf_3_2_address0,
        weightsbuf_3_2_ce0,
        weightsbuf_3_2_q0,
        weightsbuf_4_0_address0,
        weightsbuf_4_0_ce0,
        weightsbuf_4_0_q0,
        weightsbuf_4_1_address0,
        weightsbuf_4_1_ce0,
        weightsbuf_4_1_q0,
        weightsbuf_4_2_address0,
        weightsbuf_4_2_ce0,
        weightsbuf_4_2_q0,
        weightsbuf_5_0_address0,
        weightsbuf_5_0_ce0,
        weightsbuf_5_0_q0,
        weightsbuf_5_1_address0,
        weightsbuf_5_1_ce0,
        weightsbuf_5_1_q0,
        weightsbuf_5_2_address0,
        weightsbuf_5_2_ce0,
        weightsbuf_5_2_q0,
        weightsbuf_6_0_address0,
        weightsbuf_6_0_ce0,
        weightsbuf_6_0_q0,
        weightsbuf_6_1_address0,
        weightsbuf_6_1_ce0,
        weightsbuf_6_1_q0,
        weightsbuf_6_2_address0,
        weightsbuf_6_2_ce0,
        weightsbuf_6_2_q0,
        weightsbuf_7_0_address0,
        weightsbuf_7_0_ce0,
        weightsbuf_7_0_q0,
        weightsbuf_7_1_address0,
        weightsbuf_7_1_ce0,
        weightsbuf_7_1_q0,
        weightsbuf_7_2_address0,
        weightsbuf_7_2_ce0,
        weightsbuf_7_2_q0,
        weightsbuf_8_0_address0,
        weightsbuf_8_0_ce0,
        weightsbuf_8_0_q0,
        weightsbuf_8_1_address0,
        weightsbuf_8_1_ce0,
        weightsbuf_8_1_q0,
        weightsbuf_8_2_address0,
        weightsbuf_8_2_ce0,
        weightsbuf_8_2_q0,
        weightsbuf_9_0_address0,
        weightsbuf_9_0_ce0,
        weightsbuf_9_0_q0,
        weightsbuf_9_1_address0,
        weightsbuf_9_1_ce0,
        weightsbuf_9_1_q0,
        weightsbuf_9_2_address0,
        weightsbuf_9_2_ce0,
        weightsbuf_9_2_q0,
        outputfm_0_address0,
        outputfm_0_ce0,
        outputfm_0_we0,
        outputfm_0_d0,
        outputfm_1_address0,
        outputfm_1_ce0,
        outputfm_1_we0,
        outputfm_1_d0,
        outputfm_2_address0,
        outputfm_2_ce0,
        outputfm_2_we0,
        outputfm_2_d0,
        outputfm_3_address0,
        outputfm_3_ce0,
        outputfm_3_we0,
        outputfm_3_d0,
        outputfm_4_address0,
        outputfm_4_ce0,
        outputfm_4_we0,
        outputfm_4_d0,
        outputfm_5_address0,
        outputfm_5_ce0,
        outputfm_5_we0,
        outputfm_5_d0,
        outputfm_6_address0,
        outputfm_6_ce0,
        outputfm_6_we0,
        outputfm_6_d0,
        outputfm_7_address0,
        outputfm_7_ce0,
        outputfm_7_we0,
        outputfm_7_d0,
        outputfm_8_address0,
        outputfm_8_ce0,
        outputfm_8_we0,
        outputfm_8_d0,
        outputfm_9_address0,
        outputfm_9_ce0,
        outputfm_9_we0,
        outputfm_9_d0,
        outputfm_10_address0,
        outputfm_10_ce0,
        outputfm_10_we0,
        outputfm_10_d0,
        outputfm_11_address0,
        outputfm_11_ce0,
        outputfm_11_we0,
        outputfm_11_d0,
        outputfm_12_address0,
        outputfm_12_ce0,
        outputfm_12_we0,
        outputfm_12_d0,
        outputfm_13_address0,
        outputfm_13_ce0,
        outputfm_13_we0,
        outputfm_13_d0,
        outputfm_14_address0,
        outputfm_14_ce0,
        outputfm_14_we0,
        outputfm_14_d0,
        outputfm_15_address0,
        outputfm_15_ce0,
        outputfm_15_we0,
        outputfm_15_d0,
        outputfm_16_address0,
        outputfm_16_ce0,
        outputfm_16_we0,
        outputfm_16_d0,
        outputfm_17_address0,
        outputfm_17_ce0,
        outputfm_17_we0,
        outputfm_17_d0,
        outputfm_18_address0,
        outputfm_18_ce0,
        outputfm_18_we0,
        outputfm_18_d0,
        outputfm_19_address0,
        outputfm_19_ce0,
        outputfm_19_we0,
        outputfm_19_d0,
        outputfm_20_address0,
        outputfm_20_ce0,
        outputfm_20_we0,
        outputfm_20_d0,
        outputfm_21_address0,
        outputfm_21_ce0,
        outputfm_21_we0,
        outputfm_21_d0,
        outputfm_22_address0,
        outputfm_22_ce0,
        outputfm_22_we0,
        outputfm_22_d0,
        outputfm_23_address0,
        outputfm_23_ce0,
        outputfm_23_we0,
        outputfm_23_d0,
        outputfm_24_address0,
        outputfm_24_ce0,
        outputfm_24_we0,
        outputfm_24_d0,
        outputfm_25_address0,
        outputfm_25_ce0,
        outputfm_25_we0,
        outputfm_25_d0,
        outputfm_26_address0,
        outputfm_26_ce0,
        outputfm_26_we0,
        outputfm_26_d0,
        outputfm_27_address0,
        outputfm_27_ce0,
        outputfm_27_we0,
        outputfm_27_d0
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_pp0_stage0 = 15'd8192;
parameter    ap_ST_fsm_state22 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] curr_layer_out_w_dout;
input   curr_layer_out_w_empty_n;
output   curr_layer_out_w_read;
input  [31:0] curr_layer_out_h_dout;
input   curr_layer_out_h_empty_n;
output   curr_layer_out_h_read;
input  [31:0] curr_layer_ker_w_dout;
input   curr_layer_ker_w_empty_n;
output   curr_layer_ker_w_read;
input  [31:0] curr_layer_ker_h_dout;
input   curr_layer_ker_h_empty_n;
output   curr_layer_ker_h_read;
input  [31:0] curr_layer_str_w_dout;
input   curr_layer_str_w_empty_n;
output   curr_layer_str_w_read;
input  [31:0] curr_layer_str_h_dout;
input   curr_layer_str_h_empty_n;
output   curr_layer_str_h_read;
output  [9:0] partial_outputfm_0_address0;
output   partial_outputfm_0_ce0;
input  [26:0] partial_outputfm_0_q0;
output  [9:0] partial_outputfm_0_address1;
output   partial_outputfm_0_ce1;
output   partial_outputfm_0_we1;
output  [26:0] partial_outputfm_0_d1;
output  [9:0] partial_outputfm_1_address0;
output   partial_outputfm_1_ce0;
input  [26:0] partial_outputfm_1_q0;
output  [9:0] partial_outputfm_1_address1;
output   partial_outputfm_1_ce1;
output   partial_outputfm_1_we1;
output  [26:0] partial_outputfm_1_d1;
output  [9:0] partial_outputfm_2_address0;
output   partial_outputfm_2_ce0;
input  [26:0] partial_outputfm_2_q0;
output  [9:0] partial_outputfm_2_address1;
output   partial_outputfm_2_ce1;
output   partial_outputfm_2_we1;
output  [26:0] partial_outputfm_2_d1;
output  [9:0] partial_outputfm_3_address0;
output   partial_outputfm_3_ce0;
input  [26:0] partial_outputfm_3_q0;
output  [9:0] partial_outputfm_3_address1;
output   partial_outputfm_3_ce1;
output   partial_outputfm_3_we1;
output  [26:0] partial_outputfm_3_d1;
output  [9:0] partial_outputfm_4_address0;
output   partial_outputfm_4_ce0;
input  [26:0] partial_outputfm_4_q0;
output  [9:0] partial_outputfm_4_address1;
output   partial_outputfm_4_ce1;
output   partial_outputfm_4_we1;
output  [26:0] partial_outputfm_4_d1;
output  [9:0] partial_outputfm_5_address0;
output   partial_outputfm_5_ce0;
input  [26:0] partial_outputfm_5_q0;
output  [9:0] partial_outputfm_5_address1;
output   partial_outputfm_5_ce1;
output   partial_outputfm_5_we1;
output  [26:0] partial_outputfm_5_d1;
output  [9:0] partial_outputfm_6_address0;
output   partial_outputfm_6_ce0;
input  [26:0] partial_outputfm_6_q0;
output  [9:0] partial_outputfm_6_address1;
output   partial_outputfm_6_ce1;
output   partial_outputfm_6_we1;
output  [26:0] partial_outputfm_6_d1;
output  [9:0] partial_outputfm_7_address0;
output   partial_outputfm_7_ce0;
input  [26:0] partial_outputfm_7_q0;
output  [9:0] partial_outputfm_7_address1;
output   partial_outputfm_7_ce1;
output   partial_outputfm_7_we1;
output  [26:0] partial_outputfm_7_d1;
output  [9:0] partial_outputfm_8_address0;
output   partial_outputfm_8_ce0;
input  [26:0] partial_outputfm_8_q0;
output  [9:0] partial_outputfm_8_address1;
output   partial_outputfm_8_ce1;
output   partial_outputfm_8_we1;
output  [26:0] partial_outputfm_8_d1;
output  [9:0] partial_outputfm_9_address0;
output   partial_outputfm_9_ce0;
input  [26:0] partial_outputfm_9_q0;
output  [9:0] partial_outputfm_9_address1;
output   partial_outputfm_9_ce1;
output   partial_outputfm_9_we1;
output  [26:0] partial_outputfm_9_d1;
output  [9:0] partial_outputfm_10_address0;
output   partial_outputfm_10_ce0;
input  [26:0] partial_outputfm_10_q0;
output  [9:0] partial_outputfm_10_address1;
output   partial_outputfm_10_ce1;
output   partial_outputfm_10_we1;
output  [26:0] partial_outputfm_10_d1;
output  [9:0] partial_outputfm_11_address0;
output   partial_outputfm_11_ce0;
input  [26:0] partial_outputfm_11_q0;
output  [9:0] partial_outputfm_11_address1;
output   partial_outputfm_11_ce1;
output   partial_outputfm_11_we1;
output  [26:0] partial_outputfm_11_d1;
output  [9:0] partial_outputfm_12_address0;
output   partial_outputfm_12_ce0;
input  [26:0] partial_outputfm_12_q0;
output  [9:0] partial_outputfm_12_address1;
output   partial_outputfm_12_ce1;
output   partial_outputfm_12_we1;
output  [26:0] partial_outputfm_12_d1;
output  [9:0] partial_outputfm_13_address0;
output   partial_outputfm_13_ce0;
input  [26:0] partial_outputfm_13_q0;
output  [9:0] partial_outputfm_13_address1;
output   partial_outputfm_13_ce1;
output   partial_outputfm_13_we1;
output  [26:0] partial_outputfm_13_d1;
output  [9:0] partial_outputfm_14_address0;
output   partial_outputfm_14_ce0;
input  [26:0] partial_outputfm_14_q0;
output  [9:0] partial_outputfm_14_address1;
output   partial_outputfm_14_ce1;
output   partial_outputfm_14_we1;
output  [26:0] partial_outputfm_14_d1;
output  [9:0] partial_outputfm_15_address0;
output   partial_outputfm_15_ce0;
input  [26:0] partial_outputfm_15_q0;
output  [9:0] partial_outputfm_15_address1;
output   partial_outputfm_15_ce1;
output   partial_outputfm_15_we1;
output  [26:0] partial_outputfm_15_d1;
output  [9:0] partial_outputfm_16_address0;
output   partial_outputfm_16_ce0;
input  [26:0] partial_outputfm_16_q0;
output  [9:0] partial_outputfm_16_address1;
output   partial_outputfm_16_ce1;
output   partial_outputfm_16_we1;
output  [26:0] partial_outputfm_16_d1;
output  [9:0] partial_outputfm_17_address0;
output   partial_outputfm_17_ce0;
input  [26:0] partial_outputfm_17_q0;
output  [9:0] partial_outputfm_17_address1;
output   partial_outputfm_17_ce1;
output   partial_outputfm_17_we1;
output  [26:0] partial_outputfm_17_d1;
output  [9:0] partial_outputfm_18_address0;
output   partial_outputfm_18_ce0;
input  [26:0] partial_outputfm_18_q0;
output  [9:0] partial_outputfm_18_address1;
output   partial_outputfm_18_ce1;
output   partial_outputfm_18_we1;
output  [26:0] partial_outputfm_18_d1;
output  [9:0] partial_outputfm_19_address0;
output   partial_outputfm_19_ce0;
input  [26:0] partial_outputfm_19_q0;
output  [9:0] partial_outputfm_19_address1;
output   partial_outputfm_19_ce1;
output   partial_outputfm_19_we1;
output  [26:0] partial_outputfm_19_d1;
output  [9:0] partial_outputfm_20_address0;
output   partial_outputfm_20_ce0;
input  [26:0] partial_outputfm_20_q0;
output  [9:0] partial_outputfm_20_address1;
output   partial_outputfm_20_ce1;
output   partial_outputfm_20_we1;
output  [26:0] partial_outputfm_20_d1;
output  [9:0] partial_outputfm_21_address0;
output   partial_outputfm_21_ce0;
input  [26:0] partial_outputfm_21_q0;
output  [9:0] partial_outputfm_21_address1;
output   partial_outputfm_21_ce1;
output   partial_outputfm_21_we1;
output  [26:0] partial_outputfm_21_d1;
output  [9:0] partial_outputfm_22_address0;
output   partial_outputfm_22_ce0;
input  [26:0] partial_outputfm_22_q0;
output  [9:0] partial_outputfm_22_address1;
output   partial_outputfm_22_ce1;
output   partial_outputfm_22_we1;
output  [26:0] partial_outputfm_22_d1;
output  [9:0] partial_outputfm_23_address0;
output   partial_outputfm_23_ce0;
input  [26:0] partial_outputfm_23_q0;
output  [9:0] partial_outputfm_23_address1;
output   partial_outputfm_23_ce1;
output   partial_outputfm_23_we1;
output  [26:0] partial_outputfm_23_d1;
output  [9:0] partial_outputfm_24_address0;
output   partial_outputfm_24_ce0;
input  [26:0] partial_outputfm_24_q0;
output  [9:0] partial_outputfm_24_address1;
output   partial_outputfm_24_ce1;
output   partial_outputfm_24_we1;
output  [26:0] partial_outputfm_24_d1;
output  [9:0] partial_outputfm_25_address0;
output   partial_outputfm_25_ce0;
input  [26:0] partial_outputfm_25_q0;
output  [9:0] partial_outputfm_25_address1;
output   partial_outputfm_25_ce1;
output   partial_outputfm_25_we1;
output  [26:0] partial_outputfm_25_d1;
output  [9:0] partial_outputfm_26_address0;
output   partial_outputfm_26_ce0;
input  [26:0] partial_outputfm_26_q0;
output  [9:0] partial_outputfm_26_address1;
output   partial_outputfm_26_ce1;
output   partial_outputfm_26_we1;
output  [26:0] partial_outputfm_26_d1;
output  [9:0] partial_outputfm_27_address0;
output   partial_outputfm_27_ce0;
input  [26:0] partial_outputfm_27_q0;
output  [9:0] partial_outputfm_27_address1;
output   partial_outputfm_27_ce1;
output   partial_outputfm_27_we1;
output  [26:0] partial_outputfm_27_d1;
input  [31:0] row_dout;
input   row_empty_n;
output   row_read;
input  [31:0] col_dout;
input   col_empty_n;
output   col_read;
output  [10:0] inputfm_0_address0;
output   inputfm_0_ce0;
input  [9:0] inputfm_0_q0;
output  [10:0] inputfm_1_address0;
output   inputfm_1_ce0;
input  [9:0] inputfm_1_q0;
output  [10:0] inputfm_2_address0;
output   inputfm_2_ce0;
input  [9:0] inputfm_2_q0;
output  [3:0] weightsbuf_0_0_address0;
output   weightsbuf_0_0_ce0;
input  [9:0] weightsbuf_0_0_q0;
output  [3:0] weightsbuf_0_1_address0;
output   weightsbuf_0_1_ce0;
input  [9:0] weightsbuf_0_1_q0;
output  [3:0] weightsbuf_0_2_address0;
output   weightsbuf_0_2_ce0;
input  [9:0] weightsbuf_0_2_q0;
output  [3:0] weightsbuf_1_0_address0;
output   weightsbuf_1_0_ce0;
input  [9:0] weightsbuf_1_0_q0;
output  [3:0] weightsbuf_1_1_address0;
output   weightsbuf_1_1_ce0;
input  [9:0] weightsbuf_1_1_q0;
output  [3:0] weightsbuf_1_2_address0;
output   weightsbuf_1_2_ce0;
input  [9:0] weightsbuf_1_2_q0;
output  [3:0] weightsbuf_10_0_address0;
output   weightsbuf_10_0_ce0;
input  [9:0] weightsbuf_10_0_q0;
output  [3:0] weightsbuf_10_1_address0;
output   weightsbuf_10_1_ce0;
input  [9:0] weightsbuf_10_1_q0;
output  [3:0] weightsbuf_10_2_address0;
output   weightsbuf_10_2_ce0;
input  [9:0] weightsbuf_10_2_q0;
output  [3:0] weightsbuf_11_0_address0;
output   weightsbuf_11_0_ce0;
input  [9:0] weightsbuf_11_0_q0;
output  [3:0] weightsbuf_11_1_address0;
output   weightsbuf_11_1_ce0;
input  [9:0] weightsbuf_11_1_q0;
output  [3:0] weightsbuf_11_2_address0;
output   weightsbuf_11_2_ce0;
input  [9:0] weightsbuf_11_2_q0;
output  [3:0] weightsbuf_12_0_address0;
output   weightsbuf_12_0_ce0;
input  [9:0] weightsbuf_12_0_q0;
output  [3:0] weightsbuf_12_1_address0;
output   weightsbuf_12_1_ce0;
input  [9:0] weightsbuf_12_1_q0;
output  [3:0] weightsbuf_12_2_address0;
output   weightsbuf_12_2_ce0;
input  [9:0] weightsbuf_12_2_q0;
output  [3:0] weightsbuf_13_0_address0;
output   weightsbuf_13_0_ce0;
input  [9:0] weightsbuf_13_0_q0;
output  [3:0] weightsbuf_13_1_address0;
output   weightsbuf_13_1_ce0;
input  [9:0] weightsbuf_13_1_q0;
output  [3:0] weightsbuf_13_2_address0;
output   weightsbuf_13_2_ce0;
input  [9:0] weightsbuf_13_2_q0;
output  [3:0] weightsbuf_14_0_address0;
output   weightsbuf_14_0_ce0;
input  [9:0] weightsbuf_14_0_q0;
output  [3:0] weightsbuf_14_1_address0;
output   weightsbuf_14_1_ce0;
input  [9:0] weightsbuf_14_1_q0;
output  [3:0] weightsbuf_14_2_address0;
output   weightsbuf_14_2_ce0;
input  [9:0] weightsbuf_14_2_q0;
output  [3:0] weightsbuf_15_0_address0;
output   weightsbuf_15_0_ce0;
input  [9:0] weightsbuf_15_0_q0;
output  [3:0] weightsbuf_15_1_address0;
output   weightsbuf_15_1_ce0;
input  [9:0] weightsbuf_15_1_q0;
output  [3:0] weightsbuf_15_2_address0;
output   weightsbuf_15_2_ce0;
input  [9:0] weightsbuf_15_2_q0;
output  [3:0] weightsbuf_16_0_address0;
output   weightsbuf_16_0_ce0;
input  [9:0] weightsbuf_16_0_q0;
output  [3:0] weightsbuf_16_1_address0;
output   weightsbuf_16_1_ce0;
input  [9:0] weightsbuf_16_1_q0;
output  [3:0] weightsbuf_16_2_address0;
output   weightsbuf_16_2_ce0;
input  [9:0] weightsbuf_16_2_q0;
output  [3:0] weightsbuf_17_0_address0;
output   weightsbuf_17_0_ce0;
input  [9:0] weightsbuf_17_0_q0;
output  [3:0] weightsbuf_17_1_address0;
output   weightsbuf_17_1_ce0;
input  [9:0] weightsbuf_17_1_q0;
output  [3:0] weightsbuf_17_2_address0;
output   weightsbuf_17_2_ce0;
input  [9:0] weightsbuf_17_2_q0;
output  [3:0] weightsbuf_18_0_address0;
output   weightsbuf_18_0_ce0;
input  [9:0] weightsbuf_18_0_q0;
output  [3:0] weightsbuf_18_1_address0;
output   weightsbuf_18_1_ce0;
input  [9:0] weightsbuf_18_1_q0;
output  [3:0] weightsbuf_18_2_address0;
output   weightsbuf_18_2_ce0;
input  [9:0] weightsbuf_18_2_q0;
output  [3:0] weightsbuf_19_0_address0;
output   weightsbuf_19_0_ce0;
input  [9:0] weightsbuf_19_0_q0;
output  [3:0] weightsbuf_19_1_address0;
output   weightsbuf_19_1_ce0;
input  [9:0] weightsbuf_19_1_q0;
output  [3:0] weightsbuf_19_2_address0;
output   weightsbuf_19_2_ce0;
input  [9:0] weightsbuf_19_2_q0;
output  [3:0] weightsbuf_2_0_address0;
output   weightsbuf_2_0_ce0;
input  [9:0] weightsbuf_2_0_q0;
output  [3:0] weightsbuf_2_1_address0;
output   weightsbuf_2_1_ce0;
input  [9:0] weightsbuf_2_1_q0;
output  [3:0] weightsbuf_2_2_address0;
output   weightsbuf_2_2_ce0;
input  [9:0] weightsbuf_2_2_q0;
output  [3:0] weightsbuf_20_0_address0;
output   weightsbuf_20_0_ce0;
input  [9:0] weightsbuf_20_0_q0;
output  [3:0] weightsbuf_20_1_address0;
output   weightsbuf_20_1_ce0;
input  [9:0] weightsbuf_20_1_q0;
output  [3:0] weightsbuf_20_2_address0;
output   weightsbuf_20_2_ce0;
input  [9:0] weightsbuf_20_2_q0;
output  [3:0] weightsbuf_21_0_address0;
output   weightsbuf_21_0_ce0;
input  [9:0] weightsbuf_21_0_q0;
output  [3:0] weightsbuf_21_1_address0;
output   weightsbuf_21_1_ce0;
input  [9:0] weightsbuf_21_1_q0;
output  [3:0] weightsbuf_21_2_address0;
output   weightsbuf_21_2_ce0;
input  [9:0] weightsbuf_21_2_q0;
output  [3:0] weightsbuf_22_0_address0;
output   weightsbuf_22_0_ce0;
input  [9:0] weightsbuf_22_0_q0;
output  [3:0] weightsbuf_22_1_address0;
output   weightsbuf_22_1_ce0;
input  [9:0] weightsbuf_22_1_q0;
output  [3:0] weightsbuf_22_2_address0;
output   weightsbuf_22_2_ce0;
input  [9:0] weightsbuf_22_2_q0;
output  [3:0] weightsbuf_23_0_address0;
output   weightsbuf_23_0_ce0;
input  [9:0] weightsbuf_23_0_q0;
output  [3:0] weightsbuf_23_1_address0;
output   weightsbuf_23_1_ce0;
input  [9:0] weightsbuf_23_1_q0;
output  [3:0] weightsbuf_23_2_address0;
output   weightsbuf_23_2_ce0;
input  [9:0] weightsbuf_23_2_q0;
output  [3:0] weightsbuf_24_0_address0;
output   weightsbuf_24_0_ce0;
input  [9:0] weightsbuf_24_0_q0;
output  [3:0] weightsbuf_24_1_address0;
output   weightsbuf_24_1_ce0;
input  [9:0] weightsbuf_24_1_q0;
output  [3:0] weightsbuf_24_2_address0;
output   weightsbuf_24_2_ce0;
input  [9:0] weightsbuf_24_2_q0;
output  [3:0] weightsbuf_25_0_address0;
output   weightsbuf_25_0_ce0;
input  [9:0] weightsbuf_25_0_q0;
output  [3:0] weightsbuf_25_1_address0;
output   weightsbuf_25_1_ce0;
input  [9:0] weightsbuf_25_1_q0;
output  [3:0] weightsbuf_25_2_address0;
output   weightsbuf_25_2_ce0;
input  [9:0] weightsbuf_25_2_q0;
output  [3:0] weightsbuf_26_0_address0;
output   weightsbuf_26_0_ce0;
input  [9:0] weightsbuf_26_0_q0;
output  [3:0] weightsbuf_26_1_address0;
output   weightsbuf_26_1_ce0;
input  [9:0] weightsbuf_26_1_q0;
output  [3:0] weightsbuf_26_2_address0;
output   weightsbuf_26_2_ce0;
input  [9:0] weightsbuf_26_2_q0;
output  [3:0] weightsbuf_27_0_address0;
output   weightsbuf_27_0_ce0;
input  [9:0] weightsbuf_27_0_q0;
output  [3:0] weightsbuf_27_1_address0;
output   weightsbuf_27_1_ce0;
input  [9:0] weightsbuf_27_1_q0;
output  [3:0] weightsbuf_27_2_address0;
output   weightsbuf_27_2_ce0;
input  [9:0] weightsbuf_27_2_q0;
output  [3:0] weightsbuf_3_0_address0;
output   weightsbuf_3_0_ce0;
input  [9:0] weightsbuf_3_0_q0;
output  [3:0] weightsbuf_3_1_address0;
output   weightsbuf_3_1_ce0;
input  [9:0] weightsbuf_3_1_q0;
output  [3:0] weightsbuf_3_2_address0;
output   weightsbuf_3_2_ce0;
input  [9:0] weightsbuf_3_2_q0;
output  [3:0] weightsbuf_4_0_address0;
output   weightsbuf_4_0_ce0;
input  [9:0] weightsbuf_4_0_q0;
output  [3:0] weightsbuf_4_1_address0;
output   weightsbuf_4_1_ce0;
input  [9:0] weightsbuf_4_1_q0;
output  [3:0] weightsbuf_4_2_address0;
output   weightsbuf_4_2_ce0;
input  [9:0] weightsbuf_4_2_q0;
output  [3:0] weightsbuf_5_0_address0;
output   weightsbuf_5_0_ce0;
input  [9:0] weightsbuf_5_0_q0;
output  [3:0] weightsbuf_5_1_address0;
output   weightsbuf_5_1_ce0;
input  [9:0] weightsbuf_5_1_q0;
output  [3:0] weightsbuf_5_2_address0;
output   weightsbuf_5_2_ce0;
input  [9:0] weightsbuf_5_2_q0;
output  [3:0] weightsbuf_6_0_address0;
output   weightsbuf_6_0_ce0;
input  [9:0] weightsbuf_6_0_q0;
output  [3:0] weightsbuf_6_1_address0;
output   weightsbuf_6_1_ce0;
input  [9:0] weightsbuf_6_1_q0;
output  [3:0] weightsbuf_6_2_address0;
output   weightsbuf_6_2_ce0;
input  [9:0] weightsbuf_6_2_q0;
output  [3:0] weightsbuf_7_0_address0;
output   weightsbuf_7_0_ce0;
input  [9:0] weightsbuf_7_0_q0;
output  [3:0] weightsbuf_7_1_address0;
output   weightsbuf_7_1_ce0;
input  [9:0] weightsbuf_7_1_q0;
output  [3:0] weightsbuf_7_2_address0;
output   weightsbuf_7_2_ce0;
input  [9:0] weightsbuf_7_2_q0;
output  [3:0] weightsbuf_8_0_address0;
output   weightsbuf_8_0_ce0;
input  [9:0] weightsbuf_8_0_q0;
output  [3:0] weightsbuf_8_1_address0;
output   weightsbuf_8_1_ce0;
input  [9:0] weightsbuf_8_1_q0;
output  [3:0] weightsbuf_8_2_address0;
output   weightsbuf_8_2_ce0;
input  [9:0] weightsbuf_8_2_q0;
output  [3:0] weightsbuf_9_0_address0;
output   weightsbuf_9_0_ce0;
input  [9:0] weightsbuf_9_0_q0;
output  [3:0] weightsbuf_9_1_address0;
output   weightsbuf_9_1_ce0;
input  [9:0] weightsbuf_9_1_q0;
output  [3:0] weightsbuf_9_2_address0;
output   weightsbuf_9_2_ce0;
input  [9:0] weightsbuf_9_2_q0;
output  [9:0] outputfm_0_address0;
output   outputfm_0_ce0;
output   outputfm_0_we0;
output  [26:0] outputfm_0_d0;
output  [9:0] outputfm_1_address0;
output   outputfm_1_ce0;
output   outputfm_1_we0;
output  [26:0] outputfm_1_d0;
output  [9:0] outputfm_2_address0;
output   outputfm_2_ce0;
output   outputfm_2_we0;
output  [26:0] outputfm_2_d0;
output  [9:0] outputfm_3_address0;
output   outputfm_3_ce0;
output   outputfm_3_we0;
output  [26:0] outputfm_3_d0;
output  [9:0] outputfm_4_address0;
output   outputfm_4_ce0;
output   outputfm_4_we0;
output  [26:0] outputfm_4_d0;
output  [9:0] outputfm_5_address0;
output   outputfm_5_ce0;
output   outputfm_5_we0;
output  [26:0] outputfm_5_d0;
output  [9:0] outputfm_6_address0;
output   outputfm_6_ce0;
output   outputfm_6_we0;
output  [26:0] outputfm_6_d0;
output  [9:0] outputfm_7_address0;
output   outputfm_7_ce0;
output   outputfm_7_we0;
output  [26:0] outputfm_7_d0;
output  [9:0] outputfm_8_address0;
output   outputfm_8_ce0;
output   outputfm_8_we0;
output  [26:0] outputfm_8_d0;
output  [9:0] outputfm_9_address0;
output   outputfm_9_ce0;
output   outputfm_9_we0;
output  [26:0] outputfm_9_d0;
output  [9:0] outputfm_10_address0;
output   outputfm_10_ce0;
output   outputfm_10_we0;
output  [26:0] outputfm_10_d0;
output  [9:0] outputfm_11_address0;
output   outputfm_11_ce0;
output   outputfm_11_we0;
output  [26:0] outputfm_11_d0;
output  [9:0] outputfm_12_address0;
output   outputfm_12_ce0;
output   outputfm_12_we0;
output  [26:0] outputfm_12_d0;
output  [9:0] outputfm_13_address0;
output   outputfm_13_ce0;
output   outputfm_13_we0;
output  [26:0] outputfm_13_d0;
output  [9:0] outputfm_14_address0;
output   outputfm_14_ce0;
output   outputfm_14_we0;
output  [26:0] outputfm_14_d0;
output  [9:0] outputfm_15_address0;
output   outputfm_15_ce0;
output   outputfm_15_we0;
output  [26:0] outputfm_15_d0;
output  [9:0] outputfm_16_address0;
output   outputfm_16_ce0;
output   outputfm_16_we0;
output  [26:0] outputfm_16_d0;
output  [9:0] outputfm_17_address0;
output   outputfm_17_ce0;
output   outputfm_17_we0;
output  [26:0] outputfm_17_d0;
output  [9:0] outputfm_18_address0;
output   outputfm_18_ce0;
output   outputfm_18_we0;
output  [26:0] outputfm_18_d0;
output  [9:0] outputfm_19_address0;
output   outputfm_19_ce0;
output   outputfm_19_we0;
output  [26:0] outputfm_19_d0;
output  [9:0] outputfm_20_address0;
output   outputfm_20_ce0;
output   outputfm_20_we0;
output  [26:0] outputfm_20_d0;
output  [9:0] outputfm_21_address0;
output   outputfm_21_ce0;
output   outputfm_21_we0;
output  [26:0] outputfm_21_d0;
output  [9:0] outputfm_22_address0;
output   outputfm_22_ce0;
output   outputfm_22_we0;
output  [26:0] outputfm_22_d0;
output  [9:0] outputfm_23_address0;
output   outputfm_23_ce0;
output   outputfm_23_we0;
output  [26:0] outputfm_23_d0;
output  [9:0] outputfm_24_address0;
output   outputfm_24_ce0;
output   outputfm_24_we0;
output  [26:0] outputfm_24_d0;
output  [9:0] outputfm_25_address0;
output   outputfm_25_ce0;
output   outputfm_25_we0;
output  [26:0] outputfm_25_d0;
output  [9:0] outputfm_26_address0;
output   outputfm_26_ce0;
output   outputfm_26_we0;
output  [26:0] outputfm_26_d0;
output  [9:0] outputfm_27_address0;
output   outputfm_27_ce0;
output   outputfm_27_we0;
output  [26:0] outputfm_27_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg curr_layer_out_w_read;
reg curr_layer_out_h_read;
reg curr_layer_ker_w_read;
reg curr_layer_ker_h_read;
reg curr_layer_str_w_read;
reg curr_layer_str_h_read;
reg partial_outputfm_0_ce0;
reg partial_outputfm_0_ce1;
reg partial_outputfm_0_we1;
reg partial_outputfm_1_ce0;
reg partial_outputfm_1_ce1;
reg partial_outputfm_1_we1;
reg partial_outputfm_2_ce0;
reg partial_outputfm_2_ce1;
reg partial_outputfm_2_we1;
reg partial_outputfm_3_ce0;
reg partial_outputfm_3_ce1;
reg partial_outputfm_3_we1;
reg partial_outputfm_4_ce0;
reg partial_outputfm_4_ce1;
reg partial_outputfm_4_we1;
reg partial_outputfm_5_ce0;
reg partial_outputfm_5_ce1;
reg partial_outputfm_5_we1;
reg partial_outputfm_6_ce0;
reg partial_outputfm_6_ce1;
reg partial_outputfm_6_we1;
reg partial_outputfm_7_ce0;
reg partial_outputfm_7_ce1;
reg partial_outputfm_7_we1;
reg partial_outputfm_8_ce0;
reg partial_outputfm_8_ce1;
reg partial_outputfm_8_we1;
reg partial_outputfm_9_ce0;
reg partial_outputfm_9_ce1;
reg partial_outputfm_9_we1;
reg partial_outputfm_10_ce0;
reg partial_outputfm_10_ce1;
reg partial_outputfm_10_we1;
reg partial_outputfm_11_ce0;
reg partial_outputfm_11_ce1;
reg partial_outputfm_11_we1;
reg partial_outputfm_12_ce0;
reg partial_outputfm_12_ce1;
reg partial_outputfm_12_we1;
reg partial_outputfm_13_ce0;
reg partial_outputfm_13_ce1;
reg partial_outputfm_13_we1;
reg partial_outputfm_14_ce0;
reg partial_outputfm_14_ce1;
reg partial_outputfm_14_we1;
reg partial_outputfm_15_ce0;
reg partial_outputfm_15_ce1;
reg partial_outputfm_15_we1;
reg partial_outputfm_16_ce0;
reg partial_outputfm_16_ce1;
reg partial_outputfm_16_we1;
reg partial_outputfm_17_ce0;
reg partial_outputfm_17_ce1;
reg partial_outputfm_17_we1;
reg partial_outputfm_18_ce0;
reg partial_outputfm_18_ce1;
reg partial_outputfm_18_we1;
reg partial_outputfm_19_ce0;
reg partial_outputfm_19_ce1;
reg partial_outputfm_19_we1;
reg partial_outputfm_20_ce0;
reg partial_outputfm_20_ce1;
reg partial_outputfm_20_we1;
reg partial_outputfm_21_ce0;
reg partial_outputfm_21_ce1;
reg partial_outputfm_21_we1;
reg partial_outputfm_22_ce0;
reg partial_outputfm_22_ce1;
reg partial_outputfm_22_we1;
reg partial_outputfm_23_ce0;
reg partial_outputfm_23_ce1;
reg partial_outputfm_23_we1;
reg partial_outputfm_24_ce0;
reg partial_outputfm_24_ce1;
reg partial_outputfm_24_we1;
reg partial_outputfm_25_ce0;
reg partial_outputfm_25_ce1;
reg partial_outputfm_25_we1;
reg partial_outputfm_26_ce0;
reg partial_outputfm_26_ce1;
reg partial_outputfm_26_we1;
reg partial_outputfm_27_ce0;
reg partial_outputfm_27_ce1;
reg partial_outputfm_27_we1;
reg row_read;
reg col_read;
reg inputfm_0_ce0;
reg inputfm_1_ce0;
reg inputfm_2_ce0;
reg weightsbuf_0_0_ce0;
reg weightsbuf_0_1_ce0;
reg weightsbuf_0_2_ce0;
reg weightsbuf_1_0_ce0;
reg weightsbuf_1_1_ce0;
reg weightsbuf_1_2_ce0;
reg weightsbuf_10_0_ce0;
reg weightsbuf_10_1_ce0;
reg weightsbuf_10_2_ce0;
reg weightsbuf_11_0_ce0;
reg weightsbuf_11_1_ce0;
reg weightsbuf_11_2_ce0;
reg weightsbuf_12_0_ce0;
reg weightsbuf_12_1_ce0;
reg weightsbuf_12_2_ce0;
reg weightsbuf_13_0_ce0;
reg weightsbuf_13_1_ce0;
reg weightsbuf_13_2_ce0;
reg weightsbuf_14_0_ce0;
reg weightsbuf_14_1_ce0;
reg weightsbuf_14_2_ce0;
reg weightsbuf_15_0_ce0;
reg weightsbuf_15_1_ce0;
reg weightsbuf_15_2_ce0;
reg weightsbuf_16_0_ce0;
reg weightsbuf_16_1_ce0;
reg weightsbuf_16_2_ce0;
reg weightsbuf_17_0_ce0;
reg weightsbuf_17_1_ce0;
reg weightsbuf_17_2_ce0;
reg weightsbuf_18_0_ce0;
reg weightsbuf_18_1_ce0;
reg weightsbuf_18_2_ce0;
reg weightsbuf_19_0_ce0;
reg weightsbuf_19_1_ce0;
reg weightsbuf_19_2_ce0;
reg weightsbuf_2_0_ce0;
reg weightsbuf_2_1_ce0;
reg weightsbuf_2_2_ce0;
reg weightsbuf_20_0_ce0;
reg weightsbuf_20_1_ce0;
reg weightsbuf_20_2_ce0;
reg weightsbuf_21_0_ce0;
reg weightsbuf_21_1_ce0;
reg weightsbuf_21_2_ce0;
reg weightsbuf_22_0_ce0;
reg weightsbuf_22_1_ce0;
reg weightsbuf_22_2_ce0;
reg weightsbuf_23_0_ce0;
reg weightsbuf_23_1_ce0;
reg weightsbuf_23_2_ce0;
reg weightsbuf_24_0_ce0;
reg weightsbuf_24_1_ce0;
reg weightsbuf_24_2_ce0;
reg weightsbuf_25_0_ce0;
reg weightsbuf_25_1_ce0;
reg weightsbuf_25_2_ce0;
reg weightsbuf_26_0_ce0;
reg weightsbuf_26_1_ce0;
reg weightsbuf_26_2_ce0;
reg weightsbuf_27_0_ce0;
reg weightsbuf_27_1_ce0;
reg weightsbuf_27_2_ce0;
reg weightsbuf_3_0_ce0;
reg weightsbuf_3_1_ce0;
reg weightsbuf_3_2_ce0;
reg weightsbuf_4_0_ce0;
reg weightsbuf_4_1_ce0;
reg weightsbuf_4_2_ce0;
reg weightsbuf_5_0_ce0;
reg weightsbuf_5_1_ce0;
reg weightsbuf_5_2_ce0;
reg weightsbuf_6_0_ce0;
reg weightsbuf_6_1_ce0;
reg weightsbuf_6_2_ce0;
reg weightsbuf_7_0_ce0;
reg weightsbuf_7_1_ce0;
reg weightsbuf_7_2_ce0;
reg weightsbuf_8_0_ce0;
reg weightsbuf_8_1_ce0;
reg weightsbuf_8_2_ce0;
reg weightsbuf_9_0_ce0;
reg weightsbuf_9_1_ce0;
reg weightsbuf_9_2_ce0;
reg outputfm_0_ce0;
reg outputfm_0_we0;
reg outputfm_1_ce0;
reg outputfm_1_we0;
reg outputfm_2_ce0;
reg outputfm_2_we0;
reg outputfm_3_ce0;
reg outputfm_3_we0;
reg outputfm_4_ce0;
reg outputfm_4_we0;
reg outputfm_5_ce0;
reg outputfm_5_we0;
reg outputfm_6_ce0;
reg outputfm_6_we0;
reg outputfm_7_ce0;
reg outputfm_7_we0;
reg outputfm_8_ce0;
reg outputfm_8_we0;
reg outputfm_9_ce0;
reg outputfm_9_we0;
reg outputfm_10_ce0;
reg outputfm_10_we0;
reg outputfm_11_ce0;
reg outputfm_11_we0;
reg outputfm_12_ce0;
reg outputfm_12_we0;
reg outputfm_13_ce0;
reg outputfm_13_we0;
reg outputfm_14_ce0;
reg outputfm_14_we0;
reg outputfm_15_ce0;
reg outputfm_15_we0;
reg outputfm_16_ce0;
reg outputfm_16_we0;
reg outputfm_17_ce0;
reg outputfm_17_we0;
reg outputfm_18_ce0;
reg outputfm_18_we0;
reg outputfm_19_ce0;
reg outputfm_19_we0;
reg outputfm_20_ce0;
reg outputfm_20_we0;
reg outputfm_21_ce0;
reg outputfm_21_we0;
reg outputfm_22_ce0;
reg outputfm_22_we0;
reg outputfm_23_ce0;
reg outputfm_23_we0;
reg outputfm_24_ce0;
reg outputfm_24_we0;
reg outputfm_25_ce0;
reg outputfm_25_we0;
reg outputfm_26_ce0;
reg outputfm_26_we0;
reg outputfm_27_ce0;
reg outputfm_27_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    curr_layer_out_w_blk_n;
reg    curr_layer_out_h_blk_n;
reg    curr_layer_ker_w_blk_n;
reg    curr_layer_ker_h_blk_n;
reg    curr_layer_str_w_blk_n;
reg    curr_layer_str_h_blk_n;
reg    row_blk_n;
reg    col_blk_n;
reg   [127:0] indvar_flatten1_reg_2230;
reg   [95:0] indvar_flatten2_reg_2241;
reg   [63:0] indvar_flatten_reg_2252;
reg   [31:0] tcc_i_i_reg_2263;
reg  signed [31:0] trr_i_i_reg_2275;
reg   [30:0] i_i_i_reg_2286;
reg   [30:0] j_i_i_reg_2297;
reg   [31:0] curr_layer_out_w_rea_reg_4070;
reg    ap_block_state1;
reg   [31:0] curr_layer_ker_w_rea_reg_4076;
reg   [31:0] curr_layer_ker_h_rea_reg_4081;
reg  signed [31:0] curr_layer_str_w_rea_reg_4086;
reg  signed [31:0] curr_layer_str_h_rea_reg_4091;
reg   [31:0] row_read_reg_4097;
reg   [31:0] col_read_reg_4104;
wire   [31:0] tmp_s_fu_2308_p2;
reg   [31:0] tmp_s_reg_4114;
wire   [31:0] tmp_55_fu_2314_p2;
reg   [31:0] tmp_55_reg_4119;
wire   [0:0] tmp_56_fu_2320_p2;
reg   [0:0] tmp_56_reg_4124;
wire   [31:0] tmp_60_fu_2326_p2;
reg   [31:0] tmp_60_reg_4129;
wire   [31:0] tmp_61_fu_2332_p2;
reg   [31:0] tmp_61_reg_4134;
wire   [0:0] tmp_62_fu_2338_p2;
reg   [0:0] tmp_62_reg_4139;
wire   [31:0] tmp_59_fu_2367_p2;
reg   [31:0] tmp_59_reg_4144;
wire    ap_CS_fsm_state2;
wire   [31:0] tmp_65_fu_2395_p2;
reg   [31:0] tmp_65_reg_4149;
wire   [63:0] bound_fu_2406_p2;
reg   [63:0] bound_reg_4154;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire   [95:0] grp_fu_2418_p2;
reg   [95:0] bound1_reg_4171;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire   [31:0] tmp_114_curr_layer_o_fu_2446_p3;
reg   [31:0] tmp_114_curr_layer_o_reg_4187;
wire    ap_CS_fsm_state12;
wire   [127:0] grp_fu_2430_p2;
reg   [127:0] bound2_reg_4193;
wire    ap_CS_fsm_state13;
wire   [0:0] tmp_119_i_i_mid_fu_2453_p2;
reg   [0:0] tmp_119_i_i_mid_reg_4198;
wire   [0:0] exitcond_flatten_mid_fu_2457_p2;
reg   [0:0] exitcond_flatten_mid_reg_4204;
wire   [0:0] exitcond_flatten2_fu_2472_p2;
reg   [0:0] exitcond_flatten2_reg_4209;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state14_pp0_stage0_iter0;
wire    ap_block_state15_pp0_stage0_iter1;
wire    ap_block_state16_pp0_stage0_iter2;
wire    ap_block_state17_pp0_stage0_iter3;
wire    ap_block_state18_pp0_stage0_iter4;
wire    ap_block_state19_pp0_stage0_iter5;
wire    ap_block_state20_pp0_stage0_iter6;
wire    ap_block_state21_pp0_stage0_iter7;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] ap_reg_pp0_iter1_exitcond_flatten2_reg_4209;
reg   [0:0] ap_reg_pp0_iter2_exitcond_flatten2_reg_4209;
reg   [0:0] ap_reg_pp0_iter3_exitcond_flatten2_reg_4209;
reg   [0:0] ap_reg_pp0_iter4_exitcond_flatten2_reg_4209;
reg   [0:0] ap_reg_pp0_iter5_exitcond_flatten2_reg_4209;
reg   [0:0] ap_reg_pp0_iter6_exitcond_flatten2_reg_4209;
wire   [127:0] indvar_flatten_next2_fu_2477_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] exitcond_flatten_fu_2483_p2;
reg   [0:0] exitcond_flatten_reg_4218;
reg   [0:0] ap_reg_pp0_iter1_exitcond_flatten_reg_4218;
wire   [0:0] exitcond_flatten_mid_2_fu_2500_p3;
reg   [0:0] exitcond_flatten_mid_2_reg_4226;
reg   [0:0] ap_reg_pp0_iter1_exitcond_flatten_mid_2_reg_4226;
wire   [0:0] tmp_71_fu_2507_p2;
reg   [0:0] tmp_71_reg_4233;
wire   [0:0] tmp_119_i_i_mid2_fu_2513_p3;
reg   [0:0] tmp_119_i_i_mid2_reg_4240;
reg   [0:0] ap_reg_pp0_iter1_tmp_119_i_i_mid2_reg_4240;
reg   [0:0] ap_reg_pp0_iter2_tmp_119_i_i_mid2_reg_4240;
wire   [63:0] indvar_flatten_next_fu_2526_p3;
wire   [95:0] indvar_flatten_next1_fu_2540_p3;
wire   [11:0] tmp_68_fu_2553_p1;
reg   [11:0] tmp_68_reg_4258;
wire  signed [31:0] trr_fu_2571_p2;
reg  signed [31:0] trr_reg_4263;
wire  signed [31:0] tcc_i_i_mid2_fu_2577_p3;
reg  signed [31:0] tcc_i_i_mid2_reg_4268;
wire  signed [10:0] tmp_93_fu_2599_p3;
reg  signed [10:0] tmp_93_reg_4273;
wire   [31:0] trr_i_i_mid2_fu_2606_p3;
reg    ap_enable_reg_pp0_iter1;
wire   [10:0] tmp_97_fu_2613_p1;
reg   [10:0] tmp_97_reg_4283;
wire   [31:0] tcc_fu_2617_p2;
wire   [30:0] p_mid3_fu_2640_p3;
reg   [30:0] p_mid3_reg_4293;
reg    ap_enable_reg_pp0_iter2;
wire   [30:0] p_mid2_fu_2675_p3;
reg   [30:0] p_mid2_reg_4298;
wire   [4:0] tmp_76_fu_2704_p2;
reg   [4:0] tmp_76_reg_4303;
reg   [4:0] ap_reg_pp0_iter3_tmp_76_reg_4303;
wire   [11:0] tmp_77_fu_2714_p1;
reg   [11:0] tmp_77_reg_4308;
wire   [11:0] tmp_78_fu_2718_p1;
reg   [11:0] tmp_78_reg_4313;
wire   [11:0] tmp_83_fu_2742_p3;
reg   [11:0] tmp_83_reg_4318;
wire   [11:0] tmp_94_fu_2753_p1;
reg   [11:0] tmp_94_reg_4323;
wire   [11:0] tmp_95_fu_2757_p1;
reg   [11:0] tmp_95_reg_4328;
wire  signed [10:0] grp_fu_3637_p3;
reg  signed [10:0] tmp_87_reg_4333;
reg  signed [10:0] ap_reg_pp0_iter3_tmp_87_reg_4333;
reg  signed [10:0] ap_reg_pp0_iter4_tmp_87_reg_4333;
wire  signed [11:0] tmp_89_fu_2765_p3;
reg  signed [11:0] tmp_89_reg_4338;
(* use_dsp48 = "no" *) wire   [11:0] tmp_96_fu_2771_p2;
reg   [11:0] tmp_96_reg_4343;
wire  signed [63:0] tmp_82_cast_fu_2775_p1;
reg  signed [63:0] tmp_82_cast_reg_4348;
wire  signed [63:0] tmp_87_cast_fu_2840_p1;
reg  signed [63:0] tmp_87_cast_reg_4815;
reg  signed [63:0] ap_reg_pp0_iter6_tmp_87_cast_reg_4815;
reg   [9:0] partial_outputfm_0_s_reg_4847;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847;
reg   [9:0] partial_outputfm_1_s_reg_4853;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_1_s_reg_4853;
reg   [9:0] partial_outputfm_2_s_reg_4859;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_2_s_reg_4859;
reg   [9:0] partial_outputfm_3_s_reg_4865;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_3_s_reg_4865;
reg   [9:0] partial_outputfm_4_s_reg_4871;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_4_s_reg_4871;
reg   [9:0] partial_outputfm_5_s_reg_4877;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_5_s_reg_4877;
reg   [9:0] partial_outputfm_6_s_reg_4883;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_6_s_reg_4883;
reg   [9:0] partial_outputfm_7_s_reg_4889;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_7_s_reg_4889;
reg   [9:0] partial_outputfm_8_s_reg_4895;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_8_s_reg_4895;
reg   [9:0] partial_outputfm_9_s_reg_4901;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_9_s_reg_4901;
reg   [9:0] partial_outputfm_10_1_reg_4907;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_10_1_reg_4907;
reg   [9:0] partial_outputfm_11_1_reg_4913;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_11_1_reg_4913;
reg   [9:0] partial_outputfm_12_1_reg_4919;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_12_1_reg_4919;
reg   [9:0] partial_outputfm_13_1_reg_4925;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_13_1_reg_4925;
reg   [9:0] partial_outputfm_14_1_reg_4931;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_14_1_reg_4931;
reg   [9:0] partial_outputfm_15_1_reg_4937;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_15_1_reg_4937;
reg   [9:0] partial_outputfm_16_1_reg_4943;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_16_1_reg_4943;
reg   [9:0] partial_outputfm_17_1_reg_4949;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_17_1_reg_4949;
reg   [9:0] partial_outputfm_18_1_reg_4955;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_18_1_reg_4955;
reg   [9:0] partial_outputfm_19_1_reg_4961;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_19_1_reg_4961;
reg   [9:0] partial_outputfm_20_1_reg_4967;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_20_1_reg_4967;
reg   [9:0] partial_outputfm_21_1_reg_4973;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_21_1_reg_4973;
reg   [9:0] partial_outputfm_22_1_reg_4979;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_22_1_reg_4979;
reg   [9:0] partial_outputfm_23_1_reg_4985;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_23_1_reg_4985;
reg   [9:0] partial_outputfm_24_1_reg_4991;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_24_1_reg_4991;
reg   [9:0] partial_outputfm_25_1_reg_4997;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_25_1_reg_4997;
reg   [9:0] partial_outputfm_26_1_reg_5003;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_26_1_reg_5003;
reg   [9:0] partial_outputfm_27_1_reg_5009;
reg   [9:0] ap_reg_pp0_iter6_partial_outputfm_27_1_reg_5009;
reg   [9:0] inputfm_0_load_reg_5015;
wire   [18:0] out_value_0_1_i_i_fu_2879_p2;
reg   [18:0] out_value_0_1_i_i_reg_5020;
reg   [9:0] inputfm_2_load_reg_5025;
reg  signed [9:0] weightsbuf_0_2_load_reg_5030;
wire   [18:0] out_value_1_1_i_i_fu_2889_p2;
reg   [18:0] out_value_1_1_i_i_reg_5035;
reg  signed [9:0] weightsbuf_1_2_load_reg_5040;
wire   [18:0] out_value_2_1_i_i_fu_2899_p2;
reg   [18:0] out_value_2_1_i_i_reg_5045;
reg  signed [9:0] weightsbuf_2_2_load_reg_5050;
wire   [18:0] out_value_3_1_i_i_fu_2909_p2;
reg   [18:0] out_value_3_1_i_i_reg_5055;
reg  signed [9:0] weightsbuf_3_2_load_reg_5060;
wire   [18:0] out_value_4_1_i_i_fu_2919_p2;
reg   [18:0] out_value_4_1_i_i_reg_5065;
reg  signed [9:0] weightsbuf_4_2_load_reg_5070;
wire   [18:0] out_value_5_1_i_i_fu_2929_p2;
reg   [18:0] out_value_5_1_i_i_reg_5075;
reg  signed [9:0] weightsbuf_5_2_load_reg_5080;
wire   [18:0] out_value_6_1_i_i_fu_2939_p2;
reg   [18:0] out_value_6_1_i_i_reg_5085;
reg  signed [9:0] weightsbuf_6_2_load_reg_5090;
wire   [18:0] out_value_7_1_i_i_fu_2949_p2;
reg   [18:0] out_value_7_1_i_i_reg_5095;
reg  signed [9:0] weightsbuf_7_2_load_reg_5100;
wire   [18:0] out_value_8_1_i_i_fu_2959_p2;
reg   [18:0] out_value_8_1_i_i_reg_5105;
reg  signed [9:0] weightsbuf_8_2_load_reg_5110;
wire   [18:0] out_value_9_1_i_i_fu_2969_p2;
reg   [18:0] out_value_9_1_i_i_reg_5115;
reg  signed [9:0] weightsbuf_9_2_load_reg_5120;
wire   [18:0] out_value_10_1_i_i_fu_2979_p2;
reg   [18:0] out_value_10_1_i_i_reg_5125;
reg  signed [9:0] weightsbuf_10_2_load_reg_5130;
wire   [18:0] out_value_11_1_i_i_fu_2989_p2;
reg   [18:0] out_value_11_1_i_i_reg_5135;
reg  signed [9:0] weightsbuf_11_2_load_reg_5140;
wire   [18:0] out_value_12_1_i_i_fu_2999_p2;
reg   [18:0] out_value_12_1_i_i_reg_5145;
reg  signed [9:0] weightsbuf_12_2_load_reg_5150;
wire   [18:0] out_value_13_1_i_i_fu_3009_p2;
reg   [18:0] out_value_13_1_i_i_reg_5155;
reg  signed [9:0] weightsbuf_13_2_load_reg_5160;
wire   [18:0] out_value_14_1_i_i_fu_3019_p2;
reg   [18:0] out_value_14_1_i_i_reg_5165;
reg  signed [9:0] weightsbuf_14_2_load_reg_5170;
wire   [18:0] out_value_15_1_i_i_fu_3029_p2;
reg   [18:0] out_value_15_1_i_i_reg_5175;
reg  signed [9:0] weightsbuf_15_2_load_reg_5180;
wire   [18:0] out_value_16_1_i_i_fu_3039_p2;
reg   [18:0] out_value_16_1_i_i_reg_5185;
reg  signed [9:0] weightsbuf_16_2_load_reg_5190;
wire   [18:0] out_value_17_1_i_i_fu_3049_p2;
reg   [18:0] out_value_17_1_i_i_reg_5195;
reg  signed [9:0] weightsbuf_17_2_load_reg_5200;
wire   [18:0] out_value_18_1_i_i_fu_3059_p2;
reg   [18:0] out_value_18_1_i_i_reg_5205;
reg  signed [9:0] weightsbuf_18_2_load_reg_5210;
wire   [18:0] out_value_19_1_i_i_fu_3069_p2;
reg   [18:0] out_value_19_1_i_i_reg_5215;
reg  signed [9:0] weightsbuf_19_2_load_reg_5220;
wire   [18:0] out_value_20_1_i_i_fu_3079_p2;
reg   [18:0] out_value_20_1_i_i_reg_5225;
reg  signed [9:0] weightsbuf_20_2_load_reg_5230;
wire   [18:0] out_value_21_1_i_i_fu_3089_p2;
reg   [18:0] out_value_21_1_i_i_reg_5235;
reg  signed [9:0] weightsbuf_21_2_load_reg_5240;
wire   [18:0] out_value_22_1_i_i_fu_3099_p2;
reg   [18:0] out_value_22_1_i_i_reg_5245;
reg  signed [9:0] weightsbuf_22_2_load_reg_5250;
wire   [18:0] out_value_23_1_i_i_fu_3109_p2;
reg   [18:0] out_value_23_1_i_i_reg_5255;
reg  signed [9:0] weightsbuf_23_2_load_reg_5260;
wire   [18:0] out_value_24_1_i_i_fu_3119_p2;
reg   [18:0] out_value_24_1_i_i_reg_5265;
reg  signed [9:0] weightsbuf_24_2_load_reg_5270;
wire   [18:0] out_value_25_1_i_i_fu_3129_p2;
reg   [18:0] out_value_25_1_i_i_reg_5275;
reg  signed [9:0] weightsbuf_25_2_load_reg_5280;
wire   [18:0] out_value_26_1_i_i_fu_3139_p2;
reg   [18:0] out_value_26_1_i_i_reg_5285;
reg  signed [9:0] weightsbuf_26_2_load_reg_5290;
wire   [18:0] out_value_27_1_i_i_fu_3149_p2;
reg   [18:0] out_value_27_1_i_i_reg_5295;
reg  signed [9:0] weightsbuf_27_2_load_reg_5300;
wire  signed [18:0] grp_fu_3650_p3;
reg  signed [18:0] out_value_tot_1_0_2_s_reg_5305;
reg    ap_enable_reg_pp0_iter6;
reg   [26:0] partial_outputfm_0_1_reg_5310;
wire  signed [18:0] grp_fu_3665_p3;
reg  signed [18:0] out_value_tot_1_1_2_s_reg_5315;
reg   [26:0] partial_outputfm_1_1_reg_5320;
wire  signed [18:0] grp_fu_3680_p3;
reg  signed [18:0] out_value_tot_1_2_2_s_reg_5325;
reg   [26:0] partial_outputfm_2_1_reg_5330;
wire  signed [18:0] grp_fu_3695_p3;
reg  signed [18:0] out_value_tot_1_3_2_s_reg_5335;
reg   [26:0] partial_outputfm_3_1_reg_5340;
wire  signed [18:0] grp_fu_3710_p3;
reg  signed [18:0] out_value_tot_1_4_2_s_reg_5345;
reg   [26:0] partial_outputfm_4_1_reg_5350;
wire  signed [18:0] grp_fu_3725_p3;
reg  signed [18:0] out_value_tot_1_5_2_s_reg_5355;
reg   [26:0] partial_outputfm_5_1_reg_5360;
wire  signed [18:0] grp_fu_3740_p3;
reg  signed [18:0] out_value_tot_1_6_2_s_reg_5365;
reg   [26:0] partial_outputfm_6_1_reg_5370;
wire  signed [18:0] grp_fu_3755_p3;
reg  signed [18:0] out_value_tot_1_7_2_s_reg_5375;
reg   [26:0] partial_outputfm_7_1_reg_5380;
wire  signed [18:0] grp_fu_3770_p3;
reg  signed [18:0] out_value_tot_1_8_2_s_reg_5385;
reg   [26:0] partial_outputfm_8_1_reg_5390;
wire  signed [18:0] grp_fu_3785_p3;
reg  signed [18:0] out_value_tot_1_9_2_s_reg_5395;
reg   [26:0] partial_outputfm_9_1_reg_5400;
wire  signed [18:0] grp_fu_3800_p3;
reg  signed [18:0] out_value_tot_1_10_2_reg_5405;
reg   [26:0] partial_outputfm_10_2_reg_5410;
wire  signed [18:0] grp_fu_3815_p3;
reg  signed [18:0] out_value_tot_1_11_2_reg_5415;
reg   [26:0] partial_outputfm_11_2_reg_5420;
wire  signed [18:0] grp_fu_3830_p3;
reg  signed [18:0] out_value_tot_1_12_2_reg_5425;
reg   [26:0] partial_outputfm_12_2_reg_5430;
wire  signed [18:0] grp_fu_3845_p3;
reg  signed [18:0] out_value_tot_1_13_2_reg_5435;
reg   [26:0] partial_outputfm_13_2_reg_5440;
wire  signed [18:0] grp_fu_3860_p3;
reg  signed [18:0] out_value_tot_1_14_2_reg_5445;
reg   [26:0] partial_outputfm_14_2_reg_5450;
wire  signed [18:0] grp_fu_3875_p3;
reg  signed [18:0] out_value_tot_1_15_2_reg_5455;
reg   [26:0] partial_outputfm_15_2_reg_5460;
wire  signed [18:0] grp_fu_3890_p3;
reg  signed [18:0] out_value_tot_1_16_2_reg_5465;
reg   [26:0] partial_outputfm_16_2_reg_5470;
wire  signed [18:0] grp_fu_3905_p3;
reg  signed [18:0] out_value_tot_1_17_2_reg_5475;
reg   [26:0] partial_outputfm_17_2_reg_5480;
wire  signed [18:0] grp_fu_3920_p3;
reg  signed [18:0] out_value_tot_1_18_2_reg_5485;
reg   [26:0] partial_outputfm_18_2_reg_5490;
wire  signed [18:0] grp_fu_3935_p3;
reg  signed [18:0] out_value_tot_1_19_2_reg_5495;
reg   [26:0] partial_outputfm_19_2_reg_5500;
wire  signed [18:0] grp_fu_3950_p3;
reg  signed [18:0] out_value_tot_1_20_2_reg_5505;
reg   [26:0] partial_outputfm_20_2_reg_5510;
wire  signed [18:0] grp_fu_3965_p3;
reg  signed [18:0] out_value_tot_1_21_2_reg_5515;
reg   [26:0] partial_outputfm_21_2_reg_5520;
wire  signed [18:0] grp_fu_3980_p3;
reg  signed [18:0] out_value_tot_1_22_2_reg_5525;
reg   [26:0] partial_outputfm_22_2_reg_5530;
wire  signed [18:0] grp_fu_3995_p3;
reg  signed [18:0] out_value_tot_1_23_2_reg_5535;
reg   [26:0] partial_outputfm_23_2_reg_5540;
wire  signed [18:0] grp_fu_4010_p3;
reg  signed [18:0] out_value_tot_1_24_2_reg_5545;
reg   [26:0] partial_outputfm_24_2_reg_5550;
wire  signed [18:0] grp_fu_4025_p3;
reg  signed [18:0] out_value_tot_1_25_2_reg_5555;
reg   [26:0] partial_outputfm_25_2_reg_5560;
wire  signed [18:0] grp_fu_4040_p3;
reg  signed [18:0] out_value_tot_1_26_2_reg_5565;
reg   [26:0] partial_outputfm_26_2_reg_5570;
wire  signed [18:0] grp_fu_4055_p3;
reg  signed [18:0] out_value_tot_1_27_2_reg_5575;
reg   [26:0] partial_outputfm_27_2_reg_5580;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter3;
reg    ap_condition_pp0_exit_iter2_state16;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter7;
reg   [31:0] ap_phi_mux_tcc_i_i_phi_fu_2267_p4;
wire    ap_block_pp0_stage0;
reg   [30:0] ap_phi_mux_i_i_i_phi_fu_2290_p4;
reg   [30:0] ap_phi_mux_j_i_i_phi_fu_2301_p4;
wire  signed [63:0] tmp_86_cast_fu_2834_p1;
wire   [26:0] tmp_134_i_i_fu_3360_p2;
wire   [26:0] tmp_134_1_i_i_fu_3370_p2;
wire   [26:0] tmp_134_2_i_i_fu_3380_p2;
wire   [26:0] tmp_134_3_i_i_fu_3390_p2;
wire   [26:0] tmp_134_4_i_i_fu_3400_p2;
wire   [26:0] tmp_134_5_i_i_fu_3410_p2;
wire   [26:0] tmp_134_6_i_i_fu_3420_p2;
wire   [26:0] tmp_134_7_i_i_fu_3430_p2;
wire   [26:0] tmp_134_8_i_i_fu_3440_p2;
wire   [26:0] tmp_134_9_i_i_fu_3450_p2;
wire   [26:0] tmp_134_i_i_53_fu_3460_p2;
wire   [26:0] tmp_134_10_i_i_fu_3470_p2;
wire   [26:0] tmp_134_11_i_i_fu_3480_p2;
wire   [26:0] tmp_134_12_i_i_fu_3490_p2;
wire   [26:0] tmp_134_13_i_i_fu_3500_p2;
wire   [26:0] tmp_134_14_i_i_fu_3510_p2;
wire   [26:0] tmp_134_15_i_i_fu_3520_p2;
wire   [26:0] tmp_134_16_i_i_fu_3530_p2;
wire   [26:0] tmp_134_17_i_i_fu_3540_p2;
wire   [26:0] tmp_134_18_i_i_fu_3550_p2;
wire   [26:0] tmp_134_19_i_i_fu_3560_p2;
wire   [26:0] tmp_134_20_i_i_fu_3570_p2;
wire   [26:0] tmp_134_21_i_i_fu_3580_p2;
wire   [26:0] tmp_134_22_i_i_fu_3590_p2;
wire   [26:0] tmp_134_23_i_i_fu_3600_p2;
wire   [26:0] tmp_134_24_i_i_fu_3610_p2;
wire   [26:0] tmp_134_25_i_i_fu_3620_p2;
wire   [26:0] tmp_134_26_i_i_fu_3630_p2;
wire   [31:0] smax4_fu_2344_p3;
wire   [31:0] tmp_57_fu_2349_p2;
wire   [0:0] tmp_58_fu_2355_p2;
wire   [31:0] smax5_fu_2360_p3;
wire   [31:0] smax6_fu_2372_p3;
wire   [31:0] tmp_63_fu_2377_p2;
wire   [0:0] tmp_64_fu_2383_p2;
wire   [31:0] smax7_fu_2388_p3;
wire   [31:0] bound_fu_2406_p0;
wire   [31:0] bound_fu_2406_p1;
wire   [63:0] grp_fu_2418_p0;
wire   [31:0] grp_fu_2418_p1;
wire   [95:0] grp_fu_2430_p0;
wire   [31:0] grp_fu_2430_p1;
wire   [31:0] tmp_107_i_i_fu_2436_p2;
wire   [0:0] tmp_108_i_i_fu_2441_p2;
wire   [31:0] tmp_118_i_i_fu_2462_p2;
wire   [0:0] tmp_119_i_i_fu_2467_p2;
wire   [0:0] exitcond_flatten1_fu_2495_p2;
wire   [0:0] tmp_119_i_i_mid1_fu_2488_p3;
wire   [63:0] indvar_flatten_op_fu_2520_p2;
wire   [95:0] indvar_flatten112_op_fu_2534_p2;
wire   [31:0] r_index_fu_2548_p2;
wire   [31:0] trr_i_i_mid_fu_2557_p3;
wire   [31:0] tcc_i_i_mid_fu_2564_p3;
wire   [10:0] tmp_90_fu_2584_p1;
wire   [10:0] tmp_91_fu_2588_p3;
wire   [10:0] tmp_92_fu_2595_p1;
wire   [30:0] i_fu_2627_p2;
wire   [2:0] tmp_70_fu_2651_p1;
wire   [4:0] p_shl_cast_fu_2655_p3;
wire   [4:0] tmp_69_fu_2647_p1;
wire   [30:0] j_i_i_mid_fu_2633_p3;
wire   [30:0] j_fu_2669_p2;
wire   [4:0] tmp_73_fu_2686_p1;
wire   [4:0] tmp_72_fu_2682_p1;
wire   [4:0] tmp_74_fu_2690_p3;
wire   [4:0] tmp_75_fu_2697_p3;
wire   [4:0] tmp_66_fu_2663_p2;
wire   [31:0] r_index_mid1_fu_2710_p2;
wire   [11:0] tmp_67_fu_2623_p1;
wire   [11:0] tmp_80_fu_2726_p1;
wire   [11:0] tmp_81_fu_2730_p2;
wire   [11:0] tmp_79_fu_2722_p1;
wire   [11:0] tmp_82_fu_2735_p3;
wire   [31:0] c_index_fu_2749_p2;
wire   [11:0] tmp_88_fu_2761_p2;
wire  signed [11:0] grp_fu_3643_p3;
wire  signed [9:0] out_value_0_1_i_i_fu_2879_p0;
wire  signed [18:0] in_value_0_1_i_i_fu_2871_p1;
wire  signed [9:0] out_value_0_1_i_i_fu_2879_p1;
wire  signed [9:0] out_value_1_1_i_i_fu_2889_p0;
wire  signed [9:0] out_value_1_1_i_i_fu_2889_p1;
wire  signed [9:0] out_value_2_1_i_i_fu_2899_p0;
wire  signed [9:0] out_value_2_1_i_i_fu_2899_p1;
wire  signed [9:0] out_value_3_1_i_i_fu_2909_p0;
wire  signed [9:0] out_value_3_1_i_i_fu_2909_p1;
wire  signed [9:0] out_value_4_1_i_i_fu_2919_p0;
wire  signed [9:0] out_value_4_1_i_i_fu_2919_p1;
wire  signed [9:0] out_value_5_1_i_i_fu_2929_p0;
wire  signed [9:0] out_value_5_1_i_i_fu_2929_p1;
wire  signed [9:0] out_value_6_1_i_i_fu_2939_p0;
wire  signed [9:0] out_value_6_1_i_i_fu_2939_p1;
wire  signed [9:0] out_value_7_1_i_i_fu_2949_p0;
wire  signed [9:0] out_value_7_1_i_i_fu_2949_p1;
wire  signed [9:0] out_value_8_1_i_i_fu_2959_p0;
wire  signed [9:0] out_value_8_1_i_i_fu_2959_p1;
wire  signed [9:0] out_value_9_1_i_i_fu_2969_p0;
wire  signed [9:0] out_value_9_1_i_i_fu_2969_p1;
wire  signed [9:0] out_value_10_1_i_i_fu_2979_p0;
wire  signed [9:0] out_value_10_1_i_i_fu_2979_p1;
wire  signed [9:0] out_value_11_1_i_i_fu_2989_p0;
wire  signed [9:0] out_value_11_1_i_i_fu_2989_p1;
wire  signed [9:0] out_value_12_1_i_i_fu_2999_p0;
wire  signed [9:0] out_value_12_1_i_i_fu_2999_p1;
wire  signed [9:0] out_value_13_1_i_i_fu_3009_p0;
wire  signed [9:0] out_value_13_1_i_i_fu_3009_p1;
wire  signed [9:0] out_value_14_1_i_i_fu_3019_p0;
wire  signed [9:0] out_value_14_1_i_i_fu_3019_p1;
wire  signed [9:0] out_value_15_1_i_i_fu_3029_p0;
wire  signed [9:0] out_value_15_1_i_i_fu_3029_p1;
wire  signed [9:0] out_value_16_1_i_i_fu_3039_p0;
wire  signed [9:0] out_value_16_1_i_i_fu_3039_p1;
wire  signed [9:0] out_value_17_1_i_i_fu_3049_p0;
wire  signed [9:0] out_value_17_1_i_i_fu_3049_p1;
wire  signed [9:0] out_value_18_1_i_i_fu_3059_p0;
wire  signed [9:0] out_value_18_1_i_i_fu_3059_p1;
wire  signed [9:0] out_value_19_1_i_i_fu_3069_p0;
wire  signed [9:0] out_value_19_1_i_i_fu_3069_p1;
wire  signed [9:0] out_value_20_1_i_i_fu_3079_p0;
wire  signed [9:0] out_value_20_1_i_i_fu_3079_p1;
wire  signed [9:0] out_value_21_1_i_i_fu_3089_p0;
wire  signed [9:0] out_value_21_1_i_i_fu_3089_p1;
wire  signed [9:0] out_value_22_1_i_i_fu_3099_p0;
wire  signed [9:0] out_value_22_1_i_i_fu_3099_p1;
wire  signed [9:0] out_value_23_1_i_i_fu_3109_p0;
wire  signed [9:0] out_value_23_1_i_i_fu_3109_p1;
wire  signed [9:0] out_value_24_1_i_i_fu_3119_p0;
wire  signed [9:0] out_value_24_1_i_i_fu_3119_p1;
wire  signed [9:0] out_value_25_1_i_i_fu_3129_p0;
wire  signed [9:0] out_value_25_1_i_i_fu_3129_p1;
wire  signed [9:0] out_value_26_1_i_i_fu_3139_p0;
wire  signed [9:0] out_value_26_1_i_i_fu_3139_p1;
wire  signed [9:0] out_value_27_1_i_i_fu_3149_p0;
wire  signed [9:0] out_value_27_1_i_i_fu_3149_p1;
wire  signed [26:0] tmp_133_i_i_fu_3357_p1;
wire  signed [26:0] tmp_133_1_i_i_fu_3367_p1;
wire  signed [26:0] tmp_133_2_i_i_fu_3377_p1;
wire  signed [26:0] tmp_133_3_i_i_fu_3387_p1;
wire  signed [26:0] tmp_133_4_i_i_fu_3397_p1;
wire  signed [26:0] tmp_133_5_i_i_fu_3407_p1;
wire  signed [26:0] tmp_133_6_i_i_fu_3417_p1;
wire  signed [26:0] tmp_133_7_i_i_fu_3427_p1;
wire  signed [26:0] tmp_133_8_i_i_fu_3437_p1;
wire  signed [26:0] tmp_133_9_i_i_fu_3447_p1;
wire  signed [26:0] tmp_133_i_i_52_fu_3457_p1;
wire  signed [26:0] tmp_133_10_i_i_fu_3467_p1;
wire  signed [26:0] tmp_133_11_i_i_fu_3477_p1;
wire  signed [26:0] tmp_133_12_i_i_fu_3487_p1;
wire  signed [26:0] tmp_133_13_i_i_fu_3497_p1;
wire  signed [26:0] tmp_133_14_i_i_fu_3507_p1;
wire  signed [26:0] tmp_133_15_i_i_fu_3517_p1;
wire  signed [26:0] tmp_133_16_i_i_fu_3527_p1;
wire  signed [26:0] tmp_133_17_i_i_fu_3537_p1;
wire  signed [26:0] tmp_133_18_i_i_fu_3547_p1;
wire  signed [26:0] tmp_133_19_i_i_fu_3557_p1;
wire  signed [26:0] tmp_133_20_i_i_fu_3567_p1;
wire  signed [26:0] tmp_133_21_i_i_fu_3577_p1;
wire  signed [26:0] tmp_133_22_i_i_fu_3587_p1;
wire  signed [26:0] tmp_133_23_i_i_fu_3597_p1;
wire  signed [26:0] tmp_133_24_i_i_fu_3607_p1;
wire  signed [26:0] tmp_133_25_i_i_fu_3617_p1;
wire  signed [26:0] tmp_133_26_i_i_fu_3627_p1;
wire   [5:0] grp_fu_3637_p0;
wire   [5:0] grp_fu_3643_p0;
wire  signed [9:0] grp_fu_3650_p0;
wire  signed [18:0] in_value_0_i_i_fu_3155_p1;
wire  signed [18:0] grp_fu_3657_p3;
wire  signed [9:0] grp_fu_3657_p0;
wire  signed [18:0] in_value_0_2_i_i_fu_3162_p1;
wire  signed [9:0] grp_fu_3665_p0;
wire  signed [18:0] grp_fu_3672_p3;
wire  signed [9:0] grp_fu_3672_p0;
wire  signed [9:0] grp_fu_3680_p0;
wire  signed [18:0] grp_fu_3687_p3;
wire  signed [9:0] grp_fu_3687_p0;
wire  signed [9:0] grp_fu_3695_p0;
wire  signed [18:0] grp_fu_3702_p3;
wire  signed [9:0] grp_fu_3702_p0;
wire  signed [9:0] grp_fu_3710_p0;
wire  signed [18:0] grp_fu_3717_p3;
wire  signed [9:0] grp_fu_3717_p0;
wire  signed [9:0] grp_fu_3725_p0;
wire  signed [18:0] grp_fu_3732_p3;
wire  signed [9:0] grp_fu_3732_p0;
wire  signed [9:0] grp_fu_3740_p0;
wire  signed [18:0] grp_fu_3747_p3;
wire  signed [9:0] grp_fu_3747_p0;
wire  signed [9:0] grp_fu_3755_p0;
wire  signed [18:0] grp_fu_3762_p3;
wire  signed [9:0] grp_fu_3762_p0;
wire  signed [9:0] grp_fu_3770_p0;
wire  signed [18:0] grp_fu_3777_p3;
wire  signed [9:0] grp_fu_3777_p0;
wire  signed [9:0] grp_fu_3785_p0;
wire  signed [18:0] grp_fu_3792_p3;
wire  signed [9:0] grp_fu_3792_p0;
wire  signed [9:0] grp_fu_3800_p0;
wire  signed [18:0] grp_fu_3807_p3;
wire  signed [9:0] grp_fu_3807_p0;
wire  signed [9:0] grp_fu_3815_p0;
wire  signed [18:0] grp_fu_3822_p3;
wire  signed [9:0] grp_fu_3822_p0;
wire  signed [9:0] grp_fu_3830_p0;
wire  signed [18:0] grp_fu_3837_p3;
wire  signed [9:0] grp_fu_3837_p0;
wire  signed [9:0] grp_fu_3845_p0;
wire  signed [18:0] grp_fu_3852_p3;
wire  signed [9:0] grp_fu_3852_p0;
wire  signed [9:0] grp_fu_3860_p0;
wire  signed [18:0] grp_fu_3867_p3;
wire  signed [9:0] grp_fu_3867_p0;
wire  signed [9:0] grp_fu_3875_p0;
wire  signed [18:0] grp_fu_3882_p3;
wire  signed [9:0] grp_fu_3882_p0;
wire  signed [9:0] grp_fu_3890_p0;
wire  signed [18:0] grp_fu_3897_p3;
wire  signed [9:0] grp_fu_3897_p0;
wire  signed [9:0] grp_fu_3905_p0;
wire  signed [18:0] grp_fu_3912_p3;
wire  signed [9:0] grp_fu_3912_p0;
wire  signed [9:0] grp_fu_3920_p0;
wire  signed [18:0] grp_fu_3927_p3;
wire  signed [9:0] grp_fu_3927_p0;
wire  signed [9:0] grp_fu_3935_p0;
wire  signed [18:0] grp_fu_3942_p3;
wire  signed [9:0] grp_fu_3942_p0;
wire  signed [9:0] grp_fu_3950_p0;
wire  signed [18:0] grp_fu_3957_p3;
wire  signed [9:0] grp_fu_3957_p0;
wire  signed [9:0] grp_fu_3965_p0;
wire  signed [18:0] grp_fu_3972_p3;
wire  signed [9:0] grp_fu_3972_p0;
wire  signed [9:0] grp_fu_3980_p0;
wire  signed [18:0] grp_fu_3987_p3;
wire  signed [9:0] grp_fu_3987_p0;
wire  signed [9:0] grp_fu_3995_p0;
wire  signed [18:0] grp_fu_4002_p3;
wire  signed [9:0] grp_fu_4002_p0;
wire  signed [9:0] grp_fu_4010_p0;
wire  signed [18:0] grp_fu_4017_p3;
wire  signed [9:0] grp_fu_4017_p0;
wire  signed [9:0] grp_fu_4025_p0;
wire  signed [18:0] grp_fu_4032_p3;
wire  signed [9:0] grp_fu_4032_p0;
wire  signed [9:0] grp_fu_4040_p0;
wire  signed [18:0] grp_fu_4047_p3;
wire  signed [9:0] grp_fu_4047_p0;
wire  signed [9:0] grp_fu_4055_p0;
wire  signed [18:0] grp_fu_4062_p3;
wire  signed [9:0] grp_fu_4062_p0;
wire    ap_CS_fsm_state22;
reg   [14:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [63:0] bound_fu_2406_p00;
wire   [63:0] bound_fu_2406_p10;
wire   [95:0] grp_fu_2418_p00;
wire   [95:0] grp_fu_2418_p10;
wire   [127:0] grp_fu_2430_p00;
wire   [127:0] grp_fu_2430_p10;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
end

zhang_cnn_mul_64ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 96 ))
zhang_cnn_mul_64ndEe_U228(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2418_p0),
    .din1(grp_fu_2418_p1),
    .ce(1'b1),
    .dout(grp_fu_2418_p2)
);

zhang_cnn_mul_96neOg #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 96 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 128 ))
zhang_cnn_mul_96neOg_U229(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2430_p0),
    .din1(grp_fu_2430_p1),
    .ce(1'b1),
    .dout(grp_fu_2430_p2)
);

zhang_cnn_mac_mulfYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
zhang_cnn_mac_mulfYi_U230(
    .din0(grp_fu_3637_p0),
    .din1(tmp_93_reg_4273),
    .din2(tmp_97_reg_4283),
    .dout(grp_fu_3637_p3)
);

zhang_cnn_mac_mulbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
zhang_cnn_mac_mulbkb_U231(
    .din0(grp_fu_3643_p0),
    .din1(tmp_89_reg_4338),
    .din2(tmp_96_reg_4343),
    .dout(grp_fu_3643_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U232(
    .din0(grp_fu_3650_p0),
    .din1(weightsbuf_0_0_q0),
    .din2(grp_fu_3657_p3),
    .dout(grp_fu_3650_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U233(
    .din0(grp_fu_3657_p0),
    .din1(weightsbuf_0_2_load_reg_5030),
    .din2(out_value_0_1_i_i_reg_5020),
    .dout(grp_fu_3657_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U234(
    .din0(grp_fu_3665_p0),
    .din1(weightsbuf_1_0_q0),
    .din2(grp_fu_3672_p3),
    .dout(grp_fu_3665_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U235(
    .din0(grp_fu_3672_p0),
    .din1(weightsbuf_1_2_load_reg_5040),
    .din2(out_value_1_1_i_i_reg_5035),
    .dout(grp_fu_3672_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U236(
    .din0(grp_fu_3680_p0),
    .din1(weightsbuf_2_0_q0),
    .din2(grp_fu_3687_p3),
    .dout(grp_fu_3680_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U237(
    .din0(grp_fu_3687_p0),
    .din1(weightsbuf_2_2_load_reg_5050),
    .din2(out_value_2_1_i_i_reg_5045),
    .dout(grp_fu_3687_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U238(
    .din0(grp_fu_3695_p0),
    .din1(weightsbuf_3_0_q0),
    .din2(grp_fu_3702_p3),
    .dout(grp_fu_3695_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U239(
    .din0(grp_fu_3702_p0),
    .din1(weightsbuf_3_2_load_reg_5060),
    .din2(out_value_3_1_i_i_reg_5055),
    .dout(grp_fu_3702_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U240(
    .din0(grp_fu_3710_p0),
    .din1(weightsbuf_4_0_q0),
    .din2(grp_fu_3717_p3),
    .dout(grp_fu_3710_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U241(
    .din0(grp_fu_3717_p0),
    .din1(weightsbuf_4_2_load_reg_5070),
    .din2(out_value_4_1_i_i_reg_5065),
    .dout(grp_fu_3717_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U242(
    .din0(grp_fu_3725_p0),
    .din1(weightsbuf_5_0_q0),
    .din2(grp_fu_3732_p3),
    .dout(grp_fu_3725_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U243(
    .din0(grp_fu_3732_p0),
    .din1(weightsbuf_5_2_load_reg_5080),
    .din2(out_value_5_1_i_i_reg_5075),
    .dout(grp_fu_3732_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U244(
    .din0(grp_fu_3740_p0),
    .din1(weightsbuf_6_0_q0),
    .din2(grp_fu_3747_p3),
    .dout(grp_fu_3740_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U245(
    .din0(grp_fu_3747_p0),
    .din1(weightsbuf_6_2_load_reg_5090),
    .din2(out_value_6_1_i_i_reg_5085),
    .dout(grp_fu_3747_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U246(
    .din0(grp_fu_3755_p0),
    .din1(weightsbuf_7_0_q0),
    .din2(grp_fu_3762_p3),
    .dout(grp_fu_3755_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U247(
    .din0(grp_fu_3762_p0),
    .din1(weightsbuf_7_2_load_reg_5100),
    .din2(out_value_7_1_i_i_reg_5095),
    .dout(grp_fu_3762_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U248(
    .din0(grp_fu_3770_p0),
    .din1(weightsbuf_8_0_q0),
    .din2(grp_fu_3777_p3),
    .dout(grp_fu_3770_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U249(
    .din0(grp_fu_3777_p0),
    .din1(weightsbuf_8_2_load_reg_5110),
    .din2(out_value_8_1_i_i_reg_5105),
    .dout(grp_fu_3777_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U250(
    .din0(grp_fu_3785_p0),
    .din1(weightsbuf_9_0_q0),
    .din2(grp_fu_3792_p3),
    .dout(grp_fu_3785_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U251(
    .din0(grp_fu_3792_p0),
    .din1(weightsbuf_9_2_load_reg_5120),
    .din2(out_value_9_1_i_i_reg_5115),
    .dout(grp_fu_3792_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U252(
    .din0(grp_fu_3800_p0),
    .din1(weightsbuf_10_0_q0),
    .din2(grp_fu_3807_p3),
    .dout(grp_fu_3800_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U253(
    .din0(grp_fu_3807_p0),
    .din1(weightsbuf_10_2_load_reg_5130),
    .din2(out_value_10_1_i_i_reg_5125),
    .dout(grp_fu_3807_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U254(
    .din0(grp_fu_3815_p0),
    .din1(weightsbuf_11_0_q0),
    .din2(grp_fu_3822_p3),
    .dout(grp_fu_3815_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U255(
    .din0(grp_fu_3822_p0),
    .din1(weightsbuf_11_2_load_reg_5140),
    .din2(out_value_11_1_i_i_reg_5135),
    .dout(grp_fu_3822_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U256(
    .din0(grp_fu_3830_p0),
    .din1(weightsbuf_12_0_q0),
    .din2(grp_fu_3837_p3),
    .dout(grp_fu_3830_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U257(
    .din0(grp_fu_3837_p0),
    .din1(weightsbuf_12_2_load_reg_5150),
    .din2(out_value_12_1_i_i_reg_5145),
    .dout(grp_fu_3837_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U258(
    .din0(grp_fu_3845_p0),
    .din1(weightsbuf_13_0_q0),
    .din2(grp_fu_3852_p3),
    .dout(grp_fu_3845_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U259(
    .din0(grp_fu_3852_p0),
    .din1(weightsbuf_13_2_load_reg_5160),
    .din2(out_value_13_1_i_i_reg_5155),
    .dout(grp_fu_3852_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U260(
    .din0(grp_fu_3860_p0),
    .din1(weightsbuf_14_0_q0),
    .din2(grp_fu_3867_p3),
    .dout(grp_fu_3860_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U261(
    .din0(grp_fu_3867_p0),
    .din1(weightsbuf_14_2_load_reg_5170),
    .din2(out_value_14_1_i_i_reg_5165),
    .dout(grp_fu_3867_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U262(
    .din0(grp_fu_3875_p0),
    .din1(weightsbuf_15_0_q0),
    .din2(grp_fu_3882_p3),
    .dout(grp_fu_3875_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U263(
    .din0(grp_fu_3882_p0),
    .din1(weightsbuf_15_2_load_reg_5180),
    .din2(out_value_15_1_i_i_reg_5175),
    .dout(grp_fu_3882_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U264(
    .din0(grp_fu_3890_p0),
    .din1(weightsbuf_16_0_q0),
    .din2(grp_fu_3897_p3),
    .dout(grp_fu_3890_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U265(
    .din0(grp_fu_3897_p0),
    .din1(weightsbuf_16_2_load_reg_5190),
    .din2(out_value_16_1_i_i_reg_5185),
    .dout(grp_fu_3897_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U266(
    .din0(grp_fu_3905_p0),
    .din1(weightsbuf_17_0_q0),
    .din2(grp_fu_3912_p3),
    .dout(grp_fu_3905_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U267(
    .din0(grp_fu_3912_p0),
    .din1(weightsbuf_17_2_load_reg_5200),
    .din2(out_value_17_1_i_i_reg_5195),
    .dout(grp_fu_3912_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U268(
    .din0(grp_fu_3920_p0),
    .din1(weightsbuf_18_0_q0),
    .din2(grp_fu_3927_p3),
    .dout(grp_fu_3920_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U269(
    .din0(grp_fu_3927_p0),
    .din1(weightsbuf_18_2_load_reg_5210),
    .din2(out_value_18_1_i_i_reg_5205),
    .dout(grp_fu_3927_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U270(
    .din0(grp_fu_3935_p0),
    .din1(weightsbuf_19_0_q0),
    .din2(grp_fu_3942_p3),
    .dout(grp_fu_3935_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U271(
    .din0(grp_fu_3942_p0),
    .din1(weightsbuf_19_2_load_reg_5220),
    .din2(out_value_19_1_i_i_reg_5215),
    .dout(grp_fu_3942_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U272(
    .din0(grp_fu_3950_p0),
    .din1(weightsbuf_20_0_q0),
    .din2(grp_fu_3957_p3),
    .dout(grp_fu_3950_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U273(
    .din0(grp_fu_3957_p0),
    .din1(weightsbuf_20_2_load_reg_5230),
    .din2(out_value_20_1_i_i_reg_5225),
    .dout(grp_fu_3957_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U274(
    .din0(grp_fu_3965_p0),
    .din1(weightsbuf_21_0_q0),
    .din2(grp_fu_3972_p3),
    .dout(grp_fu_3965_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U275(
    .din0(grp_fu_3972_p0),
    .din1(weightsbuf_21_2_load_reg_5240),
    .din2(out_value_21_1_i_i_reg_5235),
    .dout(grp_fu_3972_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U276(
    .din0(grp_fu_3980_p0),
    .din1(weightsbuf_22_0_q0),
    .din2(grp_fu_3987_p3),
    .dout(grp_fu_3980_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U277(
    .din0(grp_fu_3987_p0),
    .din1(weightsbuf_22_2_load_reg_5250),
    .din2(out_value_22_1_i_i_reg_5245),
    .dout(grp_fu_3987_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U278(
    .din0(grp_fu_3995_p0),
    .din1(weightsbuf_23_0_q0),
    .din2(grp_fu_4002_p3),
    .dout(grp_fu_3995_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U279(
    .din0(grp_fu_4002_p0),
    .din1(weightsbuf_23_2_load_reg_5260),
    .din2(out_value_23_1_i_i_reg_5255),
    .dout(grp_fu_4002_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U280(
    .din0(grp_fu_4010_p0),
    .din1(weightsbuf_24_0_q0),
    .din2(grp_fu_4017_p3),
    .dout(grp_fu_4010_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U281(
    .din0(grp_fu_4017_p0),
    .din1(weightsbuf_24_2_load_reg_5270),
    .din2(out_value_24_1_i_i_reg_5265),
    .dout(grp_fu_4017_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U282(
    .din0(grp_fu_4025_p0),
    .din1(weightsbuf_25_0_q0),
    .din2(grp_fu_4032_p3),
    .dout(grp_fu_4025_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U283(
    .din0(grp_fu_4032_p0),
    .din1(weightsbuf_25_2_load_reg_5280),
    .din2(out_value_25_1_i_i_reg_5275),
    .dout(grp_fu_4032_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U284(
    .din0(grp_fu_4040_p0),
    .din1(weightsbuf_26_0_q0),
    .din2(grp_fu_4047_p3),
    .dout(grp_fu_4040_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U285(
    .din0(grp_fu_4047_p0),
    .din1(weightsbuf_26_2_load_reg_5290),
    .din2(out_value_26_1_i_i_reg_5285),
    .dout(grp_fu_4047_p3)
);

zhang_cnn_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulg8j_U286(
    .din0(grp_fu_4055_p0),
    .din1(weightsbuf_27_0_q0),
    .din2(grp_fu_4062_p3),
    .dout(grp_fu_4055_p3)
);

zhang_cnn_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
zhang_cnn_mac_mulhbi_U287(
    .din0(grp_fu_4062_p0),
    .din1(weightsbuf_27_2_load_reg_5300),
    .din2(out_value_27_1_i_i_reg_5295),
    .dout(grp_fu_4062_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state22)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_subdone == 1'b0) & (exitcond_flatten2_fu_2472_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter2_state16)) begin
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (ap_reg_pp0_iter2_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        i_i_i_reg_2286 <= p_mid3_reg_4293;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        i_i_i_reg_2286 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (exitcond_flatten2_fu_2472_p2 == 1'd0))) begin
        indvar_flatten1_reg_2230 <= indvar_flatten_next2_fu_2477_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        indvar_flatten1_reg_2230 <= 128'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (exitcond_flatten2_fu_2472_p2 == 1'd0))) begin
        indvar_flatten2_reg_2241 <= indvar_flatten_next1_fu_2540_p3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        indvar_flatten2_reg_2241 <= 96'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (exitcond_flatten2_fu_2472_p2 == 1'd0))) begin
        indvar_flatten_reg_2252 <= indvar_flatten_next_fu_2526_p3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        indvar_flatten_reg_2252 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (ap_reg_pp0_iter2_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        j_i_i_reg_2297 <= p_mid2_reg_4298;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        j_i_i_reg_2297 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (exitcond_flatten2_reg_4209 == 1'd0))) begin
        tcc_i_i_reg_2263 <= tcc_fu_2617_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        tcc_i_i_reg_2263 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (exitcond_flatten2_reg_4209 == 1'd0))) begin
        trr_i_i_reg_2275 <= trr_i_i_mid2_fu_2606_p3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        trr_i_i_reg_2275 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        ap_reg_pp0_iter1_exitcond_flatten2_reg_4209 <= exitcond_flatten2_reg_4209;
        ap_reg_pp0_iter1_exitcond_flatten_mid_2_reg_4226 <= exitcond_flatten_mid_2_reg_4226;
        ap_reg_pp0_iter1_exitcond_flatten_reg_4218 <= exitcond_flatten_reg_4218;
        ap_reg_pp0_iter1_tmp_119_i_i_mid2_reg_4240 <= tmp_119_i_i_mid2_reg_4240;
        exitcond_flatten2_reg_4209 <= exitcond_flatten2_fu_2472_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_block_pp0_stage0_11001 == 1'b0)) begin
        ap_reg_pp0_iter2_exitcond_flatten2_reg_4209 <= ap_reg_pp0_iter1_exitcond_flatten2_reg_4209;
        ap_reg_pp0_iter2_tmp_119_i_i_mid2_reg_4240 <= ap_reg_pp0_iter1_tmp_119_i_i_mid2_reg_4240;
        ap_reg_pp0_iter3_exitcond_flatten2_reg_4209 <= ap_reg_pp0_iter2_exitcond_flatten2_reg_4209;
        ap_reg_pp0_iter3_tmp_76_reg_4303 <= tmp_76_reg_4303;
        ap_reg_pp0_iter3_tmp_87_reg_4333 <= tmp_87_reg_4333;
        ap_reg_pp0_iter4_exitcond_flatten2_reg_4209 <= ap_reg_pp0_iter3_exitcond_flatten2_reg_4209;
        ap_reg_pp0_iter4_tmp_87_reg_4333 <= ap_reg_pp0_iter3_tmp_87_reg_4333;
        ap_reg_pp0_iter5_exitcond_flatten2_reg_4209 <= ap_reg_pp0_iter4_exitcond_flatten2_reg_4209;
        ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 <= ap_reg_pp0_iter5_exitcond_flatten2_reg_4209;
        ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847 <= partial_outputfm_0_s_reg_4847;
        ap_reg_pp0_iter6_partial_outputfm_10_1_reg_4907 <= partial_outputfm_10_1_reg_4907;
        ap_reg_pp0_iter6_partial_outputfm_11_1_reg_4913 <= partial_outputfm_11_1_reg_4913;
        ap_reg_pp0_iter6_partial_outputfm_12_1_reg_4919 <= partial_outputfm_12_1_reg_4919;
        ap_reg_pp0_iter6_partial_outputfm_13_1_reg_4925 <= partial_outputfm_13_1_reg_4925;
        ap_reg_pp0_iter6_partial_outputfm_14_1_reg_4931 <= partial_outputfm_14_1_reg_4931;
        ap_reg_pp0_iter6_partial_outputfm_15_1_reg_4937 <= partial_outputfm_15_1_reg_4937;
        ap_reg_pp0_iter6_partial_outputfm_16_1_reg_4943 <= partial_outputfm_16_1_reg_4943;
        ap_reg_pp0_iter6_partial_outputfm_17_1_reg_4949 <= partial_outputfm_17_1_reg_4949;
        ap_reg_pp0_iter6_partial_outputfm_18_1_reg_4955 <= partial_outputfm_18_1_reg_4955;
        ap_reg_pp0_iter6_partial_outputfm_19_1_reg_4961 <= partial_outputfm_19_1_reg_4961;
        ap_reg_pp0_iter6_partial_outputfm_1_s_reg_4853 <= partial_outputfm_1_s_reg_4853;
        ap_reg_pp0_iter6_partial_outputfm_20_1_reg_4967 <= partial_outputfm_20_1_reg_4967;
        ap_reg_pp0_iter6_partial_outputfm_21_1_reg_4973 <= partial_outputfm_21_1_reg_4973;
        ap_reg_pp0_iter6_partial_outputfm_22_1_reg_4979 <= partial_outputfm_22_1_reg_4979;
        ap_reg_pp0_iter6_partial_outputfm_23_1_reg_4985 <= partial_outputfm_23_1_reg_4985;
        ap_reg_pp0_iter6_partial_outputfm_24_1_reg_4991 <= partial_outputfm_24_1_reg_4991;
        ap_reg_pp0_iter6_partial_outputfm_25_1_reg_4997 <= partial_outputfm_25_1_reg_4997;
        ap_reg_pp0_iter6_partial_outputfm_26_1_reg_5003 <= partial_outputfm_26_1_reg_5003;
        ap_reg_pp0_iter6_partial_outputfm_27_1_reg_5009 <= partial_outputfm_27_1_reg_5009;
        ap_reg_pp0_iter6_partial_outputfm_2_s_reg_4859 <= partial_outputfm_2_s_reg_4859;
        ap_reg_pp0_iter6_partial_outputfm_3_s_reg_4865 <= partial_outputfm_3_s_reg_4865;
        ap_reg_pp0_iter6_partial_outputfm_4_s_reg_4871 <= partial_outputfm_4_s_reg_4871;
        ap_reg_pp0_iter6_partial_outputfm_5_s_reg_4877 <= partial_outputfm_5_s_reg_4877;
        ap_reg_pp0_iter6_partial_outputfm_6_s_reg_4883 <= partial_outputfm_6_s_reg_4883;
        ap_reg_pp0_iter6_partial_outputfm_7_s_reg_4889 <= partial_outputfm_7_s_reg_4889;
        ap_reg_pp0_iter6_partial_outputfm_8_s_reg_4895 <= partial_outputfm_8_s_reg_4895;
        ap_reg_pp0_iter6_partial_outputfm_9_s_reg_4901 <= partial_outputfm_9_s_reg_4901;
        ap_reg_pp0_iter6_tmp_87_cast_reg_4815 <= tmp_87_cast_reg_4815;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        bound1_reg_4171 <= grp_fu_2418_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        bound2_reg_4193 <= grp_fu_2430_p2;
        exitcond_flatten_mid_reg_4204 <= exitcond_flatten_mid_fu_2457_p2;
        tmp_119_i_i_mid_reg_4198 <= tmp_119_i_i_mid_fu_2453_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        bound_reg_4154 <= bound_fu_2406_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == curr_layer_str_h_empty_n) | (1'b0 == curr_layer_str_w_empty_n) | (1'b0 == curr_layer_ker_h_empty_n) | (1'b0 == curr_layer_ker_w_empty_n) | (1'b0 == curr_layer_out_h_empty_n) | (1'b0 == curr_layer_out_w_empty_n) | (1'b0 == col_empty_n) | (1'b0 == row_empty_n) | (1'b0 == ap_start) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        col_read_reg_4104 <= col_dout;
        curr_layer_ker_h_rea_reg_4081 <= curr_layer_ker_h_dout;
        curr_layer_ker_w_rea_reg_4076 <= curr_layer_ker_w_dout;
        curr_layer_out_w_rea_reg_4070 <= curr_layer_out_w_dout;
        curr_layer_str_h_rea_reg_4091 <= curr_layer_str_h_dout;
        curr_layer_str_w_rea_reg_4086 <= curr_layer_str_w_dout;
        row_read_reg_4097 <= row_dout;
        tmp_55_reg_4119 <= tmp_55_fu_2314_p2;
        tmp_56_reg_4124 <= tmp_56_fu_2320_p2;
        tmp_60_reg_4129 <= tmp_60_fu_2326_p2;
        tmp_61_reg_4134 <= tmp_61_fu_2332_p2;
        tmp_62_reg_4139 <= tmp_62_fu_2338_p2;
        tmp_s_reg_4114 <= tmp_s_fu_2308_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (exitcond_flatten2_fu_2472_p2 == 1'd0))) begin
        exitcond_flatten_mid_2_reg_4226 <= exitcond_flatten_mid_2_fu_2500_p3;
        exitcond_flatten_reg_4218 <= exitcond_flatten_fu_2483_p2;
        tmp_119_i_i_mid2_reg_4240 <= tmp_119_i_i_mid2_fu_2513_p3;
        tmp_71_reg_4233 <= tmp_71_fu_2507_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter4_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        inputfm_0_load_reg_5015 <= inputfm_0_q0;
        inputfm_2_load_reg_5025 <= inputfm_2_q0;
        out_value_0_1_i_i_reg_5020 <= out_value_0_1_i_i_fu_2879_p2;
        out_value_10_1_i_i_reg_5125 <= out_value_10_1_i_i_fu_2979_p2;
        out_value_11_1_i_i_reg_5135 <= out_value_11_1_i_i_fu_2989_p2;
        out_value_12_1_i_i_reg_5145 <= out_value_12_1_i_i_fu_2999_p2;
        out_value_13_1_i_i_reg_5155 <= out_value_13_1_i_i_fu_3009_p2;
        out_value_14_1_i_i_reg_5165 <= out_value_14_1_i_i_fu_3019_p2;
        out_value_15_1_i_i_reg_5175 <= out_value_15_1_i_i_fu_3029_p2;
        out_value_16_1_i_i_reg_5185 <= out_value_16_1_i_i_fu_3039_p2;
        out_value_17_1_i_i_reg_5195 <= out_value_17_1_i_i_fu_3049_p2;
        out_value_18_1_i_i_reg_5205 <= out_value_18_1_i_i_fu_3059_p2;
        out_value_19_1_i_i_reg_5215 <= out_value_19_1_i_i_fu_3069_p2;
        out_value_1_1_i_i_reg_5035 <= out_value_1_1_i_i_fu_2889_p2;
        out_value_20_1_i_i_reg_5225 <= out_value_20_1_i_i_fu_3079_p2;
        out_value_21_1_i_i_reg_5235 <= out_value_21_1_i_i_fu_3089_p2;
        out_value_22_1_i_i_reg_5245 <= out_value_22_1_i_i_fu_3099_p2;
        out_value_23_1_i_i_reg_5255 <= out_value_23_1_i_i_fu_3109_p2;
        out_value_24_1_i_i_reg_5265 <= out_value_24_1_i_i_fu_3119_p2;
        out_value_25_1_i_i_reg_5275 <= out_value_25_1_i_i_fu_3129_p2;
        out_value_26_1_i_i_reg_5285 <= out_value_26_1_i_i_fu_3139_p2;
        out_value_27_1_i_i_reg_5295 <= out_value_27_1_i_i_fu_3149_p2;
        out_value_2_1_i_i_reg_5045 <= out_value_2_1_i_i_fu_2899_p2;
        out_value_3_1_i_i_reg_5055 <= out_value_3_1_i_i_fu_2909_p2;
        out_value_4_1_i_i_reg_5065 <= out_value_4_1_i_i_fu_2919_p2;
        out_value_5_1_i_i_reg_5075 <= out_value_5_1_i_i_fu_2929_p2;
        out_value_6_1_i_i_reg_5085 <= out_value_6_1_i_i_fu_2939_p2;
        out_value_7_1_i_i_reg_5095 <= out_value_7_1_i_i_fu_2949_p2;
        out_value_8_1_i_i_reg_5105 <= out_value_8_1_i_i_fu_2959_p2;
        out_value_9_1_i_i_reg_5115 <= out_value_9_1_i_i_fu_2969_p2;
        partial_outputfm_0_s_reg_4847 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_10_1_reg_4907 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_11_1_reg_4913 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_12_1_reg_4919 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_13_1_reg_4925 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_14_1_reg_4931 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_15_1_reg_4937 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_16_1_reg_4943 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_17_1_reg_4949 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_18_1_reg_4955 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_19_1_reg_4961 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_1_s_reg_4853 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_20_1_reg_4967 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_21_1_reg_4973 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_22_1_reg_4979 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_23_1_reg_4985 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_24_1_reg_4991 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_25_1_reg_4997 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_26_1_reg_5003 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_27_1_reg_5009 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_2_s_reg_4859 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_3_s_reg_4865 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_4_s_reg_4871 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_5_s_reg_4877 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_6_s_reg_4883 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_7_s_reg_4889 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_8_s_reg_4895 <= tmp_87_cast_fu_2840_p1;
        partial_outputfm_9_s_reg_4901 <= tmp_87_cast_fu_2840_p1;
        tmp_87_cast_reg_4815 <= tmp_87_cast_fu_2840_p1;
        weightsbuf_0_2_load_reg_5030 <= weightsbuf_0_2_q0;
        weightsbuf_10_2_load_reg_5130 <= weightsbuf_10_2_q0;
        weightsbuf_11_2_load_reg_5140 <= weightsbuf_11_2_q0;
        weightsbuf_12_2_load_reg_5150 <= weightsbuf_12_2_q0;
        weightsbuf_13_2_load_reg_5160 <= weightsbuf_13_2_q0;
        weightsbuf_14_2_load_reg_5170 <= weightsbuf_14_2_q0;
        weightsbuf_15_2_load_reg_5180 <= weightsbuf_15_2_q0;
        weightsbuf_16_2_load_reg_5190 <= weightsbuf_16_2_q0;
        weightsbuf_17_2_load_reg_5200 <= weightsbuf_17_2_q0;
        weightsbuf_18_2_load_reg_5210 <= weightsbuf_18_2_q0;
        weightsbuf_19_2_load_reg_5220 <= weightsbuf_19_2_q0;
        weightsbuf_1_2_load_reg_5040 <= weightsbuf_1_2_q0;
        weightsbuf_20_2_load_reg_5230 <= weightsbuf_20_2_q0;
        weightsbuf_21_2_load_reg_5240 <= weightsbuf_21_2_q0;
        weightsbuf_22_2_load_reg_5250 <= weightsbuf_22_2_q0;
        weightsbuf_23_2_load_reg_5260 <= weightsbuf_23_2_q0;
        weightsbuf_24_2_load_reg_5270 <= weightsbuf_24_2_q0;
        weightsbuf_25_2_load_reg_5280 <= weightsbuf_25_2_q0;
        weightsbuf_26_2_load_reg_5290 <= weightsbuf_26_2_q0;
        weightsbuf_27_2_load_reg_5300 <= weightsbuf_27_2_q0;
        weightsbuf_2_2_load_reg_5050 <= weightsbuf_2_2_q0;
        weightsbuf_3_2_load_reg_5060 <= weightsbuf_3_2_q0;
        weightsbuf_4_2_load_reg_5070 <= weightsbuf_4_2_q0;
        weightsbuf_5_2_load_reg_5080 <= weightsbuf_5_2_q0;
        weightsbuf_6_2_load_reg_5090 <= weightsbuf_6_2_q0;
        weightsbuf_7_2_load_reg_5100 <= weightsbuf_7_2_q0;
        weightsbuf_8_2_load_reg_5110 <= weightsbuf_8_2_q0;
        weightsbuf_9_2_load_reg_5120 <= weightsbuf_9_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter6) & (ap_reg_pp0_iter5_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        out_value_tot_1_0_2_s_reg_5305 <= grp_fu_3650_p3;
        out_value_tot_1_10_2_reg_5405 <= grp_fu_3800_p3;
        out_value_tot_1_11_2_reg_5415 <= grp_fu_3815_p3;
        out_value_tot_1_12_2_reg_5425 <= grp_fu_3830_p3;
        out_value_tot_1_13_2_reg_5435 <= grp_fu_3845_p3;
        out_value_tot_1_14_2_reg_5445 <= grp_fu_3860_p3;
        out_value_tot_1_15_2_reg_5455 <= grp_fu_3875_p3;
        out_value_tot_1_16_2_reg_5465 <= grp_fu_3890_p3;
        out_value_tot_1_17_2_reg_5475 <= grp_fu_3905_p3;
        out_value_tot_1_18_2_reg_5485 <= grp_fu_3920_p3;
        out_value_tot_1_19_2_reg_5495 <= grp_fu_3935_p3;
        out_value_tot_1_1_2_s_reg_5315 <= grp_fu_3665_p3;
        out_value_tot_1_20_2_reg_5505 <= grp_fu_3950_p3;
        out_value_tot_1_21_2_reg_5515 <= grp_fu_3965_p3;
        out_value_tot_1_22_2_reg_5525 <= grp_fu_3980_p3;
        out_value_tot_1_23_2_reg_5535 <= grp_fu_3995_p3;
        out_value_tot_1_24_2_reg_5545 <= grp_fu_4010_p3;
        out_value_tot_1_25_2_reg_5555 <= grp_fu_4025_p3;
        out_value_tot_1_26_2_reg_5565 <= grp_fu_4040_p3;
        out_value_tot_1_27_2_reg_5575 <= grp_fu_4055_p3;
        out_value_tot_1_2_2_s_reg_5325 <= grp_fu_3680_p3;
        out_value_tot_1_3_2_s_reg_5335 <= grp_fu_3695_p3;
        out_value_tot_1_4_2_s_reg_5345 <= grp_fu_3710_p3;
        out_value_tot_1_5_2_s_reg_5355 <= grp_fu_3725_p3;
        out_value_tot_1_6_2_s_reg_5365 <= grp_fu_3740_p3;
        out_value_tot_1_7_2_s_reg_5375 <= grp_fu_3755_p3;
        out_value_tot_1_8_2_s_reg_5385 <= grp_fu_3770_p3;
        out_value_tot_1_9_2_s_reg_5395 <= grp_fu_3785_p3;
        partial_outputfm_0_1_reg_5310 <= partial_outputfm_0_q0;
        partial_outputfm_10_2_reg_5410 <= partial_outputfm_10_q0;
        partial_outputfm_11_2_reg_5420 <= partial_outputfm_11_q0;
        partial_outputfm_12_2_reg_5430 <= partial_outputfm_12_q0;
        partial_outputfm_13_2_reg_5440 <= partial_outputfm_13_q0;
        partial_outputfm_14_2_reg_5450 <= partial_outputfm_14_q0;
        partial_outputfm_15_2_reg_5460 <= partial_outputfm_15_q0;
        partial_outputfm_16_2_reg_5470 <= partial_outputfm_16_q0;
        partial_outputfm_17_2_reg_5480 <= partial_outputfm_17_q0;
        partial_outputfm_18_2_reg_5490 <= partial_outputfm_18_q0;
        partial_outputfm_19_2_reg_5500 <= partial_outputfm_19_q0;
        partial_outputfm_1_1_reg_5320 <= partial_outputfm_1_q0;
        partial_outputfm_20_2_reg_5510 <= partial_outputfm_20_q0;
        partial_outputfm_21_2_reg_5520 <= partial_outputfm_21_q0;
        partial_outputfm_22_2_reg_5530 <= partial_outputfm_22_q0;
        partial_outputfm_23_2_reg_5540 <= partial_outputfm_23_q0;
        partial_outputfm_24_2_reg_5550 <= partial_outputfm_24_q0;
        partial_outputfm_25_2_reg_5560 <= partial_outputfm_25_q0;
        partial_outputfm_26_2_reg_5570 <= partial_outputfm_26_q0;
        partial_outputfm_27_2_reg_5580 <= partial_outputfm_27_q0;
        partial_outputfm_2_1_reg_5330 <= partial_outputfm_2_q0;
        partial_outputfm_3_1_reg_5340 <= partial_outputfm_3_q0;
        partial_outputfm_4_1_reg_5350 <= partial_outputfm_4_q0;
        partial_outputfm_5_1_reg_5360 <= partial_outputfm_5_q0;
        partial_outputfm_6_1_reg_5370 <= partial_outputfm_6_q0;
        partial_outputfm_7_1_reg_5380 <= partial_outputfm_7_q0;
        partial_outputfm_8_1_reg_5390 <= partial_outputfm_8_q0;
        partial_outputfm_9_1_reg_5400 <= partial_outputfm_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        p_mid2_reg_4298 <= p_mid2_fu_2675_p3;
        p_mid3_reg_4293 <= p_mid3_fu_2640_p3;
        tmp_87_reg_4333 <= grp_fu_3637_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (exitcond_flatten2_reg_4209 == 1'd0))) begin
        tcc_i_i_mid2_reg_4268 <= tcc_i_i_mid2_fu_2577_p3;
        tmp_93_reg_4273 <= tmp_93_fu_2599_p3;
        tmp_97_reg_4283 <= tmp_97_fu_2613_p1;
        trr_reg_4263 <= trr_fu_2571_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_114_curr_layer_o_reg_4187 <= tmp_114_curr_layer_o_fu_2446_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_59_reg_4144 <= tmp_59_fu_2367_p2;
        tmp_65_reg_4149 <= tmp_65_fu_2395_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_119_i_i_mid2_reg_4240 == 1'd1) & (1'd0 == exitcond_flatten_mid_2_reg_4226) & (exitcond_flatten_reg_4218 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        tmp_68_reg_4258 <= tmp_68_fu_2553_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        tmp_76_reg_4303 <= tmp_76_fu_2704_p2;
        tmp_94_reg_4323 <= tmp_94_fu_2753_p1;
        tmp_95_reg_4328 <= tmp_95_fu_2757_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == ap_reg_pp0_iter1_tmp_119_i_i_mid2_reg_4240) & (ap_reg_pp0_iter1_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        tmp_77_reg_4308 <= tmp_77_fu_2714_p1;
        tmp_78_reg_4313 <= tmp_78_fu_2718_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter3_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        tmp_82_cast_reg_4348 <= tmp_82_cast_fu_2775_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_119_i_i_mid2_reg_4240 == 1'd1) & (ap_reg_pp0_iter1_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        tmp_83_reg_4318 <= tmp_83_fu_2742_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        tmp_89_reg_4338 <= tmp_89_fu_2765_p3;
        tmp_96_reg_4343 <= tmp_96_fu_2771_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_condition_pp0_exit_iter2_state16 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter2_state16 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter2_exitcond_flatten2_reg_4209 == 1'd0))) begin
        ap_phi_mux_i_i_i_phi_fu_2290_p4 = p_mid3_reg_4293;
    end else begin
        ap_phi_mux_i_i_i_phi_fu_2290_p4 = i_i_i_reg_2286;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter2_exitcond_flatten2_reg_4209 == 1'd0))) begin
        ap_phi_mux_j_i_i_phi_fu_2301_p4 = p_mid2_reg_4298;
    end else begin
        ap_phi_mux_j_i_i_phi_fu_2301_p4 = j_i_i_reg_2297;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (exitcond_flatten2_reg_4209 == 1'd0))) begin
        ap_phi_mux_tcc_i_i_phi_fu_2267_p4 = tcc_fu_2617_p2;
    end else begin
        ap_phi_mux_tcc_i_i_phi_fu_2267_p4 = tcc_i_i_reg_2263;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == ap_start) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        col_blk_n = col_empty_n;
    end else begin
        col_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == curr_layer_str_h_empty_n) | (1'b0 == curr_layer_str_w_empty_n) | (1'b0 == curr_layer_ker_h_empty_n) | (1'b0 == curr_layer_ker_w_empty_n) | (1'b0 == curr_layer_out_h_empty_n) | (1'b0 == curr_layer_out_w_empty_n) | (1'b0 == col_empty_n) | (1'b0 == row_empty_n) | (1'b0 == ap_start) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        col_read = 1'b1;
    end else begin
        col_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == ap_start) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        curr_layer_ker_h_blk_n = curr_layer_ker_h_empty_n;
    end else begin
        curr_layer_ker_h_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == curr_layer_str_h_empty_n) | (1'b0 == curr_layer_str_w_empty_n) | (1'b0 == curr_layer_ker_h_empty_n) | (1'b0 == curr_layer_ker_w_empty_n) | (1'b0 == curr_layer_out_h_empty_n) | (1'b0 == curr_layer_out_w_empty_n) | (1'b0 == col_empty_n) | (1'b0 == row_empty_n) | (1'b0 == ap_start) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        curr_layer_ker_h_read = 1'b1;
    end else begin
        curr_layer_ker_h_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == ap_start) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        curr_layer_ker_w_blk_n = curr_layer_ker_w_empty_n;
    end else begin
        curr_layer_ker_w_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == curr_layer_str_h_empty_n) | (1'b0 == curr_layer_str_w_empty_n) | (1'b0 == curr_layer_ker_h_empty_n) | (1'b0 == curr_layer_ker_w_empty_n) | (1'b0 == curr_layer_out_h_empty_n) | (1'b0 == curr_layer_out_w_empty_n) | (1'b0 == col_empty_n) | (1'b0 == row_empty_n) | (1'b0 == ap_start) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        curr_layer_ker_w_read = 1'b1;
    end else begin
        curr_layer_ker_w_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == ap_start) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        curr_layer_out_h_blk_n = curr_layer_out_h_empty_n;
    end else begin
        curr_layer_out_h_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == curr_layer_str_h_empty_n) | (1'b0 == curr_layer_str_w_empty_n) | (1'b0 == curr_layer_ker_h_empty_n) | (1'b0 == curr_layer_ker_w_empty_n) | (1'b0 == curr_layer_out_h_empty_n) | (1'b0 == curr_layer_out_w_empty_n) | (1'b0 == col_empty_n) | (1'b0 == row_empty_n) | (1'b0 == ap_start) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        curr_layer_out_h_read = 1'b1;
    end else begin
        curr_layer_out_h_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == ap_start) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        curr_layer_out_w_blk_n = curr_layer_out_w_empty_n;
    end else begin
        curr_layer_out_w_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == curr_layer_str_h_empty_n) | (1'b0 == curr_layer_str_w_empty_n) | (1'b0 == curr_layer_ker_h_empty_n) | (1'b0 == curr_layer_ker_w_empty_n) | (1'b0 == curr_layer_out_h_empty_n) | (1'b0 == curr_layer_out_w_empty_n) | (1'b0 == col_empty_n) | (1'b0 == row_empty_n) | (1'b0 == ap_start) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        curr_layer_out_w_read = 1'b1;
    end else begin
        curr_layer_out_w_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == ap_start) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        curr_layer_str_h_blk_n = curr_layer_str_h_empty_n;
    end else begin
        curr_layer_str_h_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == curr_layer_str_h_empty_n) | (1'b0 == curr_layer_str_w_empty_n) | (1'b0 == curr_layer_ker_h_empty_n) | (1'b0 == curr_layer_ker_w_empty_n) | (1'b0 == curr_layer_out_h_empty_n) | (1'b0 == curr_layer_out_w_empty_n) | (1'b0 == col_empty_n) | (1'b0 == row_empty_n) | (1'b0 == ap_start) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        curr_layer_str_h_read = 1'b1;
    end else begin
        curr_layer_str_h_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == ap_start) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        curr_layer_str_w_blk_n = curr_layer_str_w_empty_n;
    end else begin
        curr_layer_str_w_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == curr_layer_str_h_empty_n) | (1'b0 == curr_layer_str_w_empty_n) | (1'b0 == curr_layer_ker_h_empty_n) | (1'b0 == curr_layer_ker_w_empty_n) | (1'b0 == curr_layer_out_h_empty_n) | (1'b0 == curr_layer_out_w_empty_n) | (1'b0 == col_empty_n) | (1'b0 == row_empty_n) | (1'b0 == ap_start) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        curr_layer_str_w_read = 1'b1;
    end else begin
        curr_layer_str_w_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        inputfm_0_ce0 = 1'b1;
    end else begin
        inputfm_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        inputfm_1_ce0 = 1'b1;
    end else begin
        inputfm_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        inputfm_2_ce0 = 1'b1;
    end else begin
        inputfm_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_0_ce0 = 1'b1;
    end else begin
        outputfm_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_0_we0 = 1'b1;
    end else begin
        outputfm_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_10_ce0 = 1'b1;
    end else begin
        outputfm_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_10_we0 = 1'b1;
    end else begin
        outputfm_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_11_ce0 = 1'b1;
    end else begin
        outputfm_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_11_we0 = 1'b1;
    end else begin
        outputfm_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_12_ce0 = 1'b1;
    end else begin
        outputfm_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_12_we0 = 1'b1;
    end else begin
        outputfm_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_13_ce0 = 1'b1;
    end else begin
        outputfm_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_13_we0 = 1'b1;
    end else begin
        outputfm_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_14_ce0 = 1'b1;
    end else begin
        outputfm_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_14_we0 = 1'b1;
    end else begin
        outputfm_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_15_ce0 = 1'b1;
    end else begin
        outputfm_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_15_we0 = 1'b1;
    end else begin
        outputfm_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_16_ce0 = 1'b1;
    end else begin
        outputfm_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_16_we0 = 1'b1;
    end else begin
        outputfm_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_17_ce0 = 1'b1;
    end else begin
        outputfm_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_17_we0 = 1'b1;
    end else begin
        outputfm_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_18_ce0 = 1'b1;
    end else begin
        outputfm_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_18_we0 = 1'b1;
    end else begin
        outputfm_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_19_ce0 = 1'b1;
    end else begin
        outputfm_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_19_we0 = 1'b1;
    end else begin
        outputfm_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_1_ce0 = 1'b1;
    end else begin
        outputfm_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_1_we0 = 1'b1;
    end else begin
        outputfm_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_20_ce0 = 1'b1;
    end else begin
        outputfm_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_20_we0 = 1'b1;
    end else begin
        outputfm_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_21_ce0 = 1'b1;
    end else begin
        outputfm_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_21_we0 = 1'b1;
    end else begin
        outputfm_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_22_ce0 = 1'b1;
    end else begin
        outputfm_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_22_we0 = 1'b1;
    end else begin
        outputfm_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_23_ce0 = 1'b1;
    end else begin
        outputfm_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_23_we0 = 1'b1;
    end else begin
        outputfm_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_24_ce0 = 1'b1;
    end else begin
        outputfm_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_24_we0 = 1'b1;
    end else begin
        outputfm_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_25_ce0 = 1'b1;
    end else begin
        outputfm_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_25_we0 = 1'b1;
    end else begin
        outputfm_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_26_ce0 = 1'b1;
    end else begin
        outputfm_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_26_we0 = 1'b1;
    end else begin
        outputfm_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_27_ce0 = 1'b1;
    end else begin
        outputfm_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_27_we0 = 1'b1;
    end else begin
        outputfm_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_2_ce0 = 1'b1;
    end else begin
        outputfm_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_2_we0 = 1'b1;
    end else begin
        outputfm_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_3_ce0 = 1'b1;
    end else begin
        outputfm_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_3_we0 = 1'b1;
    end else begin
        outputfm_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_4_ce0 = 1'b1;
    end else begin
        outputfm_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_4_we0 = 1'b1;
    end else begin
        outputfm_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_5_ce0 = 1'b1;
    end else begin
        outputfm_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_5_we0 = 1'b1;
    end else begin
        outputfm_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_6_ce0 = 1'b1;
    end else begin
        outputfm_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_6_we0 = 1'b1;
    end else begin
        outputfm_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_7_ce0 = 1'b1;
    end else begin
        outputfm_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_7_we0 = 1'b1;
    end else begin
        outputfm_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_8_ce0 = 1'b1;
    end else begin
        outputfm_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_8_we0 = 1'b1;
    end else begin
        outputfm_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_9_ce0 = 1'b1;
    end else begin
        outputfm_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        outputfm_9_we0 = 1'b1;
    end else begin
        outputfm_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_0_ce0 = 1'b1;
    end else begin
        partial_outputfm_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_0_ce1 = 1'b1;
    end else begin
        partial_outputfm_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_0_we1 = 1'b1;
    end else begin
        partial_outputfm_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_10_ce0 = 1'b1;
    end else begin
        partial_outputfm_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_10_ce1 = 1'b1;
    end else begin
        partial_outputfm_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_10_we1 = 1'b1;
    end else begin
        partial_outputfm_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_11_ce0 = 1'b1;
    end else begin
        partial_outputfm_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_11_ce1 = 1'b1;
    end else begin
        partial_outputfm_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_11_we1 = 1'b1;
    end else begin
        partial_outputfm_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_12_ce0 = 1'b1;
    end else begin
        partial_outputfm_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_12_ce1 = 1'b1;
    end else begin
        partial_outputfm_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_12_we1 = 1'b1;
    end else begin
        partial_outputfm_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_13_ce0 = 1'b1;
    end else begin
        partial_outputfm_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_13_ce1 = 1'b1;
    end else begin
        partial_outputfm_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_13_we1 = 1'b1;
    end else begin
        partial_outputfm_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_14_ce0 = 1'b1;
    end else begin
        partial_outputfm_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_14_ce1 = 1'b1;
    end else begin
        partial_outputfm_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_14_we1 = 1'b1;
    end else begin
        partial_outputfm_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_15_ce0 = 1'b1;
    end else begin
        partial_outputfm_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_15_ce1 = 1'b1;
    end else begin
        partial_outputfm_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_15_we1 = 1'b1;
    end else begin
        partial_outputfm_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_16_ce0 = 1'b1;
    end else begin
        partial_outputfm_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_16_ce1 = 1'b1;
    end else begin
        partial_outputfm_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_16_we1 = 1'b1;
    end else begin
        partial_outputfm_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_17_ce0 = 1'b1;
    end else begin
        partial_outputfm_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_17_ce1 = 1'b1;
    end else begin
        partial_outputfm_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_17_we1 = 1'b1;
    end else begin
        partial_outputfm_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_18_ce0 = 1'b1;
    end else begin
        partial_outputfm_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_18_ce1 = 1'b1;
    end else begin
        partial_outputfm_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_18_we1 = 1'b1;
    end else begin
        partial_outputfm_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_19_ce0 = 1'b1;
    end else begin
        partial_outputfm_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_19_ce1 = 1'b1;
    end else begin
        partial_outputfm_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_19_we1 = 1'b1;
    end else begin
        partial_outputfm_19_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_1_ce0 = 1'b1;
    end else begin
        partial_outputfm_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_1_ce1 = 1'b1;
    end else begin
        partial_outputfm_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_1_we1 = 1'b1;
    end else begin
        partial_outputfm_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_20_ce0 = 1'b1;
    end else begin
        partial_outputfm_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_20_ce1 = 1'b1;
    end else begin
        partial_outputfm_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_20_we1 = 1'b1;
    end else begin
        partial_outputfm_20_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_21_ce0 = 1'b1;
    end else begin
        partial_outputfm_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_21_ce1 = 1'b1;
    end else begin
        partial_outputfm_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_21_we1 = 1'b1;
    end else begin
        partial_outputfm_21_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_22_ce0 = 1'b1;
    end else begin
        partial_outputfm_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_22_ce1 = 1'b1;
    end else begin
        partial_outputfm_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_22_we1 = 1'b1;
    end else begin
        partial_outputfm_22_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_23_ce0 = 1'b1;
    end else begin
        partial_outputfm_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_23_ce1 = 1'b1;
    end else begin
        partial_outputfm_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_23_we1 = 1'b1;
    end else begin
        partial_outputfm_23_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_24_ce0 = 1'b1;
    end else begin
        partial_outputfm_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_24_ce1 = 1'b1;
    end else begin
        partial_outputfm_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_24_we1 = 1'b1;
    end else begin
        partial_outputfm_24_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_25_ce0 = 1'b1;
    end else begin
        partial_outputfm_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_25_ce1 = 1'b1;
    end else begin
        partial_outputfm_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_25_we1 = 1'b1;
    end else begin
        partial_outputfm_25_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_26_ce0 = 1'b1;
    end else begin
        partial_outputfm_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_26_ce1 = 1'b1;
    end else begin
        partial_outputfm_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_26_we1 = 1'b1;
    end else begin
        partial_outputfm_26_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_27_ce0 = 1'b1;
    end else begin
        partial_outputfm_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_27_ce1 = 1'b1;
    end else begin
        partial_outputfm_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_27_we1 = 1'b1;
    end else begin
        partial_outputfm_27_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_2_ce0 = 1'b1;
    end else begin
        partial_outputfm_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_2_ce1 = 1'b1;
    end else begin
        partial_outputfm_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_2_we1 = 1'b1;
    end else begin
        partial_outputfm_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_3_ce0 = 1'b1;
    end else begin
        partial_outputfm_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_3_ce1 = 1'b1;
    end else begin
        partial_outputfm_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_3_we1 = 1'b1;
    end else begin
        partial_outputfm_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_4_ce0 = 1'b1;
    end else begin
        partial_outputfm_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_4_ce1 = 1'b1;
    end else begin
        partial_outputfm_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_4_we1 = 1'b1;
    end else begin
        partial_outputfm_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_5_ce0 = 1'b1;
    end else begin
        partial_outputfm_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_5_ce1 = 1'b1;
    end else begin
        partial_outputfm_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_5_we1 = 1'b1;
    end else begin
        partial_outputfm_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_6_ce0 = 1'b1;
    end else begin
        partial_outputfm_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_6_ce1 = 1'b1;
    end else begin
        partial_outputfm_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_6_we1 = 1'b1;
    end else begin
        partial_outputfm_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_7_ce0 = 1'b1;
    end else begin
        partial_outputfm_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_7_ce1 = 1'b1;
    end else begin
        partial_outputfm_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_7_we1 = 1'b1;
    end else begin
        partial_outputfm_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_8_ce0 = 1'b1;
    end else begin
        partial_outputfm_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_8_ce1 = 1'b1;
    end else begin
        partial_outputfm_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_8_we1 = 1'b1;
    end else begin
        partial_outputfm_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_9_ce0 = 1'b1;
    end else begin
        partial_outputfm_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_9_ce1 = 1'b1;
    end else begin
        partial_outputfm_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten2_reg_4209 == 1'd0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        partial_outputfm_9_we1 = 1'b1;
    end else begin
        partial_outputfm_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == ap_start) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        row_blk_n = row_empty_n;
    end else begin
        row_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == curr_layer_str_h_empty_n) | (1'b0 == curr_layer_str_w_empty_n) | (1'b0 == curr_layer_ker_h_empty_n) | (1'b0 == curr_layer_ker_w_empty_n) | (1'b0 == curr_layer_out_h_empty_n) | (1'b0 == curr_layer_out_w_empty_n) | (1'b0 == col_empty_n) | (1'b0 == row_empty_n) | (1'b0 == ap_start) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        row_read = 1'b1;
    end else begin
        row_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_0_0_ce0 = 1'b1;
    end else begin
        weightsbuf_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_0_1_ce0 = 1'b1;
    end else begin
        weightsbuf_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_0_2_ce0 = 1'b1;
    end else begin
        weightsbuf_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_10_0_ce0 = 1'b1;
    end else begin
        weightsbuf_10_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_10_1_ce0 = 1'b1;
    end else begin
        weightsbuf_10_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_10_2_ce0 = 1'b1;
    end else begin
        weightsbuf_10_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_11_0_ce0 = 1'b1;
    end else begin
        weightsbuf_11_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_11_1_ce0 = 1'b1;
    end else begin
        weightsbuf_11_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_11_2_ce0 = 1'b1;
    end else begin
        weightsbuf_11_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_12_0_ce0 = 1'b1;
    end else begin
        weightsbuf_12_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_12_1_ce0 = 1'b1;
    end else begin
        weightsbuf_12_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_12_2_ce0 = 1'b1;
    end else begin
        weightsbuf_12_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_13_0_ce0 = 1'b1;
    end else begin
        weightsbuf_13_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_13_1_ce0 = 1'b1;
    end else begin
        weightsbuf_13_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_13_2_ce0 = 1'b1;
    end else begin
        weightsbuf_13_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_14_0_ce0 = 1'b1;
    end else begin
        weightsbuf_14_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_14_1_ce0 = 1'b1;
    end else begin
        weightsbuf_14_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_14_2_ce0 = 1'b1;
    end else begin
        weightsbuf_14_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_15_0_ce0 = 1'b1;
    end else begin
        weightsbuf_15_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_15_1_ce0 = 1'b1;
    end else begin
        weightsbuf_15_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_15_2_ce0 = 1'b1;
    end else begin
        weightsbuf_15_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_16_0_ce0 = 1'b1;
    end else begin
        weightsbuf_16_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_16_1_ce0 = 1'b1;
    end else begin
        weightsbuf_16_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_16_2_ce0 = 1'b1;
    end else begin
        weightsbuf_16_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_17_0_ce0 = 1'b1;
    end else begin
        weightsbuf_17_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_17_1_ce0 = 1'b1;
    end else begin
        weightsbuf_17_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_17_2_ce0 = 1'b1;
    end else begin
        weightsbuf_17_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_18_0_ce0 = 1'b1;
    end else begin
        weightsbuf_18_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_18_1_ce0 = 1'b1;
    end else begin
        weightsbuf_18_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_18_2_ce0 = 1'b1;
    end else begin
        weightsbuf_18_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_19_0_ce0 = 1'b1;
    end else begin
        weightsbuf_19_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_19_1_ce0 = 1'b1;
    end else begin
        weightsbuf_19_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_19_2_ce0 = 1'b1;
    end else begin
        weightsbuf_19_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_1_0_ce0 = 1'b1;
    end else begin
        weightsbuf_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_1_1_ce0 = 1'b1;
    end else begin
        weightsbuf_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_1_2_ce0 = 1'b1;
    end else begin
        weightsbuf_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_20_0_ce0 = 1'b1;
    end else begin
        weightsbuf_20_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_20_1_ce0 = 1'b1;
    end else begin
        weightsbuf_20_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_20_2_ce0 = 1'b1;
    end else begin
        weightsbuf_20_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_21_0_ce0 = 1'b1;
    end else begin
        weightsbuf_21_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_21_1_ce0 = 1'b1;
    end else begin
        weightsbuf_21_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_21_2_ce0 = 1'b1;
    end else begin
        weightsbuf_21_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_22_0_ce0 = 1'b1;
    end else begin
        weightsbuf_22_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_22_1_ce0 = 1'b1;
    end else begin
        weightsbuf_22_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_22_2_ce0 = 1'b1;
    end else begin
        weightsbuf_22_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_23_0_ce0 = 1'b1;
    end else begin
        weightsbuf_23_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_23_1_ce0 = 1'b1;
    end else begin
        weightsbuf_23_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_23_2_ce0 = 1'b1;
    end else begin
        weightsbuf_23_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_24_0_ce0 = 1'b1;
    end else begin
        weightsbuf_24_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_24_1_ce0 = 1'b1;
    end else begin
        weightsbuf_24_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_24_2_ce0 = 1'b1;
    end else begin
        weightsbuf_24_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_25_0_ce0 = 1'b1;
    end else begin
        weightsbuf_25_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_25_1_ce0 = 1'b1;
    end else begin
        weightsbuf_25_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_25_2_ce0 = 1'b1;
    end else begin
        weightsbuf_25_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_26_0_ce0 = 1'b1;
    end else begin
        weightsbuf_26_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_26_1_ce0 = 1'b1;
    end else begin
        weightsbuf_26_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_26_2_ce0 = 1'b1;
    end else begin
        weightsbuf_26_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_27_0_ce0 = 1'b1;
    end else begin
        weightsbuf_27_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_27_1_ce0 = 1'b1;
    end else begin
        weightsbuf_27_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_27_2_ce0 = 1'b1;
    end else begin
        weightsbuf_27_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_2_0_ce0 = 1'b1;
    end else begin
        weightsbuf_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_2_1_ce0 = 1'b1;
    end else begin
        weightsbuf_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_2_2_ce0 = 1'b1;
    end else begin
        weightsbuf_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_3_0_ce0 = 1'b1;
    end else begin
        weightsbuf_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_3_1_ce0 = 1'b1;
    end else begin
        weightsbuf_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_3_2_ce0 = 1'b1;
    end else begin
        weightsbuf_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_4_0_ce0 = 1'b1;
    end else begin
        weightsbuf_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_4_1_ce0 = 1'b1;
    end else begin
        weightsbuf_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_4_2_ce0 = 1'b1;
    end else begin
        weightsbuf_4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_5_0_ce0 = 1'b1;
    end else begin
        weightsbuf_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_5_1_ce0 = 1'b1;
    end else begin
        weightsbuf_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_5_2_ce0 = 1'b1;
    end else begin
        weightsbuf_5_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_6_0_ce0 = 1'b1;
    end else begin
        weightsbuf_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_6_1_ce0 = 1'b1;
    end else begin
        weightsbuf_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_6_2_ce0 = 1'b1;
    end else begin
        weightsbuf_6_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_7_0_ce0 = 1'b1;
    end else begin
        weightsbuf_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_7_1_ce0 = 1'b1;
    end else begin
        weightsbuf_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_7_2_ce0 = 1'b1;
    end else begin
        weightsbuf_7_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_8_0_ce0 = 1'b1;
    end else begin
        weightsbuf_8_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_8_1_ce0 = 1'b1;
    end else begin
        weightsbuf_8_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_8_2_ce0 = 1'b1;
    end else begin
        weightsbuf_8_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_9_0_ce0 = 1'b1;
    end else begin
        weightsbuf_9_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_9_1_ce0 = 1'b1;
    end else begin
        weightsbuf_9_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        weightsbuf_9_2_ce0 = 1'b1;
    end else begin
        weightsbuf_9_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b0 == curr_layer_str_h_empty_n) | (1'b0 == curr_layer_str_w_empty_n) | (1'b0 == curr_layer_ker_h_empty_n) | (1'b0 == curr_layer_ker_w_empty_n) | (1'b0 == curr_layer_out_h_empty_n) | (1'b0 == curr_layer_out_w_empty_n) | (1'b0 == col_empty_n) | (1'b0 == row_empty_n) | (1'b0 == ap_start) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp0_iter2) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_block_pp0_stage0_subdone == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_subdone == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage0_subdone == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_block_pp0_stage0_subdone == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((1'b0 == curr_layer_str_h_empty_n) | (1'b0 == curr_layer_str_w_empty_n) | (1'b0 == curr_layer_ker_h_empty_n) | (1'b0 == curr_layer_ker_w_empty_n) | (1'b0 == curr_layer_out_h_empty_n) | (1'b0 == curr_layer_out_w_empty_n) | (1'b0 == col_empty_n) | (1'b0 == row_empty_n) | (1'b0 == ap_start) | (ap_done_reg == 1'b1));
end

assign ap_block_state14_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bound_fu_2406_p0 = bound_fu_2406_p00;

assign bound_fu_2406_p00 = tmp_65_reg_4149;

assign bound_fu_2406_p1 = bound_fu_2406_p10;

assign bound_fu_2406_p10 = tmp_59_reg_4144;

assign bound_fu_2406_p2 = (bound_fu_2406_p0 * bound_fu_2406_p1);

assign c_index_fu_2749_p2 = ($signed(curr_layer_str_w_rea_reg_4086) * $signed(tcc_i_i_mid2_reg_4268));

assign exitcond_flatten1_fu_2495_p2 = ((indvar_flatten_reg_2252 == bound_reg_4154) ? 1'b1 : 1'b0);

assign exitcond_flatten2_fu_2472_p2 = ((indvar_flatten1_reg_2230 == bound2_reg_4193) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_2483_p2 = ((indvar_flatten2_reg_2241 == bound1_reg_4171) ? 1'b1 : 1'b0);

assign exitcond_flatten_mid_2_fu_2500_p3 = ((exitcond_flatten_fu_2483_p2[0:0] === 1'b1) ? exitcond_flatten_mid_reg_4204 : exitcond_flatten1_fu_2495_p2);

assign exitcond_flatten_mid_fu_2457_p2 = ((bound_reg_4154 == 64'd0) ? 1'b1 : 1'b0);

assign grp_fu_2418_p0 = grp_fu_2418_p00;

assign grp_fu_2418_p00 = bound_reg_4154;

assign grp_fu_2418_p1 = grp_fu_2418_p10;

assign grp_fu_2418_p10 = curr_layer_ker_w_rea_reg_4076;

assign grp_fu_2430_p0 = grp_fu_2430_p00;

assign grp_fu_2430_p00 = bound1_reg_4171;

assign grp_fu_2430_p1 = grp_fu_2430_p10;

assign grp_fu_2430_p10 = curr_layer_ker_h_rea_reg_4081;

assign grp_fu_3637_p0 = 11'd27;

assign grp_fu_3643_p0 = 12'd29;

assign grp_fu_3650_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3657_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3665_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3672_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3680_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3687_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3695_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3702_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3710_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3717_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3725_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3732_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3740_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3747_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3755_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3762_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3770_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3777_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3785_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3792_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3800_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3807_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3815_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3822_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3830_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3837_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3845_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3852_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3860_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3867_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3875_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3882_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3890_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3897_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3905_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3912_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3920_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3927_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3935_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3942_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3950_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3957_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3965_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3972_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3980_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_3987_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_3995_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_4002_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_4010_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_4017_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_4025_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_4032_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_4040_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_4047_p0 = in_value_0_2_i_i_fu_3162_p1;

assign grp_fu_4055_p0 = in_value_0_i_i_fu_3155_p1;

assign grp_fu_4062_p0 = in_value_0_2_i_i_fu_3162_p1;

assign i_fu_2627_p2 = (31'd1 + ap_phi_mux_i_i_i_phi_fu_2290_p4);

assign in_value_0_1_i_i_fu_2871_p1 = $signed(inputfm_1_q0);

assign in_value_0_2_i_i_fu_3162_p1 = $signed(inputfm_2_load_reg_5025);

assign in_value_0_i_i_fu_3155_p1 = $signed(inputfm_0_load_reg_5015);

assign indvar_flatten112_op_fu_2534_p2 = (96'd1 + indvar_flatten2_reg_2241);

assign indvar_flatten_next1_fu_2540_p3 = ((exitcond_flatten_fu_2483_p2[0:0] === 1'b1) ? 96'd1 : indvar_flatten112_op_fu_2534_p2);

assign indvar_flatten_next2_fu_2477_p2 = (128'd1 + indvar_flatten1_reg_2230);

assign indvar_flatten_next_fu_2526_p3 = ((tmp_71_fu_2507_p2[0:0] === 1'b1) ? 64'd1 : indvar_flatten_op_fu_2520_p2);

assign indvar_flatten_op_fu_2520_p2 = (64'd1 + indvar_flatten_reg_2252);

assign inputfm_0_address0 = tmp_86_cast_fu_2834_p1;

assign inputfm_1_address0 = tmp_86_cast_fu_2834_p1;

assign inputfm_2_address0 = tmp_86_cast_fu_2834_p1;

assign j_fu_2669_p2 = (31'd1 + j_i_i_mid_fu_2633_p3);

assign j_i_i_mid_fu_2633_p3 = ((ap_reg_pp0_iter1_exitcond_flatten_reg_4218[0:0] === 1'b1) ? 31'd0 : ap_phi_mux_j_i_i_phi_fu_2301_p4);

assign out_value_0_1_i_i_fu_2879_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_0_1_i_i_fu_2879_p1 = weightsbuf_0_1_q0;

assign out_value_0_1_i_i_fu_2879_p2 = ($signed(out_value_0_1_i_i_fu_2879_p0) * $signed(out_value_0_1_i_i_fu_2879_p1));

assign out_value_10_1_i_i_fu_2979_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_10_1_i_i_fu_2979_p1 = weightsbuf_10_1_q0;

assign out_value_10_1_i_i_fu_2979_p2 = ($signed(out_value_10_1_i_i_fu_2979_p0) * $signed(out_value_10_1_i_i_fu_2979_p1));

assign out_value_11_1_i_i_fu_2989_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_11_1_i_i_fu_2989_p1 = weightsbuf_11_1_q0;

assign out_value_11_1_i_i_fu_2989_p2 = ($signed(out_value_11_1_i_i_fu_2989_p0) * $signed(out_value_11_1_i_i_fu_2989_p1));

assign out_value_12_1_i_i_fu_2999_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_12_1_i_i_fu_2999_p1 = weightsbuf_12_1_q0;

assign out_value_12_1_i_i_fu_2999_p2 = ($signed(out_value_12_1_i_i_fu_2999_p0) * $signed(out_value_12_1_i_i_fu_2999_p1));

assign out_value_13_1_i_i_fu_3009_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_13_1_i_i_fu_3009_p1 = weightsbuf_13_1_q0;

assign out_value_13_1_i_i_fu_3009_p2 = ($signed(out_value_13_1_i_i_fu_3009_p0) * $signed(out_value_13_1_i_i_fu_3009_p1));

assign out_value_14_1_i_i_fu_3019_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_14_1_i_i_fu_3019_p1 = weightsbuf_14_1_q0;

assign out_value_14_1_i_i_fu_3019_p2 = ($signed(out_value_14_1_i_i_fu_3019_p0) * $signed(out_value_14_1_i_i_fu_3019_p1));

assign out_value_15_1_i_i_fu_3029_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_15_1_i_i_fu_3029_p1 = weightsbuf_15_1_q0;

assign out_value_15_1_i_i_fu_3029_p2 = ($signed(out_value_15_1_i_i_fu_3029_p0) * $signed(out_value_15_1_i_i_fu_3029_p1));

assign out_value_16_1_i_i_fu_3039_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_16_1_i_i_fu_3039_p1 = weightsbuf_16_1_q0;

assign out_value_16_1_i_i_fu_3039_p2 = ($signed(out_value_16_1_i_i_fu_3039_p0) * $signed(out_value_16_1_i_i_fu_3039_p1));

assign out_value_17_1_i_i_fu_3049_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_17_1_i_i_fu_3049_p1 = weightsbuf_17_1_q0;

assign out_value_17_1_i_i_fu_3049_p2 = ($signed(out_value_17_1_i_i_fu_3049_p0) * $signed(out_value_17_1_i_i_fu_3049_p1));

assign out_value_18_1_i_i_fu_3059_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_18_1_i_i_fu_3059_p1 = weightsbuf_18_1_q0;

assign out_value_18_1_i_i_fu_3059_p2 = ($signed(out_value_18_1_i_i_fu_3059_p0) * $signed(out_value_18_1_i_i_fu_3059_p1));

assign out_value_19_1_i_i_fu_3069_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_19_1_i_i_fu_3069_p1 = weightsbuf_19_1_q0;

assign out_value_19_1_i_i_fu_3069_p2 = ($signed(out_value_19_1_i_i_fu_3069_p0) * $signed(out_value_19_1_i_i_fu_3069_p1));

assign out_value_1_1_i_i_fu_2889_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_1_1_i_i_fu_2889_p1 = weightsbuf_1_1_q0;

assign out_value_1_1_i_i_fu_2889_p2 = ($signed(out_value_1_1_i_i_fu_2889_p0) * $signed(out_value_1_1_i_i_fu_2889_p1));

assign out_value_20_1_i_i_fu_3079_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_20_1_i_i_fu_3079_p1 = weightsbuf_20_1_q0;

assign out_value_20_1_i_i_fu_3079_p2 = ($signed(out_value_20_1_i_i_fu_3079_p0) * $signed(out_value_20_1_i_i_fu_3079_p1));

assign out_value_21_1_i_i_fu_3089_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_21_1_i_i_fu_3089_p1 = weightsbuf_21_1_q0;

assign out_value_21_1_i_i_fu_3089_p2 = ($signed(out_value_21_1_i_i_fu_3089_p0) * $signed(out_value_21_1_i_i_fu_3089_p1));

assign out_value_22_1_i_i_fu_3099_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_22_1_i_i_fu_3099_p1 = weightsbuf_22_1_q0;

assign out_value_22_1_i_i_fu_3099_p2 = ($signed(out_value_22_1_i_i_fu_3099_p0) * $signed(out_value_22_1_i_i_fu_3099_p1));

assign out_value_23_1_i_i_fu_3109_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_23_1_i_i_fu_3109_p1 = weightsbuf_23_1_q0;

assign out_value_23_1_i_i_fu_3109_p2 = ($signed(out_value_23_1_i_i_fu_3109_p0) * $signed(out_value_23_1_i_i_fu_3109_p1));

assign out_value_24_1_i_i_fu_3119_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_24_1_i_i_fu_3119_p1 = weightsbuf_24_1_q0;

assign out_value_24_1_i_i_fu_3119_p2 = ($signed(out_value_24_1_i_i_fu_3119_p0) * $signed(out_value_24_1_i_i_fu_3119_p1));

assign out_value_25_1_i_i_fu_3129_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_25_1_i_i_fu_3129_p1 = weightsbuf_25_1_q0;

assign out_value_25_1_i_i_fu_3129_p2 = ($signed(out_value_25_1_i_i_fu_3129_p0) * $signed(out_value_25_1_i_i_fu_3129_p1));

assign out_value_26_1_i_i_fu_3139_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_26_1_i_i_fu_3139_p1 = weightsbuf_26_1_q0;

assign out_value_26_1_i_i_fu_3139_p2 = ($signed(out_value_26_1_i_i_fu_3139_p0) * $signed(out_value_26_1_i_i_fu_3139_p1));

assign out_value_27_1_i_i_fu_3149_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_27_1_i_i_fu_3149_p1 = weightsbuf_27_1_q0;

assign out_value_27_1_i_i_fu_3149_p2 = ($signed(out_value_27_1_i_i_fu_3149_p0) * $signed(out_value_27_1_i_i_fu_3149_p1));

assign out_value_2_1_i_i_fu_2899_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_2_1_i_i_fu_2899_p1 = weightsbuf_2_1_q0;

assign out_value_2_1_i_i_fu_2899_p2 = ($signed(out_value_2_1_i_i_fu_2899_p0) * $signed(out_value_2_1_i_i_fu_2899_p1));

assign out_value_3_1_i_i_fu_2909_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_3_1_i_i_fu_2909_p1 = weightsbuf_3_1_q0;

assign out_value_3_1_i_i_fu_2909_p2 = ($signed(out_value_3_1_i_i_fu_2909_p0) * $signed(out_value_3_1_i_i_fu_2909_p1));

assign out_value_4_1_i_i_fu_2919_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_4_1_i_i_fu_2919_p1 = weightsbuf_4_1_q0;

assign out_value_4_1_i_i_fu_2919_p2 = ($signed(out_value_4_1_i_i_fu_2919_p0) * $signed(out_value_4_1_i_i_fu_2919_p1));

assign out_value_5_1_i_i_fu_2929_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_5_1_i_i_fu_2929_p1 = weightsbuf_5_1_q0;

assign out_value_5_1_i_i_fu_2929_p2 = ($signed(out_value_5_1_i_i_fu_2929_p0) * $signed(out_value_5_1_i_i_fu_2929_p1));

assign out_value_6_1_i_i_fu_2939_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_6_1_i_i_fu_2939_p1 = weightsbuf_6_1_q0;

assign out_value_6_1_i_i_fu_2939_p2 = ($signed(out_value_6_1_i_i_fu_2939_p0) * $signed(out_value_6_1_i_i_fu_2939_p1));

assign out_value_7_1_i_i_fu_2949_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_7_1_i_i_fu_2949_p1 = weightsbuf_7_1_q0;

assign out_value_7_1_i_i_fu_2949_p2 = ($signed(out_value_7_1_i_i_fu_2949_p0) * $signed(out_value_7_1_i_i_fu_2949_p1));

assign out_value_8_1_i_i_fu_2959_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_8_1_i_i_fu_2959_p1 = weightsbuf_8_1_q0;

assign out_value_8_1_i_i_fu_2959_p2 = ($signed(out_value_8_1_i_i_fu_2959_p0) * $signed(out_value_8_1_i_i_fu_2959_p1));

assign out_value_9_1_i_i_fu_2969_p0 = in_value_0_1_i_i_fu_2871_p1;

assign out_value_9_1_i_i_fu_2969_p1 = weightsbuf_9_1_q0;

assign out_value_9_1_i_i_fu_2969_p2 = ($signed(out_value_9_1_i_i_fu_2969_p0) * $signed(out_value_9_1_i_i_fu_2969_p1));

assign outputfm_0_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_0_d0 = tmp_134_i_i_fu_3360_p2;

assign outputfm_10_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_10_d0 = tmp_134_i_i_53_fu_3460_p2;

assign outputfm_11_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_11_d0 = tmp_134_10_i_i_fu_3470_p2;

assign outputfm_12_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_12_d0 = tmp_134_11_i_i_fu_3480_p2;

assign outputfm_13_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_13_d0 = tmp_134_12_i_i_fu_3490_p2;

assign outputfm_14_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_14_d0 = tmp_134_13_i_i_fu_3500_p2;

assign outputfm_15_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_15_d0 = tmp_134_14_i_i_fu_3510_p2;

assign outputfm_16_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_16_d0 = tmp_134_15_i_i_fu_3520_p2;

assign outputfm_17_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_17_d0 = tmp_134_16_i_i_fu_3530_p2;

assign outputfm_18_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_18_d0 = tmp_134_17_i_i_fu_3540_p2;

assign outputfm_19_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_19_d0 = tmp_134_18_i_i_fu_3550_p2;

assign outputfm_1_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_1_d0 = tmp_134_1_i_i_fu_3370_p2;

assign outputfm_20_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_20_d0 = tmp_134_19_i_i_fu_3560_p2;

assign outputfm_21_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_21_d0 = tmp_134_20_i_i_fu_3570_p2;

assign outputfm_22_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_22_d0 = tmp_134_21_i_i_fu_3580_p2;

assign outputfm_23_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_23_d0 = tmp_134_22_i_i_fu_3590_p2;

assign outputfm_24_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_24_d0 = tmp_134_23_i_i_fu_3600_p2;

assign outputfm_25_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_25_d0 = tmp_134_24_i_i_fu_3610_p2;

assign outputfm_26_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_26_d0 = tmp_134_25_i_i_fu_3620_p2;

assign outputfm_27_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_27_d0 = tmp_134_26_i_i_fu_3630_p2;

assign outputfm_2_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_2_d0 = tmp_134_2_i_i_fu_3380_p2;

assign outputfm_3_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_3_d0 = tmp_134_3_i_i_fu_3390_p2;

assign outputfm_4_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_4_d0 = tmp_134_4_i_i_fu_3400_p2;

assign outputfm_5_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_5_d0 = tmp_134_5_i_i_fu_3410_p2;

assign outputfm_6_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_6_d0 = tmp_134_6_i_i_fu_3420_p2;

assign outputfm_7_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_7_d0 = tmp_134_7_i_i_fu_3430_p2;

assign outputfm_8_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_8_d0 = tmp_134_8_i_i_fu_3440_p2;

assign outputfm_9_address0 = ap_reg_pp0_iter6_tmp_87_cast_reg_4815;

assign outputfm_9_d0 = tmp_134_9_i_i_fu_3450_p2;

assign p_mid2_fu_2675_p3 = ((ap_reg_pp0_iter1_exitcond_flatten_mid_2_reg_4226[0:0] === 1'b1) ? j_fu_2669_p2 : j_i_i_mid_fu_2633_p3);

assign p_mid3_fu_2640_p3 = ((ap_reg_pp0_iter1_exitcond_flatten_reg_4218[0:0] === 1'b1) ? i_fu_2627_p2 : ap_phi_mux_i_i_i_phi_fu_2290_p4);

assign p_shl_cast_fu_2655_p3 = {{tmp_70_fu_2651_p1}, {2'd0}};

assign partial_outputfm_0_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_0_address1 = ap_reg_pp0_iter6_partial_outputfm_0_s_reg_4847;

assign partial_outputfm_0_d1 = tmp_134_i_i_fu_3360_p2;

assign partial_outputfm_10_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_10_address1 = ap_reg_pp0_iter6_partial_outputfm_10_1_reg_4907;

assign partial_outputfm_10_d1 = tmp_134_i_i_53_fu_3460_p2;

assign partial_outputfm_11_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_11_address1 = ap_reg_pp0_iter6_partial_outputfm_11_1_reg_4913;

assign partial_outputfm_11_d1 = tmp_134_10_i_i_fu_3470_p2;

assign partial_outputfm_12_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_12_address1 = ap_reg_pp0_iter6_partial_outputfm_12_1_reg_4919;

assign partial_outputfm_12_d1 = tmp_134_11_i_i_fu_3480_p2;

assign partial_outputfm_13_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_13_address1 = ap_reg_pp0_iter6_partial_outputfm_13_1_reg_4925;

assign partial_outputfm_13_d1 = tmp_134_12_i_i_fu_3490_p2;

assign partial_outputfm_14_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_14_address1 = ap_reg_pp0_iter6_partial_outputfm_14_1_reg_4931;

assign partial_outputfm_14_d1 = tmp_134_13_i_i_fu_3500_p2;

assign partial_outputfm_15_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_15_address1 = ap_reg_pp0_iter6_partial_outputfm_15_1_reg_4937;

assign partial_outputfm_15_d1 = tmp_134_14_i_i_fu_3510_p2;

assign partial_outputfm_16_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_16_address1 = ap_reg_pp0_iter6_partial_outputfm_16_1_reg_4943;

assign partial_outputfm_16_d1 = tmp_134_15_i_i_fu_3520_p2;

assign partial_outputfm_17_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_17_address1 = ap_reg_pp0_iter6_partial_outputfm_17_1_reg_4949;

assign partial_outputfm_17_d1 = tmp_134_16_i_i_fu_3530_p2;

assign partial_outputfm_18_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_18_address1 = ap_reg_pp0_iter6_partial_outputfm_18_1_reg_4955;

assign partial_outputfm_18_d1 = tmp_134_17_i_i_fu_3540_p2;

assign partial_outputfm_19_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_19_address1 = ap_reg_pp0_iter6_partial_outputfm_19_1_reg_4961;

assign partial_outputfm_19_d1 = tmp_134_18_i_i_fu_3550_p2;

assign partial_outputfm_1_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_1_address1 = ap_reg_pp0_iter6_partial_outputfm_1_s_reg_4853;

assign partial_outputfm_1_d1 = tmp_134_1_i_i_fu_3370_p2;

assign partial_outputfm_20_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_20_address1 = ap_reg_pp0_iter6_partial_outputfm_20_1_reg_4967;

assign partial_outputfm_20_d1 = tmp_134_19_i_i_fu_3560_p2;

assign partial_outputfm_21_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_21_address1 = ap_reg_pp0_iter6_partial_outputfm_21_1_reg_4973;

assign partial_outputfm_21_d1 = tmp_134_20_i_i_fu_3570_p2;

assign partial_outputfm_22_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_22_address1 = ap_reg_pp0_iter6_partial_outputfm_22_1_reg_4979;

assign partial_outputfm_22_d1 = tmp_134_21_i_i_fu_3580_p2;

assign partial_outputfm_23_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_23_address1 = ap_reg_pp0_iter6_partial_outputfm_23_1_reg_4985;

assign partial_outputfm_23_d1 = tmp_134_22_i_i_fu_3590_p2;

assign partial_outputfm_24_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_24_address1 = ap_reg_pp0_iter6_partial_outputfm_24_1_reg_4991;

assign partial_outputfm_24_d1 = tmp_134_23_i_i_fu_3600_p2;

assign partial_outputfm_25_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_25_address1 = ap_reg_pp0_iter6_partial_outputfm_25_1_reg_4997;

assign partial_outputfm_25_d1 = tmp_134_24_i_i_fu_3610_p2;

assign partial_outputfm_26_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_26_address1 = ap_reg_pp0_iter6_partial_outputfm_26_1_reg_5003;

assign partial_outputfm_26_d1 = tmp_134_25_i_i_fu_3620_p2;

assign partial_outputfm_27_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_27_address1 = ap_reg_pp0_iter6_partial_outputfm_27_1_reg_5009;

assign partial_outputfm_27_d1 = tmp_134_26_i_i_fu_3630_p2;

assign partial_outputfm_2_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_2_address1 = ap_reg_pp0_iter6_partial_outputfm_2_s_reg_4859;

assign partial_outputfm_2_d1 = tmp_134_2_i_i_fu_3380_p2;

assign partial_outputfm_3_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_3_address1 = ap_reg_pp0_iter6_partial_outputfm_3_s_reg_4865;

assign partial_outputfm_3_d1 = tmp_134_3_i_i_fu_3390_p2;

assign partial_outputfm_4_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_4_address1 = ap_reg_pp0_iter6_partial_outputfm_4_s_reg_4871;

assign partial_outputfm_4_d1 = tmp_134_4_i_i_fu_3400_p2;

assign partial_outputfm_5_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_5_address1 = ap_reg_pp0_iter6_partial_outputfm_5_s_reg_4877;

assign partial_outputfm_5_d1 = tmp_134_5_i_i_fu_3410_p2;

assign partial_outputfm_6_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_6_address1 = ap_reg_pp0_iter6_partial_outputfm_6_s_reg_4883;

assign partial_outputfm_6_d1 = tmp_134_6_i_i_fu_3420_p2;

assign partial_outputfm_7_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_7_address1 = ap_reg_pp0_iter6_partial_outputfm_7_s_reg_4889;

assign partial_outputfm_7_d1 = tmp_134_7_i_i_fu_3430_p2;

assign partial_outputfm_8_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_8_address1 = ap_reg_pp0_iter6_partial_outputfm_8_s_reg_4895;

assign partial_outputfm_8_d1 = tmp_134_8_i_i_fu_3440_p2;

assign partial_outputfm_9_address0 = tmp_87_cast_fu_2840_p1;

assign partial_outputfm_9_address1 = ap_reg_pp0_iter6_partial_outputfm_9_s_reg_4901;

assign partial_outputfm_9_d1 = tmp_134_9_i_i_fu_3450_p2;

assign r_index_fu_2548_p2 = ($signed(curr_layer_str_h_rea_reg_4091) * $signed(trr_i_i_reg_2275));

assign r_index_mid1_fu_2710_p2 = ($signed(curr_layer_str_h_rea_reg_4091) * $signed(trr_reg_4263));

assign smax4_fu_2344_p3 = ((tmp_56_reg_4124[0:0] === 1'b1) ? tmp_s_reg_4114 : tmp_55_reg_4119);

assign smax5_fu_2360_p3 = ((tmp_58_fu_2355_p2[0:0] === 1'b1) ? row_read_reg_4097 : tmp_57_fu_2349_p2);

assign smax6_fu_2372_p3 = ((tmp_62_reg_4139[0:0] === 1'b1) ? tmp_60_reg_4129 : tmp_61_reg_4134);

assign smax7_fu_2388_p3 = ((tmp_64_fu_2383_p2[0:0] === 1'b1) ? col_read_reg_4104 : tmp_63_fu_2377_p2);

assign tcc_fu_2617_p2 = ($signed(32'd1) + $signed(tcc_i_i_mid2_fu_2577_p3));

assign tcc_i_i_mid2_fu_2577_p3 = ((tmp_119_i_i_mid2_reg_4240[0:0] === 1'b1) ? tcc_i_i_mid_fu_2564_p3 : 32'd0);

assign tcc_i_i_mid_fu_2564_p3 = ((tmp_71_reg_4233[0:0] === 1'b1) ? 32'd0 : tcc_i_i_reg_2263);

assign tmp_107_i_i_fu_2436_p2 = (col_read_reg_4104 + 32'd27);

assign tmp_108_i_i_fu_2441_p2 = (($signed(tmp_107_i_i_fu_2436_p2) < $signed(curr_layer_out_w_rea_reg_4070)) ? 1'b1 : 1'b0);

assign tmp_114_curr_layer_o_fu_2446_p3 = ((tmp_108_i_i_fu_2441_p2[0:0] === 1'b1) ? tmp_107_i_i_fu_2436_p2 : curr_layer_out_w_rea_reg_4070);

assign tmp_118_i_i_fu_2462_p2 = (col_read_reg_4104 + ap_phi_mux_tcc_i_i_phi_fu_2267_p4);

assign tmp_119_i_i_fu_2467_p2 = (($signed(tmp_118_i_i_fu_2462_p2) < $signed(tmp_114_curr_layer_o_reg_4187)) ? 1'b1 : 1'b0);

assign tmp_119_i_i_mid1_fu_2488_p3 = ((exitcond_flatten_fu_2483_p2[0:0] === 1'b1) ? tmp_119_i_i_mid_reg_4198 : tmp_119_i_i_fu_2467_p2);

assign tmp_119_i_i_mid2_fu_2513_p3 = ((exitcond_flatten_mid_2_fu_2500_p3[0:0] === 1'b1) ? tmp_119_i_i_mid_reg_4198 : tmp_119_i_i_mid1_fu_2488_p3);

assign tmp_119_i_i_mid_fu_2453_p2 = (($signed(col_read_reg_4104) < $signed(tmp_114_curr_layer_o_reg_4187)) ? 1'b1 : 1'b0);

assign tmp_133_10_i_i_fu_3467_p1 = out_value_tot_1_11_2_reg_5415;

assign tmp_133_11_i_i_fu_3477_p1 = out_value_tot_1_12_2_reg_5425;

assign tmp_133_12_i_i_fu_3487_p1 = out_value_tot_1_13_2_reg_5435;

assign tmp_133_13_i_i_fu_3497_p1 = out_value_tot_1_14_2_reg_5445;

assign tmp_133_14_i_i_fu_3507_p1 = out_value_tot_1_15_2_reg_5455;

assign tmp_133_15_i_i_fu_3517_p1 = out_value_tot_1_16_2_reg_5465;

assign tmp_133_16_i_i_fu_3527_p1 = out_value_tot_1_17_2_reg_5475;

assign tmp_133_17_i_i_fu_3537_p1 = out_value_tot_1_18_2_reg_5485;

assign tmp_133_18_i_i_fu_3547_p1 = out_value_tot_1_19_2_reg_5495;

assign tmp_133_19_i_i_fu_3557_p1 = out_value_tot_1_20_2_reg_5505;

assign tmp_133_1_i_i_fu_3367_p1 = out_value_tot_1_1_2_s_reg_5315;

assign tmp_133_20_i_i_fu_3567_p1 = out_value_tot_1_21_2_reg_5515;

assign tmp_133_21_i_i_fu_3577_p1 = out_value_tot_1_22_2_reg_5525;

assign tmp_133_22_i_i_fu_3587_p1 = out_value_tot_1_23_2_reg_5535;

assign tmp_133_23_i_i_fu_3597_p1 = out_value_tot_1_24_2_reg_5545;

assign tmp_133_24_i_i_fu_3607_p1 = out_value_tot_1_25_2_reg_5555;

assign tmp_133_25_i_i_fu_3617_p1 = out_value_tot_1_26_2_reg_5565;

assign tmp_133_26_i_i_fu_3627_p1 = out_value_tot_1_27_2_reg_5575;

assign tmp_133_2_i_i_fu_3377_p1 = out_value_tot_1_2_2_s_reg_5325;

assign tmp_133_3_i_i_fu_3387_p1 = out_value_tot_1_3_2_s_reg_5335;

assign tmp_133_4_i_i_fu_3397_p1 = out_value_tot_1_4_2_s_reg_5345;

assign tmp_133_5_i_i_fu_3407_p1 = out_value_tot_1_5_2_s_reg_5355;

assign tmp_133_6_i_i_fu_3417_p1 = out_value_tot_1_6_2_s_reg_5365;

assign tmp_133_7_i_i_fu_3427_p1 = out_value_tot_1_7_2_s_reg_5375;

assign tmp_133_8_i_i_fu_3437_p1 = out_value_tot_1_8_2_s_reg_5385;

assign tmp_133_9_i_i_fu_3447_p1 = out_value_tot_1_9_2_s_reg_5395;

assign tmp_133_i_i_52_fu_3457_p1 = out_value_tot_1_10_2_reg_5405;

assign tmp_133_i_i_fu_3357_p1 = out_value_tot_1_0_2_s_reg_5305;

assign tmp_134_10_i_i_fu_3470_p2 = ($signed(partial_outputfm_11_2_reg_5420) + $signed(tmp_133_10_i_i_fu_3467_p1));

assign tmp_134_11_i_i_fu_3480_p2 = ($signed(partial_outputfm_12_2_reg_5430) + $signed(tmp_133_11_i_i_fu_3477_p1));

assign tmp_134_12_i_i_fu_3490_p2 = ($signed(partial_outputfm_13_2_reg_5440) + $signed(tmp_133_12_i_i_fu_3487_p1));

assign tmp_134_13_i_i_fu_3500_p2 = ($signed(partial_outputfm_14_2_reg_5450) + $signed(tmp_133_13_i_i_fu_3497_p1));

assign tmp_134_14_i_i_fu_3510_p2 = ($signed(partial_outputfm_15_2_reg_5460) + $signed(tmp_133_14_i_i_fu_3507_p1));

assign tmp_134_15_i_i_fu_3520_p2 = ($signed(partial_outputfm_16_2_reg_5470) + $signed(tmp_133_15_i_i_fu_3517_p1));

assign tmp_134_16_i_i_fu_3530_p2 = ($signed(partial_outputfm_17_2_reg_5480) + $signed(tmp_133_16_i_i_fu_3527_p1));

assign tmp_134_17_i_i_fu_3540_p2 = ($signed(partial_outputfm_18_2_reg_5490) + $signed(tmp_133_17_i_i_fu_3537_p1));

assign tmp_134_18_i_i_fu_3550_p2 = ($signed(partial_outputfm_19_2_reg_5500) + $signed(tmp_133_18_i_i_fu_3547_p1));

assign tmp_134_19_i_i_fu_3560_p2 = ($signed(partial_outputfm_20_2_reg_5510) + $signed(tmp_133_19_i_i_fu_3557_p1));

assign tmp_134_1_i_i_fu_3370_p2 = ($signed(partial_outputfm_1_1_reg_5320) + $signed(tmp_133_1_i_i_fu_3367_p1));

assign tmp_134_20_i_i_fu_3570_p2 = ($signed(partial_outputfm_21_2_reg_5520) + $signed(tmp_133_20_i_i_fu_3567_p1));

assign tmp_134_21_i_i_fu_3580_p2 = ($signed(partial_outputfm_22_2_reg_5530) + $signed(tmp_133_21_i_i_fu_3577_p1));

assign tmp_134_22_i_i_fu_3590_p2 = ($signed(partial_outputfm_23_2_reg_5540) + $signed(tmp_133_22_i_i_fu_3587_p1));

assign tmp_134_23_i_i_fu_3600_p2 = ($signed(partial_outputfm_24_2_reg_5550) + $signed(tmp_133_23_i_i_fu_3597_p1));

assign tmp_134_24_i_i_fu_3610_p2 = ($signed(partial_outputfm_25_2_reg_5560) + $signed(tmp_133_24_i_i_fu_3607_p1));

assign tmp_134_25_i_i_fu_3620_p2 = ($signed(partial_outputfm_26_2_reg_5570) + $signed(tmp_133_25_i_i_fu_3617_p1));

assign tmp_134_26_i_i_fu_3630_p2 = ($signed(partial_outputfm_27_2_reg_5580) + $signed(tmp_133_26_i_i_fu_3627_p1));

assign tmp_134_2_i_i_fu_3380_p2 = ($signed(partial_outputfm_2_1_reg_5330) + $signed(tmp_133_2_i_i_fu_3377_p1));

assign tmp_134_3_i_i_fu_3390_p2 = ($signed(partial_outputfm_3_1_reg_5340) + $signed(tmp_133_3_i_i_fu_3387_p1));

assign tmp_134_4_i_i_fu_3400_p2 = ($signed(partial_outputfm_4_1_reg_5350) + $signed(tmp_133_4_i_i_fu_3397_p1));

assign tmp_134_5_i_i_fu_3410_p2 = ($signed(partial_outputfm_5_1_reg_5360) + $signed(tmp_133_5_i_i_fu_3407_p1));

assign tmp_134_6_i_i_fu_3420_p2 = ($signed(partial_outputfm_6_1_reg_5370) + $signed(tmp_133_6_i_i_fu_3417_p1));

assign tmp_134_7_i_i_fu_3430_p2 = ($signed(partial_outputfm_7_1_reg_5380) + $signed(tmp_133_7_i_i_fu_3427_p1));

assign tmp_134_8_i_i_fu_3440_p2 = ($signed(partial_outputfm_8_1_reg_5390) + $signed(tmp_133_8_i_i_fu_3437_p1));

assign tmp_134_9_i_i_fu_3450_p2 = ($signed(partial_outputfm_9_1_reg_5400) + $signed(tmp_133_9_i_i_fu_3447_p1));

assign tmp_134_i_i_53_fu_3460_p2 = ($signed(partial_outputfm_10_2_reg_5410) + $signed(tmp_133_i_i_52_fu_3457_p1));

assign tmp_134_i_i_fu_3360_p2 = ($signed(partial_outputfm_0_1_reg_5310) + $signed(tmp_133_i_i_fu_3357_p1));

assign tmp_55_fu_2314_p2 = ($signed(32'd4294967258) - $signed(row_dout));

assign tmp_56_fu_2320_p2 = (($signed(tmp_55_fu_2314_p2) < $signed(tmp_s_fu_2308_p2)) ? 1'b1 : 1'b0);

assign tmp_57_fu_2349_p2 = (smax4_fu_2344_p3 ^ 32'd4294967295);

assign tmp_58_fu_2355_p2 = (($signed(row_read_reg_4097) > $signed(tmp_57_fu_2349_p2)) ? 1'b1 : 1'b0);

assign tmp_59_fu_2367_p2 = (smax5_fu_2360_p3 - row_read_reg_4097);

assign tmp_60_fu_2326_p2 = (curr_layer_out_w_dout ^ 32'd4294967295);

assign tmp_61_fu_2332_p2 = ($signed(32'd4294967268) - $signed(col_dout));

assign tmp_62_fu_2338_p2 = (($signed(tmp_61_fu_2332_p2) < $signed(tmp_60_fu_2326_p2)) ? 1'b1 : 1'b0);

assign tmp_63_fu_2377_p2 = (smax6_fu_2372_p3 ^ 32'd4294967295);

assign tmp_64_fu_2383_p2 = (($signed(col_read_reg_4104) > $signed(tmp_63_fu_2377_p2)) ? 1'b1 : 1'b0);

assign tmp_65_fu_2395_p2 = (smax7_fu_2388_p3 - col_read_reg_4104);

assign tmp_66_fu_2663_p2 = (p_shl_cast_fu_2655_p3 - tmp_69_fu_2647_p1);

assign tmp_67_fu_2623_p1 = ap_phi_mux_i_i_i_phi_fu_2290_p4[11:0];

assign tmp_68_fu_2553_p1 = r_index_fu_2548_p2[11:0];

assign tmp_69_fu_2647_p1 = p_mid3_fu_2640_p3[4:0];

assign tmp_70_fu_2651_p1 = p_mid3_fu_2640_p3[2:0];

assign tmp_71_fu_2507_p2 = (exitcond_flatten_mid_2_fu_2500_p3 | exitcond_flatten_fu_2483_p2);

assign tmp_72_fu_2682_p1 = j_fu_2669_p2[4:0];

assign tmp_73_fu_2686_p1 = ap_phi_mux_j_i_i_phi_fu_2301_p4[4:0];

assign tmp_74_fu_2690_p3 = ((ap_reg_pp0_iter1_exitcond_flatten_reg_4218[0:0] === 1'b1) ? 5'd0 : tmp_73_fu_2686_p1);

assign tmp_75_fu_2697_p3 = ((ap_reg_pp0_iter1_exitcond_flatten_mid_2_reg_4226[0:0] === 1'b1) ? tmp_72_fu_2682_p1 : tmp_74_fu_2690_p3);

assign tmp_76_fu_2704_p2 = (tmp_75_fu_2697_p3 + tmp_66_fu_2663_p2);

assign tmp_77_fu_2714_p1 = p_mid3_fu_2640_p3[11:0];

assign tmp_78_fu_2718_p1 = r_index_mid1_fu_2710_p2[11:0];

assign tmp_79_fu_2722_p1 = p_mid3_fu_2640_p3[11:0];

assign tmp_80_fu_2726_p1 = i_fu_2627_p2[11:0];

assign tmp_81_fu_2730_p2 = (tmp_68_reg_4258 + tmp_67_fu_2623_p1);

assign tmp_82_cast_fu_2775_p1 = $signed(ap_reg_pp0_iter3_tmp_76_reg_4303);

assign tmp_82_fu_2735_p3 = ((ap_reg_pp0_iter1_exitcond_flatten_reg_4218[0:0] === 1'b1) ? tmp_80_fu_2726_p1 : tmp_81_fu_2730_p2);

assign tmp_83_fu_2742_p3 = ((ap_reg_pp0_iter1_exitcond_flatten_mid_2_reg_4226[0:0] === 1'b1) ? tmp_79_fu_2722_p1 : tmp_82_fu_2735_p3);

assign tmp_86_cast_fu_2834_p1 = grp_fu_3643_p3;

assign tmp_87_cast_fu_2840_p1 = ap_reg_pp0_iter4_tmp_87_reg_4333;

assign tmp_88_fu_2761_p2 = (tmp_78_reg_4313 + tmp_77_reg_4308);

assign tmp_89_fu_2765_p3 = ((ap_reg_pp0_iter2_tmp_119_i_i_mid2_reg_4240[0:0] === 1'b1) ? tmp_83_reg_4318 : tmp_88_fu_2761_p2);

assign tmp_90_fu_2584_p1 = trr_i_i_reg_2275[10:0];

assign tmp_91_fu_2588_p3 = ((tmp_71_reg_4233[0:0] === 1'b1) ? 11'd0 : tmp_90_fu_2584_p1);

assign tmp_92_fu_2595_p1 = trr_fu_2571_p2[10:0];

assign tmp_93_fu_2599_p3 = ((tmp_119_i_i_mid2_reg_4240[0:0] === 1'b1) ? tmp_91_fu_2588_p3 : tmp_92_fu_2595_p1);

assign tmp_94_fu_2753_p1 = p_mid2_fu_2675_p3[11:0];

assign tmp_95_fu_2757_p1 = c_index_fu_2749_p2[11:0];

assign tmp_96_fu_2771_p2 = (tmp_95_reg_4328 + tmp_94_reg_4323);

assign tmp_97_fu_2613_p1 = tcc_i_i_mid2_fu_2577_p3[10:0];

assign tmp_s_fu_2308_p2 = (curr_layer_out_h_dout ^ 32'd4294967295);

assign trr_fu_2571_p2 = (32'd1 + trr_i_i_mid_fu_2557_p3);

assign trr_i_i_mid2_fu_2606_p3 = ((tmp_119_i_i_mid2_reg_4240[0:0] === 1'b1) ? trr_i_i_mid_fu_2557_p3 : trr_fu_2571_p2);

assign trr_i_i_mid_fu_2557_p3 = ((tmp_71_reg_4233[0:0] === 1'b1) ? 32'd0 : trr_i_i_reg_2275);

assign weightsbuf_0_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_0_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_0_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_10_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_10_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_10_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_11_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_11_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_11_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_12_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_12_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_12_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_13_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_13_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_13_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_14_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_14_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_14_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_15_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_15_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_15_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_16_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_16_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_16_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_17_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_17_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_17_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_18_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_18_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_18_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_19_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_19_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_19_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_1_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_1_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_1_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_20_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_20_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_20_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_21_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_21_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_21_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_22_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_22_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_22_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_23_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_23_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_23_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_24_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_24_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_24_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_25_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_25_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_25_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_26_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_26_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_26_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_27_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_27_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_27_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_2_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_2_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_2_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_3_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_3_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_3_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_4_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_4_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_4_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_5_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_5_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_5_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_6_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_6_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_6_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_7_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_7_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_7_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_8_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_8_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_8_2_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_9_0_address0 = tmp_82_cast_reg_4348;

assign weightsbuf_9_1_address0 = tmp_82_cast_fu_2775_p1;

assign weightsbuf_9_2_address0 = tmp_82_cast_fu_2775_p1;

endmodule //convolve4
