{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716841063804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716841063805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 17:17:43 2024 " "Processing started: Mon May 27 17:17:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716841063805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716841063805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto-final -c projeto-final " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto-final -c projeto-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716841063805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716841063959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716841063959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bloco.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bloco.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloco " "Found entity 1: bloco" {  } { { "../bloco.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bloco.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716841068194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716841068194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../vga.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716841068195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716841068195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716841068196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716841068196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../timer.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716841068198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716841068198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/placar.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/placar.v" { { "Info" "ISGN_ENTITY_NAME" "1 placar " "Found entity 1: placar" {  } { { "../placar.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/placar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716841068199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716841068199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_bar.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_bar.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_bar " "Found entity 1: move_bar" {  } { { "../move_bar.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_bar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716841068200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716841068200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_ball " "Found entity 1: move_ball" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716841068201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716841068201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/cb7s.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/cb7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cb7s " "Found entity 1: cb7s" {  } { { "../cb7s.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/cb7s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716841068203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716841068203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/button.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/button.v" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "../button.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716841068204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716841068204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "../bcd.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bcd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716841068205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716841068205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block_down bloco.v(35) " "Verilog HDL Implicit Net warning at bloco.v(35): created implicit net for \"hit_block_down\"" {  } { { "../bloco.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bloco.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716841068205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block_up bloco.v(36) " "Verilog HDL Implicit Net warning at bloco.v(36): created implicit net for \"hit_block_up\"" {  } { { "../bloco.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bloco.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716841068205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block_right bloco.v(37) " "Verilog HDL Implicit Net warning at bloco.v(37): created implicit net for \"hit_block_right\"" {  } { { "../bloco.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bloco.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716841068205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block_left bloco.v(38) " "Verilog HDL Implicit Net warning at bloco.v(38): created implicit net for \"hit_block_left\"" {  } { { "../bloco.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bloco.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716841068205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_center move_ball.v(46) " "Verilog HDL Implicit Net warning at move_ball.v(46): created implicit net for \"hit_center\"" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716841068205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_left move_ball.v(47) " "Verilog HDL Implicit Net warning at move_ball.v(47): created implicit net for \"hit_left\"" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716841068205 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_right move_ball.v(48) " "Verilog HDL Implicit Net warning at move_ball.v(48): created implicit net for \"hit_right\"" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716841068205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716841068230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "endgame top.v(46) " "Verilog HDL or VHDL warning at top.v(46): object \"endgame\" assigned a value but never read" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716841068230 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(185) " "Verilog HDL assignment warning at top.v(185): truncated value with size 32 to match size of target (8)" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068232 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(186) " "Verilog HDL assignment warning at top.v(186): truncated value with size 32 to match size of target (8)" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068232 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(187) " "Verilog HDL assignment warning at top.v(187): truncated value with size 32 to match size of target (8)" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068232 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "placar placar:p " "Elaborating entity \"placar\" for hierarchy \"placar:p\"" {  } { { "../top.v" "p" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716841068239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 placar.v(99) " "Verilog HDL assignment warning at placar.v(99): truncated value with size 32 to match size of target (9)" {  } { { "../placar.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/placar.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068240 "|top|placar:p"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 placar.v(112) " "Verilog HDL assignment warning at placar.v(112): truncated value with size 32 to match size of target (9)" {  } { { "../placar.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/placar.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068240 "|top|placar:p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd placar:p\|bcd:b1 " "Elaborating entity \"bcd\" for hierarchy \"placar:p\|bcd:b1\"" {  } { { "../placar.v" "b1" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/placar.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716841068240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cb7s placar:p\|cb7s:c0_vidas " "Elaborating entity \"cb7s\" for hierarchy \"placar:p\|cb7s:c0_vidas\"" {  } { { "../placar.v" "c0_vidas" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/placar.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716841068241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button placar:p\|button:b " "Elaborating entity \"button\" for hierarchy \"placar:p\|button:b\"" {  } { { "../placar.v" "b" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/placar.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716841068242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:v " "Elaborating entity \"vga\" for hierarchy \"vga:v\"" {  } { { "../top.v" "v" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716841068243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(38) " "Verilog HDL assignment warning at vga.v(38): truncated value with size 32 to match size of target (10)" {  } { { "../vga.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/vga.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068244 "|top|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(41) " "Verilog HDL assignment warning at vga.v(41): truncated value with size 32 to match size of target (10)" {  } { { "../vga.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/vga.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068244 "|top|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(49) " "Verilog HDL assignment warning at vga.v(49): truncated value with size 32 to match size of target (1)" {  } { { "../vga.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/vga.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068244 "|top|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(50) " "Verilog HDL assignment warning at vga.v(50): truncated value with size 32 to match size of target (1)" {  } { { "../vga.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/vga.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068244 "|top|vga:v"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_bar move_bar:m " "Elaborating entity \"move_bar\" for hierarchy \"move_bar:m\"" {  } { { "../top.v" "m" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716841068244 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "move_bar.v(38) " "Verilog HDL Case Statement information at move_bar.v(38): all case item expressions in this case statement are onehot" {  } { { "../move_bar.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_bar.v" 38 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1716841068245 "|top|move_bar:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_bar.v(48) " "Verilog HDL assignment warning at move_bar.v(48): truncated value with size 32 to match size of target (10)" {  } { { "../move_bar.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_bar.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068245 "|top|move_bar:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_bar.v(63) " "Verilog HDL assignment warning at move_bar.v(63): truncated value with size 32 to match size of target (10)" {  } { { "../move_bar.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_bar.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068245 "|top|move_bar:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer move_bar:m\|timer:t " "Elaborating entity \"timer\" for hierarchy \"move_bar:m\|timer:t\"" {  } { { "../move_bar.v" "t" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_bar.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716841068245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 timer.v(20) " "Verilog HDL assignment warning at timer.v(20): truncated value with size 32 to match size of target (31)" {  } { { "../timer.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/timer.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068246 "|top|move_bar:m|timer:t"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_ball move_ball:b " "Elaborating entity \"move_ball\" for hierarchy \"move_ball:b\"" {  } { { "../top.v" "b" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716841068246 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hit_center move_ball.v(46) " "Verilog HDL or VHDL warning at move_ball.v(46): object \"hit_center\" assigned a value but never read" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716841068247 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(58) " "Verilog HDL assignment warning at move_ball.v(58): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068247 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(83) " "Verilog HDL assignment warning at move_ball.v(83): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068247 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(87) " "Verilog HDL assignment warning at move_ball.v(87): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068247 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(91) " "Verilog HDL assignment warning at move_ball.v(91): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068247 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(95) " "Verilog HDL assignment warning at move_ball.v(95): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068247 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(99) " "Verilog HDL assignment warning at move_ball.v(99): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068247 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(101) " "Verilog HDL assignment warning at move_ball.v(101): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068247 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(102) " "Verilog HDL assignment warning at move_ball.v(102): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068247 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(105) " "Verilog HDL assignment warning at move_ball.v(105): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068247 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(106) " "Verilog HDL assignment warning at move_ball.v(106): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716841068247 "|top|move_ball:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloco bloco:b1 " "Elaborating entity \"bloco\" for hierarchy \"bloco:b1\"" {  } { { "../top.v" "b1" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716841068248 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716841068673 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716841069293 "|top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716841069293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716841069343 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716841069819 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716841069922 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716841069922 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716841069972 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716841069972 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716841069972 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716841069972 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716841069972 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716841069972 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716841069972 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716841069972 "|top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716841069972 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716841069972 "|top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716841069972 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "593 " "Implemented 593 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716841069973 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716841069973 ""} { "Info" "ICUT_CUT_TM_LCELLS" "517 " "Implemented 517 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716841069973 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1716841069973 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716841069973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1315 " "Peak virtual memory: 1315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716841069982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 17:17:49 2024 " "Processing ended: Mon May 27 17:17:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716841069982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716841069982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716841069982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716841069982 ""}
