verilog work "HalfSUB.v"
verilog work "HalfADD.v"
verilog work "FullSUB.v"
verilog work "FullADD.v"
verilog work "ADDSUB.v"
verilog work "addsubtest.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
