-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main_p_sum_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    a_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    a_1_ce0 : OUT STD_LOGIC;
    a_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    a_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    a_1_ce1 : OUT STD_LOGIC;
    a_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    a_1_offset : IN STD_LOGIC_VECTOR (4 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
    diff_p : IN STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_281_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_281_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_281_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_281_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_281_p_ce : OUT STD_LOGIC;
    grp_fu_287_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_287_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_287_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_287_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_287_p_ce : OUT STD_LOGIC );
end;


architecture behav of main_p_sum_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (17 downto 0) := "000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (17 downto 0) := "000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (17 downto 0) := "000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (17 downto 0) := "001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (17 downto 0) := "010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_274 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal tmp_108_reg_596 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal sub_ln109_fu_298_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln109_reg_528 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal a_1_load_reg_549 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal a_1_load_1_reg_580 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_1_load_2_reg_586 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln75_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_591 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_fu_335_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal select_ln115_fu_345_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_357_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_605 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln75_6_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_6_reg_610 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal empty_fu_416_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_reg_614 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal icmp_ln90_fu_421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_620 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln90_fu_427_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln90_reg_624 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln102_fu_458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_629 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal select_ln102_fu_480_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln102_reg_633 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_start : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_done : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_idle : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_ready : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_idx_tmp_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_idx_tmp_out_ap_vld : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_ce : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_start : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_done : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_idle : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_ready : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num_1_out_ap_vld : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num16_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num16_0_out_ap_vld : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num2_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num2_0_out_ap_vld : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_start : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_done : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_idle : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_ready : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num_4_out_ap_vld : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num16_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num16_3_out_ap_vld : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num2_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num2_3_out_ap_vld : STD_LOGIC;
    signal agg_result_num_0_reg_157 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num16_6_reg_167 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num_3_reg_177 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num16_2_reg_188 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num2_2_reg_199 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_base_0_lcssa_i25_phi_fu_213_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_0_lcssa_i25_reg_209 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_fu_451_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal zext_ln109_1_fu_304_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln109_2_fu_314_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln109_3_fu_324_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_261_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_261_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_268_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_268_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln109_fu_286_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_131_cast_fu_290_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln109_fu_282_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln109_fu_309_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln109_1_fu_319_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_fu_342_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_357_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal bitcast_ln75_fu_366_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_91_fu_370_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln75_fu_380_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln75_13_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_12_fu_384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln75_fu_396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln90_fu_446_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln102_fu_464_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln102_14_fu_468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln102_fu_474_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_268_ce : STD_LOGIC;
    signal grp_fu_268_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_predicate_op109_call_state18 : BOOLEAN;
    signal ap_block_state18_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component main_p_sum_1_Pipeline_VITIS_LOOP_82_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_num_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_110 : IN STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out_ap_vld : OUT STD_LOGIC;
        grp_fu_268_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_268_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_268_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_268_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_268_p_ce : OUT STD_LOGIC );
    end component;


    component main_p_sum_1_Pipeline_VITIS_LOOP_90_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_num_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_110 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln90 : IN STD_LOGIC_VECTOR (1 downto 0);
        xor_ln90 : IN STD_LOGIC_VECTOR (1 downto 0);
        agg_result_num_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num_1_out_ap_vld : OUT STD_LOGIC;
        agg_result_num16_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_0_out_ap_vld : OUT STD_LOGIC;
        agg_result_num2_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_0_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_p_sum_1_Pipeline_VITIS_LOOP_102_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_num_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln102 : IN STD_LOGIC_VECTOR (1 downto 0);
        zext_ln102_22 : IN STD_LOGIC_VECTOR (2 downto 0);
        agg_result_num_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num_4_out_ap_vld : OUT STD_LOGIC;
        agg_result_num16_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_3_out_ap_vld : OUT STD_LOGIC;
        agg_result_num2_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_3_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_faddfsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component main_mux_32_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221 : component main_p_sum_1_Pipeline_VITIS_LOOP_82_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_start,
        ap_done => grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_done,
        ap_idle => grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_idle,
        ap_ready => grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_ready,
        agg_result_num_0 => agg_result_num_0_reg_157,
        agg_result_num16_6 => agg_result_num16_6_reg_167,
        tmp_110 => reg_274,
        idx_tmp_out => grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_idx_tmp_out,
        idx_tmp_out_ap_vld => grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_idx_tmp_out_ap_vld,
        grp_fu_268_p_din0 => grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_din0,
        grp_fu_268_p_din1 => grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_din1,
        grp_fu_268_p_opcode => grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_opcode,
        grp_fu_268_p_dout0 => grp_fu_287_p_dout0,
        grp_fu_268_p_ce => grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_ce);

    grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231 : component main_p_sum_1_Pipeline_VITIS_LOOP_90_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_start,
        ap_done => grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_done,
        ap_idle => grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_idle,
        ap_ready => grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_ready,
        agg_result_num_0 => agg_result_num_0_reg_157,
        agg_result_num16_6 => agg_result_num16_6_reg_167,
        tmp_110 => reg_274,
        zext_ln90 => empty_reg_614,
        xor_ln90 => xor_ln90_reg_624,
        agg_result_num_1_out => grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num_1_out,
        agg_result_num_1_out_ap_vld => grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num_1_out_ap_vld,
        agg_result_num16_0_out => grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num16_0_out,
        agg_result_num16_0_out_ap_vld => grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num16_0_out_ap_vld,
        agg_result_num2_0_out => grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num2_0_out,
        agg_result_num2_0_out_ap_vld => grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num2_0_out_ap_vld);

    grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245 : component main_p_sum_1_Pipeline_VITIS_LOOP_102_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_start,
        ap_done => grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_done,
        ap_idle => grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_idle,
        ap_ready => grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_ready,
        agg_result_num_3 => agg_result_num_3_reg_177,
        agg_result_num16_2 => agg_result_num16_2_reg_188,
        agg_result_num2_2 => agg_result_num2_2_reg_199,
        zext_ln102 => base_0_lcssa_i25_reg_209,
        zext_ln102_22 => select_ln102_reg_633,
        agg_result_num_4_out => grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num_4_out,
        agg_result_num_4_out_ap_vld => grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num_4_out_ap_vld,
        agg_result_num16_3_out => grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num16_3_out,
        agg_result_num16_3_out_ap_vld => grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num16_3_out_ap_vld,
        agg_result_num2_3_out => grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num2_3_out,
        agg_result_num2_3_out_ap_vld => grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_agg_result_num2_3_out_ap_vld);

    mux_32_32_1_1_U147 : component main_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => p_read3,
        din1 => p_read10,
        din2 => p_read11,
        din3 => tmp_s_fu_357_p4,
        dout => tmp_s_fu_357_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and ((icmp_ln102_fu_458_p2 = ap_const_lv1_0) or (icmp_ln90_reg_620 = ap_const_lv1_0)))) then 
                    grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_ready = ap_const_logic_1)) then 
                    grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_lv1_1 = and_ln75_6_reg_610))) then 
                    grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_ready = ap_const_logic_1)) then 
                    grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln90_fu_421_p2 = ap_const_lv1_1))) then 
                    grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_ready = ap_const_logic_1)) then 
                    grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    agg_result_num16_2_reg_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln102_fu_458_p2 = ap_const_lv1_0) and (icmp_ln90_reg_620 = ap_const_lv1_1))) then 
                agg_result_num16_2_reg_188 <= grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num16_0_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln90_fu_421_p2 = ap_const_lv1_0))) then 
                agg_result_num16_2_reg_188 <= agg_result_num16_6_reg_167;
            end if; 
        end if;
    end process;

    agg_result_num16_6_reg_167_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_108_fu_335_p3 = ap_const_lv1_1))) then 
                agg_result_num16_6_reg_167 <= a_1_load_1_reg_580;
            elsif (((tmp_108_reg_596 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                agg_result_num16_6_reg_167 <= grp_fu_281_p_dout0;
            end if; 
        end if;
    end process;

    agg_result_num2_2_reg_199_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln102_fu_458_p2 = ap_const_lv1_0) and (icmp_ln90_reg_620 = ap_const_lv1_1))) then 
                agg_result_num2_2_reg_199 <= grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num2_0_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln90_fu_421_p2 = ap_const_lv1_0))) then 
                agg_result_num2_2_reg_199 <= reg_274;
            end if; 
        end if;
    end process;

    agg_result_num_0_reg_157_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln75_fu_329_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                agg_result_num_0_reg_157 <= a_1_load_reg_549;
            elsif (((icmp_ln75_reg_591 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                agg_result_num_0_reg_157 <= grp_fu_281_p_dout0;
            end if; 
        end if;
    end process;

    agg_result_num_3_reg_177_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln102_fu_458_p2 = ap_const_lv1_0) and (icmp_ln90_reg_620 = ap_const_lv1_1))) then 
                agg_result_num_3_reg_177 <= grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_agg_result_num_1_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln90_fu_421_p2 = ap_const_lv1_0))) then 
                agg_result_num_3_reg_177 <= agg_result_num_0_reg_157;
            end if; 
        end if;
    end process;

    base_0_lcssa_i25_reg_209_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln102_fu_458_p2 = ap_const_lv1_0) and (icmp_ln90_reg_620 = ap_const_lv1_1))) then 
                base_0_lcssa_i25_reg_209 <= base_fu_451_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln90_fu_421_p2 = ap_const_lv1_0))) then 
                base_0_lcssa_i25_reg_209 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                a_1_load_1_reg_580 <= a_1_q1;
                a_1_load_2_reg_586 <= a_1_q0;
                icmp_ln75_reg_591 <= icmp_ln75_fu_329_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                a_1_load_reg_549 <= a_1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                and_ln75_6_reg_610 <= and_ln75_6_fu_408_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                empty_reg_614 <= empty_fu_416_p1;
                icmp_ln90_reg_620 <= icmp_ln90_fu_421_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln90_reg_620 = ap_const_lv1_1))) then
                icmp_ln102_reg_629 <= icmp_ln102_fu_458_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((tmp_108_reg_596 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then
                reg_274 <= grp_fu_281_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and ((icmp_ln102_fu_458_p2 = ap_const_lv1_0) or (icmp_ln90_reg_620 = ap_const_lv1_0)))) then
                select_ln102_reg_633 <= select_ln102_fu_480_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                sub_ln109_reg_528 <= sub_ln109_fu_298_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                tmp_108_reg_596 <= diff_p(1 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                tmp_s_reg_605 <= tmp_s_fu_357_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln90_fu_421_p2 = ap_const_lv1_1))) then
                xor_ln90_reg_624 <= xor_ln90_fu_427_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state13, ap_CS_fsm_state3, icmp_ln75_fu_329_p2, tmp_108_fu_335_p3, ap_CS_fsm_state6, and_ln75_6_reg_610, ap_CS_fsm_state15, icmp_ln90_fu_421_p2, grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_done, grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_done, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_block_state18_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln75_fu_329_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_108_fu_335_p3 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_lv1_0 = and_ln75_6_reg_610) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln90_fu_421_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((ap_const_boolean_0 = ap_block_state18_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    a_1_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, zext_ln109_1_fu_304_p1, zext_ln109_3_fu_324_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            a_1_address0 <= zext_ln109_3_fu_324_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            a_1_address0 <= zext_ln109_1_fu_304_p1(6 - 1 downto 0);
        else 
            a_1_address0 <= "XXXXXX";
        end if; 
    end process;

    a_1_address1 <= zext_ln109_2_fu_314_p1(6 - 1 downto 0);

    a_1_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            a_1_ce0 <= ap_const_logic_1;
        else 
            a_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    a_1_ce1_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            a_1_ce1 <= ap_const_logic_1;
        else 
            a_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln102_fu_474_p2 <= std_logic_vector(unsigned(zext_ln102_fu_464_p1) + unsigned(ap_const_lv3_1));
    add_ln109_1_fu_319_p2 <= std_logic_vector(unsigned(sub_ln109_reg_528) + unsigned(ap_const_lv6_2));
    add_ln109_fu_309_p2 <= std_logic_vector(unsigned(sub_ln109_reg_528) + unsigned(ap_const_lv6_1));
    and_ln75_6_fu_408_p2 <= (icmp_ln75_reg_591 and and_ln75_fu_402_p2);
    and_ln75_fu_402_p2 <= (or_ln75_fu_396_p2 and grp_fu_287_p_dout0);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_done)
    begin
        if ((grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_done)
    begin
        if ((grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(ap_block_state18_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state18_on_subcall_done)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state18_on_subcall_done_assign_proc : process(grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_done, ap_predicate_op109_call_state18)
    begin
                ap_block_state18_on_subcall_done <= ((ap_predicate_op109_call_state18 = ap_const_boolean_1) and (grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state18, ap_block_state18_on_subcall_done)
    begin
        if ((((ap_const_boolean_0 = ap_block_state18_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_base_0_lcssa_i25_phi_fu_213_p4_assign_proc : process(icmp_ln90_reg_620, icmp_ln102_fu_458_p2, ap_CS_fsm_state17, base_0_lcssa_i25_reg_209, base_fu_451_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln102_fu_458_p2 = ap_const_lv1_0) and (icmp_ln90_reg_620 = ap_const_lv1_1))) then 
            ap_phi_mux_base_0_lcssa_i25_phi_fu_213_p4 <= base_fu_451_p2;
        else 
            ap_phi_mux_base_0_lcssa_i25_phi_fu_213_p4 <= base_0_lcssa_i25_reg_209;
        end if; 
    end process;


    ap_predicate_op109_call_state18_assign_proc : process(and_ln75_6_reg_610, icmp_ln90_reg_620, icmp_ln102_reg_629)
    begin
                ap_predicate_op109_call_state18 <= (((icmp_ln102_reg_629 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln75_6_reg_610)) or ((ap_const_lv1_1 = and_ln75_6_reg_610) and (icmp_ln90_reg_620 = ap_const_lv1_0)));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state18, ap_block_state18_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state18_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    base_fu_451_p2 <= std_logic_vector(unsigned(sub_ln90_fu_446_p2) + unsigned(ap_const_lv2_1));
    bitcast_ln75_fu_366_p1 <= agg_result_num_0_reg_157;
    empty_fu_416_p1 <= grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_idx_tmp_out(2 - 1 downto 0);

    grp_fu_261_p0_assign_proc : process(a_1_load_reg_549, ap_CS_fsm_state3, a_1_load_1_reg_580, a_1_load_2_reg_586, ap_CS_fsm_state6, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_261_p0 <= a_1_load_2_reg_586;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_261_p0 <= a_1_load_1_reg_580;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_261_p0 <= a_1_load_reg_549;
        else 
            grp_fu_261_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_261_p1_assign_proc : process(p_read3, ap_CS_fsm_state3, ap_CS_fsm_state6, select_ln115_fu_345_p3, tmp_s_reg_605, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_261_p1 <= tmp_s_reg_605;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_261_p1 <= select_ln115_fu_345_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_261_p1 <= p_read3;
        else 
            grp_fu_261_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_268_ce_assign_proc : process(grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_ce, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_268_ce <= grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_ce;
        else 
            grp_fu_268_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_268_opcode_assign_proc : process(ap_CS_fsm_state9, grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_opcode, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_268_opcode <= grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_268_opcode <= ap_const_lv5_1;
        else 
            grp_fu_268_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_268_p0_assign_proc : process(ap_CS_fsm_state9, grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_din0, agg_result_num_0_reg_157, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_268_p0 <= grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_268_p0 <= agg_result_num_0_reg_157;
        else 
            grp_fu_268_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_268_p1_assign_proc : process(ap_CS_fsm_state9, grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_din1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_268_p1 <= grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_grp_fu_268_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_268_p1 <= ap_const_lv32_0;
        else 
            grp_fu_268_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_281_p_ce <= ap_const_logic_1;
    grp_fu_281_p_din0 <= grp_fu_261_p0;
    grp_fu_281_p_din1 <= grp_fu_261_p1;
    grp_fu_281_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_287_p_ce <= grp_fu_268_ce;
    grp_fu_287_p_din0 <= grp_fu_268_p0;
    grp_fu_287_p_din1 <= grp_fu_268_p1;
    grp_fu_287_p_opcode <= grp_fu_268_opcode;
    grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_start <= grp_p_sum_1_Pipeline_VITIS_LOOP_102_3_fu_245_ap_start_reg;
    grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_start <= grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_ap_start_reg;
    grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_start <= grp_p_sum_1_Pipeline_VITIS_LOOP_90_2_fu_231_ap_start_reg;
    icmp_ln102_14_fu_468_p2 <= "0" when (ap_phi_mux_base_0_lcssa_i25_phi_fu_213_p4 = ap_const_lv2_3) else "1";
    icmp_ln102_fu_458_p2 <= "1" when (base_fu_451_p2 = ap_const_lv2_3) else "0";
    icmp_ln75_12_fu_384_p2 <= "0" when (tmp_91_fu_370_p4 = ap_const_lv8_FF) else "1";
    icmp_ln75_13_fu_390_p2 <= "1" when (trunc_ln75_fu_380_p1 = ap_const_lv23_0) else "0";
    icmp_ln75_fu_329_p2 <= "1" when (diff_p = ap_const_lv2_0) else "0";
    icmp_ln90_fu_421_p2 <= "1" when (unsigned(grp_p_sum_1_Pipeline_VITIS_LOOP_82_1_fu_221_idx_tmp_out) < unsigned(ap_const_lv32_3)) else "0";
    or_ln75_fu_396_p2 <= (icmp_ln75_13_fu_390_p2 or icmp_ln75_12_fu_384_p2);
    select_ln102_fu_480_p3 <= 
        ap_const_lv3_3 when (icmp_ln102_14_fu_468_p2(0) = '1') else 
        add_ln102_fu_474_p2;
    select_ln115_fu_345_p3 <= 
        p_read3 when (trunc_ln115_fu_342_p1(0) = '1') else 
        p_read10;
    sub_ln109_fu_298_p2 <= std_logic_vector(unsigned(tmp_131_cast_fu_290_p3) - unsigned(zext_ln109_fu_282_p1));
    sub_ln90_fu_446_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(empty_reg_614));
    tmp_108_fu_335_p3 <= diff_p(1 downto 1);
    tmp_131_cast_fu_290_p3 <= (trunc_ln109_fu_286_p1 & ap_const_lv2_0);
    tmp_91_fu_370_p4 <= bitcast_ln75_fu_366_p1(30 downto 23);
    tmp_s_fu_357_p4 <= std_logic_vector(signed(ap_const_lv2_2) - signed(diff_p));
    trunc_ln109_fu_286_p1 <= a_1_offset(4 - 1 downto 0);
    trunc_ln115_fu_342_p1 <= diff_p(1 - 1 downto 0);
    trunc_ln75_fu_380_p1 <= bitcast_ln75_fu_366_p1(23 - 1 downto 0);
    xor_ln90_fu_427_p2 <= (empty_fu_416_p1 xor ap_const_lv2_3);
    zext_ln102_fu_464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_base_0_lcssa_i25_phi_fu_213_p4),3));
    zext_ln109_1_fu_304_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln109_fu_298_p2),64));
    zext_ln109_2_fu_314_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln109_fu_309_p2),64));
    zext_ln109_3_fu_324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln109_1_fu_319_p2),64));
    zext_ln109_fu_282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_1_offset),6));
end behav;
