Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Wed Jun  5 09:07:47 2024
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopCronometro_timing_summary_routed.rpt -pb TopCronometro_timing_summary_routed.pb -rpx TopCronometro_timing_summary_routed.rpx -warn_on_violation
| Design       : TopCronometro
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  105         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (105)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (292)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (105)
--------------------------
 There are 105 register/latch pins with no clock driven by root clock pin: u0/aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (292)
--------------------------------------------------
 There are 292 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.478        0.000                      0                   10        0.198        0.000                      0                   10        4.500        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.478        0.000                      0                   10        0.198        0.000                      0                   10        4.500        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.580ns (28.182%)  route 1.478ns (71.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.565     5.086    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  u0/cuenta_reg[2]/Q
                         net (fo=3, routed)           0.700     6.243    u0/cuenta[2]
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.367 r  u0/cuenta[3]_i_1__4/O
                         net (fo=5, routed)           0.778     7.144    u0/cuenta[3]_i_1__4_n_0
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445    14.786    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.622    u0/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.580ns (28.182%)  route 1.478ns (71.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.565     5.086    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  u0/cuenta_reg[2]/Q
                         net (fo=3, routed)           0.700     6.243    u0/cuenta[2]
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.367 r  u0/cuenta[3]_i_1__4/O
                         net (fo=5, routed)           0.778     7.144    u0/cuenta[3]_i_1__4_n_0
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445    14.786    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.622    u0/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.580ns (28.182%)  route 1.478ns (71.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.565     5.086    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  u0/cuenta_reg[2]/Q
                         net (fo=3, routed)           0.700     6.243    u0/cuenta[2]
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.367 r  u0/cuenta[3]_i_1__4/O
                         net (fo=5, routed)           0.778     7.144    u0/cuenta[3]_i_1__4_n_0
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445    14.786    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[2]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.622    u0/cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.580ns (28.182%)  route 1.478ns (71.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.565     5.086    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  u0/cuenta_reg[2]/Q
                         net (fo=3, routed)           0.700     6.243    u0/cuenta[2]
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.367 r  u0/cuenta[3]_i_1__4/O
                         net (fo=5, routed)           0.778     7.144    u0/cuenta[3]_i_1__4_n_0
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445    14.786    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[3]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.622    u0/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             8.211ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/unseg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.580ns (34.436%)  route 1.104ns (65.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.565     5.086    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  u0/cuenta_reg[2]/Q
                         net (fo=3, routed)           0.700     6.243    u0/cuenta[2]
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.367 r  u0/cuenta[3]_i_1__4/O
                         net (fo=5, routed)           0.404     6.771    u0/cuenta[3]_i_1__4_n_0
    SLICE_X36Y46         FDRE                                         r  u0/unseg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445    14.786    u0/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  u0/unseg_reg/C
                         clock pessimism              0.278    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.047    14.982    u0/unseg_reg
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  8.211    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.746ns (46.035%)  route 0.875ns (53.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.565     5.086    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  u0/cuenta_reg[1]/Q
                         net (fo=4, routed)           0.875     6.380    u0/cuenta[1]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.327     6.707 r  u0/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.000     6.707    u0/p_1_in[1]
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445    14.786    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.075    15.126    u0/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.519ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.580ns (39.342%)  route 0.894ns (60.658%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.565     5.086    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  u0/cuenta_reg[0]/Q
                         net (fo=5, routed)           0.894     6.437    u0/cuenta[0]
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.561 r  u0/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     6.561    u0/p_1_in[0]
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445    14.786    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    u0/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  8.519    

Slack (MET) :             8.612ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.743ns (52.028%)  route 0.685ns (47.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.565     5.086    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  u0/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.685     6.190    u0/cuenta[3]
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.324     6.514 r  u0/cuenta[3]_i_2/O
                         net (fo=1, routed)           0.000     6.514    u0/p_1_in[3]
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445    14.786    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[3]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.075    15.126    u0/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  8.612    

Slack (MET) :             8.750ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.580ns (46.549%)  route 0.666ns (53.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.565     5.086    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  u0/cuenta_reg[2]/Q
                         net (fo=3, routed)           0.666     6.208    u0/cuenta[2]
    SLICE_X37Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.332 r  u0/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.000     6.332    u0/p_1_in[2]
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445    14.786    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[2]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.031    15.082    u0/cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.892ns  (required time - arrival time)
  Source:                 u0/aux_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.641%)  route 0.522ns (47.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.565     5.086    u0/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  u0/aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  u0/aux_reg/Q
                         net (fo=2, routed)           0.522     6.064    u0/aux
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.188 r  u0/aux_i_1/O
                         net (fo=1, routed)           0.000     6.188    u0/aux_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  u0/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445    14.786    u0/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  u0/aux_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    u0/aux_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.188    
  -------------------------------------------------------------------
                         slack                                  8.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u0/unseg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.446    u0/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  u0/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  u0/unseg_reg/Q
                         net (fo=1, routed)           0.062     1.636    u0/unseg
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.099     1.735 r  u0/aux_i_1/O
                         net (fo=1, routed)           0.000     1.735    u0/aux_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  u0/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     1.959    u0/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  u0/aux_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    u0/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.446    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u0/cuenta_reg[0]/Q
                         net (fo=5, routed)           0.169     1.756    u0/cuenta[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.043     1.799 r  u0/cuenta[3]_i_2/O
                         net (fo=1, routed)           0.000     1.799    u0/p_1_in[3]
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     1.959    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    u0/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.446    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u0/cuenta_reg[0]/Q
                         net (fo=5, routed)           0.169     1.756    u0/cuenta[0]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.801 r  u0/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    u0/p_1_in[2]
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     1.959    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    u0/cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/unseg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.191%)  route 0.266ns (58.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.446    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u0/cuenta_reg[0]/Q
                         net (fo=5, routed)           0.132     1.719    u0/cuenta[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.764 r  u0/cuenta[3]_i_1__4/O
                         net (fo=5, routed)           0.134     1.898    u0/cuenta[3]_i_1__4_n_0
    SLICE_X36Y46         FDRE                                         r  u0/unseg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     1.959    u0/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  u0/unseg_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.075     1.534    u0/unseg_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.183ns (37.948%)  route 0.299ns (62.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.446    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u0/cuenta_reg[0]/Q
                         net (fo=5, routed)           0.299     1.886    u0/cuenta[0]
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.042     1.928 r  u0/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.000     1.928    u0/p_1_in[1]
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     1.959    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    u0/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.332%)  route 0.299ns (61.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.446    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  u0/cuenta_reg[0]/Q
                         net (fo=5, routed)           0.299     1.886    u0/cuenta[0]
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.931 r  u0/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     1.931    u0/p_1_in[0]
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     1.959    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    u0/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.051%)  route 0.394ns (67.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.446    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u0/cuenta_reg[0]/Q
                         net (fo=5, routed)           0.132     1.719    u0/cuenta[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.764 r  u0/cuenta[3]_i_1__4/O
                         net (fo=5, routed)           0.263     2.026    u0/cuenta[3]_i_1__4_n_0
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     1.959    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_R)        -0.018     1.428    u0/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.051%)  route 0.394ns (67.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.446    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u0/cuenta_reg[0]/Q
                         net (fo=5, routed)           0.132     1.719    u0/cuenta[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.764 r  u0/cuenta[3]_i_1__4/O
                         net (fo=5, routed)           0.263     2.026    u0/cuenta[3]_i_1__4_n_0
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     1.959    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_R)        -0.018     1.428    u0/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.051%)  route 0.394ns (67.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.446    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u0/cuenta_reg[0]/Q
                         net (fo=5, routed)           0.132     1.719    u0/cuenta[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.764 r  u0/cuenta[3]_i_1__4/O
                         net (fo=5, routed)           0.263     2.026    u0/cuenta[3]_i_1__4_n_0
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     1.959    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_R)        -0.018     1.428    u0/cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.051%)  route 0.394ns (67.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.446    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u0/cuenta_reg[0]/Q
                         net (fo=5, routed)           0.132     1.719    u0/cuenta[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.764 r  u0/cuenta[3]_i_1__4/O
                         net (fo=5, routed)           0.263     2.026    u0/cuenta[3]_i_1__4_n_0
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     1.959    u0/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  u0/cuenta_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_R)        -0.018     1.428    u0/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.598    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   u0/aux_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   u0/cuenta_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   u0/cuenta_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   u0/cuenta_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   u0/cuenta_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   u0/unseg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   u0/aux_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   u0/aux_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   u0/cuenta_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   u0/cuenta_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   u0/cuenta_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   u0/cuenta_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   u0/cuenta_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   u0/cuenta_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   u0/cuenta_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   u0/cuenta_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   u0/aux_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   u0/aux_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   u0/cuenta_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   u0/cuenta_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   u0/cuenta_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   u0/cuenta_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   u0/cuenta_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   u0/cuenta_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   u0/cuenta_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   u0/cuenta_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           303 Endpoints
Min Delay           303 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u6/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.793ns  (logic 4.764ns (54.179%)  route 4.029ns (45.821%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE                         0.000     0.000 r  u6/cuenta_reg[1]/C
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  u6/cuenta_reg[1]/Q
                         net (fo=17, routed)          1.346     1.765    u6/cuenta_reg_n_0_[1]
    SLICE_X62Y17         LUT5 (Prop_lut5_I3_O)        0.299     2.064 r  u6/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.816     2.880    u5/seg_OBUF[2]_inst_i_1
    SLICE_X61Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.004 r  u5/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.004    u9/seg[2]
    SLICE_X61Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     3.216 r  u9/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.867     5.083    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.710     8.793 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.793    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/cuenta_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.731ns  (logic 4.845ns (55.492%)  route 3.886ns (44.508%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE                         0.000     0.000 r  u6/cuenta_reg[5]/C
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u6/cuenta_reg[5]/Q
                         net (fo=17, routed)          1.055     1.511    u6/L[8]
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.150     1.661 r  u6/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.941     2.602    u5/seg_OBUF[1]_inst_i_1
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.328     2.930 r  u5/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.930    u9/seg[1]
    SLICE_X60Y17         MUXF7 (Prop_muxf7_I0_O)      0.209     3.139 r  u9/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.890     5.029    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.702     8.731 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.731    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/cuenta_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.503ns  (logic 4.639ns (54.554%)  route 3.864ns (45.446%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE                         0.000     0.000 r  u6/cuenta_reg[5]/C
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u6/cuenta_reg[5]/Q
                         net (fo=17, routed)          1.045     1.501    u6/L[8]
    SLICE_X60Y16         LUT5 (Prop_lut5_I0_O)        0.124     1.625 r  u6/seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.994     2.619    u5/seg_OBUF[4]_inst_i_1
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124     2.743 r  u5/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.743    u9/seg[4]
    SLICE_X60Y17         MUXF7 (Prop_muxf7_I0_O)      0.241     2.984 r  u9/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.826     4.809    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.694     8.503 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.503    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.337ns  (logic 4.745ns (56.909%)  route 3.593ns (43.091%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE                         0.000     0.000 r  u6/cuenta_reg[1]/C
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u6/cuenta_reg[1]/Q
                         net (fo=17, routed)          0.894     1.313    u6/cuenta_reg_n_0_[1]
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.299     1.612 r  u6/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.808     2.420    u7/seg_OBUF[0]_inst_i_1
    SLICE_X61Y18         LUT6 (Prop_lut6_I5_O)        0.124     2.544 r  u7/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.544    u9/seg[0]_0
    SLICE_X61Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     2.761 r  u9/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.890     4.652    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.686     8.337 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.337    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.215ns  (logic 4.765ns (58.008%)  route 3.450ns (41.992%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE                         0.000     0.000 r  u6/cuenta_reg[1]/C
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u6/cuenta_reg[1]/Q
                         net (fo=17, routed)          1.351     1.770    u6/cuenta_reg_n_0_[1]
    SLICE_X62Y17         LUT6 (Prop_lut6_I5_O)        0.299     2.069 r  u6/seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.412     2.481    u7/seg_OBUF[5]_inst_i_1
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.605 r  u7/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.605    u9/seg[5]_0
    SLICE_X61Y17         MUXF7 (Prop_muxf7_I1_O)      0.245     2.850 r  u9/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.687     4.537    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.678     8.215 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.215    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.193ns  (logic 4.659ns (56.859%)  route 3.535ns (43.141%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE                         0.000     0.000 r  u6/cuenta_reg[0]/C
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u6/cuenta_reg[0]/Q
                         net (fo=13, routed)          1.358     1.814    u6/sg_f0a59[0]
    SLICE_X62Y17         LUT6 (Prop_lut6_I4_O)        0.124     1.938 r  u6/seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.312     2.250    u7/seg_OBUF[3]_inst_i_1
    SLICE_X61Y18         LUT6 (Prop_lut6_I5_O)        0.124     2.374 r  u7/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.374    u9/seg[3]_0
    SLICE_X61Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     2.619 r  u9/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.864     4.484    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.710     8.193 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.193    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/cuenta_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.061ns  (logic 4.627ns (57.409%)  route 3.433ns (42.591%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE                         0.000     0.000 r  u6/cuenta_reg[5]/C
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u6/cuenta_reg[5]/Q
                         net (fo=17, routed)          0.992     1.448    u6/L[8]
    SLICE_X62Y16         LUT6 (Prop_lut6_I0_O)        0.124     1.572 r  u6/seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.582     2.154    u7/seg_OBUF[6]_inst_i_1
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.278 r  u7/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.278    u9/seg[6]_0
    SLICE_X61Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     2.495 r  u9/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.859     4.354    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.706     8.061 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.061    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u9/cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Anodos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.293ns  (logic 4.464ns (61.214%)  route 2.829ns (38.786%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE                         0.000     0.000 r  u9/cuenta_reg[1]/C
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u9/cuenta_reg[1]/Q
                         net (fo=19, routed)          0.984     1.403    u9/cuenta_reg[1]_0[0]
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.327     1.730 r  u9/Anodos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.845     3.575    Anodos_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     7.293 r  Anodos_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.293    Anodos[3]
    W4                                                                r  Anodos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u9/cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Anodos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.169ns  (logic 4.449ns (62.053%)  route 2.721ns (37.947%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE                         0.000     0.000 r  u9/cuenta_reg[1]/C
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u9/cuenta_reg[1]/Q
                         net (fo=19, routed)          0.769     1.188    u9/cuenta_reg[1]_0[0]
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.325     1.513 r  u9/Anodos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.952     3.465    Anodos_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.169 r  Anodos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.169    Anodos[0]
    U2                                                                r  Anodos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u9/cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Anodos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.103ns  (logic 4.241ns (59.704%)  route 2.862ns (40.296%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE                         0.000     0.000 r  u9/cuenta_reg[1]/C
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u9/cuenta_reg[1]/Q
                         net (fo=19, routed)          0.984     1.403    u9/cuenta_reg[1]_0[0]
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.299     1.702 r  u9/Anodos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.879     3.580    Anodos_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.103 r  Anodos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.103    Anodos[2]
    V4                                                                r  Anodos[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u6/cuenta_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u6/cuenta_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.557%)  route 0.111ns (37.443%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE                         0.000     0.000 r  u6/cuenta_reg[4]/C
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u6/cuenta_reg[4]/Q
                         net (fo=17, routed)          0.111     0.252    u6/L[7]
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.297 r  u6/cuenta[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.297    u6/p_0_in__0[5]
    SLICE_X59Y16         FDCE                                         r  u6/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/cuenta_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u6/cuenta_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE                         0.000     0.000 r  u6/cuenta_reg[5]/C
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u6/cuenta_reg[5]/Q
                         net (fo=17, routed)          0.143     0.284    u6/L[8]
    SLICE_X58Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.329 r  u6/cuenta[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.329    u6/p_0_in__0[3]
    SLICE_X58Y16         FDCE                                         r  u6/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u3/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE                         0.000     0.000 r  u3/cuenta_reg[0]/C
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u3/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    u3/cuenta_reg_n_0_[0]
    SLICE_X55Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  u3/cuenta[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.354    u3/cuenta[0]
    SLICE_X55Y13         FDCE                                         r  u3/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE                         0.000     0.000 r  u1/cuenta_reg[0]/C
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u1/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.185     0.326    u1/cuenta_reg_n_0_[0]
    SLICE_X62Y11         LUT1 (Prop_lut1_I0_O)        0.042     0.368 r  u1/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    u1/cuenta[0]
    SLICE_X62Y11         FDCE                                         r  u1/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/cuenta_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE                         0.000     0.000 r  u4/cuenta_reg[12]/C
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.119     0.260    u4/cuenta_reg_n_0_[12]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  u4/cuenta0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.368    u4/cuenta0_carry__1_n_4
    SLICE_X65Y17         FDRE                                         r  u4/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/cuenta_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE                         0.000     0.000 r  u4/cuenta_reg[8]/C
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.119     0.260    u4/cuenta_reg_n_0_[8]
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  u4/cuenta0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.368    u4/cuenta0_carry__0_n_4
    SLICE_X65Y16         FDRE                                         r  u4/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/cuenta_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE                         0.000     0.000 r  u4/cuenta_reg[4]/C
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/cuenta_reg[4]/Q
                         net (fo=2, routed)           0.120     0.261    u4/cuenta_reg_n_0_[4]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  u4/cuenta0_carry/O[3]
                         net (fo=1, routed)           0.000     0.369    u4/cuenta0_carry_n_4
    SLICE_X65Y15         FDRE                                         r  u4/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/cuenta_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE                         0.000     0.000 r  u4/cuenta_reg[5]/C
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/cuenta_reg[5]/Q
                         net (fo=2, routed)           0.116     0.257    u4/cuenta_reg_n_0_[5]
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  u4/cuenta0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.372    u4/cuenta0_carry__0_n_7
    SLICE_X65Y16         FDRE                                         r  u4/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/cuenta_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE                         0.000     0.000 r  u4/cuenta_reg[9]/C
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/cuenta_reg[9]/Q
                         net (fo=2, routed)           0.116     0.257    u4/cuenta_reg_n_0_[9]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  u4/cuenta0_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.372    u4/cuenta0_carry__1_n_7
    SLICE_X65Y17         FDRE                                         r  u4/cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/cuenta_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE                         0.000     0.000 r  u4/cuenta_reg[11]/C
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.120     0.261    u4/cuenta_reg_n_0_[11]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  u4/cuenta0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.372    u4/cuenta0_carry__1_n_5
    SLICE_X65Y17         FDRE                                         r  u4/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------





