Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 08d96b3bc9354e828fb754d53bb31769 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_simulator_behav xil_defaultlib.mips_simulator -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.PCupdate [pcupdate_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.InstrSplitter [instrsplitter_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.LeftShifter2 [leftshifter2_default]
Compiling architecture behavioral of entity xil_defaultlib.DP_Memory [dp_memory_default]
Compiling architecture structural of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUControlUnit [alucontrolunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU32 [alu32_default]
Compiling architecture behavioral of entity xil_defaultlib.mips [mips_default]
Compiling architecture stimulus of entity xil_defaultlib.mips_simulator
Built simulation snapshot mips_simulator_behav
