
K
Command: %s
53*	vivadotcl2#
phys_opt_design2default:defaultZ4-113
›
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2"
Implementation2default:default2
xc7a100t2default:defaultZ17-347
‹
0Got license for feature '%s' and/or device '%s'
310*common2"
Implementation2default:default2
xc7a100t2default:defaultZ17-349
x
CPhysical synthesis in post route mode ( %s%% nets are fully routed)99*	vivadotcl2
100.02default:defaultZ4-241
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ñ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2º
Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Ðio0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
ÿ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2È
×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	×io0/inst_top/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
÷
2Failed to create SRL placer macro for cell %s. %s.598*constraints2À
Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1	Óselector/your_instance_name/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S12default:default2`
LBel does not match with the valid locations at which this inst can be placed2default:default8Z18-838
X

Starting %s Task
103*constraints2&
Physical Synthesis2default:defaultZ18-103
y

Phase %s%s
101*constraints2
1 2default:default25
!Physical Synthesis Initialization2default:defaultZ18-101
)
%s*constraints2
 2default:default
t
hPhase 1 Physical Synthesis Initialization | Checksum: 2d25f9a47
----- Checksum: : 234c669d3 : 9d993074 
*common
†

%s
*constraints2o
[Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1185.129 ; gain = 0.0002default:default
‹
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2.
Netlist sorting complete. 2default:default2
00:00:002default:default2 
00:00:00.1122default:default2
1185.1292default:default2
0.0002default:defaultZ17-268
r

Phase %s%s
101*constraints2
2 2default:default2.
Critical Path Optimization2default:defaultZ18-101
ú
:%s %s Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |342*physynth2
Current2default:default2
 2default:default2
-5.8942default:default2
-680.0092default:default2
-0.1192default:default2
-0.1192default:defaultZ32-668
Ë
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2j
)io0/inst_ADC_TOP/isnt_filter/p_0_in_0[14])io0/inst_ADC_TOP/isnt_filter/p_0_in_0[14]2default:default8Z32-702
½
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2\
"io0/inst_ADC_TOP/isnt_filter/O4[0]"io0/inst_ADC_TOP/isnt_filter/O4[0]2default:default8Z32-702
Ë
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2j
)io0/inst_ADC_TOP/isnt_filter/y_array0[62])io0/inst_ADC_TOP/isnt_filter/y_array0[62]2default:default8Z32-702
â
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2€
4io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[59]_i_24io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[59]_i_22default:default8Z32-702
â
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2€
4io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[55]_i_34io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[55]_i_32default:default8Z32-702
Û
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2z
1io0/inst_ADC_TOP/isnt_filter/n_0_y_array[55]_i_141io0/inst_ADC_TOP/isnt_filter/n_0_y_array[55]_i_142default:default8Z32-702
¡
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2@
io0/n_87_y_array1__0io0/n_87_y_array1__02default:default8Z32-702

BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2<
io0/n_106_y_array1io0/n_106_y_array12default:default8Z32-702
¿
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2^
#io0/inst_ADC_TOP/isnt_filter/O7[15]#io0/inst_ADC_TOP/isnt_filter/O7[15]2default:default8Z32-702
Õ
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2t
.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_19.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_192default:default8Z32-702
Õ
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2t
.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_25.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_252default:default8Z32-702
Õ
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2t
.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_32.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_322default:default8Z32-702
Õ
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2t
.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_51.io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_512default:default8Z32-702
Ù
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2x
0io0/inst_ADC_TOP/isnt_filter/n_0_y_array[62]_i_10io0/inst_ADC_TOP/isnt_filter/n_0_y_array[62]_i_12default:default8Z32-702

BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2
clkclk2default:default8Z32-702
Æ
(Processed net %s.  Re-placed instance %s337*physynth2‚
5eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r_reg[data][1]5eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r_reg[data][1]2default:default2z
1eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][1]	1eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][1]2default:default8Z32-663
ú
:%s %s Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |342*physynth2
Current2default:default2
 2default:default2
-5.8942default:default2
-679.5822default:default2
-0.1192default:default2
-0.1192default:defaultZ32-668
±
(Processed net %s.  Re-placed instance %s337*physynth2n
+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data3[2]+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data3[2]2default:default2z
1eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][6]	1eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][6]2default:default8Z32-663
ú
:%s %s Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |342*physynth2
Current2default:default2
 2default:default2
-5.8942default:default2
-679.0922default:default2
-0.1192default:default2
-0.1192default:defaultZ32-668
³
(Processed net %s.  Re-placed instance %s337*physynth2n
+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data6[0]+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data6[0]2default:default2|
2eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][16]	2eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][16]2default:default8Z32-663
ú
:%s %s Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |342*physynth2
Current2default:default2
 2default:default2
-5.8942default:default2
-678.7082default:default2
-0.1192default:default2
-0.1192default:defaultZ32-668
³
(Processed net %s.  Re-placed instance %s337*physynth2n
+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data1[2]+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data1[2]2default:default2|
2eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][22]	2eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][22]2default:default8Z32-663
ú
:%s %s Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |342*physynth2
Current2default:default2
 2default:default2
-5.8942default:default2
-678.3242default:default2
-0.1192default:default2
-0.1192default:defaultZ32-668
±
(Processed net %s.  Re-placed instance %s337*physynth2n
+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data7[0]+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data7[0]2default:default2z
1eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][8]	1eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][8]2default:default8Z32-663
ú
:%s %s Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |342*physynth2
Current2default:default2
 2default:default2
-5.8942default:default2
-677.9402default:default2
-0.1192default:default2
-0.1192default:defaultZ32-668
±
(Processed net %s.  Re-placed instance %s337*physynth2n
+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data7[1]+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data7[1]2default:default2z
1eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][9]	1eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][9]2default:default8Z32-663
ú
:%s %s Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |342*physynth2
Current2default:default2
 2default:default2
-5.8942default:default2
-677.3852default:default2
-0.1192default:default2
-0.1192default:defaultZ32-668
Ï
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2n
+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data1[0]+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data1[0]2default:default8Z32-702
¡
(Processed net %s.  Re-placed instance %s337*physynth2p
,eth0.e1/m100.u0/ethc0/n_0_r_reg[txlength][4],eth0.e1/m100.u0/ethc0/n_0_r_reg[txlength][4]2default:default2h
(eth0.e1/m100.u0/ethc0/r_reg[txlength][4]	(eth0.e1/m100.u0/ethc0/r_reg[txlength][4]2default:default8Z32-663
ú
:%s %s Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |342*physynth2
Current2default:default2
 2default:default2
-5.8942default:default2
-667.8342default:default2
-0.1192default:default2
-0.1192default:defaultZ32-668
Ñ
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2p
,eth0.e1/m100.u0/ethc0/n_0_r_reg[txlength][4],eth0.e1/m100.u0/ethc0/n_0_r_reg[txlength][4]2default:default8Z32-702
×
(Processed net %s.  Re-placed instance %s337*physynth2Š
9eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_2__09eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_2__02default:default2‚
5eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_2__0	5eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_2__02default:default8Z32-663
ú
:%s %s Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |342*physynth2
Current2default:default2
 2default:default2
-5.8942default:default2
-662.3932default:default2
-0.1192default:default2
-0.1192default:defaultZ32-668
ì
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2Š
9eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_2__09eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_2__02default:default8Z32-702
Ž
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2¬
Jeth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r_reg[main_state][9]_i_5Jeth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r_reg[main_state][9]_i_52default:default8Z32-702
†
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2¤
Feth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][9]_i_8Feth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][9]_i_82default:default8Z32-702

(Processed net %s.  Re-placed instance %s337*physynth2¦
Geth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][9]_i_16Geth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][9]_i_162default:default2ž
Ceth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][9]_i_16	Ceth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][9]_i_162default:default8Z32-663
ú
:%s %s Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |342*physynth2
Current2default:default2
 2default:default2
-5.8942default:default2
-661.4352default:default2
-0.1192default:default2
-0.1192default:defaultZ32-668
ˆ
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2¦
Geth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][9]_i_16Geth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][9]_i_162default:default8Z32-702
×
(Processed net %s.  Re-placed instance %s337*physynth2Š
9eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_1__19eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_1__12default:default2‚
5eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_1__1	5eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_1__12default:default8Z32-663
ú
:%s %s Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |342*physynth2
Current2default:default2
 2default:default2
-5.8942default:default2
-658.0492default:default2
-0.1192default:default2
-0.1192default:defaultZ32-668
³
(Processed net %s.  Re-placed instance %s337*physynth2n
+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data7[2]+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data7[2]2default:default2|
2eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][10]	2eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][10]2default:default8Z32-663
ú
:%s %s Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |342*physynth2
Current2default:default2
 2default:default2
-5.8942default:default2
-657.9472default:default2
-0.1192default:default2
-0.1192default:defaultZ32-668
³
(Processed net %s.  Re-placed instance %s337*physynth2n
+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data5[0]+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data5[0]2default:default2|
2eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][24]	2eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][24]2default:default8Z32-663
ú
:%s %s Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |342*physynth2
Current2default:default2
 2default:default2
-5.8942default:default2
-657.7342default:default2
-0.1192default:default2
-0.1192default:defaultZ32-668
Ï
BPorcessed net %s. Optimizations did not improve timing on the net.366*physynth2n
+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data2[1]+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data2[1]2default:default8Z32-702
ú
:%s %s Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |342*physynth2
Current2default:default2
 2default:default2
-5.8942default:default2
-657.5572default:default2
-0.1192default:default2
-0.1192default:defaultZ32-668
³
(Processed net %s.  Re-placed instance %s337*physynth2n
+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data2[0]+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data2[0]2default:default2|
2eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]	2eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]2default:default8Z32-663
ú
:%s %s Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |342*physynth2
Current2default:default2
 2default:default2
-5.8942default:default2
-657.5522default:default2
-0.1192default:default2
-0.1192default:defaultZ32-668
³
(Processed net %s.  Re-placed instance %s337*physynth2n
+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data0[2]+eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/data0[2]2default:default2|
2eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][30]	2eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][30]2default:default8Z32-663
ú
:%s %s Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |342*physynth2
Current2default:default2
 2default:default2
-5.8942default:default2
-657.5482default:default2
-0.1192default:default2
-0.1192default:defaultZ32-668
m
aPhase 2 Critical Path Optimization | Checksum: 2bd474633
----- Checksum: : 1f42c76bc : c91acf77 
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:04:04 ; elapsed = 00:03:28 . Memory (MB): peak = 1211.039 ; gain = 25.9102default:default
‹
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2.
Netlist sorting complete. 2default:default2
00:00:002default:default2 
00:00:00.1142default:default2
1211.0392default:default2
0.0002default:defaultZ17-268
Ü
OPost Physical Optimization Timing Summary | WNS=%s | TNS=%s | WHS=%s | THS=%s |343*physynth2
-5.8942default:default2
-657.5482default:default2
-0.1192default:default2
-0.1192default:defaultZ32-669
i
]Ending Physical Synthesis Task | Checksum: 2bd474633
----- Checksum: : 1f42c76bc : c91acf77 
*common
‡

%s
*constraints2p
\Time (s): cpu = 00:00:00 ; elapsed = 00:03:28 . Memory (MB): peak = 1211.039 ; gain = 25.9102default:default
Q
Releasing license: %s
83*common2"
Implementation2default:defaultZ17-83
À
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
3892default:default2
1692default:default2
12default:default2
02default:defaultZ4-41
X
%s completed successfully
29*	vivadotcl2#
phys_opt_design2default:defaultZ4-42
ÿ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2%
phys_opt_design: 2default:default2
00:04:122default:default2
00:03:422default:default2
1211.0392default:default2
25.9102default:defaultZ17-268
4
Writing XDEF routing.
211*designutilsZ20-211
A
#Writing XDEF routing logical nets.
209*designutilsZ20-209
A
#Writing XDEF routing special nets.
210*designutilsZ20-210
‚
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2)
Write XDEF Complete: 2default:default2
00:00:102default:default2
00:00:112default:default2
1211.0392default:default2
0.0002default:defaultZ17-268
ÿ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2&
write_checkpoint: 2default:default2
00:00:182default:default2
00:00:192default:default2
1211.0392default:default2
0.0002default:defaultZ17-268
€
UpdateTimingParams:%s.
91*timing2P
< Speed grade: -1, Delay Type: min_max, Constraints type: SDC2default:defaultZ38-91
s
CMultithreading enabled for timing update using a maximum of %s CPUs155*timing2
22default:defaultZ38-191
¯
rThe design failed to meet the timing requirements. Please see the %s report for details on the timing violations.
188*timing2"
timing summary2default:defaultZ38-282
„
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2+
report_timing_summary: 2default:default2
00:00:522default:default2
00:00:332default:default2
1211.0392default:default2
0.0002default:defaultZ17-268


End Record