<stg><name>manage</name>


<trans_list>

<trans id="404" from="1" to="2">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="2" to="3">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="3" to="4">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="4" to="5">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="5" to="6">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="6" to="7">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="7" to="8">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="8" to="9">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="9" to="10">
<condition id="152">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="9" to="40">
<condition id="153">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="1"/>
</and_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="10" to="11">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="11" to="12">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="12" to="13">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="13" to="14">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="14" to="15">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="15" to="16">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="16" to="17">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="17" to="18">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="18" to="19">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="19" to="20">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="20" to="21">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="21" to="22">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="22" to="23">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="23" to="24">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="24" to="25">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="25" to="26">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="26" to="27">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="27" to="28">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="28" to="29">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="29" to="30">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="30" to="31">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="31" to="32">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="32" to="33">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="33" to="34">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="34" to="35">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="35" to="36">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="36" to="37">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="37" to="38">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="38" to="39">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="39" to="39">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="40" to="41">
<condition id="189">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="40" to="71">
<condition id="227">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="40" to="9">
<condition id="264">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="41" to="42">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="42" to="43">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="43" to="44">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="44" to="45">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="45" to="46">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="46" to="47">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="47" to="48">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="48" to="49">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="49" to="50">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="50" to="51">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="51" to="52">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="52" to="53">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="53" to="54">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="54" to="55">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="55" to="56">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="56" to="57">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="57" to="58">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="58" to="59">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="59" to="60">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="60" to="61">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="61" to="62">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="62" to="63">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="63" to="64">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="64" to="65">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="65" to="66">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="66" to="67">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="67" to="68">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="68" to="69">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="69" to="70">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="70" to="40">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="71" to="72">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="72" to="73">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="73" to="74">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="74" to="75">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="75" to="76">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="76" to="77">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="77" to="78">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="78" to="79">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="79" to="80">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="80" to="81">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="81" to="82">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="82" to="83">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="83" to="84">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="84" to="85">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="85" to="86">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="86" to="87">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="87" to="88">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="88" to="89">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="89" to="90">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="90" to="91">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="91" to="92">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="92" to="93">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="93" to="94">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="94" to="95">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="95" to="96">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="96" to="97">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="97" to="98">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="98" to="99">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="99" to="100">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="100" to="40">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
:0  %h_count = alloca i32

]]></Node>
<StgValue><ssdm name="h_count"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %monitor_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %monitor) nounwind

]]></Node>
<StgValue><ssdm name="monitor_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %k_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %k) nounwind

]]></Node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %homing_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %homing) nounwind

]]></Node>
<StgValue><ssdm name="homing_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_5 = icmp eq i32 %homing_read, 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  store i32 0, i32* %h_count

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="107" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_2 = mul nsw i32 %k_read, 100

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="108" st_id="3" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
:31  %x_assign = sitofp i32 %tmp_2 to float

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="109" st_id="4" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
:31  %x_assign = sitofp i32 %tmp_2 to float

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="110" st_id="5" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
:31  %x_assign = sitofp i32 %tmp_2 to float

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="111" st_id="6" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
:31  %x_assign = sitofp i32 %tmp_2 to float

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="112" st_id="7" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
:31  %x_assign = sitofp i32 %tmp_2 to float

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1 %sensor) nounwind, !map !14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %homing) nounwind, !map !20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %forward) nounwind, !map !24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %back) nounwind, !map !28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %f) nounwind, !map !32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %current_count) nounwind, !map !36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %k) nounwind, !map !40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %freq) nounwind, !map !44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %enable) nounwind, !map !48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1 %monitor) nounwind, !map !52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @manage_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %current_count_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %current_count) nounwind

]]></Node>
<StgValue><ssdm name="current_count_read"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %sensor_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %sensor) nounwind

]]></Node>
<StgValue><ssdm name="sensor_read"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i1* %forward, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i1* %enable, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i32* %freq, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i32 %k, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(float* %f, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(i1 %monitor, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(i32 %current_count, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecInterface(i1* %back, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecInterface(i1* %forward, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecInterface(i32 %homing, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecInterface(i1 %sensor, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:29  call void @_ssdm_op_Write.ap_none.i1P(i1* %enable, i1 false) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
:31  %x_assign = sitofp i32 %tmp_2 to float

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_4 = icmp eq i32 %current_count_read, 4046

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
:34  %p_Val2_s = bitcast float %x_assign to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:36  br label %.backedge5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
.backedge5:0  %h_count_load = load i32* %h_count

]]></Node>
<StgValue><ssdm name="h_count_load"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge5:1  br i1 %monitor_read, label %1, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %sensor_read, label %2, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_4, label %7, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_5, label %12, label %.backedge5.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %loc_V_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_8"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="8">
<![CDATA[
:8  %tmp_i_i_i_i1_cast1 = zext i8 %loc_V_8 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i1_cast1"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %sh_assign_4 = add i9 -127, %tmp_i_i_i_i1_cast1

]]></Node>
<StgValue><ssdm name="sh_assign_4"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:10  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_4, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %tmp_16_i_i_i1 = sub i8 127, %loc_V_8

]]></Node>
<StgValue><ssdm name="tmp_16_i_i_i1"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="8">
<![CDATA[
:12  %tmp_16_i_i_i1_cast = sext i8 %tmp_16_i_i_i1 to i9

]]></Node>
<StgValue><ssdm name="tmp_16_i_i_i1_cast"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:13  %sh_assign_5 = select i1 %isNeg_2, i9 %tmp_16_i_i_i1_cast, i9 %sh_assign_4

]]></Node>
<StgValue><ssdm name="sh_assign_5"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i1P(i1* %enable, i1 true) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_1 = icmp ugt i32 %h_count_load, 861

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="31" op_0_bw="32">
<![CDATA[
:2  %tmp_12 = trunc i32 %h_count_load to i31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:3  %smax = select i1 %tmp_1, i31 %tmp_12, i31 861

]]></Node>
<StgValue><ssdm name="smax"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="31">
<![CDATA[
:4  %smax_cast = zext i31 %smax to i32

]]></Node>
<StgValue><ssdm name="smax_cast"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.backedge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i1P(i1* %enable, i1 true) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp = icmp ugt i32 %h_count_load, 861

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="31" op_0_bw="32">
<![CDATA[
:2  %tmp_9 = trunc i32 %h_count_load to i31

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:3  %h_count_2 = select i1 %tmp, i31 %tmp_9, i31 861

]]></Node>
<StgValue><ssdm name="h_count_2"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="31">
<![CDATA[
:4  %h_count_2_cast = zext i31 %h_count_2 to i32

]]></Node>
<StgValue><ssdm name="h_count_2_cast"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="monitor_read" val="1"/>
<literal name="sensor_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.backedge4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="monitor_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="23" op_0_bw="32">
<![CDATA[
:5  %loc_V_9 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="loc_V_9"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:6  %tmp_15_i_i_i1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_15_i_i_i1"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="79" op_0_bw="25">
<![CDATA[
:7  %tmp_15_i_i_i1_cast2 = zext i25 %tmp_15_i_i_i1 to i79

]]></Node>
<StgValue><ssdm name="tmp_15_i_i_i1_cast2"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="9">
<![CDATA[
:14  %sh_assign_5_cast = sext i9 %sh_assign_5 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_5_cast"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="25" op_0_bw="9">
<![CDATA[
:15  %sh_assign_5_cast_cas = sext i9 %sh_assign_5 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_5_cast_cas"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="79" op_0_bw="32">
<![CDATA[
:16  %tmp_17_i_i_i1 = zext i32 %sh_assign_5_cast to i79

]]></Node>
<StgValue><ssdm name="tmp_17_i_i_i1"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:17  %tmp_18_i_i_i1 = lshr i25 %tmp_15_i_i_i1, %sh_assign_5_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_18_i_i_i1"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
:18  %tmp_19_i_i_i1 = shl i79 %tmp_15_i_i_i1_cast2, %tmp_17_i_i_i1

]]></Node>
<StgValue><ssdm name="tmp_19_i_i_i1"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:19  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_18_i_i_i1, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="1">
<![CDATA[
:20  %tmp_10 = zext i1 %tmp_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %tmp_11 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_19_i_i_i1, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %p_Val2_10 = select i1 %isNeg_2, i32 %tmp_10, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="29" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="182" st_id="11" stage="28" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="183" st_id="12" stage="27" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="184" st_id="13" stage="26" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="185" st_id="14" stage="25" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="186" st_id="15" stage="24" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="187" st_id="16" stage="23" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="188" st_id="17" stage="22" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="189" st_id="18" stage="21" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="190" st_id="19" stage="20" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="191" st_id="20" stage="19" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="192" st_id="21" stage="18" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="193" st_id="22" stage="17" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="194" st_id="23" stage="16" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="195" st_id="24" stage="15" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="196" st_id="25" stage="14" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="197" st_id="26" stage="13" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="198" st_id="27" stage="12" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="199" st_id="28" stage="11" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="200" st_id="29" stage="10" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="201" st_id="30" stage="9" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="202" st_id="31" stage="8" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="203" st_id="32" stage="7" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="204" st_id="33" stage="6" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="205" st_id="34" stage="5" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="206" st_id="35" stage="4" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="207" st_id="36" stage="3" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="208" st_id="37" stage="2" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="209" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i1P(i1* %enable, i1 true) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.i1P(i1* %back, i1 true) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_none.i1P(i1* %forward, i1 false) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="38" stage="1" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_sdiv = sdiv i32 6250000, %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_sdiv"/></StgValue>
</operation>

<operation id="213" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="p_Result_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %p_neg = sub i32 0, %p_sdiv

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="214" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %tmp_s = select i1 %p_Result_4, i32 %p_neg, i32 %p_sdiv

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="215" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="216" st_id="39" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.s_axilite.floatP(float* %f, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.i32P(i32* %freq, i32 %tmp_s) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="219" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge2:0  %h_count_4 = phi i32 [ %h_count_load, %7 ], [ %h_count_3, %.backedge2.backedge ]

]]></Node>
<StgValue><ssdm name="h_count_4"/></StgValue>
</operation>

<operation id="220" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2:1  %tmp_8 = icmp slt i32 %h_count_4, 861

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="221" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge2:2  br i1 %tmp_8, label %8, label %.backedge5.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i1P(i1* %back, i1 true) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.i1P(i1* %forward, i1 false) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_3 = icmp slt i32 %h_count_4, 571

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="225" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_3, label %9, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="227" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %loc_V_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_6"/></StgValue>
</operation>

<operation id="228" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="23" op_0_bw="32">
<![CDATA[
:5  %loc_V_7 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="loc_V_7"/></StgValue>
</operation>

<operation id="229" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:6  %tmp_15_i_i_i4 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_15_i_i_i4"/></StgValue>
</operation>

<operation id="230" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="79" op_0_bw="25">
<![CDATA[
:7  %tmp_15_i_i_i4_cast4 = zext i25 %tmp_15_i_i_i4 to i79

]]></Node>
<StgValue><ssdm name="tmp_15_i_i_i4_cast4"/></StgValue>
</operation>

<operation id="231" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="8">
<![CDATA[
:8  %tmp_i_i_i_i4_cast3 = zext i8 %loc_V_6 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i4_cast3"/></StgValue>
</operation>

<operation id="232" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %sh_assign_8 = add i9 -127, %tmp_i_i_i_i4_cast3

]]></Node>
<StgValue><ssdm name="sh_assign_8"/></StgValue>
</operation>

<operation id="233" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:10  %isNeg_4 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_8, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_4"/></StgValue>
</operation>

<operation id="234" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %tmp_16_i_i_i4 = sub i8 127, %loc_V_6

]]></Node>
<StgValue><ssdm name="tmp_16_i_i_i4"/></StgValue>
</operation>

<operation id="235" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="8">
<![CDATA[
:12  %tmp_16_i_i_i4_cast = sext i8 %tmp_16_i_i_i4 to i9

]]></Node>
<StgValue><ssdm name="tmp_16_i_i_i4_cast"/></StgValue>
</operation>

<operation id="236" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:13  %sh_assign_9 = select i1 %isNeg_4, i9 %tmp_16_i_i_i4_cast, i9 %sh_assign_8

]]></Node>
<StgValue><ssdm name="sh_assign_9"/></StgValue>
</operation>

<operation id="237" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="9">
<![CDATA[
:14  %sh_assign_9_cast = sext i9 %sh_assign_9 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_9_cast"/></StgValue>
</operation>

<operation id="238" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="25" op_0_bw="9">
<![CDATA[
:15  %sh_assign_9_cast_cas = sext i9 %sh_assign_9 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_9_cast_cas"/></StgValue>
</operation>

<operation id="239" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="79" op_0_bw="32">
<![CDATA[
:16  %tmp_17_i_i_i4 = zext i32 %sh_assign_9_cast to i79

]]></Node>
<StgValue><ssdm name="tmp_17_i_i_i4"/></StgValue>
</operation>

<operation id="240" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:17  %tmp_18_i_i_i4 = lshr i25 %tmp_15_i_i_i4, %sh_assign_9_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_18_i_i_i4"/></StgValue>
</operation>

<operation id="241" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
:18  %tmp_19_i_i_i4 = shl i79 %tmp_15_i_i_i4_cast4, %tmp_17_i_i_i4

]]></Node>
<StgValue><ssdm name="tmp_19_i_i_i4"/></StgValue>
</operation>

<operation id="242" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:19  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_18_i_i_i4, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="243" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="1">
<![CDATA[
:20  %tmp_23 = zext i1 %tmp_40 to i32

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="244" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %tmp_24 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_19_i_i_i4, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="245" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %p_Val2_16 = select i1 %isNeg_4, i32 %tmp_23, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="246" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="247" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %loc_V_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_4"/></StgValue>
</operation>

<operation id="248" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="23" op_0_bw="32">
<![CDATA[
:3  %loc_V_5 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="loc_V_5"/></StgValue>
</operation>

<operation id="249" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:4  %tmp_15_i_i_i3 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_15_i_i_i3"/></StgValue>
</operation>

<operation id="250" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="79" op_0_bw="25">
<![CDATA[
:5  %tmp_15_i_i_i3_cast6 = zext i25 %tmp_15_i_i_i3 to i79

]]></Node>
<StgValue><ssdm name="tmp_15_i_i_i3_cast6"/></StgValue>
</operation>

<operation id="251" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_i_i_i_i3_cast5 = zext i8 %loc_V_4 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i3_cast5"/></StgValue>
</operation>

<operation id="252" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %sh_assign_6 = add i9 -127, %tmp_i_i_i_i3_cast5

]]></Node>
<StgValue><ssdm name="sh_assign_6"/></StgValue>
</operation>

<operation id="253" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:8  %isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_6, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_3"/></StgValue>
</operation>

<operation id="254" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %tmp_16_i_i_i3 = sub i8 127, %loc_V_4

]]></Node>
<StgValue><ssdm name="tmp_16_i_i_i3"/></StgValue>
</operation>

<operation id="255" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="8">
<![CDATA[
:10  %tmp_16_i_i_i3_cast = sext i8 %tmp_16_i_i_i3 to i9

]]></Node>
<StgValue><ssdm name="tmp_16_i_i_i3_cast"/></StgValue>
</operation>

<operation id="256" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:11  %sh_assign_7 = select i1 %isNeg_3, i9 %tmp_16_i_i_i3_cast, i9 %sh_assign_6

]]></Node>
<StgValue><ssdm name="sh_assign_7"/></StgValue>
</operation>

<operation id="257" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="9">
<![CDATA[
:12  %sh_assign_7_cast = sext i9 %sh_assign_7 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_7_cast"/></StgValue>
</operation>

<operation id="258" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="25" op_0_bw="9">
<![CDATA[
:13  %sh_assign_7_cast_cas = sext i9 %sh_assign_7 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_7_cast_cas"/></StgValue>
</operation>

<operation id="259" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="79" op_0_bw="32">
<![CDATA[
:14  %tmp_17_i_i_i3 = zext i32 %sh_assign_7_cast to i79

]]></Node>
<StgValue><ssdm name="tmp_17_i_i_i3"/></StgValue>
</operation>

<operation id="260" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:15  %tmp_18_i_i_i3 = lshr i25 %tmp_15_i_i_i3, %sh_assign_7_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_18_i_i_i3"/></StgValue>
</operation>

<operation id="261" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
:16  %tmp_19_i_i_i3 = shl i79 %tmp_15_i_i_i3_cast6, %tmp_17_i_i_i3

]]></Node>
<StgValue><ssdm name="tmp_19_i_i_i3"/></StgValue>
</operation>

<operation id="262" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:17  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_18_i_i_i3, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="263" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="1">
<![CDATA[
:18  %tmp_21 = zext i1 %tmp_36 to i32

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="264" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_19_i_i_i3, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="265" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %p_Val2_12 = select i1 %isNeg_3, i32 %tmp_21, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="266" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge5.loopexit:0  store i32 %smax_cast, i32* %h_count

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.backedge5.loopexit:1  br label %.backedge5.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge4:0  %h_count_1 = phi i32 [ %h_count_load, %2 ], [ %h_count_1_be, %.backedge4.backedge ]

]]></Node>
<StgValue><ssdm name="h_count_1"/></StgValue>
</operation>

<operation id="269" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4:1  %tmp_6 = icmp slt i32 %h_count_1, 861

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="270" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge4:2  br i1 %tmp_6, label %3, label %.backedge5.loopexit10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i1P(i1* %back, i1 false) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.i1P(i1* %forward, i1 true) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_7 = icmp slt i32 %h_count_1, 571

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="274" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_7, label %4, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="276" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="277" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="23" op_0_bw="32">
<![CDATA[
:5  %loc_V_3 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="278" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:6  %tmp_15_i_i_i2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_15_i_i_i2"/></StgValue>
</operation>

<operation id="279" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="79" op_0_bw="25">
<![CDATA[
:7  %tmp_15_i_i_i2_cast8 = zext i25 %tmp_15_i_i_i2 to i79

]]></Node>
<StgValue><ssdm name="tmp_15_i_i_i2_cast8"/></StgValue>
</operation>

<operation id="280" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="8">
<![CDATA[
:8  %tmp_i_i_i_i2_cast7 = zext i8 %loc_V_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i2_cast7"/></StgValue>
</operation>

<operation id="281" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %sh_assign_2 = add i9 -127, %tmp_i_i_i_i2_cast7

]]></Node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="282" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:10  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="283" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %tmp_16_i_i_i2 = sub i8 127, %loc_V_2

]]></Node>
<StgValue><ssdm name="tmp_16_i_i_i2"/></StgValue>
</operation>

<operation id="284" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="8">
<![CDATA[
:12  %tmp_16_i_i_i2_cast = sext i8 %tmp_16_i_i_i2 to i9

]]></Node>
<StgValue><ssdm name="tmp_16_i_i_i2_cast"/></StgValue>
</operation>

<operation id="285" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:13  %sh_assign_3 = select i1 %isNeg_1, i9 %tmp_16_i_i_i2_cast, i9 %sh_assign_2

]]></Node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>

<operation id="286" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="9">
<![CDATA[
:14  %sh_assign_3_cast = sext i9 %sh_assign_3 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_3_cast"/></StgValue>
</operation>

<operation id="287" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="25" op_0_bw="9">
<![CDATA[
:15  %sh_assign_3_cast_cas = sext i9 %sh_assign_3 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_3_cast_cas"/></StgValue>
</operation>

<operation id="288" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="79" op_0_bw="32">
<![CDATA[
:16  %tmp_17_i_i_i2 = zext i32 %sh_assign_3_cast to i79

]]></Node>
<StgValue><ssdm name="tmp_17_i_i_i2"/></StgValue>
</operation>

<operation id="289" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:17  %tmp_18_i_i_i2 = lshr i25 %tmp_15_i_i_i2, %sh_assign_3_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_18_i_i_i2"/></StgValue>
</operation>

<operation id="290" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
:18  %tmp_19_i_i_i2 = shl i79 %tmp_15_i_i_i2_cast8, %tmp_17_i_i_i2

]]></Node>
<StgValue><ssdm name="tmp_19_i_i_i2"/></StgValue>
</operation>

<operation id="291" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:19  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_18_i_i_i2, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="292" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="1">
<![CDATA[
:20  %tmp_18 = zext i1 %tmp_32 to i32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="293" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %tmp_19 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_19_i_i_i2, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="294" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %p_Val2_6 = select i1 %isNeg_1, i32 %tmp_18, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="295" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="296" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="297" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="23" op_0_bw="32">
<![CDATA[
:3  %loc_V_1 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="298" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:4  %tmp_15_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_15_i_i_i"/></StgValue>
</operation>

<operation id="299" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="79" op_0_bw="25">
<![CDATA[
:5  %tmp_15_i_i_i_cast1 = zext i25 %tmp_15_i_i_i to i79

]]></Node>
<StgValue><ssdm name="tmp_15_i_i_i_cast1"/></StgValue>
</operation>

<operation id="300" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="8">
<![CDATA[
:6  %tmp_i_i_i_i_cast9 = zext i8 %loc_V to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_cast9"/></StgValue>
</operation>

<operation id="301" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %sh_assign = add i9 -127, %tmp_i_i_i_i_cast9

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="302" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:8  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="303" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %tmp_16_i_i_i = sub i8 127, %loc_V

]]></Node>
<StgValue><ssdm name="tmp_16_i_i_i"/></StgValue>
</operation>

<operation id="304" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="8">
<![CDATA[
:10  %tmp_16_i_i_i_cast = sext i8 %tmp_16_i_i_i to i9

]]></Node>
<StgValue><ssdm name="tmp_16_i_i_i_cast"/></StgValue>
</operation>

<operation id="305" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:11  %sh_assign_1 = select i1 %isNeg, i9 %tmp_16_i_i_i_cast, i9 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="306" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="9">
<![CDATA[
:12  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="307" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="25" op_0_bw="9">
<![CDATA[
:13  %sh_assign_1_cast_cas = sext i9 %sh_assign_1 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_1_cast_cas"/></StgValue>
</operation>

<operation id="308" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="79" op_0_bw="32">
<![CDATA[
:14  %tmp_17_i_i_i = zext i32 %sh_assign_1_cast to i79

]]></Node>
<StgValue><ssdm name="tmp_17_i_i_i"/></StgValue>
</operation>

<operation id="309" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:15  %tmp_18_i_i_i = lshr i25 %tmp_15_i_i_i, %sh_assign_1_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_18_i_i_i"/></StgValue>
</operation>

<operation id="310" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
:16  %tmp_19_i_i_i = shl i79 %tmp_15_i_i_i_cast1, %tmp_17_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_19_i_i_i"/></StgValue>
</operation>

<operation id="311" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:17  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_18_i_i_i, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="312" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="1">
<![CDATA[
:18  %tmp_14 = zext i1 %tmp_28 to i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="313" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_19_i_i_i, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="314" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %p_Val2_2 = select i1 %isNeg, i32 %tmp_14, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="315" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge5.loopexit10:0  store i32 %h_count_2_cast, i32* %h_count

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
.backedge5.loopexit10:1  br label %.backedge5.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="sensor_read" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="sensor_read" val="0"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
.backedge5.backedge:0  br label %.backedge5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="318" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i1P(i1* %back, i1 false) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.i1P(i1* %forward, i1 true) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="41" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.s_axilite.floatP(float* %f, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_Val2_6_i_i_i4 = sub i32 0, %p_Val2_16

]]></Node>
<StgValue><ssdm name="p_Val2_6_i_i_i4"/></StgValue>
</operation>

<operation id="322" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %p_Val2_18 = select i1 %p_Result_3, i32 %p_Val2_6_i_i_i4, i32 %p_Val2_16

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="323" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.backedge2.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="41" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.s_axilite.floatP(float* %f, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %p_Val2_6_i_i_i3 = sub i32 0, %p_Val2_12

]]></Node>
<StgValue><ssdm name="p_Val2_6_i_i_i3"/></StgValue>
</operation>

<operation id="326" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %p_Val2_14 = select i1 %p_Result_2, i32 %p_Val2_6_i_i_i3, i32 %p_Val2_12

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="327" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %.backedge2.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:3  %h_count_3 = add nsw i32 %h_count_4, 1

]]></Node>
<StgValue><ssdm name="h_count_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="329" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge2.backedge:0  %tmp_18_pn = phi i32 [ %p_Val2_18, %10 ], [ %p_Val2_14, %9 ]

]]></Node>
<StgValue><ssdm name="tmp_18_pn"/></StgValue>
</operation>

<operation id="330" st_id="42" stage="29" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="331" st_id="43" stage="28" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="332" st_id="44" stage="27" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="333" st_id="45" stage="26" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="334" st_id="46" stage="25" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="335" st_id="47" stage="24" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="336" st_id="48" stage="23" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="337" st_id="49" stage="22" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="338" st_id="50" stage="21" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="339" st_id="51" stage="20" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="340" st_id="52" stage="19" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="341" st_id="53" stage="18" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="342" st_id="54" stage="17" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="343" st_id="55" stage="16" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="344" st_id="56" stage="15" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="345" st_id="57" stage="14" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="346" st_id="58" stage="13" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="347" st_id="59" stage="12" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="348" st_id="60" stage="11" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="349" st_id="61" stage="10" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="350" st_id="62" stage="9" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="351" st_id="63" stage="8" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="352" st_id="64" stage="7" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="353" st_id="65" stage="6" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="354" st_id="66" stage="5" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="355" st_id="67" stage="4" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="356" st_id="68" stage="3" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="357" st_id="69" stage="2" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="358" st_id="70" stage="1" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge2.backedge:1  %storemerge = sdiv i32 6250000, %tmp_18_pn

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="359" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.backedge2.backedge:2  call void @_ssdm_op_Write.ap_none.i32P(i32* %freq, i32 %storemerge) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.backedge2.backedge:4  br label %.backedge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="361" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i1P(i1* %back, i1 true) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.i1P(i1* %forward, i1 false) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="71" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.s_axilite.floatP(float* %f, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
<literal name="p_Result_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_Val2_6_i_i_i2 = sub i32 0, %p_Val2_6

]]></Node>
<StgValue><ssdm name="p_Val2_6_i_i_i2"/></StgValue>
</operation>

<operation id="365" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %p_Val2_8 = select i1 %p_Result_1, i32 %p_Val2_6_i_i_i2, i32 %p_Val2_6

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="366" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.backedge4.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="71" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.s_axilite.floatP(float* %f, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %p_Val2_6_i_i_i = sub i32 0, %p_Val2_2

]]></Node>
<StgValue><ssdm name="p_Val2_6_i_i_i"/></StgValue>
</operation>

<operation id="369" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %p_Val2_4 = select i1 %p_Result_s, i32 %p_Val2_6_i_i_i, i32 %p_Val2_2

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="370" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %.backedge4.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:3  %h_count_1_be = add nsw i32 %h_count_1, 1

]]></Node>
<StgValue><ssdm name="h_count_1_be"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="372" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge4.backedge:0  %tmp_13_pn = phi i32 [ %p_Val2_8, %5 ], [ %p_Val2_4, %4 ]

]]></Node>
<StgValue><ssdm name="tmp_13_pn"/></StgValue>
</operation>

<operation id="373" st_id="72" stage="29" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="374" st_id="73" stage="28" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="375" st_id="74" stage="27" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="376" st_id="75" stage="26" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="377" st_id="76" stage="25" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="378" st_id="77" stage="24" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="379" st_id="78" stage="23" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="380" st_id="79" stage="22" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="381" st_id="80" stage="21" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="382" st_id="81" stage="20" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="383" st_id="82" stage="19" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="384" st_id="83" stage="18" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="385" st_id="84" stage="17" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="386" st_id="85" stage="16" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="387" st_id="86" stage="15" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="388" st_id="87" stage="14" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="389" st_id="88" stage="13" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="390" st_id="89" stage="12" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="391" st_id="90" stage="11" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="392" st_id="91" stage="10" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="393" st_id="92" stage="9" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="394" st_id="93" stage="8" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="395" st_id="94" stage="7" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="396" st_id="95" stage="6" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="397" st_id="96" stage="5" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="398" st_id="97" stage="4" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="399" st_id="98" stage="3" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="400" st_id="99" stage="2" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="401" st_id="100" stage="1" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge4.backedge:1  %storemerge4 = sdiv i32 6250000, %tmp_13_pn

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>

<operation id="402" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.backedge4.backedge:2  call void @_ssdm_op_Write.ap_none.i32P(i32* %freq, i32 %storemerge4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.backedge4.backedge:4  br label %.backedge4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
