GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/alberto/PT8211/src/gowin_clkdiv/gowin_clkdiv.v'
Analyzing Verilog file '/home/alberto/PT8211/src/gowin_rpll/gowin_rpll.v'
Analyzing Verilog file '/home/alberto/PT8211/src/pt8211_drive.v'
Analyzing Verilog file '/home/alberto/PT8211/src/rom_wave_sine.v'
Analyzing Verilog file '/home/alberto/PT8211/src/top.v'
Compiling module 'top'("/home/alberto/PT8211/src/top.v":1)
Compiling module 'Gowin_rPLL'("/home/alberto/PT8211/src/gowin_rpll/gowin_rpll.v":9)
Compiling module 'Gowin_CLKDIV'("/home/alberto/PT8211/src/gowin_clkdiv/gowin_clkdiv.v":9)
Compiling module 'rom_save_sin'("/home/alberto/PT8211/src/rom_wave_sine.v":1)
Compiling module 'pt8211_drive'("/home/alberto/PT8211/src/pt8211_drive.v":2)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/alberto/PT8211/impl/gwsynthesis/pt8211.vg" completed
[100%] Generate report file "/home/alberto/PT8211/impl/gwsynthesis/pt8211_syn.rpt.html" completed
GowinSynthesis finish
