$version Generated by VerilatedVcd $end
$date Thu Jul 14 15:33:51 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 $ clk $end
  $var wire  1 & d $end
  $var wire  1 % load $end
  $var wire  1 # q $end
  $scope module function1 $end
   $var wire  1 $ clk $end
   $var wire  1 & d $end
   $var wire  1 % load $end
   $var wire  1 # q $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
#1
1$
#2
0$
#3
1$
#4
0$
#5
1$
#6
0$
1&
#7
1$
#8
0$
#9
1$
#10
0$
1%
0&
#11
1$
#12
0$
#13
1$
#14
0$
1&
#15
1#
1$
#16
0$
#17
1$
#18
0$
#19
1$
#20
0$
0%
0&
#21
1$
#22
0$
1%
1&
#23
1$
#24
0$
0%
0&
#25
1$
#26
0$
1%
1&
#27
1$
#28
0$
0%
0&
#29
1$
#30
0$
#31
1$
#32
0$
#33
1$
#34
0$
1%
#35
0#
1$
#36
0$
0%
#37
1$
