//! Serial interface
//!
//! You can use the `Serial` interface with these UART instances
//!
//! # UART0
//! - TX: Pin 17 IOF0
//! - RX: Pin 16 IOF0
//! - Interrupt::UART0
//!
//! # UART1
//! *Warning:* UART1 pins are not connected to package in FE310-G000
//! - TX: Pin 18 IOF0
//! - RX: Pin 23 IOF0
//! - Interrupt::UART1

pub use crate::spi::{CommType, WatermarkValue};
use crate::{clock::Clocks, time::Bps};
use core::ops::Deref;
use e310x::{
    interrupt::{ExternalInterrupt, Priority},
    uart0, Plic, Uart0, Uart1,
};
use embedded_hal_nb::serial;

/// TX pin
pub trait TxPin<UART>: private::Sealed {}

/// RX pin
pub trait RxPin<UART>: private::Sealed {}

/// UartX trait extends the UART peripheral
pub trait UartX: Deref<Target = uart0::RegisterBlock> + private::Sealed {
    /// UART interface ID to difference it from the rest
    const UART_INDEX: usize;

    /// Interrupt Source for the UART interface
    const INTERRUPT_SOURCE: ExternalInterrupt;

    /// Steals the UART peripheral
    ///
    /// # Safety
    ///
    /// Using this function may break the guarantees of the singleton pattern.
    unsafe fn steal() -> Self;
}

mod impl_uart {
    use e310x::interrupt::ExternalInterrupt;

    use super::{RxPin, TxPin, Uart0, Uart1, UartX};
    use crate::gpio::{gpio0, IOF0};
    // UART0
    impl UartX for Uart0 {
        const UART_INDEX: usize = 0;
        const INTERRUPT_SOURCE: ExternalInterrupt = ExternalInterrupt::UART0;
        unsafe fn steal() -> Self {
            Uart0::steal()
        }
    }
    impl<T> TxPin<Uart0> for gpio0::Pin17<IOF0<T>> {}
    impl<T> RxPin<Uart0> for gpio0::Pin16<IOF0<T>> {}

    // UART1
    impl UartX for Uart1 {
        const UART_INDEX: usize = 1;
        const INTERRUPT_SOURCE: ExternalInterrupt = ExternalInterrupt::UART1;
        unsafe fn steal() -> Self {
            Uart1::steal()
        }
    }
    #[cfg(feature = "g002")]
    impl<T> TxPin<Uart1> for gpio0::Pin18<IOF0<T>> {}
    #[cfg(feature = "g002")]
    impl<T> RxPin<Uart1> for gpio0::Pin23<IOF0<T>> {}
}

/// Serial receiver half
pub struct Rx<UART, PIN> {
    uart: UART,
    pin: PIN,
}

impl<UART, PIN> Rx<UART, PIN> {
    /// Releases the UART peripheral and associated pin
    pub fn free(self) -> (UART, PIN) {
        (self.uart, self.pin)
    }
}

impl<UART: UartX, PIN: RxPin<UART>> Rx<UART, PIN> {
    /// Enable the UART reception interrupt bit in the control register.
    ///
    /// # Note
    /// This function does not enable the interrupt in the PLIC, it only sets the
    /// interrupt enable bit in the UART peripheral. You must call
    /// [`enable_exti()`](Self::enable_exti) to enable the interrupt in
    /// the PLIC.
    pub fn enable_interrupt(&mut self) {
        // Preserve the current value of the tx `ie` while updating the rx `ie`
        self.uart.ie().modify(|r, w| {
            w.txwm().bit(r.txwm().bit());
            w.rxwm().set_bit()
        });
    }

    /// Disable the UART reception interrupt enable bit in the control register.
    pub fn disable_interrupt(&mut self) {
        // Preserve the current value of the tx `ie` while updating the rx `ie`
        self.uart.ie().modify(|r, w| {
            w.txwm().bit(r.txwm().bit());
            w.rxwm().clear_bit()
        });
    }

    /// Change the Watermark Register for the UART reception to the specified value.
    pub fn set_watermark(&mut self, watermark: WatermarkValue) {
        self.uart.rxctrl().modify(|r, w| {
            // Preserve the current value of `enable` while updating `counter`
            w.enable().bit(r.enable().bit());
            unsafe { w.counter().bits(watermark.into()) }
        });
    }

    /// Get the Watermark Register value for the UART reception.
    pub fn get_watermark(&self) -> u8 {
        self.uart.rxctrl().read().counter().bits()
    }

    /// Check if the UART interrupt is enabled for reception.
    pub fn is_interrupt_enabled(&self) -> bool {
        self.uart.ie().read().rxwm().bit_is_set()
    }

    /// Returns true if the interrupt flag is set.
    pub fn is_interrupt_pending(&self) -> bool {
        self.uart.ip().read().rxwm().bit_is_set()
    }

    /// Enables the external interrupt source for the UART.
    ///
    /// # Note
    /// This function enables the external interrupt source in the PLIC,
    /// but does not enable the PLIC peripheral itself. To enable the plic peripheral
    /// you must call [`Plic::enable()`](riscv-peripheral::plic::enables::ENABLES::enable).
    ///
    /// # Safety
    /// Enabling an interrupt source can break mask-based critical sections.
    pub unsafe fn enable_exti(&self, plic: &Plic) {
        let ctx = plic.ctx0();
        ctx.enables().enable(UART::INTERRUPT_SOURCE);
    }

    /// Disables the external interrupt source for the pin.
    pub fn disable_exti(&self, plic: &Plic) {
        let ctx = plic.ctx0();
        ctx.enables().disable(UART::INTERRUPT_SOURCE);
    }

    /// Returns if the external interrupt source for the pin is enabled.
    pub fn is_exti_enabled(&self, plic: &Plic) -> bool {
        let ctx = plic.ctx0();
        ctx.enables().is_enabled(UART::INTERRUPT_SOURCE)
    }

    /// Sets the external interrupt source priority.
    ///
    /// # Safety
    ///
    /// Changing the priority level can break priority-based critical sections.
    pub unsafe fn set_exti_priority(&self, plic: &Plic, priority: Priority) {
        let priorities = plic.priorities();
        priorities.set_priority(UART::INTERRUPT_SOURCE, priority);
    }
    /// Returns the external interrupt source priority.
    pub fn get_exti_priority(&self, plic: &Plic) -> Priority {
        let priorities = plic.priorities();
        priorities.get_priority(UART::INTERRUPT_SOURCE)
    }
}

impl<UART: UartX, PIN: RxPin<UART>> serial::ErrorType for Rx<UART, PIN> {
    type Error = serial::ErrorKind;
}

impl<UART: UartX, PIN: RxPin<UART>> embedded_io::ErrorType for Rx<UART, PIN> {
    type Error = embedded_io::ErrorKind;
}

impl<UART: UartX, PIN: RxPin<UART>> serial::Read for Rx<UART, PIN> {
    #[inline]
    fn read(&mut self) -> nb::Result<u8, Self::Error> {
        let rxdata = self.uart.rxdata().read();

        if rxdata.empty().bit_is_set() {
            Err(::nb::Error::WouldBlock)
        } else {
            Ok(rxdata.data().bits())
        }
    }
}

impl<UART: UartX, PIN: RxPin<UART>> embedded_io::Read for Rx<UART, PIN> {
    #[inline]
    fn read(&mut self, buf: &mut [u8]) -> Result<usize, Self::Error> {
        if buf.is_empty() {
            return Ok(0);
        }
        buf[0] = nb::block!(serial::Read::read(self)).unwrap(); // first byte may block
        let mut count = 1;
        for byte in buf.iter_mut().skip(1) {
            match serial::Read::read(self) {
                Ok(b) => {
                    *byte = b;
                    count += 1
                }
                Err(nb::Error::WouldBlock) => break,
                _ => unreachable!(),
            }
        }
        Ok(count)
    }
}

/// Serial transmitter half
pub struct Tx<UART, PIN> {
    uart: UART,
    pin: PIN,
}

impl<UART, PIN> Tx<UART, PIN> {
    /// Releases the UART peripheral and associated pin
    pub fn free(self) -> (UART, PIN) {
        (self.uart, self.pin)
    }
}

impl<UART: UartX, PIN: TxPin<UART>> Tx<UART, PIN> {
    /// Enable the UART transmission interrupt bit in the control register.
    ///
    /// # Note
    /// This function does not enable the interrupt in the PLIC, it only sets the
    /// interrupt enable bit in the UART peripheral. You must call
    /// [`enable_exti()`](Self::enable_exti) to enable the interrupt in
    /// the PLIC.
    pub fn enable_interrupt(&mut self) {
        // Preserve the current value of the rx `ie` while updating the tx `ie`
        self.uart.ie().modify(|r, w| {
            w.rxwm().bit(r.rxwm().bit());
            w.txwm().set_bit()
        });
    }

    /// Disable the UART transmission interrupt enable bit in the control register.
    pub fn disable_interrupt(&mut self) {
        // Preserve the current value of the rx `ie` while updating the tx `ie`
        self.uart.ie().modify(|r, w| {
            w.rxwm().bit(r.rxwm().bit());
            w.txwm().clear_bit()
        });
    }

    /// Change the Watermark Register for the UART transmission to the specified value.
    pub fn set_watermark(&mut self, watermark: WatermarkValue) {
        self.uart.txctrl().modify(|r, w| {
            // Preserve the current value of `enable` and `nstop` while updating `counter`
            w.enable().bit(r.enable().bit());
            w.nstop().bit(r.nstop().bit());
            unsafe { w.counter().bits(watermark.into()) }
        });
    }

    /// Get the Watermark Register value for the UART transmission.
    pub fn get_watermark(&self) -> u8 {
        self.uart.txctrl().read().counter().bits()
    }

    /// Check if the UART interrupt is enabled for transmission.
    pub fn is_interrupt_enabled(&self) -> bool {
        self.uart.ie().read().txwm().bit_is_set()
    }

    /// Returns true if the interrupt flag is set.
    pub fn is_interrupt_pending(&self) -> bool {
        self.uart.ip().read().txwm().bit_is_set()
    }

    /// Enables the external interrupt source for the UART.
    ///
    /// # Note
    /// This function enables the external interrupt source in the PLIC,
    /// but does not enable the PLIC peripheral itself. To enable the plic peripheral
    /// you must call [`Plic::enable()`](riscv-peripheral::plic::enables::ENABLES::enable).
    ///
    /// # Safety
    /// Enabling an interrupt source can break mask-based critical sections.
    pub unsafe fn enable_exti(&self, plic: &Plic) {
        let ctx = plic.ctx0();
        ctx.enables().enable(UART::INTERRUPT_SOURCE);
    }

    /// Disables the external interrupt source for the pin.
    pub fn disable_exti(&self, plic: &Plic) {
        let ctx = plic.ctx0();
        ctx.enables().disable(UART::INTERRUPT_SOURCE);
    }

    /// Returns if the external interrupt source for the pin is enabled.
    pub fn is_exti_enabled(&self, plic: &Plic) -> bool {
        let ctx = plic.ctx0();
        ctx.enables().is_enabled(UART::INTERRUPT_SOURCE)
    }

    /// Sets the external interrupt source priority.
    ///
    /// # Safety
    ///
    /// Changing the priority level can break priority-based critical sections.
    pub unsafe fn set_exti_priority(&self, plic: &Plic, priority: Priority) {
        let priorities = plic.priorities();
        priorities.set_priority(UART::INTERRUPT_SOURCE, priority);
    }
    /// Returns the external interrupt source priority.
    pub fn get_exti_priority(&self, plic: &Plic) -> Priority {
        let priorities = plic.priorities();
        priorities.get_priority(UART::INTERRUPT_SOURCE)
    }
}

impl<UART: UartX, PIN: TxPin<UART>> Tx<UART, PIN> {
    /// Returns true if the transmit buffer is full
    fn is_buffer_full(&self) -> bool {
        self.uart.txdata().read().full().bit_is_set()
    }
}

impl<UART: UartX, PIN: TxPin<UART>> serial::ErrorType for Tx<UART, PIN> {
    type Error = serial::ErrorKind;
}

impl<UART: UartX, PIN: TxPin<UART>> embedded_io::ErrorType for Tx<UART, PIN> {
    type Error = embedded_io::ErrorKind;
}

impl<UART: UartX, PIN: TxPin<UART>> serial::Write for Tx<UART, PIN> {
    #[inline]
    fn write(&mut self, byte: u8) -> nb::Result<(), Self::Error> {
        if self.is_buffer_full() {
            Err(nb::Error::WouldBlock)
        } else {
            self.uart.txdata().write(|w| unsafe { w.data().bits(byte) });
            Ok(())
        }
    }

    #[inline]
    fn flush(&mut self) -> nb::Result<(), Self::Error> {
        if self.uart.ip().read().txwm().bit_is_set() {
            // FIFO count is below the receive watermark (1)
            Ok(())
        } else {
            Err(nb::Error::WouldBlock)
        }
    }
}

impl<UART: UartX, PIN: TxPin<UART>> embedded_io::WriteReady for Tx<UART, PIN> {
    #[inline]
    fn write_ready(&mut self) -> Result<bool, Self::Error> {
        Ok(!self.is_buffer_full())
    }
}

impl<UART: UartX, PIN: TxPin<UART>> embedded_io::Write for Tx<UART, PIN> {
    #[inline]
    fn write(&mut self, buf: &[u8]) -> Result<usize, Self::Error> {
        if buf.is_empty() {
            return Ok(0);
        }
        nb::block!(serial::Write::write(self, buf[0])).unwrap(); // first byte may block
        let mut count = 1;
        for byte in buf.iter().skip(1) {
            match serial::Write::write(self, *byte) {
                Ok(()) => count += 1,
                Err(nb::Error::WouldBlock) => break,
                _ => unreachable!(),
            }
        }
        Ok(count)
    }

    #[inline]
    fn flush(&mut self) -> Result<(), Self::Error> {
        nb::block!(serial::Write::flush(self)).unwrap();
        Ok(())
    }
}

/// Serial abstraction
pub struct Serial<UART, TX, RX> {
    uart: UART,
    pub(crate) tx: Tx<UART, TX>,
    pub(crate) rx: Rx<UART, RX>,
}

impl<UART: UartX, TX: TxPin<UART>, RX: RxPin<UART>> Serial<UART, TX, RX> {
    /// Configures a UART peripheral to provide serial communication
    pub fn new(uart: UART, pins: (TX, RX), baud_rate: Bps, clocks: Clocks) -> Self {
        let div = clocks.tlclk().0 / baud_rate.0 - 1;
        unsafe {
            uart.ie().write(|w| w.txwm().bit(false).rxwm().bit(false));
            uart.div().write(|w| w.bits(div));
            uart.txctrl()
                .write(|w| w.counter().bits(1).enable().bit(true));
            uart.rxctrl().write(|w| w.enable().bit(true));
        }

        let tx = Tx {
            uart: unsafe { UART::steal() },
            pin: pins.0,
        };
        let rx = Rx {
            uart: unsafe { UART::steal() },
            pin: pins.1,
        };

        Serial { uart, tx, rx }
    }

    /// Starts listening for an interrupt event
    pub fn listen(self) -> Self {
        self.uart
            .ie()
            .write(|w| w.txwm().bit(false).rxwm().bit(true));
        self
    }

    /// Stops listening for an interrupt event
    pub fn unlisten(self) -> Self {
        self.uart
            .ie()
            .write(|w| w.txwm().bit(false).rxwm().bit(false));
        self
    }

    /// Splits the [`Serial`] abstraction into a transmitter and a receiver half
    pub fn split(self) -> (Tx<UART, TX>, Rx<UART, RX>) {
        (self.tx, self.rx)
    }

    /// Releases the UART peripheral and associated pins
    pub fn free(self) -> (UART, (TX, RX)) {
        (self.uart, (self.tx.pin, self.rx.pin))
    }
}

impl<UART: UartX, TX: TxPin<UART>, RX: RxPin<UART>> Serial<UART, TX, RX> {
    /// Enable the UART transmission interrupt bit in the control register.
    ///
    /// # Note
    /// This function does not enable the interrupt in the PLIC, it only sets the
    /// interrupt enable bit in the UART peripheral. You must call
    /// [`enable_exti()`](Self::enable_exti) to enable the interrupt in
    /// the PLIC.
    pub fn enable_interrupt(&mut self, comm_type: CommType) {
        match comm_type {
            CommType::Tx => self.tx.enable_interrupt(),
            CommType::Rx => self.rx.enable_interrupt(),
            CommType::TxRx => {
                self.tx.enable_interrupt();
                self.rx.enable_interrupt();
            }
        }
    }

    /// Disable the UART transmission interrupt enable bit in the control register.
    pub fn disable_interrupt(&mut self, comm_type: CommType) {
        match comm_type {
            CommType::Tx => self.tx.disable_interrupt(),
            CommType::Rx => self.rx.disable_interrupt(),
            CommType::TxRx => {
                self.tx.disable_interrupt();
                self.rx.disable_interrupt();
            }
        }
    }

    /// Change the Watermark Register for the UART transmission to the specified value.
    pub fn set_watermark(&mut self, comm_type: CommType, watermark: WatermarkValue) {
        match comm_type {
            CommType::Tx => self.tx.set_watermark(watermark),
            CommType::Rx => self.rx.set_watermark(watermark),
            CommType::TxRx => {
                self.tx.set_watermark(watermark);
                self.rx.set_watermark(watermark);
            }
        }
    }

    /// Get the Watermark Registers value.
    pub fn get_watermarks(&self) -> (u8, u8) {
        (self.tx.get_watermark(), self.rx.get_watermark())
    }

    /// Check if the UART interrupt is enabled for transmission.
    pub fn is_interrupt_enabled(&self, comm_type: CommType) -> bool {
        match comm_type {
            CommType::Tx => self.tx.is_interrupt_enabled(),
            CommType::Rx => self.rx.is_interrupt_enabled(),
            CommType::TxRx => self.tx.is_interrupt_enabled() && self.rx.is_interrupt_enabled(),
        }
    }

    /// Returns true if the interrupt flag is set for the specified communication type.
    pub fn is_interrupt_pending(&self, comm_type: CommType) -> bool {
        // Match the CommType enum
        match comm_type {
            CommType::Tx => self.tx.is_interrupt_pending(),
            CommType::Rx => self.rx.is_interrupt_pending(),
            CommType::TxRx => self.tx.is_interrupt_pending() && self.rx.is_interrupt_pending(),
        }
    }

    /// Enables the external interrupt source for the UART.
    ///
    /// # Note
    /// This function enables the external interrupt source in the PLIC,
    /// but does not enable the PLIC peripheral itself. To enable the plic peripheral
    /// you must call [`Plic::enable()`](riscv-peripheral::plic::enables::ENABLES::enable).
    ///
    /// # Safety
    /// Enabling an interrupt source can break mask-based critical sections.
    pub unsafe fn enable_exti(&self, plic: &Plic) {
        let ctx = plic.ctx0();
        ctx.enables().enable(UART::INTERRUPT_SOURCE);
    }

    /// Disables the external interrupt source for the pin.
    pub fn disable_exti(&self, plic: &Plic) {
        let ctx = plic.ctx0();
        ctx.enables().disable(UART::INTERRUPT_SOURCE);
    }

    /// Returns if the external interrupt source for the pin is enabled.
    pub fn is_exti_enabled(&self, plic: &Plic) -> bool {
        let ctx = plic.ctx0();
        ctx.enables().is_enabled(UART::INTERRUPT_SOURCE)
    }

    /// Sets the external interrupt source priority.
    ///
    /// # Safety
    ///
    /// Changing the priority level can break priority-based critical sections.
    pub unsafe fn set_exti_priority(&self, plic: &Plic, priority: Priority) {
        let priorities = plic.priorities();
        priorities.set_priority(UART::INTERRUPT_SOURCE, priority);
    }
    /// Returns the external interrupt source priority.
    pub fn get_exti_priority(&self, plic: &Plic) -> Priority {
        let priorities = plic.priorities();
        priorities.get_priority(UART::INTERRUPT_SOURCE)
    }
}

impl<UART: UartX, TX, RX> serial::ErrorType for Serial<UART, TX, RX> {
    type Error = serial::ErrorKind;
}

impl<UART: UartX, TX, RX: RxPin<UART>> serial::Read for Serial<UART, TX, RX> {
    fn read(&mut self) -> nb::Result<u8, Self::Error> {
        self.rx.read()
    }
}

impl<UART: UartX, TX: TxPin<UART>, RX> serial::Write for Serial<UART, TX, RX> {
    fn write(&mut self, byte: u8) -> nb::Result<(), Self::Error> {
        self.tx.write(byte)
    }

    fn flush(&mut self) -> nb::Result<(), Self::Error> {
        self.tx.flush()
    }
}

impl<UART, TX, RX> embedded_io::ErrorType for Serial<UART, TX, RX> {
    type Error = embedded_io::ErrorKind;
}

impl<UART: UartX, TX, RX: RxPin<UART>> embedded_io::Read for Serial<UART, TX, RX> {
    fn read(&mut self, buf: &mut [u8]) -> Result<usize, Self::Error> {
        self.rx.read(buf)
    }
}

impl<UART: UartX, TX: TxPin<UART>, RX> embedded_io::WriteReady for Serial<UART, TX, RX> {
    fn write_ready(&mut self) -> Result<bool, Self::Error> {
        self.tx.write_ready()
    }
}

impl<UART: UartX, TX: TxPin<UART>, RX> embedded_io::Write for Serial<UART, TX, RX> {
    fn write(&mut self, buf: &[u8]) -> Result<usize, Self::Error> {
        self.tx.write(buf)
    }

    fn flush(&mut self) -> Result<(), Self::Error> {
        self.tx.flush()
    }
}

// seal the "private" traits
mod private {
    use crate::gpio::{gpio0, IOF0};
    use e310x::{Uart0, Uart1};

    pub trait Sealed {}

    impl Sealed for Uart0 {}
    impl<T> Sealed for gpio0::Pin17<IOF0<T>> {}
    impl<T> Sealed for gpio0::Pin16<IOF0<T>> {}

    impl Sealed for Uart1 {}
    #[cfg(feature = "g002")]
    impl<T> Sealed for gpio0::Pin18<IOF0<T>> {}
    #[cfg(feature = "g002")]
    impl<T> Sealed for gpio0::Pin23<IOF0<T>> {}
}
