# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_aes_top_time_synth.v" \
"../../../../../aes_test.srcs/sources_1/imports/sources_1/new/uart_wrapper.v" \
"../../../../../aes_test.srcs/sim_1/new/tb_aes_top.v" \

# Do not sort compile order
nosort
