// Seed: 769220717
module module_0 (
    input  tri   id_0
    , id_4,
    output wor   id_1,
    input  uwire id_2
);
  tri0 id_5;
  id_6 :
  assert property (@(negedge id_4 ^ id_5) id_5)
  else $display(1);
endmodule
module module_1 (
    input  tri   id_0,
    input  tri   id_1,
    output logic id_2,
    input  uwire id_3
);
  uwire id_5;
  assign id_5 = id_3;
  module_0(
      id_3, id_5, id_5
  );
  wire id_6;
  always @(posedge 1 or id_6) begin
    wait ((1)) begin
      id_2 <= 1;
    end
  end
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13;
endmodule
