<stg><name>batch_align2D</name>


<trans_list>

<trans id="300" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="transfer_pyr_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="1" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="transfer_pyr_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="19" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="20" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="39" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="40" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="46" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="47" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="53" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %inv_out_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %inv_out)

]]></Node>
<StgValue><ssdm name="inv_out_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %transfer_pyr_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %transfer_pyr)

]]></Node>
<StgValue><ssdm name="transfer_pyr_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %cur_px_estimate_ptr_s = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %cur_px_estimate_ptr)

]]></Node>
<StgValue><ssdm name="cur_px_estimate_ptr_s"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %pyr_data_ptr_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %pyr_data_ptr)

]]></Node>
<StgValue><ssdm name="pyr_data_ptr_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %inv_out7 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %inv_out_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="inv_out7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="62">
<![CDATA[
:5  %tmp = zext i62 %inv_out7 to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %debug_addr = getelementptr float* %debug, i64 %tmp

]]></Node>
<StgValue><ssdm name="debug_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %cur_px_estimate_ptr5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %cur_px_estimate_ptr_s, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="cur_px_estimate_ptr5"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="62">
<![CDATA[
:8  %tmp_2 = zext i62 %cur_px_estimate_ptr5 to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="63" op_0_bw="62">
<![CDATA[
:9  %tmp_2_cast = zext i62 %cur_px_estimate_ptr5 to i63

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:10  %pos_addr = getelementptr float* %pos_r, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="pos_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:11  %pyr_addr = getelementptr i8* %pyr, i64 %pyr_data_ptr_read

]]></Node>
<StgValue><ssdm name="pyr_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(float* %debug), !map !27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(float* %pos_r), !map !33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i8* %patches), !map !39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i8* %pyr), !map !45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i16 %img_w) nounwind, !map !51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i16 %img_h) nounwind, !map !57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i128 %levels) nounwind, !map !61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i64* %converged) nounwind, !map !65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i32 %n_iter) nounwind, !map !69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i1 %transfer_pyr) nounwind, !map !73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @batch_align2D_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(i8* %pyr, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1, [4 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecInterface(i64 %pyr_data_ptr, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecInterface(i8* %patches, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [8 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecInterface(i64 %ref_patch_with_border_ptr, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [1 x i8]* @bundle4, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecInterface(float* %pos_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [4 x i8]* @p_str7, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecInterface(i64 %cur_px_estimate_ptr, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [1 x i8]* @bundle6, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecInterface(float* %debug, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [6 x i8]* @p_str8, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecInterface(i64 %inv_out, [10 x i8]* @mode7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [1 x i8]* @bundle8, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecInterface(i16 %img_w, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecInterface(i16 %img_h, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecInterface(i128 %levels, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecInterface(i64* %converged, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecInterface(i32 %n_iter, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecInterface(i1 %transfer_pyr, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str11, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:38  br i1 %transfer_pyr_read, label %burst.rd.header.preheader, label %burst.rd.header20.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="92" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.header.preheader:0  %pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)

]]></Node>
<StgValue><ssdm name="pyr_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="93" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.header.preheader:0  %pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)

]]></Node>
<StgValue><ssdm name="pyr_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="94" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.header.preheader:0  %pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)

]]></Node>
<StgValue><ssdm name="pyr_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.header.preheader:0  %pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)

]]></Node>
<StgValue><ssdm name="pyr_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="96" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.header.preheader:0  %pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)

]]></Node>
<StgValue><ssdm name="pyr_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.header.preheader:0  %pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)

]]></Node>
<StgValue><ssdm name="pyr_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="98" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.header.preheader:0  %pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)

]]></Node>
<StgValue><ssdm name="pyr_addr_rd_req"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.header.preheader:1  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i19 [ %indvar_next, %burst.rd.body ], [ 0, %burst.rd.header.preheader ]

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
burst.rd.header:1  %exitcond3 = icmp eq i19 %indvar, -50528

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 473760, i64 473760, i64 473760) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
burst.rd.header:3  %indvar_next = add i19 %indvar, 1

]]></Node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:4  br i1 %exitcond3, label %burst.rd.header20.preheader.loopexit, label %burst.rd.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="105" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body:4  %pyr_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %pyr_addr)

]]></Node>
<StgValue><ssdm name="pyr_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body:1  %empty_6 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body:2  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memcpy_OC_OC_pyr_da)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="19">
<![CDATA[
burst.rd.body:3  %indvar4 = zext i19 %indvar to i64

]]></Node>
<StgValue><ssdm name="indvar4"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="19" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:5  %pyr_data_addr = getelementptr [473760 x i8]* @pyr_data, i64 0, i64 %indvar4

]]></Node>
<StgValue><ssdm name="pyr_data_addr"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="19">
<![CDATA[
burst.rd.body:6  store i8 %pyr_addr_read, i8* %pyr_data_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body:8  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="transfer_pyr_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.header20.preheader.loopexit:0  br label %burst.rd.header20.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header20.preheader:0  %pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)

]]></Node>
<StgValue><ssdm name="pos_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="116" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header20.preheader:0  %pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)

]]></Node>
<StgValue><ssdm name="pos_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="117" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header20.preheader:0  %pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)

]]></Node>
<StgValue><ssdm name="pos_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="118" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header20.preheader:0  %pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)

]]></Node>
<StgValue><ssdm name="pos_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="119" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header20.preheader:0  %pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)

]]></Node>
<StgValue><ssdm name="pos_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="120" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header20.preheader:0  %pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)

]]></Node>
<StgValue><ssdm name="pos_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="121" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header20.preheader:0  %pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)

]]></Node>
<StgValue><ssdm name="pos_addr_rd_req"/></StgValue>
</operation>

<operation id="122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.header20.preheader:1  br label %burst.rd.header20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="123" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
burst.rd.header20:0  %indvar3 = phi i4 [ %indvar_next2, %burst.rd.body2117 ], [ 0, %burst.rd.header20.preheader ]

]]></Node>
<StgValue><ssdm name="indvar3"/></StgValue>
</operation>

<operation id="124" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.header20:1  %exitcond2 = icmp eq i4 %indvar3, -8

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="125" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header20:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="126" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.header20:3  %indvar_next2 = add i4 %indvar3, 1

]]></Node>
<StgValue><ssdm name="indvar_next2"/></StgValue>
</operation>

<operation id="127" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header20:4  br i1 %exitcond2, label %burst.rd.end19, label %burst.rd.body21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.body21:4  %p_t1 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %indvar3, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="p_t1"/></StgValue>
</operation>

<operation id="129" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="4">
<![CDATA[
burst.rd.body21:5  %tmp_3 = trunc i4 %indvar3 to i1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="130" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
burst.rd.body21:6  switch i2 %p_t1, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="p_t1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch6:0  br i1 %tmp_3, label %branch413, label %branch412

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="p_t1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
branch6445:0  br label %burst.rd.body2117

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="p_t1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch5:0  br i1 %tmp_3, label %branch411, label %branch410

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="p_t1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch5440:0  br label %burst.rd.body2117

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="p_t1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch4:0  br i1 %tmp_3, label %branch409, label %branch408

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="p_t1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch4435:0  br label %burst.rd.body2117

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="p_t1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch7:0  br i1 %tmp_3, label %branch415, label %branch414

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="p_t1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch7450:0  br label %burst.rd.body2117

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="139" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body21:0  %burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin2"/></StgValue>
</operation>

<operation id="140" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body21:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="141" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body21:2  call void (...)* @_ssdm_op_SpecLoopName([62 x i8]* @memcpy_OC_batch_alig)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body21:3  %pos_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %pos_addr)

]]></Node>
<StgValue><ssdm name="pos_addr_read"/></StgValue>
</operation>

<operation id="143" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_t1" val="2"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch412:0  store float %pos_addr_read, float* @cur_px_estimate_2_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_t1" val="2"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch412:1  br label %branch6445

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_t1" val="2"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch413:0  store float %pos_addr_read, float* @cur_px_estimate_2_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_t1" val="2"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
branch413:1  br label %branch6445

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_t1" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch410:0  store float %pos_addr_read, float* @cur_px_estimate_1_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_t1" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
branch410:1  br label %branch5440

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_t1" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch411:0  store float %pos_addr_read, float* @cur_px_estimate_1_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_t1" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
branch411:1  br label %branch5440

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_t1" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch408:0  store float %pos_addr_read, float* @cur_px_estimate_0_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_t1" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch408:1  br label %branch4435

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_t1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch409:0  store float %pos_addr_read, float* @cur_px_estimate_0_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_t1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch409:1  br label %branch4435

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_t1" val="3"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch414:0  store float %pos_addr_read, float* @cur_px_estimate_3_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_t1" val="3"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch414:1  br label %branch7450

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_t1" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch415:0  store float %pos_addr_read, float* @cur_px_estimate_3_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_t1" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch415:1  br label %branch7450

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body2117:0  %burstread_rend31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend31"/></StgValue>
</operation>

<operation id="160" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body2117:1  br label %burst.rd.header20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="161" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8">
<![CDATA[
burst.rd.end19:1  %pyr_data_load = load i8* getelementptr inbounds ([473760 x i8]* @pyr_data, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="pyr_data_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="162" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8">
<![CDATA[
burst.rd.end19:1  %pyr_data_load = load i8* getelementptr inbounds ([473760 x i8]* @pyr_data, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="pyr_data_load"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8">
<![CDATA[
burst.rd.end19:8  %pyr_data_load_1 = load i8* getelementptr inbounds ([473760 x i8]* @pyr_data, i64 0, i64 1), align 1

]]></Node>
<StgValue><ssdm name="pyr_data_load_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="164" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end19:2  %tmp_8 = zext i8 %pyr_data_load to i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="165" st_id="23" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end19:3  %tmp_9 = sitofp i32 %tmp_8 to float

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="166" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8">
<![CDATA[
burst.rd.end19:8  %pyr_data_load_1 = load i8* getelementptr inbounds ([473760 x i8]* @pyr_data, i64 0, i64 1), align 1

]]></Node>
<StgValue><ssdm name="pyr_data_load_1"/></StgValue>
</operation>

<operation id="167" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8">
<![CDATA[
burst.rd.end19:18  %pyr_data_load_2 = load i8* getelementptr inbounds ([473760 x i8]* @pyr_data, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="pyr_data_load_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="168" st_id="24" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end19:3  %tmp_9 = sitofp i32 %tmp_8 to float

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="169" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end19:9  %tmp_8_1 = zext i8 %pyr_data_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="170" st_id="24" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end19:10  %tmp_9_1 = sitofp i32 %tmp_8_1 to float

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8">
<![CDATA[
burst.rd.end19:18  %pyr_data_load_2 = load i8* getelementptr inbounds ([473760 x i8]* @pyr_data, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="pyr_data_load_2"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8">
<![CDATA[
burst.rd.end19:28  %pyr_data_load_3 = load i8* getelementptr inbounds ([473760 x i8]* @pyr_data, i64 0, i64 3), align 1

]]></Node>
<StgValue><ssdm name="pyr_data_load_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="173" st_id="25" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end19:3  %tmp_9 = sitofp i32 %tmp_8 to float

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="174" st_id="25" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end19:10  %tmp_9_1 = sitofp i32 %tmp_8_1 to float

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end19:19  %tmp_8_2 = zext i8 %pyr_data_load_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end19:20  %tmp_9_2 = sitofp i32 %tmp_8_2 to float

]]></Node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8">
<![CDATA[
burst.rd.end19:28  %pyr_data_load_3 = load i8* getelementptr inbounds ([473760 x i8]* @pyr_data, i64 0, i64 3), align 1

]]></Node>
<StgValue><ssdm name="pyr_data_load_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="178" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end19:4  %tmp_s = fadd float %tmp_9, undef

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="179" st_id="26" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end19:10  %tmp_9_1 = sitofp i32 %tmp_8_1 to float

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="180" st_id="26" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end19:20  %tmp_9_2 = sitofp i32 %tmp_8_2 to float

]]></Node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="181" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end19:29  %tmp_8_3 = zext i8 %pyr_data_load_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_8_3"/></StgValue>
</operation>

<operation id="182" st_id="26" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end19:30  %tmp_9_3 = sitofp i32 %tmp_8_3 to float

]]></Node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="183" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end19:4  %tmp_s = fadd float %tmp_9, undef

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="184" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end19:5  %pos_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %pos_addr, i32 1)

]]></Node>
<StgValue><ssdm name="pos_addr_req"/></StgValue>
</operation>

<operation id="185" st_id="27" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end19:11  %tmp_1 = fadd float %tmp_9_1, undef

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="186" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
burst.rd.end19:12  %cur_px_estimate_ptr6_1 = add i63 %tmp_2_cast, 2

]]></Node>
<StgValue><ssdm name="cur_px_estimate_ptr6_1"/></StgValue>
</operation>

<operation id="187" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="63">
<![CDATA[
burst.rd.end19:13  %cur_px_estimate_ptr6 = zext i63 %cur_px_estimate_ptr6_1 to i64

]]></Node>
<StgValue><ssdm name="cur_px_estimate_ptr6"/></StgValue>
</operation>

<operation id="188" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.rd.end19:14  %pos_addr_1 = getelementptr float* %pos_r, i64 %cur_px_estimate_ptr6

]]></Node>
<StgValue><ssdm name="pos_addr_1"/></StgValue>
</operation>

<operation id="189" st_id="27" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end19:20  %tmp_9_2 = sitofp i32 %tmp_8_2 to float

]]></Node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="190" st_id="27" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end19:30  %tmp_9_3 = sitofp i32 %tmp_8_3 to float

]]></Node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="191" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end19:38  %debug_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %debug_addr, i32 36)

]]></Node>
<StgValue><ssdm name="debug_addr_wr_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="192" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end19:4  %tmp_s = fadd float %tmp_9, undef

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="193" st_id="28" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end19:11  %tmp_1 = fadd float %tmp_9_1, undef

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="194" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end19:15  %pos_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %pos_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="pos_addr_1_req"/></StgValue>
</operation>

<operation id="195" st_id="28" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end19:21  %tmp_2_9 = fadd float %tmp_9_2, undef

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>

<operation id="196" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
burst.rd.end19:22  %cur_px_estimate_ptr6_2 = add i63 %tmp_2_cast, 4

]]></Node>
<StgValue><ssdm name="cur_px_estimate_ptr6_2"/></StgValue>
</operation>

<operation id="197" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="63">
<![CDATA[
burst.rd.end19:23  %cur_px_estimate_ptr6_4 = zext i63 %cur_px_estimate_ptr6_2 to i64

]]></Node>
<StgValue><ssdm name="cur_px_estimate_ptr6_4"/></StgValue>
</operation>

<operation id="198" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.rd.end19:24  %pos_addr_2 = getelementptr float* %pos_r, i64 %cur_px_estimate_ptr6_4

]]></Node>
<StgValue><ssdm name="pos_addr_2"/></StgValue>
</operation>

<operation id="199" st_id="28" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end19:30  %tmp_9_3 = sitofp i32 %tmp_8_3 to float

]]></Node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="200" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
burst.rd.end19:32  %cur_px_estimate_ptr6_3 = add i63 %tmp_2_cast, 6

]]></Node>
<StgValue><ssdm name="cur_px_estimate_ptr6_3"/></StgValue>
</operation>

<operation id="201" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="63">
<![CDATA[
burst.rd.end19:33  %cur_px_estimate_ptr6_5 = zext i63 %cur_px_estimate_ptr6_3 to i64

]]></Node>
<StgValue><ssdm name="cur_px_estimate_ptr6_5"/></StgValue>
</operation>

<operation id="202" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.rd.end19:34  %pos_addr_3 = getelementptr float* %pos_r, i64 %cur_px_estimate_ptr6_5

]]></Node>
<StgValue><ssdm name="pos_addr_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="203" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end19:4  %tmp_s = fadd float %tmp_9, undef

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="204" st_id="29" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end19:11  %tmp_1 = fadd float %tmp_9_1, undef

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="205" st_id="29" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end19:21  %tmp_2_9 = fadd float %tmp_9_2, undef

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>

<operation id="206" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end19:25  %pos_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %pos_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="pos_addr_2_req"/></StgValue>
</operation>

<operation id="207" st_id="29" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end19:31  %tmp_3_10 = fadd float %tmp_9_3, undef

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="208" st_id="30" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end19:0  call void @_ssdm_op_Write.s_axilite.i64P(i64* %converged, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.rd.end19:6  call void @_ssdm_op_Write.m_axi.volatile.floatP(float* %pos_addr, float %tmp_s, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="30" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end19:11  %tmp_1 = fadd float %tmp_9_1, undef

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="211" st_id="30" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end19:21  %tmp_2_9 = fadd float %tmp_9_2, undef

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>

<operation id="212" st_id="30" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end19:31  %tmp_3_10 = fadd float %tmp_9_3, undef

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>

<operation id="213" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end19:35  %pos_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %pos_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="pos_addr_3_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="214" st_id="31" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.rd.end19:7  %pos_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)

]]></Node>
<StgValue><ssdm name="pos_addr_resp"/></StgValue>
</operation>

<operation id="215" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.rd.end19:16  call void @_ssdm_op_Write.m_axi.volatile.floatP(float* %pos_addr_1, float %tmp_1, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="31" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end19:21  %tmp_2_9 = fadd float %tmp_9_2, undef

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>

<operation id="217" st_id="31" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end19:31  %tmp_3_10 = fadd float %tmp_9_3, undef

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="218" st_id="32" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.rd.end19:7  %pos_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)

]]></Node>
<StgValue><ssdm name="pos_addr_resp"/></StgValue>
</operation>

<operation id="219" st_id="32" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.rd.end19:17  %pos_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_1)

]]></Node>
<StgValue><ssdm name="pos_addr_1_resp"/></StgValue>
</operation>

<operation id="220" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.rd.end19:26  call void @_ssdm_op_Write.m_axi.volatile.floatP(float* %pos_addr_2, float %tmp_2_9, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="32" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end19:31  %tmp_3_10 = fadd float %tmp_9_3, undef

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="222" st_id="33" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.rd.end19:7  %pos_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)

]]></Node>
<StgValue><ssdm name="pos_addr_resp"/></StgValue>
</operation>

<operation id="223" st_id="33" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.rd.end19:17  %pos_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_1)

]]></Node>
<StgValue><ssdm name="pos_addr_1_resp"/></StgValue>
</operation>

<operation id="224" st_id="33" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.rd.end19:27  %pos_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_2)

]]></Node>
<StgValue><ssdm name="pos_addr_2_resp"/></StgValue>
</operation>

<operation id="225" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.rd.end19:36  call void @_ssdm_op_Write.m_axi.volatile.floatP(float* %pos_addr_3, float %tmp_3_10, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="226" st_id="34" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.rd.end19:7  %pos_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)

]]></Node>
<StgValue><ssdm name="pos_addr_resp"/></StgValue>
</operation>

<operation id="227" st_id="34" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.rd.end19:17  %pos_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_1)

]]></Node>
<StgValue><ssdm name="pos_addr_1_resp"/></StgValue>
</operation>

<operation id="228" st_id="34" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.rd.end19:27  %pos_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_2)

]]></Node>
<StgValue><ssdm name="pos_addr_2_resp"/></StgValue>
</operation>

<operation id="229" st_id="34" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.rd.end19:37  %pos_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_3)

]]></Node>
<StgValue><ssdm name="pos_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="230" st_id="35" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.rd.end19:7  %pos_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)

]]></Node>
<StgValue><ssdm name="pos_addr_resp"/></StgValue>
</operation>

<operation id="231" st_id="35" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.rd.end19:17  %pos_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_1)

]]></Node>
<StgValue><ssdm name="pos_addr_1_resp"/></StgValue>
</operation>

<operation id="232" st_id="35" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.rd.end19:27  %pos_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_2)

]]></Node>
<StgValue><ssdm name="pos_addr_2_resp"/></StgValue>
</operation>

<operation id="233" st_id="35" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.rd.end19:37  %pos_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_3)

]]></Node>
<StgValue><ssdm name="pos_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="234" st_id="36" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.rd.end19:17  %pos_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_1)

]]></Node>
<StgValue><ssdm name="pos_addr_1_resp"/></StgValue>
</operation>

<operation id="235" st_id="36" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.rd.end19:27  %pos_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_2)

]]></Node>
<StgValue><ssdm name="pos_addr_2_resp"/></StgValue>
</operation>

<operation id="236" st_id="36" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.rd.end19:37  %pos_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_3)

]]></Node>
<StgValue><ssdm name="pos_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="237" st_id="37" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.rd.end19:27  %pos_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_2)

]]></Node>
<StgValue><ssdm name="pos_addr_2_resp"/></StgValue>
</operation>

<operation id="238" st_id="37" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.rd.end19:37  %pos_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_3)

]]></Node>
<StgValue><ssdm name="pos_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="239" st_id="38" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.rd.end19:37  %pos_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr_3)

]]></Node>
<StgValue><ssdm name="pos_addr_3_resp"/></StgValue>
</operation>

<operation id="240" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end19:39  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="241" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar6 = phi i6 [ %indvar_next3, %burst.wr.body ], [ 0, %burst.rd.end19 ]

]]></Node>
<StgValue><ssdm name="indvar6"/></StgValue>
</operation>

<operation id="242" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.wr.header:1  %exitcond4 = icmp eq i6 %indvar6, -28

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="243" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="244" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.wr.header:3  %indvar_next3 = add i6 %indvar6, 1

]]></Node>
<StgValue><ssdm name="indvar_next3"/></StgValue>
</operation>

<operation id="245" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:4  br i1 %exitcond4, label %burst.wr.header41.preheader, label %burst.wr.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="6">
<![CDATA[
burst.wr.body:3  %tmp_1_13 = call float @_ssdm_op_Mux.ap_auto.36float.i6(float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, i6 %indvar6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1_13"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="247" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="248" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body:1  %empty_12 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="249" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.wr.body:2  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @memcpy_OC_inv_out_OC)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body:4  call void @_ssdm_op_Write.m_axi.floatP(float* %debug_addr, float %tmp_1_13, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body:5  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="252" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:6  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="253" st_id="41" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header41.preheader:0  %debug_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %debug_addr)

]]></Node>
<StgValue><ssdm name="debug_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="254" st_id="42" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header41.preheader:0  %debug_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %debug_addr)

]]></Node>
<StgValue><ssdm name="debug_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="255" st_id="43" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header41.preheader:0  %debug_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %debug_addr)

]]></Node>
<StgValue><ssdm name="debug_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="256" st_id="44" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header41.preheader:0  %debug_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %debug_addr)

]]></Node>
<StgValue><ssdm name="debug_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="257" st_id="45" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header41.preheader:0  %debug_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %debug_addr)

]]></Node>
<StgValue><ssdm name="debug_addr_wr_resp"/></StgValue>
</operation>

<operation id="258" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.header41.preheader:1  %pos_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %pos_addr, i32 8)

]]></Node>
<StgValue><ssdm name="pos_addr_wr_req"/></StgValue>
</operation>

<operation id="259" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header41.preheader:2  br label %burst.wr.header41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="260" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
burst.wr.header41:0  %indvar8 = phi i4 [ %indvar_next4, %burst.wr.body42 ], [ 0, %burst.wr.header41.preheader ]

]]></Node>
<StgValue><ssdm name="indvar8"/></StgValue>
</operation>

<operation id="261" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.header41:1  %exitcond5 = icmp eq i4 %indvar8, -8

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="262" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header41:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="263" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.header41:3  %indvar_next4 = add i4 %indvar8, 1

]]></Node>
<StgValue><ssdm name="indvar_next4"/></StgValue>
</operation>

<operation id="264" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header41:4  br i1 %exitcond5, label %burst.wr.end40, label %burst.wr.body42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="4">
<![CDATA[
burst.wr.body42:3  %tmp_4 = trunc i4 %indvar8 to i3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="266" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
burst.wr.body42:4  %cur_px_estimate_3_1_s = load float* @cur_px_estimate_3_1, align 4

]]></Node>
<StgValue><ssdm name="cur_px_estimate_3_1_s"/></StgValue>
</operation>

<operation id="267" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
burst.wr.body42:5  %cur_px_estimate_0_0_s = load float* @cur_px_estimate_0_0, align 4

]]></Node>
<StgValue><ssdm name="cur_px_estimate_0_0_s"/></StgValue>
</operation>

<operation id="268" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
burst.wr.body42:6  %cur_px_estimate_0_1_s = load float* @cur_px_estimate_0_1, align 4

]]></Node>
<StgValue><ssdm name="cur_px_estimate_0_1_s"/></StgValue>
</operation>

<operation id="269" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
burst.wr.body42:7  %cur_px_estimate_1_0_s = load float* @cur_px_estimate_1_0, align 4

]]></Node>
<StgValue><ssdm name="cur_px_estimate_1_0_s"/></StgValue>
</operation>

<operation id="270" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
burst.wr.body42:8  %cur_px_estimate_1_1_s = load float* @cur_px_estimate_1_1, align 4

]]></Node>
<StgValue><ssdm name="cur_px_estimate_1_1_s"/></StgValue>
</operation>

<operation id="271" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
burst.wr.body42:9  %cur_px_estimate_2_0_s = load float* @cur_px_estimate_2_0, align 4

]]></Node>
<StgValue><ssdm name="cur_px_estimate_2_0_s"/></StgValue>
</operation>

<operation id="272" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32">
<![CDATA[
burst.wr.body42:10  %cur_px_estimate_2_1_s = load float* @cur_px_estimate_2_1, align 4

]]></Node>
<StgValue><ssdm name="cur_px_estimate_2_1_s"/></StgValue>
</operation>

<operation id="273" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
burst.wr.body42:11  %cur_px_estimate_3_0_s = load float* @cur_px_estimate_3_0, align 4

]]></Node>
<StgValue><ssdm name="cur_px_estimate_3_0_s"/></StgValue>
</operation>

<operation id="274" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.wr.body42:12  %sel_tmp_i = icmp eq i3 %tmp_4, 0

]]></Node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="275" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.body42:13  %sel_tmp1_i = select i1 %sel_tmp_i, float %cur_px_estimate_0_0_s, float %cur_px_estimate_3_1_s

]]></Node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="276" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.wr.body42:14  %sel_tmp2_i = icmp eq i3 %tmp_4, 1

]]></Node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="277" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.body42:15  %sel_tmp3_i = select i1 %sel_tmp2_i, float %cur_px_estimate_0_1_s, float %sel_tmp1_i

]]></Node>
<StgValue><ssdm name="sel_tmp3_i"/></StgValue>
</operation>

<operation id="278" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.wr.body42:16  %sel_tmp4_i = icmp eq i3 %tmp_4, 2

]]></Node>
<StgValue><ssdm name="sel_tmp4_i"/></StgValue>
</operation>

<operation id="279" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.body42:17  %sel_tmp5_i = select i1 %sel_tmp4_i, float %cur_px_estimate_1_0_s, float %sel_tmp3_i

]]></Node>
<StgValue><ssdm name="sel_tmp5_i"/></StgValue>
</operation>

<operation id="280" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.wr.body42:18  %sel_tmp6_i = icmp eq i3 %tmp_4, 3

]]></Node>
<StgValue><ssdm name="sel_tmp6_i"/></StgValue>
</operation>

<operation id="281" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.body42:19  %sel_tmp7_i = select i1 %sel_tmp6_i, float %cur_px_estimate_1_1_s, float %sel_tmp5_i

]]></Node>
<StgValue><ssdm name="sel_tmp7_i"/></StgValue>
</operation>

<operation id="282" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.wr.body42:20  %sel_tmp8_i = icmp eq i3 %tmp_4, -4

]]></Node>
<StgValue><ssdm name="sel_tmp8_i"/></StgValue>
</operation>

<operation id="283" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.body42:21  %sel_tmp9_i = select i1 %sel_tmp8_i, float %cur_px_estimate_2_0_s, float %sel_tmp7_i

]]></Node>
<StgValue><ssdm name="sel_tmp9_i"/></StgValue>
</operation>

<operation id="284" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.wr.body42:22  %sel_tmp10_i = icmp eq i3 %tmp_4, -3

]]></Node>
<StgValue><ssdm name="sel_tmp10_i"/></StgValue>
</operation>

<operation id="285" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.body42:23  %sel_tmp11_i = select i1 %sel_tmp10_i, float %cur_px_estimate_2_1_s, float %sel_tmp9_i

]]></Node>
<StgValue><ssdm name="sel_tmp11_i"/></StgValue>
</operation>

<operation id="286" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.wr.body42:24  %sel_tmp12_i = icmp eq i3 %tmp_4, -2

]]></Node>
<StgValue><ssdm name="sel_tmp12_i"/></StgValue>
</operation>

<operation id="287" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.body42:25  %UnifiedRetVal_i = select i1 %sel_tmp12_i, float %cur_px_estimate_3_0_s, float %sel_tmp11_i

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="288" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body42:0  %burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin1"/></StgValue>
</operation>

<operation id="289" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body42:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="290" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.wr.body42:2  call void (...)* @_ssdm_op_SpecLoopName([61 x i8]* @memcpy_OC_cur_px_est)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body42:26  call void @_ssdm_op_Write.m_axi.floatP(float* %pos_addr, float %UnifiedRetVal_i, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body42:27  %burstwrite_rend52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin1) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend52"/></StgValue>
</operation>

<operation id="293" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body42:28  br label %burst.wr.header41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="294" st_id="48" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end40:0  %pos_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)

]]></Node>
<StgValue><ssdm name="pos_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="295" st_id="49" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end40:0  %pos_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)

]]></Node>
<StgValue><ssdm name="pos_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="296" st_id="50" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end40:0  %pos_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)

]]></Node>
<StgValue><ssdm name="pos_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="297" st_id="51" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end40:0  %pos_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)

]]></Node>
<StgValue><ssdm name="pos_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="298" st_id="52" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end40:0  %pos_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)

]]></Node>
<StgValue><ssdm name="pos_addr_wr_resp"/></StgValue>
</operation>

<operation id="299" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0">
<![CDATA[
burst.wr.end40:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
