<profile>

<section name = "Vitis HLS Report for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'" level="0">
<item name = "Date">Thu Mar 27 00:01:14 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">Crypto</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 5.802 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">12308, 12308, 98.464 us, 98.464 us, 12308, 12308, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Configurable_PE_fu_310">Configurable_PE, 17, 17, 0.136 us, 0.136 us, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP">12306, 12306, 22, 3, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 116, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 84, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 276, -</column>
<column name="Register">-, -, 892, 320, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_8_3_32_1_1_U397">mux_8_3_32_1_1, 0, 0, 0, 42, 0</column>
<column name="mux_8_3_32_1_1_U398">mux_8_3_32_1_1, 0, 0, 0, 42, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln257_3_fu_352_p2">+, 0, 0, 14, 13, 1</column>
<column name="add_ln257_fu_364_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln263_fu_510_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln268_4_fu_408_p2">+, 0, 0, 13, 10, 10</column>
<column name="add_ln268_fu_396_p2">+, 0, 0, 13, 10, 10</column>
<column name="icmp_ln257_fu_346_p2">icmp, 0, 0, 17, 13, 14</column>
<column name="icmp_ln263_fu_370_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="select_ln257_1_fu_376_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln257_fu_384_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="DataRAM_1_address0">14, 3, 13, 39</column>
<column name="DataRAM_2_address0">14, 3, 13, 39</column>
<column name="DataRAM_3_address0">14, 3, 13, 39</column>
<column name="DataRAM_4_address0">14, 3, 13, 39</column>
<column name="DataRAM_5_address0">14, 3, 13, 39</column>
<column name="DataRAM_6_address0">14, 3, 13, 39</column>
<column name="DataRAM_7_address0">14, 3, 13, 39</column>
<column name="DataRAM_address0">14, 3, 13, 39</column>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter7">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten34_load">9, 2, 13, 26</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_k_load">9, 2, 7, 14</column>
<column name="indvar_flatten34_fu_94">9, 2, 13, 26</column>
<column name="j_fu_90">9, 2, 7, 14</column>
<column name="k_fu_86">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="DataRAM_1_addr_6_reg_601">13, 0, 13, 0</column>
<column name="DataRAM_2_addr_6_reg_612">13, 0, 13, 0</column>
<column name="DataRAM_3_addr_6_reg_623">13, 0, 13, 0</column>
<column name="DataRAM_4_addr_6_reg_634">13, 0, 13, 0</column>
<column name="DataRAM_5_addr_6_reg_645">13, 0, 13, 0</column>
<column name="DataRAM_6_addr_6_reg_656">13, 0, 13, 0</column>
<column name="DataRAM_7_addr_6_reg_667">13, 0, 13, 0</column>
<column name="DataRAM_addr_6_reg_590">13, 0, 13, 0</column>
<column name="MulInput1_reg_684">32, 0, 32, 0</column>
<column name="MulInput2_reg_689">32, 0, 32, 0</column>
<column name="add_ln257_3_reg_563">13, 0, 13, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="icmp_ln257_reg_559">1, 0, 1, 0</column>
<column name="icmp_ln263_reg_573">1, 0, 1, 0</column>
<column name="indvar_flatten34_fu_94">13, 0, 13, 0</column>
<column name="j_fu_90">7, 0, 7, 0</column>
<column name="k_fu_86">7, 0, 7, 0</column>
<column name="k_load_reg_568">7, 0, 7, 0</column>
<column name="select_ln257_1_reg_578">7, 0, 7, 0</column>
<column name="select_ln257_reg_585">7, 0, 7, 0</column>
<column name="trunc_ln_reg_678">3, 0, 3, 0</column>
<column name="DataRAM_1_addr_6_reg_601">64, 32, 13, 0</column>
<column name="DataRAM_2_addr_6_reg_612">64, 32, 13, 0</column>
<column name="DataRAM_3_addr_6_reg_623">64, 32, 13, 0</column>
<column name="DataRAM_4_addr_6_reg_634">64, 32, 13, 0</column>
<column name="DataRAM_5_addr_6_reg_645">64, 32, 13, 0</column>
<column name="DataRAM_6_addr_6_reg_656">64, 32, 13, 0</column>
<column name="DataRAM_7_addr_6_reg_667">64, 32, 13, 0</column>
<column name="DataRAM_addr_6_reg_590">64, 32, 13, 0</column>
<column name="icmp_ln257_reg_559">64, 32, 1, 0</column>
<column name="trunc_ln_reg_678">64, 32, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP, return value</column>
<column name="grp_Configurable_PE_fu_4759_p_din1">out, 32, ap_ctrl_hs, Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP, return value</column>
<column name="grp_Configurable_PE_fu_4759_p_din2">out, 32, ap_ctrl_hs, Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP, return value</column>
<column name="grp_Configurable_PE_fu_4759_p_din3">out, 2, ap_ctrl_hs, Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP, return value</column>
<column name="grp_Configurable_PE_fu_4759_p_din4">out, 2, ap_ctrl_hs, Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP, return value</column>
<column name="grp_Configurable_PE_fu_4759_p_dout0">in, 32, ap_ctrl_hs, Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP, return value</column>
<column name="sub_ln267">in, 41, ap_none, sub_ln267, scalar</column>
<column name="sub_ln268">in, 41, ap_none, sub_ln268, scalar</column>
<column name="DataRAM_address0">out, 13, ap_memory, DataRAM, array</column>
<column name="DataRAM_ce0">out, 1, ap_memory, DataRAM, array</column>
<column name="DataRAM_we0">out, 1, ap_memory, DataRAM, array</column>
<column name="DataRAM_d0">out, 32, ap_memory, DataRAM, array</column>
<column name="DataRAM_q0">in, 32, ap_memory, DataRAM, array</column>
<column name="DataRAM_address1">out, 13, ap_memory, DataRAM, array</column>
<column name="DataRAM_ce1">out, 1, ap_memory, DataRAM, array</column>
<column name="DataRAM_q1">in, 32, ap_memory, DataRAM, array</column>
<column name="DataRAM_1_address0">out, 13, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_ce0">out, 1, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_we0">out, 1, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_d0">out, 32, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_q0">in, 32, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_address1">out, 13, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_ce1">out, 1, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_q1">in, 32, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_2_address0">out, 13, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_ce0">out, 1, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_we0">out, 1, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_d0">out, 32, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_q0">in, 32, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_address1">out, 13, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_ce1">out, 1, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_q1">in, 32, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_3_address0">out, 13, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_ce0">out, 1, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_we0">out, 1, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_d0">out, 32, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_q0">in, 32, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_address1">out, 13, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_ce1">out, 1, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_q1">in, 32, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_4_address0">out, 13, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_ce0">out, 1, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_we0">out, 1, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_d0">out, 32, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_q0">in, 32, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_address1">out, 13, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_ce1">out, 1, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_q1">in, 32, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_5_address0">out, 13, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_ce0">out, 1, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_we0">out, 1, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_d0">out, 32, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_q0">in, 32, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_address1">out, 13, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_ce1">out, 1, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_q1">in, 32, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_6_address0">out, 13, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_ce0">out, 1, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_we0">out, 1, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_d0">out, 32, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_q0">in, 32, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_address1">out, 13, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_ce1">out, 1, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_q1">in, 32, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_7_address0">out, 13, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_ce0">out, 1, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_we0">out, 1, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_d0">out, 32, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_q0">in, 32, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_address1">out, 13, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_ce1">out, 1, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_q1">in, 32, ap_memory, DataRAM_7, array</column>
</table>
</item>
</section>
</profile>
