// Seed: 2937903226
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  assign module_2.id_21 = 0;
  input wire id_1;
  tri0 id_5;
  assign id_5 = -1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input wor id_2,
    output tri0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output tri id_6,
    output tri1 id_7
);
  logic id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
module module_2 (
    input wor id_0,
    output tri id_1,
    output tri0 id_2,
    input wire id_3,
    input wor id_4,
    input wand id_5,
    output wire id_6,
    input wire id_7,
    input wire id_8,
    input wand id_9,
    output wor id_10,
    input wor id_11,
    input supply0 id_12,
    output supply1 id_13,
    output wand id_14,
    input wand id_15,
    input uwire id_16,
    input tri id_17,
    input wand id_18,
    input tri0 id_19,
    input uwire id_20,
    output supply0 id_21,
    input tri id_22,
    output supply1 id_23,
    input tri0 id_24,
    output supply1 id_25,
    output tri0 id_26,
    output uwire id_27
);
  wire id_29;
  always @(posedge 1);
  module_0 modCall_1 (
      id_29,
      id_29,
      id_29,
      id_29
  );
endmodule
