

================================================================
== Vivado HLS Report for 'dateport_DS4_layer'
================================================================
* Date:           Tue May 09 23:13:40 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        Le_7
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12605|  12605|  12605|  12605|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                |    592|    592|        37|          -|          -|    16|    no    |
        | + Loop 1.1             |     35|     35|         7|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1         |      5|      5|         1|          -|          -|     5|    no    |
        |- L_L_DS4_layer_label3  |  12010|  12010|        16|          5|          1|  2400|    yes   |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    519|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    288|
|Register         |        -|      -|     815|     37|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1163|   1555|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |dateport_fadd_32ns_32ns_32_5_full_dsp_U49  |dateport_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dateport_fmul_32ns_32ns_32_4_max_dsp_U50   |dateport_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                      |                                       |        0|      5|  348|  711|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |C5_mapData_addr1_fu_557_p2      |     +    |      0|  0|   4|          32|          32|
    |C5_mapData_addr2_fu_569_p2      |     +    |      0|  0|  32|          32|          32|
    |C5_mapData_addr3_fu_635_p2      |     +    |      0|  0|  32|           1|          32|
    |C5_mapData_addr4_fu_655_p2      |     +    |      0|  0|  32|           2|          32|
    |C5_mapData_addr5_fu_695_p2      |     +    |      0|  0|  32|           2|          32|
    |C5_mapData_addr6_fu_705_p2      |     +    |      0|  0|  32|           3|          32|
    |C5_mapData_addr8_fu_504_p2      |     +    |      0|  0|  10|          10|          10|
    |C5_mapData_addr9_fu_551_p2      |     +    |      0|  0|   4|          32|          32|
    |S4_d_addr10_fu_370_p2           |     +    |      0|  0|  32|          32|          32|
    |S4_d_addr11_fu_392_p2           |     +    |      0|  0|  32|          32|          32|
    |S4_d_addr1_fu_327_p2            |     +    |      0|  0|   8|           8|           8|
    |S4_d_addr2_fu_591_p2            |     +    |      0|  0|   4|           8|           8|
    |S4_d_addr3_fu_597_p2            |     +    |      0|  0|   4|           8|           8|
    |S4_d_addr4_fu_619_p2            |     +    |      0|  0|  32|          32|          32|
    |S4_d_addr5_fu_645_p2            |     +    |      0|  0|  32|           1|          32|
    |S4_d_addr6_fu_665_p2            |     +    |      0|  0|  32|           2|          32|
    |S4_d_addr7_fu_675_p2            |     +    |      0|  0|  32|           2|          32|
    |S4_d_addr8_fu_685_p2            |     +    |      0|  0|  32|           3|          32|
    |S4_d_addr9_fu_349_p2            |     +    |      0|  0|   8|           8|           8|
    |i_12_fu_305_p2                  |     +    |      0|  0|   5|           5|           1|
    |i_s_fu_446_p2                   |     +    |      0|  0|   5|           1|           5|
    |indvar_flatten_next5_fu_408_p2  |     +    |      0|  0|  12|          12|           1|
    |indvar_flatten_op_fu_510_p2     |     +    |      0|  0|   8|           1|           8|
    |j_9_fu_460_p2                   |     +    |      0|  0|   5|           1|           5|
    |k_8_fu_630_p2                   |     +    |      0|  0|   3|           1|           3|
    |p_1_fu_339_p2                   |     +    |      0|  0|   3|           3|           1|
    |q_1_fu_382_p2                   |     +    |      0|  0|   3|           3|           1|
    |i_1_mid2_fu_452_p3              |  Select  |      0|  0|   5|           1|           5|
    |indvar_flatten_next_fu_516_p3   |  Select  |      0|  0|   8|           1|           1|
    |j_mid2_fu_480_p3                |  Select  |      0|  0|   5|           1|           5|
    |j_mid_fu_420_p3                 |  Select  |      0|  0|   5|           1|           1|
    |k_mid2_fu_472_p3                |  Select  |      0|  0|   3|           1|           1|
    |exitcond1_mid_fu_440_p2         |    and   |      0|  0|   1|           1|           1|
    |exitcond4_fu_376_p2             |   icmp   |      0|  0|   2|           3|           3|
    |exitcond5_fu_333_p2             |   icmp   |      0|  0|   2|           3|           3|
    |exitcond6_fu_299_p2             |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_flatten5_fu_402_p2     |   icmp   |      0|  0|   5|          12|          12|
    |exitcond_flatten_fu_414_p2      |   icmp   |      0|  0|   3|           8|           8|
    |exitcond_fu_434_p2              |   icmp   |      0|  0|   2|           3|           3|
    |tmp_94_fu_466_p2                |    or    |      0|  0|   1|           1|           1|
    |not_exitcond_flatten_fu_428_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 519|         319|         567|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |C5_mapData_address0            |  14|          4|   14|         56|
    |C5_mapData_address1            |  14|          3|   14|         42|
    |S4_d_address0                  |   9|          7|    9|         63|
    |S4_d_address1                  |   9|          6|    9|         54|
    |S4_d_d0                        |  32|          5|   32|        160|
    |ap_NS_fsm                      |   4|         11|    1|         11|
    |ap_reg_ppiten_pp0_it3          |   1|          2|    1|          2|
    |grp_fu_283_p0                  |  32|          6|   32|        192|
    |grp_fu_283_p1                  |  32|          6|   32|        192|
    |grp_fu_287_p0                  |  32|          3|   32|         96|
    |grp_fu_287_p1                  |  32|          5|   32|        160|
    |i_1_phi_fu_243_p4              |   5|          2|    5|         10|
    |i_1_reg_239                    |   5|          2|    5|         10|
    |i_reg_195                      |   5|          2|    5|         10|
    |indvar_flatten5_phi_fu_232_p4  |  12|          2|   12|         24|
    |indvar_flatten5_reg_228        |  12|          2|   12|         24|
    |indvar_flatten_phi_fu_254_p4   |   8|          2|    8|         16|
    |indvar_flatten_reg_250         |   8|          2|    8|         16|
    |j_phi_fu_265_p4                |   5|          2|    5|         10|
    |j_reg_261                      |   5|          2|    5|         10|
    |k_phi_fu_276_p4                |   3|          2|    3|          6|
    |k_reg_272                      |   3|          2|    3|          6|
    |p_reg_206                      |   3|          2|    3|          6|
    |q_reg_217                      |   3|          2|    3|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 288|         84|  285|       1182|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |C5_d_load_reg_827                         |  32|   0|   32|          0|
    |C5_mapData_addr2_reg_795                  |  32|   0|   32|          0|
    |C5_mapData_addr8_reg_779                  |  10|   0|   10|          0|
    |C5_mapData_load_2_reg_884                 |  32|   0|   32|          0|
    |C5_mapData_load_3_reg_904                 |  32|   0|   32|          0|
    |C5_mapData_load_4_reg_914                 |  32|   0|   32|          0|
    |S4_d_addr10_reg_737                       |  32|   0|   32|          0|
    |S4_d_addr1_reg_724                        |   8|   0|    8|          0|
    |S4_d_addr4_reg_808                        |  32|   0|   32|          0|
    |S4_d_addr_1_reg_816                       |   9|   0|    9|          0|
    |S4_d_addr_2_reg_847                       |   9|   0|    9|          0|
    |S4_d_addr_3_reg_857                       |   9|   0|    9|          0|
    |S4_d_addr_4_reg_862                       |   9|   0|    9|          0|
    |S4_d_addr_5_reg_868                       |   9|   0|    9|          0|
    |S4_d_load_1_reg_879                       |  32|   0|   32|          0|
    |S4_d_load_2_reg_889                       |  32|   0|   32|          0|
    |S4_d_load_3_reg_909                       |  32|   0|   32|          0|
    |S4_d_load_4_reg_944                       |  32|   0|   32|          0|
    |S4_d_load_reg_837                         |  32|   0|   32|          0|
    |ap_CS_fsm                                 |  10|   0|   10|          0|
    |ap_reg_ppiten_pp0_it0                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                     |   1|   0|    1|          0|
    |ap_reg_ppstg_S4_d_addr_1_reg_816_pp0_it1  |   9|   0|    9|          0|
    |exitcond_flatten5_reg_750                 |   1|   0|    1|          0|
    |i_12_reg_719                              |   5|   0|    5|          0|
    |i_1_mid2_reg_759                          |   5|   0|    5|          0|
    |i_1_reg_239                               |   5|   0|    5|          0|
    |i_reg_195                                 |   5|   0|    5|          0|
    |indvar_flatten5_reg_228                   |  12|   0|   12|          0|
    |indvar_flatten_next5_reg_754              |  12|   0|   12|          0|
    |indvar_flatten_next_reg_785               |   8|   0|    8|          0|
    |indvar_flatten_reg_250                    |   8|   0|    8|          0|
    |j_mid2_reg_773                            |   5|   0|    5|          0|
    |j_reg_261                                 |   5|   0|    5|          0|
    |k_8_reg_822                               |   3|   0|    3|          0|
    |k_mid2_reg_766                            |   3|   0|    3|          0|
    |k_reg_272                                 |   3|   0|    3|          0|
    |p_1_reg_732                               |   3|   0|    3|          0|
    |p_reg_206                                 |   3|   0|    3|          0|
    |q_reg_217                                 |   3|   0|    3|          0|
    |reg_293                                   |  32|   0|   32|          0|
    |tmp_119_1_reg_924                         |  32|   0|   32|          0|
    |tmp_119_2_reg_929                         |  32|   0|   32|          0|
    |tmp_119_3_reg_934                         |  32|   0|   32|          0|
    |tmp_119_4_reg_939                         |  32|   0|   32|          0|
    |tmp_120_2_reg_949                         |  32|   0|   32|          0|
    |tmp_120_3_reg_954                         |  32|   0|   32|          0|
    |tmp_48_reg_919                            |  32|   0|   32|          0|
    |S4_d_addr_2_reg_847                       |   0|   9|    9|          0|
    |S4_d_addr_3_reg_857                       |   0|   9|    9|          0|
    |S4_d_addr_4_reg_862                       |   0|   9|    9|          0|
    |S4_d_addr_5_reg_868                       |   0|   9|    9|          0|
    |exitcond_flatten5_reg_750                 |   0|   1|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 815|  37|  852|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | dateport_DS4_layer | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | dateport_DS4_layer | return value |
|ap_start             |  in |    1| ap_ctrl_hs | dateport_DS4_layer | return value |
|ap_done              | out |    1| ap_ctrl_hs | dateport_DS4_layer | return value |
|ap_idle              | out |    1| ap_ctrl_hs | dateport_DS4_layer | return value |
|ap_ready             | out |    1| ap_ctrl_hs | dateport_DS4_layer | return value |
|S4_d_address0        | out |    9|  ap_memory |        S4_d        |     array    |
|S4_d_ce0             | out |    1|  ap_memory |        S4_d        |     array    |
|S4_d_we0             | out |    1|  ap_memory |        S4_d        |     array    |
|S4_d_d0              | out |   32|  ap_memory |        S4_d        |     array    |
|S4_d_q0              |  in |   32|  ap_memory |        S4_d        |     array    |
|S4_d_address1        | out |    9|  ap_memory |        S4_d        |     array    |
|S4_d_ce1             | out |    1|  ap_memory |        S4_d        |     array    |
|S4_d_we1             | out |    1|  ap_memory |        S4_d        |     array    |
|S4_d_d1              | out |   32|  ap_memory |        S4_d        |     array    |
|S4_d_q1              |  in |   32|  ap_memory |        S4_d        |     array    |
|C5_d_address0        | out |    5|  ap_memory |        C5_d        |     array    |
|C5_d_ce0             | out |    1|  ap_memory |        C5_d        |     array    |
|C5_d_q0              |  in |   32|  ap_memory |        C5_d        |     array    |
|C5_mapData_address0  | out |   14|  ap_memory |     C5_mapData     |     array    |
|C5_mapData_ce0       | out |    1|  ap_memory |     C5_mapData     |     array    |
|C5_mapData_q0        |  in |   32|  ap_memory |     C5_mapData     |     array    |
|C5_mapData_address1  | out |   14|  ap_memory |     C5_mapData     |     array    |
|C5_mapData_ce1       | out |    1|  ap_memory |     C5_mapData     |     array    |
|C5_mapData_q1        |  in |   32|  ap_memory |     C5_mapData     |     array    |
+---------------------+-----+-----+------------+--------------------+--------------+

