
---------- Begin Simulation Statistics ----------
final_tick                               2261751563500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              127349894                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793680                       # Number of bytes of host memory used
host_op_rate                                127335927                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.92                       # Real time elapsed on the host
host_tick_rate                             1606226913                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   117471595                       # Number of instructions simulated
sim_ops                                     117471595                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001482                       # Number of seconds simulated
sim_ticks                                  1481823000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued          302                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit            2                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified          308                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      2.86%      3.10% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.48%      3.58% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  369     88.07%     91.65% # number of callpals executed
system.cpu0.kern.callpal::rdps                      4      0.95%     92.60% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.24%     92.84% # number of callpals executed
system.cpu0.kern.callpal::rti                      20      4.77%     97.61% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.15%     99.76% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   419                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                       628                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                     176     44.90%     44.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.51%     45.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.26%     45.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    213     54.34%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 392                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      176     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.56%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.28%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     175     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  354                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1398765500     96.28%     96.28% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1177000      0.08%     96.36% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 977000      0.07%     96.42% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               51965000      3.58%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1452884500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.821596                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.903061                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel               33                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.545455                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.700000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         241806500     77.86%     77.86% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            68763500     22.14%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued          336                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified          336                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.31%      0.31% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     18.12%     18.44% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.56%     20.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  169     52.81%     72.81% # number of callpals executed
system.cpu1.kern.callpal::rdps                      5      1.56%     74.37% # number of callpals executed
system.cpu1.kern.callpal::rti                      71     22.19%     96.56% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.81%     99.37% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.62%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   320                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                       834                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     107     43.85%     43.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.82%     44.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.82%     45.49% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    133     54.51%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 244                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      107     49.54%     49.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.93%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.93%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     105     48.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  216                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1627283000     98.15%     98.15% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 940000      0.06%     98.21% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1713000      0.10%     98.31% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               28003000      1.69%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1657939000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.789474                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.885246                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  6                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.166667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.693878                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         217289500     15.27%     15.27% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            23149500      1.63%     16.89% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1182752000     83.11%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu2.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu2.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    39                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                       9     23.68%     23.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      5.26%     28.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      2      5.26%     34.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1650908000     99.57%     99.57% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 806000      0.05%     99.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1062000      0.06%     99.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5305500      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1658081500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued          631                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified          635                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage            1                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    3      0.49%      0.49% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      8.66%      9.15% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  431     70.42%     79.58% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      0.82%     80.39% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.16%     80.56% # number of callpals executed
system.cpu3.kern.callpal::rti                     102     16.67%     97.22% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.45%     99.67% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.33%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   612                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      1250                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     259     48.32%     48.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      0.37%     48.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.19%     48.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    274     51.12%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 536                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      257     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      0.39%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.19%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     256     49.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  516                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1645588500     97.54%     97.54% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1073000      0.06%     97.60% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 566000      0.03%     97.63% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               39927500      2.37%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1687155000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992278                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.934307                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.962687                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              154                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.623377                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.768924                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1478839000     86.26%     86.26% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           235474500     13.74%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7399                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    24020                       # Number of branches fetched
system.switch_cpus0.committedInsts             172050                       # Number of instructions committed
system.switch_cpus0.committedOps               172050                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           12753                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_hits               64342                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses            8141                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits               35210                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.write_accesses           4612                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              29132                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.idle_fraction            0.776353                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses          44313                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits              44219                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.223647                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 2905090                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      649715.116681                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        17642                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls               4359                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      2255374.883319                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       166028                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              166028                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       229677                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       118179                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts              35414                       # Number of load instructions
system.switch_cpus0.num_mem_refs                64608                       # number of memory refs
system.switch_cpus0.num_store_insts             29194                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         2879      1.67%      1.67% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            99746     57.94%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             176      0.10%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           36307     21.09%     80.82% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          29362     17.05%     97.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead           99      0.06%     97.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          116      0.07%     98.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3446      2.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            172162                       # Class of executed instruction
system.switch_cpus1.Branches                    21419                       # Number of branches fetched
system.switch_cpus1.committedInsts             143262                       # Number of instructions committed
system.switch_cpus1.committedOps               143262                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_hits               41281                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_hits               25845                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              15436                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.idle_fraction            0.828208                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses          23839                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits              23714                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.171792                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 2903221                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      498750.461409                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        16564                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls               2901                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      2404470.538591                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       137772                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              137772                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       184353                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       105365                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts              26729                       # Number of load instructions
system.switch_cpus1.num_mem_refs                42391                       # number of memory refs
system.switch_cpus1.num_store_insts             15662                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         2837      1.97%      1.97% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            90625     63.09%     65.06% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             108      0.08%     65.14% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           27668     19.26%     84.42% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          15540     10.82%     95.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.10%     95.33% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          132      0.09%     95.42% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6572      4.58%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            143647                       # Class of executed instruction
system.switch_cpus2.Branches                      610                       # Number of branches fetched
system.switch_cpus2.committedInsts               3859                       # Number of instructions committed
system.switch_cpus2.committedOps                 3859                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits                1335                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits                 876                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits                459                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.idle_fraction            0.994201                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits                541                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.005799                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                 2903591                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      16838.724491                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts          330                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls                158                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2886752.275509                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses         3668                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts                3668                       # number of integer instructions
system.switch_cpus2.num_int_register_reads         4928                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes         2896                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts                876                       # Number of load instructions
system.switch_cpus2.num_mem_refs                 1338                       # number of memory refs
system.switch_cpus2.num_store_insts               462                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass           24      0.62%      0.62% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu             2266     58.72%     59.34% # Class of executed instruction
system.switch_cpus2.op_class::IntMult              10      0.26%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus2.op_class::MemRead             917     23.76%     83.36% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite            463     12.00%     95.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%     95.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%     95.36% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess           179      4.64%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total              3859                       # Class of executed instruction
system.switch_cpus3.Branches                    60038                       # Number of branches fetched
system.switch_cpus3.committedInsts             454319                       # Number of instructions committed
system.switch_cpus3.committedOps               454319                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_hits              172066                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               83518                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              88548                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.idle_fraction            0.314029                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         162526                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             162374                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.685971                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                 2963646                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2032974.000628                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        47184                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls               8663                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      930671.999372                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       437193                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              437193                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       631184                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       298538                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              84358                       # Number of load instructions
system.switch_cpus3.num_mem_refs               173182                       # number of memory refs
system.switch_cpus3.num_store_insts             88824                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         9725      2.14%      2.14% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           258421     56.82%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             528      0.12%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85449     18.79%     78.17% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          87888     19.32%     97.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead         1216      0.27%     97.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite         1003      0.22%     97.98% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9173      2.02%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            454802                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         8174                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           35                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        25305                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           81                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        55359                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            116                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                294                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2097                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1519                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              181                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             93                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3215                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3201                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           294                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       357888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       358032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  358032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              257                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3801                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3801    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3801                       # Request fanout histogram
system.membus.reqLayer0.occupancy               40500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15624574                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy           18469001                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions            7                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 333594166.666667                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 462596628.705380                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value     30027500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    866010000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON      8593500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   1000782500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus3.pwrStateResidencyTicks::ON   1016487000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260735076500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean    287604375                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 389643232.072489                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     29278000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    866831000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON     15617500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED   1150417500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260585528500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions            9                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    249821625                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 413098727.211461                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value      2001500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    866331000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON    254565500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    999286500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497711500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670458.290944                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974242.691344                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251154617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018585883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF    1481823000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109048                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst         3749                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        24112797                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109048                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst         3749                       # number of overall hits
system.cpu2.icache.overall_hits::total       24112797                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394857                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          110                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        394967                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394857                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          110                       # number of overall misses
system.cpu2.icache.overall_misses::total       394967                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      1579000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1579000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      1579000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1579000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24503905                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst         3859                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     24507764                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24503905                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst         3859                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     24507764                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.028505                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016116                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.028505                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016116                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 14354.545455                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total     3.997802                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 14354.545455                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total     3.997802                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       394294                       # number of writebacks
system.cpu2.icache.writebacks::total           394294                       # number of writebacks
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          110                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          110                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      1469000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1469000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      1469000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1469000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.028505                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.028505                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 13354.545455                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13354.545455                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 13354.545455                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13354.545455                       # average overall mshr miss latency
system.cpu2.icache.replacements                394294                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109048                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst         3749                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       24112797                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394857                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          110                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       394967                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      1579000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1579000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24503905                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst         3859                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     24507764                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.028505                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016116                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 14354.545455                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total     3.997802                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      1469000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1469000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.028505                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 13354.545455                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13354.545455                       # average ReadReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          480.689308                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24462357                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           394455                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            62.015584                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   480.641914                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst     0.047394                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.938754                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.000093                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.938846                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         49410495                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        49410495                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281188                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data         1219                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7282407                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281188                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data         1219                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7282407                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290772                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data           78                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        290850                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290772                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data           78                       # number of overall misses
system.cpu2.dcache.overall_misses::total       290850                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data      1209500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      1209500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data      1209500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      1209500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7571960                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data         1297                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7573257                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7571960                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data         1297                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7573257                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038401                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.060139                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.038405                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038401                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.060139                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.038405                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 15506.410256                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total     4.158501                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 15506.410256                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total     4.158501                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       108152                       # number of writebacks
system.cpu2.dcache.writebacks::total           108152                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data           78                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           78                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data           78                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data      1131500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1131500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data      1131500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1131500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.060139                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.060139                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 14506.410256                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14506.410256                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 14506.410256                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14506.410256                       # average overall mshr miss latency
system.cpu2.dcache.replacements                166985                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486366                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data          795                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4487161                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152841                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data           63                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       152904                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data       954500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       954500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639207                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data          858                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4640065                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032946                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.073427                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032953                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 15150.793651                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total     6.242479                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data           63                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data       891500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       891500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.073427                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 14150.793651                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14150.793651                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794822                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data          424                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2795246                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data           15                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       137946                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data       255000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       255000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932753                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data          439                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2933192                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047031                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.034169                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.047029                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data        17000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total     1.848549                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data       240000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       240000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.034169                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data        16000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        16000                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data           13                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        51335                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15421                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data            5                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        15426                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data        37500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        37500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        66761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231050                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.277778                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.231063                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data         7500                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total     2.430961                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data        32500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        32500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.277778                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data         6500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data            8                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        43381                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data            8                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22193                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data        48000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        48000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        65574                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.338442                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data         6000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total     2.162844                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data        41000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        41000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data         5125                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         5125                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          720.468058                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7698336                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           275564                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.936654                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   720.443905                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data     0.024153                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.703559                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.000024                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.703582                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          612                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15687370                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15687370                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923790.845711                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588575.449223                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304154500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965586000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF    1481823000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271789                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       450216                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14722005                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271789                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       450216                       # number of overall hits
system.cpu3.icache.overall_hits::total       14722005                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         4587                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        343582                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         4587                       # number of overall misses
system.cpu3.icache.overall_misses::total       343582                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     64395500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     64395500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     64395500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     64395500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610784                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       454803                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15065587                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610784                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       454803                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15065587                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.010086                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022806                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.010086                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022806                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14038.696316                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   187.423963                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14038.696316                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   187.423963                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches              286                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       343460                       # number of writebacks
system.cpu3.icache.writebacks::total           343460                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         4585                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4585                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher          396                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         4585                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4981                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     59803500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     59803500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher      7511638                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     59803500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     67315138                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.010081                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000304                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.010081                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000331                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13043.293348                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13043.293348                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 18968.782828                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13043.293348                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13514.382253                       # average overall mshr miss latency
system.cpu3.icache.replacements                343460                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271789                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       450216                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14722005                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         4587                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       343582                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     64395500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     64395500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610784                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       454803                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15065587                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.010086                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022806                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14038.696316                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   187.423963                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         4585                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4585                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     59803500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     59803500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.010081                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13043.293348                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13043.293348                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher          396                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total          396                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher      7511638                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total      7511638                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 18968.782828                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 18968.782828                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          500.799121                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           14875211                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           343465                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.309248                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   500.582415                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher     0.009534                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst     0.207172                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.977700                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.000019                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.000405                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978123                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           25                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::2           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          321                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.048828                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         30475150                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        30475150                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632203                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       158604                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4790807                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632203                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       158604                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4790807                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202013                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        11407                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        213420                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202013                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        11407                       # number of overall misses
system.cpu3.dcache.overall_misses::total       213420                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    338008000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    338008000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    338008000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    338008000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834216                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       170011                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5004227                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834216                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       170011                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5004227                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.067096                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042648                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.067096                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042648                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 29631.629701                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  1583.769094                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 29631.629701                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  1583.769094                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       105310                       # number of writebacks
system.cpu3.dcache.writebacks::total           105310                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        11407                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        11407                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        11407                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        11407                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    326601000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    326601000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    326601000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    326601000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.067096                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002279                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.067096                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002279                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 28631.629701                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28631.629701                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 28631.629701                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28631.629701                       # average overall mshr miss latency
system.cpu3.dcache.replacements                147410                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791094                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data        78008                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2869102                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109613                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         4685                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       114298                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     62877000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     62877000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900707                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data        82693                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2983400                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.056655                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038311                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13420.917823                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   550.114613                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         4685                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4685                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     58192000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     58192000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.056655                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001570                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12420.917823                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12420.917823                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data        80596                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1921705                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         6722                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        99122                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    275131000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    275131000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data        87318                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2020827                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.076983                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049050                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 40929.931568                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  2775.680475                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         6722                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6722                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    268409000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    268409000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.076983                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003326                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 39929.931568                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 39929.931568                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         1199                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        56956                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data           94                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        13975                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      1173500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1173500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         1293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        70931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.072699                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.197022                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 12484.042553                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total    83.971377                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      1079500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1079500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.072699                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.001325                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 11484.042553                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11484.042553                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         1243                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        49749                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data           44                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18306                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data       206500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       206500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         1287                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        68055                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.034188                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.268988                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  4693.181818                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total    11.280454                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data       162500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       162500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.034188                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.000647                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  3693.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3693.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          998.094829                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5121183                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           193960                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.403294                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   997.669879                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data     0.424949                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.974287                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.000415                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974702                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          800                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10481410                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10481410                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241331.164083                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.550865                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000222500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF    1481823000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       169455                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72212602                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       169455                       # number of overall hits
system.cpu0.icache.overall_hits::total       72212602                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         2707                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        504142                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         2707                       # number of overall misses
system.cpu0.icache.overall_misses::total       504142                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     42245000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42245000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     42245000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42245000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       172162                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     72716744                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       172162                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     72716744                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.015724                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006933                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.015724                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006933                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15605.836720                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total    83.795835                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15605.836720                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total    83.795835                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches              121                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks       503778                       # number of writebacks
system.cpu0.icache.writebacks::total           503778                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         2706                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2706                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher          184                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         2706                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2890                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     39532000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     39532000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher      5475332                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     39532000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     45007332                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.015718                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.015718                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000040                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14609.016999                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14609.016999                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 29757.239130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14609.016999                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15573.471280                       # average overall mshr miss latency
system.cpu0.icache.replacements                503778                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       169455                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72212602                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         2707                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       504142                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     42245000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42245000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       172162                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     72716744                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.015724                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006933                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15605.836720                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total    83.795835                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         2706                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2706                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     39532000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     39532000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.015718                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14609.016999                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14609.016999                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher          184                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total          184                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher      5475332                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total      5475332                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 29757.239130                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 29757.239130                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.472332                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           72697020                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           503813                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           144.293657                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.150657                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher     0.014467                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.307208                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998341                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.000028                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.000600                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998969                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022           25                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          419                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.048828                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        145937813                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       145937813                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data        58694                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14784341                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data        58694                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14784341                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         4518                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2587860                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         4518                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2587860                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     57711000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     57711000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     57711000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     57711000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data        63212                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17372201                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data        63212                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17372201                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.071474                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148966                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.071474                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.148966                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 12773.572377                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    22.300665                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 12773.572377                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    22.300665                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1352543                       # number of writebacks
system.cpu0.dcache.writebacks::total          1352543                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         4518                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4518                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         4518                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4518                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     53193000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     53193000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     53193000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     53193000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.071474                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.071474                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 11773.572377                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11773.572377                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 11773.572377                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11773.572377                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2546688                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data        32271                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9802423                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         2422                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2297327                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     27687500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     27687500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data        34693                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12099750                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.069812                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.189866                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11431.668043                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    12.052050                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         2422                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2422                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     25265500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     25265500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.069812                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10431.668043                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10431.668043                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        26423                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4981918                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2096                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       290533                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     30023500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     30023500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data        28519                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5272451                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.073495                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 14324.188931                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   103.339380                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         2096                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2096                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     27927500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     27927500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.073495                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000398                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 13324.188931                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 13324.188931                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data          542                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       206972                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           89                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12594                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1039000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1039000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data          631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       219566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.141046                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057359                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11674.157303                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total    82.499603                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           89                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           89                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       950000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       950000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.141046                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000405                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10674.157303                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10674.157303                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data          603                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       208334                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           26                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11017                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data       144500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       144500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data          629                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       219351                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.041335                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050225                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  5557.692308                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total    13.116093                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data       118500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       118500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.041335                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  4557.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4557.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1009.076732                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17795953                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2580864                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.895347                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1008.460890                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.615842                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984825                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.000601                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985426                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1002                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          978                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38204102                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38204102                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141386.897650                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917814.985338                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744022500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF    1481823000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst       142178                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5157463                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst       142178                       # number of overall hits
system.cpu1.icache.overall_hits::total        5157463                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         1469                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39200                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         1469                       # number of overall misses
system.cpu1.icache.overall_misses::total        39200                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     20765500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     20765500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     20765500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     20765500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst       143647                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5196663                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst       143647                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5196663                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.010226                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007543                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.010226                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007543                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14135.806671                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total   529.732143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14135.806671                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total   529.732143                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches              165                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks        38874                       # number of writebacks
system.cpu1.icache.writebacks::total            38874                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         1469                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1469                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher          208                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         1469                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1677                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     19296500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     19296500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher      3358311                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     19296500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     22654811                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.010226                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000283                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.010226                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000323                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13135.806671                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13135.806671                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 16145.725962                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13135.806671                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13509.129994                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38874                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst       142178                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5157463                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         1469                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39200                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     20765500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     20765500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst       143647                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5196663                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.010226                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007543                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14135.806671                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total   529.732143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         1469                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1469                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     19296500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     19296500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.010226                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000283                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13135.806671                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13135.806671                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher          208                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total          208                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher      3358311                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total      3358311                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 16145.725962                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 16145.725962                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          499.194175                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5159596                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38896                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           132.651070                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   498.974268                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher     0.006609                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     0.213298                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974559                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.000013                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.000417                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974989                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          471                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.023438                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10432734                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10432734                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data        38811                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1685037                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data        38811                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1685037                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         2141                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         36861                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         2141                       # number of overall misses
system.cpu1.dcache.overall_misses::total        36861                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     50106500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     50106500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     50106500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     50106500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data        40952                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1721898                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data        40952                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1721898                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.052281                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021407                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.052281                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021407                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 23403.316207                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  1359.336426                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 23403.316207                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  1359.336426                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        15016                       # number of writebacks
system.cpu1.dcache.writebacks::total            15016                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         2141                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2141                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         2141                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2141                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     47965500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     47965500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     47965500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     47965500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.052281                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001243                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.052281                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001243                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22403.316207                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22403.316207                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22403.316207                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22403.316207                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 24616                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data        24519                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1077919                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1383                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        24147                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     14245500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     14245500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data        25902                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1102066                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.053394                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021911                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 10300.433839                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total   589.949062                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1383                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1383                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     12862500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     12862500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.053394                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001255                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  9300.433839                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9300.433839                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data        14292                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        607118                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          758                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        12714                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data     35861000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     35861000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data        15050                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       619832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.050365                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020512                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 47310.026385                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  2820.591474                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          758                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          758                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     35103000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     35103000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.050365                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001223                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 46310.026385                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46310.026385                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data          461                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        12305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           28                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1002                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       404000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       404000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data          489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        13307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.057260                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075299                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 14428.571429                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total   403.193613                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       376000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       376000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.057260                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002104                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 13428.571429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13428.571429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data          459                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11727                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data           30                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1500                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data       172500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       172500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data          489                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        13227                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.061350                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.113404                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data         5750                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total          115                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data       142500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       142500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.061350                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.002268                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data         4750                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         4750                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          910.543623                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1737285                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            33876                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.283652                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   910.066725                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     0.476899                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.888737                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.000466                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.889203                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          914                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          909                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3531654                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3531654                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             18427                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14638                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         9655                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6598                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             190                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           107                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            297                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9401                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9401                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          9658                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8769                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         8669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         5030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        14941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        34063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 81724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       369856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       483104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       214592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       161384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        14080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       637440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1217392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3102288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5455                       # Total snoops (count)
system.tol2bus.snoopTraffic                    233664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            31802                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.335513                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.766136                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25450     80.03%     80.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3503     11.02%     91.04% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1381      4.34%     95.38% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1467      4.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              31802                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           50119453                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            122497                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            165499                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          17220496                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           7475987                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6852989                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4337495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3228994                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2519489                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher          137                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher          196                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher          358                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         2632                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         3691                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         1459                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         1110                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst          109                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data           47                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         4534                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         8453                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22726                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher          137                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher          196                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher          358                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         2632                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         3691                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         1459                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         1110                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst          109                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data           47                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         4534                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         8453                       # number of overall hits
system.l2.overall_hits::total                   22726                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher           47                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher           12                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst           74                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data           79                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          406                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         2828                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3549                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher           47                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher           12                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst           74                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data           79                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          406                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            4                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           50                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         2828                       # number of overall misses
system.l2.overall_misses::total                  3549                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher      3776461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher       967490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher      3179474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst      6558500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data      6613500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst       793000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     32028000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst        83500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       298500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      4060500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    220669500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        279028425                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher      3776461                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher       967490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher      3179474                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      6558500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data      6613500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst       793000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     32028000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst        83500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       298500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      4060500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    220669500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       279028425                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher          184                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher          208                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher          396                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         2706                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data         3770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         1469                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         1516                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst          110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         4584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data        11281                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26275                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher          184                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher          208                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher          396                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         2706                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data         3770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         1469                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         1516                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst          110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         4584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data        11281                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26275                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.255435                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.057692                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.095960                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.027347                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.020955                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.006807                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.267810                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.078431                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.010908                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.250687                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.135071                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.255435                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.057692                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.095960                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.027347                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.020955                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.006807                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.267810                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.078431                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.010908                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.250687                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.135071                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 80350.234043                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 80624.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 83670.368421                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 88628.378378                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 83715.189873                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst        79300                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 78886.699507                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst        83500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data        74625                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst        81210                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 78030.233380                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78621.703297                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 80350.234043                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 80624.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 83670.368421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 88628.378378                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 83715.189873                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst        79300                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 78886.699507                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst        83500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data        74625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst        81210                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 78030.233380                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78621.703297                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2097                       # number of writebacks
system.l2.writebacks::total                      2097                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  23                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 23                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         2827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3526                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         2827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3526                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           18                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher      3306461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher       847490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher      2799474                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      5639500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data      5706000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst       263000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     27941500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       237500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      3129500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    192343500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    242287425                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher      3306461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher       847490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher      2799474                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      5639500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data      5706000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst       263000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     27941500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       237500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      3129500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    192343500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    242287425                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.255435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.057692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.095960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.026238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.020159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.002042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.267150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.058824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.009380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.250598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.134196                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.255435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.057692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.095960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.026238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.020159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.002042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.267150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.058824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.009380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.250598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134196                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 70350.234043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 70624.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 73670.368421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 79429.577465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 75078.947368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 87666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 68991.358025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 79166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 72779.069767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 68038.026176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68714.527794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 70350.234043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 70624.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 73670.368421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 79429.577465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 75078.947368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 87666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 68991.358025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 79166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 72779.069767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 68038.026176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68714.527794                       # average overall mshr miss latency
system.l2.replacements                           3658                       # number of replacements
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           18                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        12541                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12541                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12541                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12541                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6487                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6487                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6487                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6487                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   40                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               40                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data         1918                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          318                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data         3856                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6096                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          387                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data         2793                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3232                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      4261000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     30426000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data        70000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data    217645500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     252402500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         1969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data          705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         6649                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.025901                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.548936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.200000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.420063                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.346484                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 83549.019608                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 78620.155039                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data        70000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 77925.349087                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78094.832921                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          387                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data         2793                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3232                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      3751000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     26556000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data        60000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data    189715500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    220082500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.025901                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.548936                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.420063                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.346484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 73549.019608                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 68620.155039                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        60000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 67925.349087                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68094.832921                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher          137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher          196                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher          358                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         2632                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         1459                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst          109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         4534                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               9425                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           74                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              232                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher      3776461                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher       967490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher      3179474                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      6558500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst       793000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst        83500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      4060500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     19418925                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher          184                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher          208                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher          396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         2706                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         1469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst          110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         4584                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           9657                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.255435                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.057692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.095960                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.027347                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.006807                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.010908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.024024                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 80350.234043                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 80624.166667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 83670.368421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 88628.378378                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst        79300                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst        83500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst        81210                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83702.262931                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher           47                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           71                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          215                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher      3306461                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher       847490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher      2799474                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      5639500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst       263000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      3129500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     16058925                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.255435                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.057692                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.095960                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.026238                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.002042                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.009380                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.022264                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 70350.234043                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 70624.166667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 73670.368421                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 79429.577465                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 87666.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 72779.069767                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74692.674419                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         1773                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data          792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data           43                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         4597                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7205                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           28                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              85                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      2352500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      1602000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       228500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      3024000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7207000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         1801                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data          811                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data           46                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         4632                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7290                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.015547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.023428                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.065217                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.007556                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011660                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 84017.857143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 84315.789474                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 76166.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data        86400                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84788.235294                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           25                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           18                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           79                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      1955000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      1385500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data       177500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      2628000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6146000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.013881                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.022195                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.043478                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.007340                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.010837                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data        78200                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 76972.222222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data        88750                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 77294.117647                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77797.468354                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                       64012                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3658                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.499180                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     809.378944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     1066.046268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     6120.016523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher    39.897554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      320.816106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     2249.792241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher     8.743577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     3204.801304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     9961.324661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     1353.627730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     6517.401137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher    19.458450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    61.183365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data    64.038493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     2.028562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   308.898968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.680122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     1.966372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    22.773304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   635.126318                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.186768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.001218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.009791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.068658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.000267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.097803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.303996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.041309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.198895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.000594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.001867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.001954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.009427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.019383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            97                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32671                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          611                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24701                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5169                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.002960                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.997040                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    394498                       # Number of tag accesses
system.l2.tags.data_accesses                   394498                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher         3008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher         2432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst         4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        25920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       178944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             223680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         4544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         2752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       134208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          134208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher           47                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher           38                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data           76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         2796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2097                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2097                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher      2029932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher       518281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher      1641222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst      3066493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      3282443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       129570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     17491968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst        43190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data       129570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst      1857172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data    120759362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             150949202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      3066493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       129570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst        43190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst      1857172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5096425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       90569521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             90569521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       90569521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher      2029932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher       518281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher      1641222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      3066493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      3282443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       129570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     17491968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst        43190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data       129570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst      1857172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data    120759362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            241518724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples        47.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        71.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples        76.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        43.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      2796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000740552500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          126                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          126                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9352                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1948                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3495                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2097                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3495                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2097                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              240                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     33449742                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                98980992                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9570.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28320.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2989                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1545                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3495                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2097                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.178295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   201.737204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   346.279378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          357     34.59%     34.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          235     22.77%     57.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           91      8.82%     66.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           59      5.72%     71.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           54      5.23%     77.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           39      3.78%     80.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           32      3.10%     84.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           33      3.20%     87.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          132     12.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1032                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.650794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.744424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.381976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15             2      1.59%      1.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            42     33.33%     34.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            25     19.84%     54.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            17     13.49%     68.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            14     11.11%     79.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             9      7.14%     86.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             4      3.17%     89.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             2      1.59%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             1      0.79%     92.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      1.59%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.79%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.79%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.79%     96.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.79%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.79%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103            1      0.79%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::108-111            1      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            1      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           126                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.436508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.416461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.834228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               98     77.78%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.59%     79.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               25     19.84%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           126                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 223680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  132544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  223680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               134208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       150.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        89.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    150.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1474159000                       # Total gap between requests
system.mem_ctrls.avgGap                     263619.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher         3008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher          768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher         2432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         4544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data         4864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        25920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         2752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       178944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       132544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 2029932.049914193572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 518280.523382347310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 1641221.657377433032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 3066493.096678888425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 3282443.314754866064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 129570.130845586827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 17491967.664154220372                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 43190.043615195609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 129570.130845586827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 1857171.875453411136                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 120759361.948086917400                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 89446580.327070102096                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher           47                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher           38                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst           71                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data           76                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           43                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         2796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2097                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher      1328753                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher       341999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher      1203493                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      2723000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      2585500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst       138750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data     11406247                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data       113000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      1362500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data     77745250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  35342728750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     28271.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     28499.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     31670.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     38352.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     34019.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     46250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     28163.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     37666.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     31686.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     27805.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16853947.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5162220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2743785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            18328380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            8017920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     116781600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        319923330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        299318880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          770276115                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        519.816547                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    774259738                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     49400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    658163262                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2206260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1172655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6625920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2792700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     116781600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        202766100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        395340480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          727685715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        491.074653                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1032855238                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     49400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    399567762                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2261751563500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                40500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               18000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2269889438500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               30404104                       # Simulator instruction rate (inst/s)
host_mem_usage                                 801872                       # Number of bytes of host memory used
host_op_rate                                 30403468                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.99                       # Real time elapsed on the host
host_tick_rate                             1641007126                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   121428215                       # Number of instructions simulated
sim_ops                                     121428215                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006554                       # Number of seconds simulated
sim_ticks                                  6554033500                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued          196                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit            1                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified          200                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::swpipl                  530     94.98%     94.98% # number of callpals executed
system.cpu0.kern.callpal::rdps                     17      3.05%     98.03% # number of callpals executed
system.cpu0.kern.callpal::rti                      11      1.97%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   558                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                     229     41.41%     41.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      4      0.72%     42.13% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      7      1.27%     43.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.18%     43.58% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    312     56.42%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 553                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      229     48.83%     48.83% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       4      0.85%     49.68% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       7      1.49%     51.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.21%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     228     48.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  469                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              7023035500     97.69%     97.69% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2879500      0.04%     97.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2791000      0.04%     97.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 732500      0.01%     97.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              159604000      2.22%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          7189042500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.730769                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.848101                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel               12                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued          264                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified          264                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.17%      0.17% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   15      2.60%      2.77% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.35%      3.12% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  504     87.35%     90.47% # number of callpals executed
system.cpu1.kern.callpal::rdps                     14      2.43%     92.89% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.17%     93.07% # number of callpals executed
system.cpu1.kern.callpal::rti                      30      5.20%     98.27% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.56%     99.83% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.17%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   577                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                       874                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     231     42.62%     42.62% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      7      1.29%     43.91% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.18%     44.10% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    303     55.90%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 542                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      231     49.25%     49.25% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       7      1.49%     50.75% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.21%     50.96% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     230     49.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  469                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              6135067500     98.97%     98.97% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                2918000      0.05%     99.02% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1169500      0.02%     99.04% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               59512500      0.96%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          6198667500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.759076                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.865314                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 24                      
system.cpu1.kern.mode_good::user                   23                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel               38                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 23                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  8                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.125000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.695652                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         278029500     34.99%     34.99% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           516473500     65.01%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      15                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued         3144                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified         3147                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage            5                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    4      0.08%      0.08% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  187      3.69%      3.77% # number of callpals executed
system.cpu2.kern.callpal::tbi                       7      0.14%      3.91% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3970     78.44%     82.36% # number of callpals executed
system.cpu2.kern.callpal::rdps                    188      3.71%     86.07% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.02%     86.09% # number of callpals executed
system.cpu2.kern.callpal::rti                     345      6.82%     92.91% # number of callpals executed
system.cpu2.kern.callpal::callsys                  68      1.34%     94.25% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.04%     94.29% # number of callpals executed
system.cpu2.kern.callpal::rdunique                288      5.69%     99.98% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  5061                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                      6882                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     113                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                    1659     38.09%     38.09% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     33      0.76%     38.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      7      0.16%     39.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.02%     39.03% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2656     60.97%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                4356                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1656     49.40%     49.40% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      33      0.98%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       7      0.21%     50.60% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.03%     50.63% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1655     49.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3352                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              5992184500     83.32%     83.32% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               22169000      0.31%     83.63% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                3645000      0.05%     83.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 567500      0.01%     83.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1172836500     16.31%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          7191402500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998192                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.623117                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.769513                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                302                      
system.cpu2.kern.mode_good::user                  303                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel              531                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                303                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.568738                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.725420                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        8479840000     85.69%     85.69% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          1416062000     14.31%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     187                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued           16                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified           16                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::swpctx                    3      1.05%      1.05% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  257     89.86%     90.91% # number of callpals executed
system.cpu3.kern.callpal::rdps                     17      5.94%     96.85% # number of callpals executed
system.cpu3.kern.callpal::rti                       9      3.15%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   286                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                       298                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                      12                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     101     36.73%     36.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      7      2.55%     39.27% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      1.09%     40.36% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    164     59.64%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 275                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      101     47.87%     47.87% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       7      3.32%     51.18% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.42%     52.61% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     100     47.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  211                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              6798130000     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                2665000      0.04%     99.46% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2120500      0.03%     99.49% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               34723000      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          6837638500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.609756                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.767273                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel               12                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                 191                       # Number of full page size DMA writes.
system.disks.dma_write_txs                        202                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           72                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        43393                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85469                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    14387                       # Number of branches fetched
system.switch_cpus0.committedInsts              78005                       # Number of instructions committed
system.switch_cpus0.committedOps                78005                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits               22787                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits               15237                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits               7550                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction            0.964688                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses           5841                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits               5841                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.035312                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                14378201                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      507726.258617                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts         5550                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls               7157                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      13870474.741383                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses        74846                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts               74846                       # number of integer instructions
system.switch_cpus0.num_int_register_reads        95893                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        59446                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts              15244                       # Number of load instructions
system.switch_cpus0.num_mem_refs                22802                       # number of memory refs
system.switch_cpus0.num_store_insts              7558                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass          414      0.53%      0.53% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            51353     65.83%     66.36% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              63      0.08%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           16284     20.88%     87.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           7572      9.71%     97.03% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%     97.03% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%     97.03% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          2319      2.97%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total             78005                       # Class of executed instruction
system.switch_cpus1.Branches                    74720                       # Number of branches fetched
system.switch_cpus1.committedInsts             516073                       # Number of instructions committed
system.switch_cpus1.committedOps               516073                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses          126380                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus1.dtb.data_hits              186121                       # DTB hits
system.switch_cpus1.dtb.data_misses               154                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses           79291                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits              110718                       # DTB read hits
system.switch_cpus1.dtb.read_misses               132                       # DTB read misses
system.switch_cpus1.dtb.write_accesses          47089                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                  11                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              75403                       # DTB write hits
system.switch_cpus1.dtb.write_misses               22                       # DTB write misses
system.switch_cpus1.idle_fraction            0.874757                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses         369092                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits             368968                       # ITB hits
system.switch_cpus1.itb.fetch_misses              124                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.125243                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                12395841                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1552486.985038                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        55472                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           475                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  475                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          310                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              14185                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      10843354.014962                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       500345                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              500345                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       684042                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       363603                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             110991                       # Number of load instructions
system.switch_cpus1.num_mem_refs               186481                       # number of memory refs
system.switch_cpus1.num_store_insts             75490                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         9697      1.88%      1.88% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           313583     60.74%     62.62% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             216      0.04%     62.66% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.01%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          111958     21.69%     84.36% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          75484     14.62%     98.98% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.03%     99.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          289      0.06%     99.07% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          4825      0.93%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            516238                       # Class of executed instruction
system.switch_cpus2.Branches                   315779                       # Number of branches fetched
system.switch_cpus2.committedInsts            2556189                       # Number of instructions committed
system.switch_cpus2.committedOps              2556189                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses          223344                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus2.dtb.data_hits              769104                       # DTB hits
system.switch_cpus2.dtb.data_misses              1214                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses          135941                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_hits              419086                       # DTB read hits
system.switch_cpus2.dtb.read_misses               871                       # DTB read misses
system.switch_cpus2.dtb.write_accesses          87403                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_hits             350018                       # DTB write hits
system.switch_cpus2.dtb.write_misses              343                       # DTB write misses
system.switch_cpus2.idle_fraction            0.144756                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses        1047306                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits            1046764                       # ITB hits
system.switch_cpus2.itb.fetch_misses              542                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.855244                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                14383512                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      12301413.814930                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts       212038                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses        174674                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts               174674                       # number of float instructions
system.switch_cpus2.num_fp_register_reads       117526                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       115966                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls              79459                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2082098.185070                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses      2326480                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts             2326480                       # number of integer instructions
system.switch_cpus2.num_int_register_reads      3485826                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      1689289                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts             421816                       # Number of load instructions
system.switch_cpus2.num_mem_refs               772763                       # number of memory refs
system.switch_cpus2.num_store_insts            350947                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       124677      4.88%      4.88% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          1501439     58.71%     63.58% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            4613      0.18%     63.76% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.76% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          57934      2.27%     66.03% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp            208      0.01%     66.04% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          33644      1.32%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult           460      0.02%     67.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     67.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          11161      0.44%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          398018     15.56%     83.37% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         316233     12.37%     95.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead        35910      1.40%     97.14% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite        35357      1.38%     98.52% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         37773      1.48%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           2557427                       # Class of executed instruction
system.switch_cpus3.Branches                     5371                       # Number of branches fetched
system.switch_cpus3.committedInsts              35318                       # Number of instructions committed
system.switch_cpus3.committedOps                35318                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses              41                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits               12197                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses              41                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits                7002                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits               5195                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.idle_fraction            0.986464                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses           3271                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits               3271                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.013536                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                13675277                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      185103.547047                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts         3016                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls               1496                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      13490173.452953                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses        33992                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts               33992                       # number of integer instructions
system.switch_cpus3.num_int_register_reads        46879                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        25522                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts               7022                       # Number of load instructions
system.switch_cpus3.num_mem_refs                12235                       # number of memory refs
system.switch_cpus3.num_store_insts              5213                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass          268      0.76%      0.76% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            21306     60.32%     61.08% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              77      0.22%     61.30% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.03%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     61.33% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            7134     20.20%     81.53% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           5154     14.59%     96.12% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead           66      0.19%     96.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite           64      0.18%     96.49% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          1241      3.51%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             35321                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests        31691                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          145                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        77747                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          880                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       174014                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1025                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 668                       # Transaction distribution
system.membus.trans_dist::ReadResp               5157                       # Transaction distribution
system.membus.trans_dist::WriteReq                736                       # Transaction distribution
system.membus.trans_dist::WriteResp               736                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36411                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5227                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              319                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            134                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13727                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13719                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4489                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1261                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        53157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        55965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 106403                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1881280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1884008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3493736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1709                       # Total snoops (count)
system.membus.snoopTraffic                       4608                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             45225                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.029475                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.169135                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   43892     97.05%     97.05% # Request fanout histogram
system.membus.snoop_fanout::1                    1333      2.95%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               45225                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2512500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           231085427                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1687751                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy           97981492                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.5                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25219                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25219                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25219                       # number of overall misses
system.iocache.overall_misses::total            25219                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2965766640                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2965766640                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2965766640                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2965766640                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25219                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25219                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25219                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25219                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117600.485348                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117600.485348                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117600.485348                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117600.485348                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25219                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25219                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25219                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25219                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1703431943                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1703431943                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1703431943                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1703431943                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67545.578453                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67545.578453                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67545.578453                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67545.578453                       # average overall mshr miss latency
system.iocache.replacements                     25219                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           67                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               67                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8323967                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8323967                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           67                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             67                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 124238.313433                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124238.313433                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           67                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4973967                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4973967                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 74238.313433                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74238.313433                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2957442673                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2957442673                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117582.803475                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117582.803475                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1698457976                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1698457976                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67527.750318                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67527.750318                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25219                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25219                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226971                       # Number of tag accesses
system.iocache.tags.data_accesses              226971                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions          238                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          119                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 29665415.966387                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 135734363.820546                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          119    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       283000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974192500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          119                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON   5617066500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   3530184500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions           31                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 515094433.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 431857729.468607                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974222500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total           15                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON   1427945500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED   7726416500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260735076500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions           37                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 464313105.263158                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 406821951.627032                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     16818000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973248500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total           19                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON    481961000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED   8821949000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260585528500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions           25                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 552438576.923077                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 414143526.767485                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value      2001500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974060000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON   2210025500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   7181701500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497711500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670458.290944                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974242.691344                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251154617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018585883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF    9619698000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2269889438500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109048                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      2518237                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        26627285                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109048                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      2518237                       # number of overall hits
system.cpu2.icache.overall_hits::total       26627285                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394857                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst        44819                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        439676                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394857                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst        44819                       # number of overall misses
system.cpu2.icache.overall_misses::total       439676                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    781586000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    781586000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    781586000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    781586000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24503905                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      2563056                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     27066961                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24503905                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      2563056                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     27066961                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.017487                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016244                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.017487                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016244                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 17438.720186                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  1777.640808                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 17438.720186                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  1777.640808                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches             1667                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks       441226                       # number of writebacks
system.cpu2.icache.writebacks::total           441226                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst        44802                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        44802                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher         2240                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst        44802                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        47042                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    736544000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    736544000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher     35118584                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    736544000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    771662584                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.017480                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001655                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.017480                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001738                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 16439.980358                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16439.980358                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 15677.939286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 16439.980358                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16403.694231                       # average overall mshr miss latency
system.cpu2.icache.replacements                441226                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109048                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      2518237                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       26627285                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394857                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst        44819                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       439676                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    781586000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    781586000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24503905                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      2563056                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     27066961                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.017487                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016244                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 17438.720186                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  1777.640808                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst        44802                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        44802                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    736544000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    736544000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.017480                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001655                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 16439.980358                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16439.980358                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher         2240                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total         2240                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher     35118584                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total     35118584                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 15677.939286                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 15677.939286                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2269889438500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2269889438500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          480.801561                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           27029061                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           441387                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            61.236649                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   479.329296                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher     0.037704                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst     1.434561                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.936190                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.000074                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.002802                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.939066                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022           14                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.027344                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         54575821                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        54575821                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2269889438500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281188                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data       729618                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8010806                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281188                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data       729618                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8010806                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290772                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data        28722                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        319494                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290772                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data        28722                       # number of overall misses
system.cpu2.dcache.overall_misses::total       319494                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data   1397870000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1397870000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data   1397870000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1397870000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7571960                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data       758340                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8330300                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7571960                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data       758340                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8330300                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038401                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.037875                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.038353                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038401                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.037875                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.038353                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 48668.964557                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4375.262133                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 48668.964557                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4375.262133                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       130628                       # number of writebacks
system.cpu2.dcache.writebacks::total           130628                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data        28722                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        28722                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data        28722                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        28722                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data          925                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          925                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   1369148000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1369148000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   1369148000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1369148000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data     61236500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     61236500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.037875                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003448                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.037875                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003448                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 47668.964557                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 47668.964557                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 47668.964557                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 47668.964557                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 66201.621622                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 66201.621622                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                195335                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486366                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data       402935                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4889301                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152841                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data        11980                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       164821                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data    238924500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    238924500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639207                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data       414915                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5054122                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032946                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.028873                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032611                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 19943.614357                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  1449.599869                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data        11980                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        11980                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data          341                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          341                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data    226944500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    226944500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data     61236500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     61236500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.028873                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 18943.614357                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18943.614357                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 179579.178886                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 179579.178886                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794822                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       326683                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3121505                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16742                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       154673                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1158945500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1158945500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932753                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       343425                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3276178                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047031                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.048750                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.047211                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 69223.838251                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  7492.875292                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16742                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16742                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data          584                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          584                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1142203500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1142203500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.048750                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005110                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 68223.838251                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68223.838251                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data         6485                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        57807                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15421                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data          465                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        15886                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data      7204000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      7204000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data         6950                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        73693                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231050                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.066906                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.215570                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 15492.473118                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total   453.481052                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data          465                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          465                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data      6739000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      6739000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.066906                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.006310                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 14492.473118                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14492.473118                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data         6831                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        50204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data           93                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22278                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data       629500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       629500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data         6924                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        72482                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.013432                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.307359                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  6768.817204                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total    28.256576                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data           93                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           93                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data       537500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       537500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.013432                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001283                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  5779.569892                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5779.569892                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2269889438500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          721.138807                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8426350                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           304128                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.706591                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   718.452124                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data     2.686683                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.701613                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.002624                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.704237                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          621                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          290                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         17258098                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        17258098                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923790.845711                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588575.449223                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304154500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965586000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF    9619698000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2269889438500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271789                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       649621                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14921410                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271789                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       649621                       # number of overall hits
system.cpu3.icache.overall_hits::total       14921410                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         8225                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        347220                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         8225                       # number of overall misses
system.cpu3.icache.overall_misses::total       347220                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    122208000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    122208000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    122208000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    122208000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610784                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       657846                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15268630                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610784                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       657846                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15268630                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.012503                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022741                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.012503                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022741                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14858.115502                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   351.961293                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14858.115502                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   351.961293                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches              421                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       347262                       # number of writebacks
system.cpu3.icache.writebacks::total           347262                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         8223                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         8223                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher          561                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         8223                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         8784                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    113978000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    113978000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher      9875991                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    113978000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    123853991                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.012500                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000539                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.012500                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000575                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13860.878025                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13860.878025                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 17604.262032                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13860.878025                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14099.953438                       # average overall mshr miss latency
system.cpu3.icache.replacements                347262                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271789                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       649621                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14921410                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         8225                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       347220                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    122208000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    122208000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610784                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       657846                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15268630                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.012503                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022741                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14858.115502                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   351.961293                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         8223                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         8223                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    113978000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    113978000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.012500                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000539                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13860.878025                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13860.878025                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher          561                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total          561                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher      9875991                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total      9875991                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 17604.262032                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 17604.262032                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2269889438500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2269889438500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          500.839265                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15247018                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           347267                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.905750                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   498.787841                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher     0.050931                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst     2.000492                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.974195                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.000099                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.003907                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978202                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          500                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.013672                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         30885039                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        30885039                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2269889438500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632203                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       227279                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4859482                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632203                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       227279                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4859482                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202013                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        16652                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        218665                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202013                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        16652                       # number of overall misses
system.cpu3.dcache.overall_misses::total       218665                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    414840000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    414840000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    414840000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    414840000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834216                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       243931                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5078147                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834216                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       243931                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5078147                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.068265                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.043060                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.068265                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.043060                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 24912.322844                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  1897.148606                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 24912.322844                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  1897.148606                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       109491                       # number of writebacks
system.cpu3.dcache.writebacks::total           109491                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        16652                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        16652                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        16652                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        16652                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data           35                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           35                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    398188000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    398188000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    398188000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    398188000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.068265                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003279                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.068265                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003279                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 23912.322844                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23912.322844                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 23912.322844                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23912.322844                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data 19442.857143                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 19442.857143                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                152420                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791094                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data       115842                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2906936                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109613                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         7567                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       117180                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data    103697000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    103697000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900707                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data       123409                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3024116                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.061316                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038749                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13703.845646                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   884.937703                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         7567                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7567                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     96130000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     96130000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.061316                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002502                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12703.845646                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12703.845646                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data       111437                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1952546                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         9085                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       101485                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    311143000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    311143000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data       120522                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2054031                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.075380                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049408                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 34247.991194                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  3065.901365                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         9085                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         9085                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data           31                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           31                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    302058000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    302058000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.075380                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004423                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 33247.991194                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 33247.991194                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         1794                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        57551                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data          205                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        14086                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      2489000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2489000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         1999                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        71637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.102551                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.196630                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 12141.463415                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total   176.700270                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data          205                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          205                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      2284000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2284000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.102551                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002862                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 11141.463415                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11141.463415                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         1886                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        50392                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data          104                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18366                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data       588500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       588500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         1990                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        68758                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.052261                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.267111                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  5658.653846                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total    32.042905                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data          104                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          104                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data       484500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       484500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.052261                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001513                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  4658.653846                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4658.653846                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2269889438500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          997.704113                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5206659                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           199349                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.118310                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   994.093126                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data     3.610986                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.970794                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.003526                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974320                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          855                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          825                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.834961                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10637288                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10637288                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241331.164083                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.550865                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000222500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF    9619698000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2269889438500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       388369                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72431516                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       388369                       # number of overall hits
system.cpu0.icache.overall_hits::total       72431516                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         4504                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        505939                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         4504                       # number of overall misses
system.cpu0.icache.overall_misses::total       505939                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     71650500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     71650500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     71650500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     71650500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       392873                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     72937455                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       392873                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     72937455                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.011464                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006937                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.011464                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006937                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15908.192718                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total   141.618851                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15908.192718                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total   141.618851                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches              392                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks       505938                       # number of writebacks
system.cpu0.icache.writebacks::total           505938                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         4502                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         4502                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher          548                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         4502                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         5050                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     67135000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     67135000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher     13070499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     67135000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     80205499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.011459                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000062                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.011459                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14912.261217                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14912.261217                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 23851.275547                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14912.261217                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15882.277030                       # average overall mshr miss latency
system.cpu0.icache.replacements                505938                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       388369                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72431516                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         4504                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       505939                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     71650500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     71650500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       392873                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     72937455                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.011464                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006937                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15908.192718                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total   141.618851                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         4502                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         4502                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     67135000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     67135000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.011459                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14912.261217                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14912.261217                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher          548                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total          548                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher     13070499                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total     13070499                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 23851.275547                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 23851.275547                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2269889438500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2269889438500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.474224                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           72875900                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           505973                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           144.031203                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   509.318494                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher     0.120218                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     2.035511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.994763                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.000235                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.003976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022           49                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3           37                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          444                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.095703                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        146381395                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       146381395                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2269889438500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data       119900                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14845547                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       119900                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14845547                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         7157                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2590499                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         7157                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2590499                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data    102530500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    102530500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data    102530500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    102530500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       127057                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17436046                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       127057                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17436046                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.056329                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148571                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.056329                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.148571                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 14325.904709                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    39.579440                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 14325.904709                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    39.579440                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1354036                       # number of writebacks
system.cpu0.dcache.writebacks::total          1354036                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         7157                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7157                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         7157                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7157                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data          457                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          457                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     95373500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     95373500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     95373500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     95373500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data     77538500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     77538500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.056329                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000410                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.056329                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000410                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13325.904709                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13325.904709                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13325.904709                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13325.904709                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 169668.490153                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 169668.490153                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements               2549056                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data        71459                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9841611                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         4114                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2299019                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     54010000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     54010000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data        75573                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12140630                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.054437                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.189366                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 13128.342246                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    23.492629                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         4114                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4114                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          323                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          323                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     49896000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     49896000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     77538500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     77538500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.054437                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 12128.342246                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12128.342246                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 240057.275542                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 240057.275542                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        48441                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5003936                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         3043                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       291480                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     48520500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     48520500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data        51484                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5295416                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.059106                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055044                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 15944.955636                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   166.462536                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         3043                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3043                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data          134                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          134                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     45477500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     45477500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.059106                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000575                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 14944.955636                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 14944.955636                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data         1282                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       207712                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          140                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12645                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1853500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1853500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data         1422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       220357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.098453                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057384                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 13239.285714                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total   146.579676                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          140                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          140                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      1713500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1713500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.098453                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000635                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 12239.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12239.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data         1236                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       208967                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           83                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11074                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data       524500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       524500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data         1319                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       220041                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.062926                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050327                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  6319.277108                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total    47.363193                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           83                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           83                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data       441500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       441500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.062926                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000377                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  5319.277108                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5319.277108                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2269889438500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1008.789201                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17846751                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2583546                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.907851                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1004.859950                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     3.929250                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.981309                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.003837                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985146                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          920                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          915                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38337354                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38337354                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141386.897650                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917814.985338                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744022500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF    9619698000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2269889438500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1110497                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6125782                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1110497                       # number of overall hits
system.cpu1.icache.overall_hits::total        6125782                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         9201                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         46932                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         9201                       # number of overall misses
system.cpu1.icache.overall_misses::total        46932                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    130933500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    130933500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    130933500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    130933500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1119698                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6172714                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1119698                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6172714                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.008217                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007603                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.008217                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007603                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14230.355396                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  2789.855536                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14230.355396                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  2789.855536                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches              587                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks        47163                       # number of writebacks
system.cpu1.icache.writebacks::total            47163                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         9200                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9200                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher          769                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         9200                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9969                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    121722500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    121722500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher     12801309                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    121722500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    134523809                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.008217                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001490                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.008217                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001615                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13230.706522                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13230.706522                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 16646.695709                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13230.706522                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13494.212960                       # average overall mshr miss latency
system.cpu1.icache.replacements                 47163                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1110497                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6125782                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         9201                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        46932                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    130933500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    130933500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1119698                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6172714                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.008217                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007603                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14230.355396                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  2789.855536                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         9200                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9200                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    121722500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    121722500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.008217                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001490                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13230.706522                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13230.706522                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher          769                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total          769                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher     12801309                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total     12801309                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 16646.695709                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 16646.695709                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2269889438500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2269889438500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          499.239772                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6125511                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            47188                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           129.810778                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   497.204720                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher     0.073747                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     1.961305                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.971103                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.000144                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.003831                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975078                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          489                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.039062                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12393128                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12393128                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2269889438500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data       379202                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2025428                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       379202                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2025428                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data        18705                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         53425                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data        18705                       # number of overall misses
system.cpu1.dcache.overall_misses::total        53425                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    577065500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    577065500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    577065500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    577065500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       397907                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2078853                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       397907                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2078853                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.047008                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025699                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.047008                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025699                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 30850.868752                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10801.413196                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 30850.868752                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10801.413196                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        26829                       # number of writebacks
system.cpu1.dcache.writebacks::total            26829                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        18705                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        18705                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        18705                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        18705                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data           19                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           19                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    558360500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    558360500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    558360500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    558360500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.047008                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008998                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.047008                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008998                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 29850.868752                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29850.868752                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 29850.868752                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29850.868752                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 40982                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       210986                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1264386                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         8763                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        31527                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    113979500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    113979500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       219749                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1295913                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.039877                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024328                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 13006.904028                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  3615.297999                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         8763                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         8763                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    105216500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    105216500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.039877                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006762                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 12006.904028                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12006.904028                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       168216                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        761042                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         9942                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        21898                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    463086000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    463086000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       178158                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       782940                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.055804                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.027969                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 46578.756789                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21147.410722                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         9942                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         9942                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data           19                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           19                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    453144000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    453144000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.055804                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012698                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 45578.756789                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45578.756789                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data         2241                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        14085                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          216                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1190                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      2529000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2529000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data         2457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.087912                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.077905                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11708.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  2125.210084                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          216                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          216                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      2313000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2313000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.087912                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014141                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10708.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10708.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data         2328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        13596                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1590                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data       639500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       639500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data         2448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.049020                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.104702                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  5329.166667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total   402.201258                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data       520500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       520500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.049020                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.007902                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  4337.500000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4337.500000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2269889438500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          910.848330                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2089016                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            50410                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            41.440508                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   906.810294                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     4.038037                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.885557                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.003943                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.889500                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          983                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          982                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.959961                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4270021                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4270021                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                668                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             68616                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               736                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              736                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        38709                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        51847                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12923                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             342                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           183                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            525                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19259                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19259                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         51849                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16166                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1261                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           10                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        10075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       140775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        87603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                262493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        63104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        16945                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       429824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       585928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6006400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      3244371                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       137216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        66204                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10549992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           20608                       # Total snoops (count)
system.tol2bus.snoopTraffic                    829632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           107663                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.365576                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.789109                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  83495     77.55%     77.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14817     13.76%     91.31% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3515      3.26%     94.58% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   5832      5.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             107663                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          168039460                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          44174494                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          70389496                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1151000                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1608499                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            784495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            739500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8236492                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           5038999                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             5499                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher           80                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher          158                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher         2132                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher           10                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst          328                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data           61                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         3106                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         4572                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst        42081                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data        13320                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst          984                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data          451                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67283                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher           80                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher          158                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher         2132                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher           10                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst          328                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data           61                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         3106                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         4572                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst        42081                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data        13320                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst          984                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data          451                       # number of overall hits
system.l2.overall_hits::total                   67283                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher           40                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher           16                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher          104                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data          109                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           79                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          149                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         2608                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data        14867                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           76                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data          126                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18221                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher           40                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher           16                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher          104                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst           45                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data          109                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           79                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          149                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         2608                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data        14867                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           76                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data          126                       # number of overall misses
system.l2.overall_misses::total                 18221                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher      3394970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher      1299990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher      9342414                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher       200499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst      5138500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data     11260000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      6440000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     12457500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    209747000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data   1185716500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      6459000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data     10492000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1461948373                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher      3394970                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher      1299990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher      9342414                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher       200499                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      5138500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data     11260000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      6440000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     12457500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    209747000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data   1185716500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      6459000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data     10492000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1461948373                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher          120                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher          174                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher         2236                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst          373                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data          170                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         3185                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         4721                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst        44689                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data        28187                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         1060                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data          577                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                85504                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher          120                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher          174                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher         2236                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst          373                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data          170                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         3185                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         4721                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst        44689                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data        28187                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         1060                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data          577                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               85504                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.091954                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.046512                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.120643                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.641176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.024804                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.031561                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.058359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.527442                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.071698                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.218371                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.213101                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.091954                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.046512                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.120643                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.641176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.024804                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.031561                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.058359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.527442                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.071698                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.218371                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.213101                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 84874.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 81249.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 89830.903846                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 100249.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 114188.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 103302.752294                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 81518.987342                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 83607.382550                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 80424.463190                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79754.927020                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 84986.842105                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 83269.841270                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80234.255694                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 84874.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 81249.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 89830.903846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 100249.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 114188.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 103302.752294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 81518.987342                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 83607.382550                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 80424.463190                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79754.927020                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 84986.842105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 83269.841270                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80234.255694                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               11259                       # number of writebacks
system.l2.writebacks::total                     11259                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data          109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         2608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data        14867                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data          126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18221                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data          109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         2608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data        14867                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data          126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18221                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          449                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data            9                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data          920                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data           26                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1404                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher      2994970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher      1139990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher      8302414                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher       180499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4688500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data     10170000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      5650000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     10967500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    183667000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data   1037046500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      5699000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data      9232000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1279738373                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher      2994970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher      1139990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher      8302414                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher       180499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4688500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data     10170000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      5650000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     10967500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    183667000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data   1037046500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      5699000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data      9232000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1279738373                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     73493000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data     56960500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    131084000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.091954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.046512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.166667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.120643                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.641176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.024804                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.031561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.058359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.527442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.071698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.218371                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.213101                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.091954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.046512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.166667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.120643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.641176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.024804                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.031561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.058359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.527442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.071698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.218371                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.213101                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 74874.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 71249.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 79830.903846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 90249.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 104188.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 93302.752294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 71518.987342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 73607.382550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 70424.463190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69754.927020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 74986.842105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 73269.841270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70234.255694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 74874.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 71249.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 79830.903846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 90249.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 104188.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 93302.752294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 71518.987342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 73607.382550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 70424.463190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69754.927020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 74986.842105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 73269.841270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70234.255694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 163681.514477                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 61913.586957                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data        24250                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 93364.672365                       # average overall mshr uncacheable latency
system.l2.replacements                          17198                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          323                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data          341                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          668                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     73493000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data     56960500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    131084000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 227532.507740                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 167039.589443                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       157625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 196233.532934                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          126                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data            9                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data          579                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data           22                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          736                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        27450                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            27450                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        27450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        27450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        34451                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            34451                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        34451                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        34451                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data           40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data           23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data           24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  103                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              106                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.080000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.040000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.028302                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data        14750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data        29500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 19666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        59500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.080000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.040000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.028302                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data           14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 49                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data        33500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        33500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             51                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.105263                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.039216                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data        16750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        16750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data        43000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        43000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.105263                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.039216                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        21500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        21500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         2323                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data         2860                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          149                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5337                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data           59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data        13675                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data           45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13799                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      2324000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data      5082500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data   1086168500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data      3596500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1097171500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data           25                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         2382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data        16535                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data          194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.024769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.827034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.231959                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.721102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data       116200                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 86144.067797                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 79427.312614                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 79922.222222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79510.942822                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data        13675                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13799                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      2124000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data      4492500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data    949418500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data      3146500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    959181500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.024769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.827034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.231959                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.721102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data       106200                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 76144.067797                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 69427.312614                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 69922.222222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69510.942822                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher           80                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher          158                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher         2132                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher           10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst          328                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         3106                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst        42081                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst          984                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48879                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher          104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           79                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         2608                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           76                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2970                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher      3394970                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher      1299990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher      9342414                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher       200499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      5138500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      6440000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    209747000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      6459000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    242022373                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher          120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher          174                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher         2236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher           12                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst          373                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         3185                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst        44689                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         1060                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          51849                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.333333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.091954                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.046512                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.166667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.120643                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.024804                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.058359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.071698                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.057282                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 84874.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 81249.375000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 89830.903846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 100249.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 114188.888889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 81518.987342                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 80424.463190                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 84986.842105                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81489.014478                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher           40                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher          104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           45                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           79                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         2608                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           76                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2970                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher      2994970                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher      1139990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher      8302414                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher       180499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4688500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      5650000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    183667000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      5699000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    212322373                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.333333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.091954                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.046512                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.166667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.120643                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.024804                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.058359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.071698                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.057282                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 74874.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 71249.375000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 79830.903846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 90249.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 104188.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 71518.987342                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 70424.463190                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 74986.842105                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71489.014478                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data           56                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data         2249                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data        10460                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data          302                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           89                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           90                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data         1192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           81                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1452                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      8936000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      7375000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data     99548000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      6895500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    122754500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data          145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data         2339                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data        11652                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data          383                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14519                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.613793                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.038478                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.102300                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.211488                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.100007                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 100404.494382                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 81944.444444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 83513.422819                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 85129.629630                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84541.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           89                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           90                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data         1192                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           81                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1452                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      8046000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      6475000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data     87628000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      6085500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    108234500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.613793                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.038478                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.102300                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.211488                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.100007                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 90404.494382                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 71944.444444                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 73513.422819                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 75129.629630                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74541.666667                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32542.391657                       # Cycle average of tags in use
system.l2.tags.total_refs                      217841                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18459                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.801344                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     668.298982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      846.941647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     3230.426919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher    66.197912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      193.622442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     1522.367989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    41.398765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     1858.656389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     5641.108469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher    50.676359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     1205.134603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     4912.132180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher    41.383988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    81.913855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data   158.333507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    76.885382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  4505.277083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  1534.570424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  4013.217203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   102.841657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data  1791.005904                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.025847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.098585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.002020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.005909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.046459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.001263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.056722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.172153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.001547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.036778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.149906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.001263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.002500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.004832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.002346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.137490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.046831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.122474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.003138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.054657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993115                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           247                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32521                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          231                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          585                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6404                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14879                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10638                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.007538                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.992462                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1223011                       # Number of tag accesses
system.l2.tags.data_accesses                  1223011                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher         6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst         2880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data         6976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst         5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data         9536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       166592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data       946432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data         8000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1160704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         2880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst         5056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       166592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        179392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2330304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2330304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher          104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data          109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         2603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data        14788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data          125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        36411                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              36411                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher       390599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher       156240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher      1015558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher        19530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       439424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      1064383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       771433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      1454982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst     25418241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    144404511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       742138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data      1220622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             177097661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       439424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       771433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst     25418241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       742138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27371236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      355552653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            355552653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      355552653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher       390599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher       156240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher      1015558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher        19530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       439424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      1064383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       771433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      1454982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst     25418241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    144404511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       742138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data      1220622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            532650314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     36411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples       104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        45.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        79.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      2601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     14785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        76.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001375714500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1090                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1090                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               54184                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35820                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18136                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36411                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    36411                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2120                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    197495991                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   90650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               537433491                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10893.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29643.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    15253                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31814                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18136                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                36411                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     21                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    467.046701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   273.510063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   405.515804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2022     27.06%     27.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1430     19.14%     46.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          631      8.44%     54.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          382      5.11%     59.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          271      3.63%     63.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          251      3.36%     66.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          176      2.36%     69.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          175      2.34%     71.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2135     28.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7473                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.637615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.863883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            418     38.35%     38.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           542     49.72%     88.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            94      8.62%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            22      2.02%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             9      0.83%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      0.09%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1090                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      33.410092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     24.745330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     33.866503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19           715     65.60%     65.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            12      1.10%     66.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            11      1.01%     67.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            23      2.11%     69.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           111     10.18%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            11      1.01%     81.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            13      1.19%     82.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             5      0.46%     82.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             4      0.37%     83.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             4      0.37%     83.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.18%     83.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             4      0.37%     83.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             4      0.37%     84.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             4      0.37%     84.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.09%     84.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             4      0.37%     85.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83            17      1.56%     86.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.28%     86.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             5      0.46%     87.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.09%     87.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99           102      9.36%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            8      0.73%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            5      0.46%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.09%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            3      0.28%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.09%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.09%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.09%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::164-167            1      0.09%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            2      0.18%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-179            1      0.09%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.09%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            2      0.18%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::204-207            1      0.09%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-219            1      0.09%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            5      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1090                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1160320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2330688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1160704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2330304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       177.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       355.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    177.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    355.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6560797000                       # Total gap between requests
system.mem_ctrls.avgGap                     120277.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher         2560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher         1024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher         6656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         2880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data         6976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst         5056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data         9472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       166464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data       946240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         4864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data         8000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2330688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 390599.163095519762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 156239.665238207905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 1015557.824048351380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 19529.958154775988                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 439424.058482459746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 1064382.719435291365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 771433.347113651456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 1445216.903453423176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 25398710.580286171287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 144375215.659181475639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 742138.409881487489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 1220622.384673499269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 355611243.061238586903                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher           40                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher           16                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher          104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst           45                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data          109                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst           79                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          149                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         2603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data        14788                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           76                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data          125                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        36411                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher      1318748                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher       470750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher      3931994                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher        95999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      2774750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      5603000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst      2408250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data      4869500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst     76817000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data    432466250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      2582750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data      4094500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 152506647500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     32968.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     29421.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     37807.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     47999.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     61661.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     51403.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     30484.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     32681.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     29510.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     29244.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     33983.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     32756.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4188477.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             28667100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             15225540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            68801040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           92414880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     517526880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1255774410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1459254720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3437664570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.511291                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3777969730                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    218920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2562552020                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             24740100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             13134495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            60647160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           97681860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     517526880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1143364140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1553916000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3411010635                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        520.444492                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4024997989                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    218920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2315510011                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8137875000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  735                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 735                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25888                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25888                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          282                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2808                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50438                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50438                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           43                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          426                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2728                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612992                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               286000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                50000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25286000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2072000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           130893640                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1453500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              693000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               25589102203500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1393695                       # Simulator instruction rate (inst/s)
host_mem_usage                                 810064                       # Number of bytes of host memory used
host_op_rate                                  1393695                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 46730.33                       # Real time elapsed on the host
host_tick_rate                              499016693                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 65127815356                       # Number of instructions simulated
sim_ops                                   65127815356                       # Number of ops (including micro ops) simulated
sim_seconds                                 23.319213                       # Number of seconds simulated
sim_ticks                                23319212765000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued      3263227                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit           84                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified      3268847                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage        24793                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                   97      0.02%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  271      0.06%      0.08% # number of callpals executed
system.cpu0.kern.callpal::swpipl               393077     83.76%     83.84% # number of callpals executed
system.cpu0.kern.callpal::rdps                  48503     10.34%     94.18% # number of callpals executed
system.cpu0.kern.callpal::rti                   25128      5.35%     99.53% # number of callpals executed
system.cpu0.kern.callpal::callsys                 269      0.06%     99.59% # number of callpals executed
system.cpu0.kern.callpal::rdunique               1926      0.41%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                469271                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                   1928907                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                    1388                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                  101588     22.97%     22.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                  23879      5.40%     28.37% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    127      0.03%     28.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 316616     71.60%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              442210                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   101588     44.74%     44.74% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                   23879     10.52%     55.25% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     127      0.06%     55.31% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  101484     44.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               227078                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            23207737650000     99.52%     99.52% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22            13872252000      0.06%     99.58% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              112065500      0.00%     99.58% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            97263935000      0.42%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        23318985902500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.320527                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.513507                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel              23718                      
system.cpu0.kern.mode_good::user                23718                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel            25398                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              23718                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.933853                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.965795                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      1384781981000      5.94%      5.94% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        21938659061500     94.06%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     271                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued      3178211                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit          161                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified      3184699                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage        27989                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                   50      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  211      0.05%      0.06% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.06% # number of callpals executed
system.cpu1.kern.callpal::swpipl               340868     81.87%     81.93% # number of callpals executed
system.cpu1.kern.callpal::rdps                  48651     11.69%     93.62% # number of callpals executed
system.cpu1.kern.callpal::rti                   24527      5.89%     99.51% # number of callpals executed
system.cpu1.kern.callpal::callsys                 210      0.05%     99.56% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     99.56% # number of callpals executed
system.cpu1.kern.callpal::rdunique               1833      0.44%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                416352                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                   1948534                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                    2659                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                   99575     25.57%     25.57% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                  23879      6.13%     31.70% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    115      0.03%     31.73% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 265819     68.27%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              389388                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    99575     44.64%     44.64% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                   23879     10.71%     55.35% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     115      0.05%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   99476     44.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total               223045                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            23240295350000     99.66%     99.66% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22            13438798000      0.06%     99.72% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              100970500      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            65700014500      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        23319535133000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.374225                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.572809                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel              21918                      
system.cpu1.kern.mode_good::user                21867                      
system.cpu1.kern.mode_good::idle                   51                      
system.cpu1.kern.mode_switch::kernel            22044                       # number of protection mode switches
system.cpu1.kern.mode_switch::user              21867                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               2693                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.994284                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.018938                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.940606                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      107106589000      0.46%      0.46% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        20742068107500     88.93%     89.39% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        2475764601000     10.61%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     211                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued      2871490                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit           99                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified      2877096                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage        25704                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                  148      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  329      0.08%      0.11% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.11% # number of callpals executed
system.cpu2.kern.callpal::swpipl               344789     81.85%     81.96% # number of callpals executed
system.cpu2.kern.callpal::rdps                  48349     11.48%     93.44% # number of callpals executed
system.cpu2.kern.callpal::rti                   25414      6.03%     99.47% # number of callpals executed
system.cpu2.kern.callpal::callsys                 278      0.07%     99.54% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     99.54% # number of callpals executed
system.cpu2.kern.callpal::rdunique               1938      0.46%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                421247                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                   1734949                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                    4712                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                  101451     25.73%     25.73% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    107      0.03%     25.76% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                  23879      6.06%     31.81% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    133      0.03%     31.85% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 268725     68.15%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              394295                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   101412     44.70%     44.70% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     107      0.05%     44.74% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                   23879     10.52%     55.27% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     133      0.06%     55.33% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  101362     44.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               226893                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            23238338063000     99.65%     99.65% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               83735500      0.00%     99.65% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22            13178619000      0.06%     99.71% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              106523000      0.00%     99.71% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            67273193000      0.29%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        23318980133500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999616                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.377196                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.575440                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel              20914                      
system.cpu2.kern.mode_good::user                20913                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel            25744                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              20913                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.812383                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.896479                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      2012197218000      9.58%      9.58% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        19000682957500     90.42%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     329                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued      3270641                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit          131                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified      3276921                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage        26667                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                  146      0.04%      0.04% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  277      0.07%      0.10% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.00%      0.10% # number of callpals executed
system.cpu3.kern.callpal::swpipl               338499     81.84%     81.94% # number of callpals executed
system.cpu3.kern.callpal::rdps                  48117     11.63%     93.57% # number of callpals executed
system.cpu3.kern.callpal::rti                   24718      5.98%     99.55% # number of callpals executed
system.cpu3.kern.callpal::callsys                 226      0.05%     99.60% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%     99.60% # number of callpals executed
system.cpu3.kern.callpal::rdunique               1637      0.40%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                413622                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                   1790552                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                    4128                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                   98895     25.54%     25.54% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                  23879      6.17%     31.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    121      0.03%     31.74% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 264295     68.26%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              387190                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    98856     44.60%     44.60% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                   23879     10.77%     55.37% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     121      0.05%     55.42% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   98818     44.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total               221674                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            23240851812000     99.66%     99.66% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22            13249208500      0.06%     99.72% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               95584500      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            65135378000      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        23319331983000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999606                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.373893                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.572520                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel              20707                      
system.cpu3.kern.mode_good::user                20707                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel            24995                       # number of protection mode switches
system.cpu3.kern.mode_switch::user              20707                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.828446                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.906175                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      2125142679500      9.86%      9.86% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        19434283583500     90.14%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     277                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                 11272192                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                1374                       # Number of full page size DMA writes.
system.disks.dma_write_txs                       1378                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          817                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9141902                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18239302                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                277129719                       # Number of branches fetched
system.switch_cpus0.committedInsts        17583190743                       # Number of instructions committed
system.switch_cpus0.committedOps          17583190743                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses      3706361801                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits          3724426806                       # DTB hits
system.switch_cpus0.dtb.data_misses           1081378                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses      3210794231                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits          3221464335                       # DTB read hits
system.switch_cpus0.dtb.read_misses           1039667                       # DTB read misses
system.switch_cpus0.dtb.write_accesses      495567570                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits          502962471                       # DTB write hits
system.switch_cpus0.dtb.write_misses            41711                       # DTB write misses
system.switch_cpus0.idle_fraction            0.052651                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses    17535015330                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits        17534661085                       # ITB hits
system.switch_cpus0.itb.fetch_misses           354245                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.947349                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles             46637971689                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      44182432162.216400                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts    216093352                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses       2556556                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts              2556556                       # number of float instructions
system.switch_cpus0.num_fp_register_reads       102490                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes       102397                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls           41363088                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      2455539526.783600                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses  16720785990                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts         16720785990                       # number of integer instructions
system.switch_cpus0.num_int_register_reads  27380701427                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes  15910150783                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts         3222651434                       # Number of load instructions
system.switch_cpus0.num_mem_refs           3725680539                       # number of memory refs
system.switch_cpus0.num_store_insts         503029105                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass    843829790      4.80%      4.80% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu      12934208881     73.56%     78.35% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        63062458      0.36%     78.71% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     78.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd        2432921      0.01%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp             11      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           3234      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult            66      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv           1123      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     78.73% # Class of executed instruction
system.switch_cpus0.op_class::MemRead      3222909646     18.33%     97.06% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      503029203      2.86%     99.92% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead        69513      0.00%     99.92% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite        49688      0.00%     99.92% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      14675595      0.08%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total       17584272129                       # Class of executed instruction
system.switch_cpus1.Branches                261944857                       # Number of branches fetched
system.switch_cpus1.committedInsts        16614357403                       # Number of instructions committed
system.switch_cpus1.committedOps          16614357403                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses      3506078442                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_hits          3518759509                       # DTB hits
system.switch_cpus1.dtb.data_misses           1167020                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses      3036876426                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits          3044400516                       # DTB read hits
system.switch_cpus1.dtb.read_misses           1114581                       # DTB read misses
system.switch_cpus1.dtb.write_accesses      469202016                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_hits          474358993                       # DTB write hits
system.switch_cpus1.dtb.write_misses            52439                       # DTB write misses
system.switch_cpus1.idle_fraction            0.105650                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses    16578247267                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits        16577906106                       # ITB hits
system.switch_cpus1.itb.fetch_misses           341161                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.894350                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles             46639137756                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      41711734870.659554                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts    204526788                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses       2662123                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts              2662123                       # number of float instructions
system.switch_cpus1.num_fp_register_reads       105388                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes       105261                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls           38593938                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      4927402885.340445                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses  15799914737                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts         15799914737                       # number of integer instructions
system.switch_cpus1.num_int_register_reads  25870034173                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes  15033753533                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts         3045681319                       # Number of load instructions
system.switch_cpus1.num_mem_refs           3520117435                       # number of memory refs
system.switch_cpus1.num_store_insts         474436116                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass    796977846      4.80%      4.80% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu      12220936024     73.55%     78.35% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        59524691      0.36%     78.71% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     78.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd        2535027      0.02%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              9      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           3207      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult            54      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv           1111      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus1.op_class::MemRead      3045792315     18.33%     97.05% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      474387391      2.86%     99.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead        72589      0.00%     99.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite        50126      0.00%     99.91% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess      15244041      0.09%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total       16615524431                       # Class of executed instruction
system.switch_cpus2.Branches                234276452                       # Number of branches fetched
system.switch_cpus2.committedInsts        15239909261                       # Number of instructions committed
system.switch_cpus2.committedOps          15239909261                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses      3215296486                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits          3229386356                       # DTB hits
system.switch_cpus2.dtb.data_misses            986831                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses      2795024187                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits          2803165248                       # DTB read hits
system.switch_cpus2.dtb.read_misses            945079                       # DTB read misses
system.switch_cpus2.dtb.write_accesses      420272299                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits          426221108                       # DTB write hits
system.switch_cpus2.dtb.write_misses            41752                       # DTB write misses
system.switch_cpus2.idle_fraction            0.179870                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses    15201262219                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits        15200959449                       # ITB hits
system.switch_cpus2.itb.fetch_misses           302770                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.820130                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles             46637959560                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      38249192489.995125                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts    182642214                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses       2249200                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts              2249200                       # number of float instructions
system.switch_cpus2.num_fp_register_reads        88161                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes        88025                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls           35175025                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      8388767070.004874                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses  14496321521                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts         14496321521                       # number of integer instructions
system.switch_cpus2.num_int_register_reads  23758728595                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes  13807166723                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts         2804241242                       # Number of load instructions
system.switch_cpus2.num_mem_refs           3230529231                       # number of memory refs
system.switch_cpus2.num_store_insts         426287989                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass    728250672      4.78%      4.78% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu      11213776937     73.58%     78.36% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        52723488      0.35%     78.70% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     78.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        2138651      0.01%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             11      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           1452      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult            50      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            505      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     78.72% # Class of executed instruction
system.switch_cpus2.op_class::MemRead      2804376109     18.40%     97.12% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      426247417      2.80%     99.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead        64180      0.00%     99.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite        44351      0.00%     99.91% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      13272278      0.09%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total       15240896101                       # Class of executed instruction
system.switch_cpus3.Branches                250794261                       # Number of branches fetched
system.switch_cpus3.committedInsts        15568929734                       # Number of instructions committed
system.switch_cpus3.committedOps          15568929734                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses      3289000454                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits          3301681535                       # DTB hits
system.switch_cpus3.dtb.data_misses           1052704                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses      2844024370                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits          2851588196                       # DTB read hits
system.switch_cpus3.dtb.read_misses           1011077                       # DTB read misses
system.switch_cpus3.dtb.write_accesses      444976084                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits          450093339                       # DTB write hits
system.switch_cpus3.dtb.write_misses            41627                       # DTB write misses
system.switch_cpus3.idle_fraction            0.161873                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses    15535095884                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits        15534795641                       # ITB hits
system.switch_cpus3.itb.fetch_misses           300243                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.838127                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles             46638663966                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      39089144277.753845                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts    193441076                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses       2536968                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts              2536968                       # number of float instructions
system.switch_cpus3.num_fp_register_reads        94734                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes        94699                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls           40186307                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      7549519688.246152                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses  14801938861                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts         14801938861                       # number of integer instructions
system.switch_cpus3.num_int_register_reads  24219862219                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes  14074431865                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts         2852747257                       # Number of load instructions
system.switch_cpus3.num_mem_refs           3302907183                       # number of memory refs
system.switch_cpus3.num_store_insts         450159926                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass    751094589      4.82%      4.82% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu      11444009006     73.50%     78.32% # Class of executed instruction
system.switch_cpus3.op_class::IntMult        55489516      0.36%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd        2420923      0.02%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              3      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            867      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult            18      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            301      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     78.70% # Class of executed instruction
system.switch_cpus3.op_class::MemRead      2852853395     18.32%     97.02% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      450114726      2.89%     99.91% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead        68062      0.00%     99.91% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite        46794      0.00%     99.91% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess      13884248      0.09%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total       15569982448                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests     86279477                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         5856                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    160127146                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       138367                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    373411377                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         144223                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1420                       # Transaction distribution
system.membus.trans_dist::ReadResp            7969663                       # Transaction distribution
system.membus.trans_dist::WriteReq              98513                       # Transaction distribution
system.membus.trans_dist::WriteResp             98513                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1895498                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7201623                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            23136                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9062                       # Transaction distribution
system.membus.trans_dist::ReadExReq            965033                       # Transaction distribution
system.membus.trans_dist::ReadExResp           964793                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7968243                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        176128                       # Transaction distribution
system.membus.trans_dist::InvalidateResp            5                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       353165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       353165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       199866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26817778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     27017644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27370809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11276224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11276224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       777470                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    681697728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    682475198                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               693751422                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30784                       # Total snoops (count)
system.membus.snoopTraffic                      52224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9241535                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000089                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009431                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9240713     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     822      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             9241535                       # Request fanout histogram
system.membus.reqLayer0.occupancy           217508990                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         25978284336                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2229685                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        47702316829                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       176551                       # number of demand (read+write) misses
system.iocache.demand_misses::total            176551                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       176551                       # number of overall misses
system.iocache.overall_misses::total           176551                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20784347239                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20784347239                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20784347239                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20784347239                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       176551                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          176551                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       176551                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         176551                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117724.324637                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117724.324637                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117724.324637                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117724.324637                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2246                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   79                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    28.430380                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         176128                       # number of writebacks
system.iocache.writebacks::total               176128                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       176551                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       176551                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       176551                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       176551                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  11946641202                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  11946641202                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  11946641202                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  11946641202                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67666.799973                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67666.799973                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67666.799973                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67666.799973                       # average overall mshr miss latency
system.iocache.replacements                    176551                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          423                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              423                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     58375857                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     58375857                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          423                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            423                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 138004.390071                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 138004.390071                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          423                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          423                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     37225857                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     37225857                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 88004.390071                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 88004.390071                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       176128                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       176128                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20725971382                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20725971382                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       176128                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       176128                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117675.618766                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117675.618766                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       176128                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       176128                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  11909415345                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  11909415345                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67617.955947                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67617.955947                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 176551                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               176551                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1588959                       # Number of tag accesses
system.iocache.tags.data_accesses             1588959                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         9661                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         4831                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 868962042.330780                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 295148408.532321                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         4831    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       283000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974631500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         4831                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 19130404389500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 4197955626500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         8287                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         4144                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 912757471.645753                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 227694122.597224                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         4144    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974631000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         4144                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 19545900164500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 3782466962500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260735076500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         2812                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1407                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 878893859.275053                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 262325969.708371                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1407    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973856500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1407                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 22091913015000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 1236603660000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260585528500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         5344                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         2673                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 924371687.616910                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 199436789.214463                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         2673    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974630500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         2673                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 20857758971000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 2470845521000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497711500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670458.290944                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974242.691344                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251154617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018585883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  23328832463000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 25589102203500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109048                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst  15212414770                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total     15236523818                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109048                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst  15212414770                       # number of overall hits
system.cpu2.icache.overall_hits::total    15236523818                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394857                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst     31044386                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total      31439243                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394857                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst     31044386                       # number of overall misses
system.cpu2.icache.overall_misses::total     31439243                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst 420890117000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total 420890117000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst 420890117000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total 420890117000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24503905                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst  15243459156                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total  15267963061                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24503905                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst  15243459156                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total  15267963061                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.002037                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002059                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.002037                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002059                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 13557.688562                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13387.412572                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 13557.688562                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13387.412572                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches           623989                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks     33554866                       # number of writebacks
system.cpu2.icache.writebacks::total         33554866                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst        12960                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        12960                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst        12960                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        12960                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst     31031426                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total     31031426                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher      2129256                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst     31031426                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total     33160682                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst 389761242000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total 389761242000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher  26028204510                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst 389761242000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total 415789446510                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.002036                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.002036                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002172                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 12560.210478                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12560.210478                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12224.084145                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 12560.210478                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12538.627719                       # average overall mshr miss latency
system.cpu2.icache.replacements              33554866                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109048                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst  15212414770                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total    15236523818                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394857                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst     31044386                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total     31439243                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst 420890117000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total 420890117000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24503905                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst  15243459156                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total  15267963061                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.002037                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002059                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 13557.688562                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13387.412572                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst        12960                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        12960                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst     31031426                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total     31031426                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst 389761242000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total 389761242000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.002036                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 12560.210478                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12560.210478                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher      2129256                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total      2129256                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher  26028204510                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total  26028204510                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12224.084145                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 12224.084145                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25589102203500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 25589102203500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          509.232533                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs        15267154830                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs         33555027                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           454.988602                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    42.519057                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher    11.633099                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   455.080376                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.083045                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.022721                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.888829                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.994595                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022           30                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::4           25                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.058594                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      30569481661                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     30569481661                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 25589102203500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281188                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data   3220481055                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      3227762243                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281188                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data   3220481055                       # number of overall hits
system.cpu2.dcache.overall_hits::total     3227762243                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290772                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      9562306                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       9853078                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290772                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      9562306                       # number of overall misses
system.cpu2.dcache.overall_misses::total      9853078                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 269696267500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 269696267500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 269696267500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 269696267500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7571960                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data   3230043361                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   3237615321                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7571960                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data   3230043361                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   3237615321                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038401                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.002960                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003043                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038401                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.002960                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003043                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 28204.103435                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27371.778392                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 28204.103435                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27371.778392                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2264582                       # number of writebacks
system.cpu2.dcache.writebacks::total          2264582                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      9562306                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9562306                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      9562306                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9562306                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        27524                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        27524                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 260133961500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 260133961500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 260133961500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 260133961500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    257995000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    257995000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.002960                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002954                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.002960                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002954                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 27204.103435                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27204.103435                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 27204.103435                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27204.103435                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data  9373.455893                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total  9373.455893                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements               9694118                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486366                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data   2795049578                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     2799535944                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152841                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      8557717                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      8710558                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 236996974000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 236996974000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639207                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data   2803607295                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   2808246502                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032946                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.003052                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.003102                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 27693.948515                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27208.012851                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      8557717                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      8557717                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         1391                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         1391                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 228439257000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 228439257000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    257995000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    257995000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.003052                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003047                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 26693.948515                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26693.948515                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 185474.478792                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 185474.478792                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794822                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    425431477                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     428226299                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      1004589                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1142520                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  32699293500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  32699293500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932753                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    426436066                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    429368819                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047031                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.002356                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002661                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 32549.921908                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 28620.324808                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      1004589                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1004589                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data        26133                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total        26133                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  31694704500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  31694704500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.002356                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002340                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 31549.921908                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 31549.921908                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data        96400                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       147722                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15421                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        13283                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        28704                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    225662000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    225662000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       109683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       176426                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231050                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.121104                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.162697                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 16988.782655                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  7861.691750                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        13283                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        13283                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    212379000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    212379000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.121104                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.075289                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 15988.782655                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15988.782655                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       105600                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       148973                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data         3945                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        26130                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     31383500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     31383500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       109545                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       175103                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.036013                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.149226                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  7955.259823                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  1201.052430                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data         3945                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3945                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     27441500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     27441500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.036013                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.022530                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  6956.020279                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6956.020279                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data        42000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        42000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data        39000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        39000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25589102203500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          989.847395                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         3237030354                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9843697                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           328.842949                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    63.730524                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   926.116872                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.062237                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.904411                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.966648                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          969                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          968                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.946289                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       6485778366                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      6485778366                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923790.845711                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588575.449223                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304154500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965586000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  23328832463000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 25589102203500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271789                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst  15537669352                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total     15551941141                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271789                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst  15537669352                       # number of overall hits
system.cpu3.icache.overall_hits::total    15551941141                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst     32970942                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total      33309937                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst     32970942                       # number of overall misses
system.cpu3.icache.overall_misses::total     33309937                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst 445566483500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 445566483500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst 445566483500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 445566483500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610784                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst  15570640294                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total  15585251078                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610784                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst  15570640294                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total  15585251078                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.002118                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002137                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.002118                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002137                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 13513.914267                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13376.383255                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 13513.914267                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13376.383255                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches           703823                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks     35726374                       # number of writebacks
system.cpu3.icache.writebacks::total         35726374                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst        13762                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        13762                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst        13762                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        13762                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst     32957180                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total     32957180                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher      2430716                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst     32957180                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total     35387896                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst 412514741000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 412514741000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher  29589510556                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst 412514741000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 442104251556                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.002117                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.002117                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002271                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 12516.688048                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12516.688048                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 12173.166489                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 12516.688048                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12493.092315                       # average overall mshr miss latency
system.cpu3.icache.replacements              35726374                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271789                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst  15537669352                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total    15551941141                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst     32970942                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total     33309937                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst 445566483500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 445566483500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610784                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst  15570640294                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total  15585251078                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.002118                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002137                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 13513.914267                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13376.383255                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst        13762                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        13762                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst     32957180                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total     32957180                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst 412514741000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 412514741000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.002117                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002115                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 12516.688048                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12516.688048                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher      2430716                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total      2430716                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher  29589510556                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total  29589510556                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 12173.166489                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 12173.166489                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25589102203500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 25589102203500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          511.009983                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs        15584754595                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs         35726379                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           436.225417                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    44.245134                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher    12.161470                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   454.603380                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.086416                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.023753                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.887897                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998066                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           35                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.068359                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      31206229047                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     31206229047                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 25589102203500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632203                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data   3292252092                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      3296884295                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632203                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data   3292252092                       # number of overall hits
system.cpu3.dcache.overall_hits::total     3296884295                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202013                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      9617700                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       9819713                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202013                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      9617700                       # number of overall misses
system.cpu3.dcache.overall_misses::total      9819713                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 263971419500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 263971419500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 263971419500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 263971419500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834216                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data   3301869792                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   3306704008                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834216                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data   3301869792                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   3306704008                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.002913                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.002970                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.002913                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.002970                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 27446.418530                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26881.785598                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 27446.418530                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26881.785598                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2254633                       # number of writebacks
system.cpu3.dcache.writebacks::total          2254633                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      9617700                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      9617700                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      9617700                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      9617700                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data        24716                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total        24716                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 254353719500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 254353719500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 254353719500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 254353719500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data     46222500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     46222500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.002913                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002909                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.002913                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002909                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26446.418530                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26446.418530                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26446.418530                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26446.418530                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  1870.144845                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  1870.144845                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               9728495                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791094                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data   2843097723                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total     2845888817                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109613                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      8672014                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      8781627                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 238760436000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 238760436000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900707                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data   2851769737                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total   2854670444                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.003041                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.003076                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 27532.293652                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27188.633268                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      8672014                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      8672014                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data          213                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          213                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 230088422000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 230088422000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data     46222500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     46222500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.003041                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003038                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 26532.293652                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26532.293652                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data 217007.042254                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217007.042254                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    449154369                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     450995478                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       945686                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1038086                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  25210983500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  25210983500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    450100055                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    452033564                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.002101                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.002296                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 26658.937004                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 24286.025917                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       945686                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       945686                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data        24503                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total        24503                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  24265297500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  24265297500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.002101                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.002092                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 25658.937004                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 25658.937004                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data        72931                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       128688                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data        18711                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        32592                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    310017000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    310017000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data        91642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       161280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.204175                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.202083                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 16568.702902                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  9512.058174                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data        18711                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        18711                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    291306000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    291306000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.204175                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.116016                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 15568.702902                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15568.702902                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data        88478                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       136984                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data         3070                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        21332                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     24197000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     24197000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data        91548                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       158316                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.033534                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.134743                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  7881.758958                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  1134.305269                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data         3070                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3070                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     21131000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     21131000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.033534                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.019392                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  6883.061889                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6883.061889                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data        65500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        65500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data        61500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        61500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25589102203500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse         1014.090271                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         3306223499                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          9812614                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           336.936060                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    88.181346                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   925.908924                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.086115                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.904208                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.990323                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          914                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          913                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       6623860736                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      6623860736                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241331.164083                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.550865                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000222500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  23328832463000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 25589102203500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst  17546652211                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total     17618695358                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst  17546652211                       # number of overall hits
system.cpu0.icache.overall_hits::total    17618695358                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst     38012790                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38514225                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst     38012790                       # number of overall misses
system.cpu0.icache.overall_misses::total     38514225                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst 513197304000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 513197304000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst 513197304000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 513197304000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst  17584665001                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total  17657209583                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst  17584665001                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total  17657209583                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.002162                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002181                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.002162                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002181                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 13500.648177                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13324.876821                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 13500.648177                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13324.876821                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches           704690                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks     40919368                       # number of writebacks
system.cpu0.icache.writebacks::total         40919368                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst        14164                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        14164                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst        14164                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        14164                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst     37998626                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     37998626                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher      2419854                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst     37998626                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     40418480                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst 475096061500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 475096061500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher  29540740026                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst 475096061500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 504636801526                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.002161                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002152                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.002161                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002289                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 12502.980016                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12502.980016                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 12207.653861                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 12502.980016                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12485.298842                       # average overall mshr miss latency
system.cpu0.icache.replacements              40919368                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst  17546652211                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total    17618695358                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst     38012790                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38514225                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst 513197304000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 513197304000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst  17584665001                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total  17657209583                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.002162                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002181                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 13500.648177                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13324.876821                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst        14164                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        14164                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst     37998626                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     37998626                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst 475096061500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 475096061500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.002161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002152                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 12502.980016                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12502.980016                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher      2419854                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total      2419854                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher  29540740026                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total  29540740026                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 12207.653861                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 12207.653861                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25589102203500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 25589102203500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.953361                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs        17657192377                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         40919403                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           431.511486                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    45.179259                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher    10.319043                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   456.455059                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.088241                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.020154                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.891514                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999909                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022            8                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          448                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      35355339081                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     35355339081                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 25589102203500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   3713075138                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      3727800785                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   3713075138                       # number of overall hits
system.cpu0.dcache.overall_hits::total     3727800785                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     11259692                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13843034                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     11259692                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13843034                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 312519784000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 312519784000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 312519784000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 312519784000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   3724334830                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   3741643819                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   3724334830                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   3741643819                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.003023                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003700                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.003023                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003700                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 27755.624577                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22575.960154                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 27755.624577                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22575.960154                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4040165                       # number of writebacks
system.cpu0.dcache.writebacks::total          4040165                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11259692                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11259692                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     11259692                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11259692                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data        24897                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total        24897                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 301260092000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 301260092000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 301260092000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 301260092000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    102352000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    102352000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003023                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003009                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003023                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003009                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 26755.624577                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26755.624577                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 26755.624577                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26755.624577                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data  4111.017392                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  4111.017392                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              13786880                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data   3211476274                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     3221246426                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     10039935                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12334840                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 276513116000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 276513116000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data   3221516209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   3233581266                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.003117                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003815                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 27541.325317                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22417.243839                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     10039935                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10039935                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          444                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          444                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 266473181000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 266473181000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    102352000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    102352000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.003117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003105                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 26541.325317                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26541.325317                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 230522.522523                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 230522.522523                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    501598864                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     506554359                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      1219757                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1508194                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  36006668000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  36006668000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    502818621                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    508062553                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.002426                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002969                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 29519.542007                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23874.029468                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      1219757                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1219757                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data        24453                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total        24453                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  34786911000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  34786911000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.002426                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.002401                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 28519.542007                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28519.542007                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data       143813                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       350243                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        28618                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        41123                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    432897000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    432897000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data       172431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       391366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.165968                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.105076                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 15126.738416                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10526.882766                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        28618                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        28618                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    404279000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    404279000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.165968                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.073123                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 14126.738416                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14126.738416                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data       166852                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       374583                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data         5269                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        16260                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     49726000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     49726000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data       172121                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       390843                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.030612                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.041602                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  9437.464414                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3058.179582                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data         5269                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5269                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     44458000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     44458000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.030612                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.013481                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  8437.654204                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8437.654204                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25589102203500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1021.222672                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         3742381300                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         13831070                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           270.577858                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    89.138605                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   932.084067                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.087049                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.910238                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997288                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          997                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          967                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.973633                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       7498684123                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      7498684123                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141386.897650                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917814.985338                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744022500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  23328832463000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 25589102203500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst  16581876955                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total     16586892240                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst  16581876955                       # number of overall hits
system.cpu1.icache.overall_hits::total    16586892240                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst     34767175                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      34804906                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst     34767175                       # number of overall misses
system.cpu1.icache.overall_misses::total     34804906                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst 470164368000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 470164368000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst 470164368000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 470164368000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst  16616644130                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total  16621697146                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst  16616644130                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total  16621697146                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.002092                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002094                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.002092                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002094                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 13523.226089                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13508.565948                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 13523.226089                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13508.565948                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches           689066                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks     37140511                       # number of writebacks
system.cpu1.icache.writebacks::total         37140511                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst        12914                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12914                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst        12914                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12914                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst     34754261                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total     34754261                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher      2349056                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst     34754261                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total     37103317                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst 435319705500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 435319705500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher  28668851530                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst 435319705500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 463988557030                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.002092                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002091                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.002092                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002232                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 12525.649891                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12525.649891                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 12204.413828                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 12525.649891                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12505.312046                       # average overall mshr miss latency
system.cpu1.icache.replacements              37140511                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst  16581876955                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total    16586892240                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst     34767175                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     34804906                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst 470164368000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 470164368000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst  16616644130                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total  16621697146                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.002092                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002094                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 13523.226089                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13508.565948                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst        12914                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12914                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst     34754261                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total     34754261                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst 435319705500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 435319705500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.002092                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002091                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 12525.649891                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12525.649891                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher      2349056                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total      2349056                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher  28668851530                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total  28668851530                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 12204.413828                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 12204.413828                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25589102203500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 25589102203500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          510.868100                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs        16623129363                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         37140536                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           447.573760                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    44.104703                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher    11.213174                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   455.550223                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.086142                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.021901                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.889747                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997789                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022           28                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.054688                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      33280535340                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     33280535340                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 25589102203500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data   3508758970                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      3510405196                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data   3508758970                       # number of overall hits
system.cpu1.dcache.overall_hits::total     3510405196                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     10349272                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10383992                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     10349272                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10383992                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 290731068500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 290731068500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 290731068500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 290731068500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   3519108242                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   3520789188                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   3519108242                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   3520789188                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.002941                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002949                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.002941                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002949                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 28091.934244                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27998.005825                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 28091.934244                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27998.005825                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2375727                       # number of writebacks
system.cpu1.dcache.writebacks::total          2375727                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     10349272                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     10349272                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     10349272                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     10349272                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data        24232                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total        24232                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 280381796500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 280381796500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 280381796500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 280381796500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data      6770500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      6770500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.002941                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.002941                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 27091.934244                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27091.934244                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 27091.934244                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27091.934244                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data   279.403268                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total   279.403268                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements              10338212                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data   3035355706                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     3036409106                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      9334963                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9357727                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 261414550000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 261414550000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data   3044690669                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   3045766833                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.003066                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003072                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 28003.812120                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27935.688870                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      9334963                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      9334963                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data           40                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           40                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 252079587000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 252079587000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      6770500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      6770500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.003066                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003065                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 27003.812120                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27003.812120                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 169262.500000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169262.500000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    473403264                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     473996090                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      1014309                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1026265                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  29316518500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  29316518500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    474417573                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    475022355                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.002138                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002160                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 28902.946242                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28566.226559                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      1014309                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1014309                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data        24192                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total        24192                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  28302209500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28302209500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.002138                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.002135                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 27902.946242                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27902.946242                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        88025                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        99869                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data        10210                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        11184                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    180532500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    180532500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data        98235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       111053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.103934                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100709                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 17681.929481                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16142.033262                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data        10210                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        10210                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    170322500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    170322500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.103934                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.091938                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 16681.929481                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16681.929481                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        95009                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       106277                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data         2991                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4461                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     25376000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     25376000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data        98000                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       110738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.030520                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.040284                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  8484.119024                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5688.410670                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data         2991                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2991                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     22392000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     22392000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.030520                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.027010                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  7486.459378                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7486.459378                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data        89000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        89000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data        82000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        82000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25589102203500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse         1008.307664                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         3520996822                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         10384941                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           339.048322                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    80.438895                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   927.868769                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.078554                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.906122                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984675                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          632                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       7052407923                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      7052407923                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               1420                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp         182642983                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             98513                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            98513                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11033493                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    145999530                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        38582962                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           52528                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         14862                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          67390                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4093001                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4093001                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq     145999530                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36642362                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            5                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    121240290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33818555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side    111280044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     30980804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     99340920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     28595701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side    106137336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     28821770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             560215420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   5172919040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    890208495                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side   4747948544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    808926624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side   4238545920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    744098005                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side   4528526336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    749934938                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            21881107902                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9204731                       # Total snoops (count)
system.tol2bus.snoopTraffic                 120798016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        195908777                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.489957                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.844935                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              135969523     69.40%     69.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1               33295804     17.00%     86.40% # Request fanout histogram
system.tol2bus.snoop_fanout::2               17239676      8.80%     95.20% # Request fanout histogram
system.tol2bus.snoop_fanout::3                9403358      4.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    389      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     23      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              6                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          195908777                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       344304648640                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       14340094133                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy       49687310474                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       14449112208                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy       53086897111                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16916469382                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       60639099312                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       15530631420                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy       55658898395                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            54986                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher      2413885                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher      2343399                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher      2122142                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher      2425706                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst     37940736                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      8831758                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst     34691759                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      8045302                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst     30927330                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      7412381                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst     32904088                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data      7573436                       # number of demand (read+write) hits
system.l2.demand_hits::total                177631922                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher      2413885                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher      2343399                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher      2122142                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher      2425706                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst     37940736                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      8831758                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst     34691759                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      8045302                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst     30927330                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      7412381                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst     32904088                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data      7573436                       # number of overall hits
system.l2.overall_hits::total               177631922                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher         5421                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher         4888                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher         4874                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher         4449                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst        53388                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      2388583                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst        53302                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data      2242263                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst        59294                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      2077100                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst        44869                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data      1996125                       # number of demand (read+write) misses
system.l2.demand_misses::total                8934556                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher         5421                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher         4888                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher         4874                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher         4449                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst        53388                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      2388583                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst        53302                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data      2242263                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst        59294                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      2077100                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst        44869                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data      1996125                       # number of overall misses
system.l2.overall_misses::total               8934556                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher    469405383                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher    431321752                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher    432378258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher    389620993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst   4320487000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 189909787000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst   4275765000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data 178286810500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst   4832663000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 165126414500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst   3660289500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data 158631356000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     710766298886                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher    469405383                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher    431321752                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher    432378258                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher    389620993                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst   4320487000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 189909787000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst   4275765000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data 178286810500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst   4832663000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 165126414500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst   3660289500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data 158631356000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    710766298886                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher      2419306                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher      2348287                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher      2127016                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher      2430155                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst     37994124                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data     11220341                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst     34745061                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data     10287565                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst     30986624                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      9489481                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst     32948957                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data      9569561                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            186566478                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher      2419306                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher      2348287                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher      2127016                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher      2430155                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst     37994124                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data     11220341                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst     34745061                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data     10287565                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst     30986624                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      9489481                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst     32948957                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data      9569561                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           186566478                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.002241                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.002082                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.002291                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.001831                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.001405                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.212880                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.001534                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.217959                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.001914                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.218884                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.001362                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.208591                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.047889                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.002241                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.002082                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.002291                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.001831                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.001405                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.212880                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.001534                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.217959                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.001914                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.218884                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.001362                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.208591                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.047889                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 86590.183177                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 88240.947627                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 88711.173164                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 87574.959092                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 80926.181914                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 79507.300772                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 80217.721661                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 79511.997701                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 81503.406753                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79498.538587                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 81577.247097                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 79469.650448                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79552.503659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 86590.183177                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 88240.947627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 88711.173164                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 87574.959092                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 80926.181914                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 79507.300772                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 80217.721661                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 79511.997701                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 81503.406753                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79498.538587                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 81577.247097                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 79469.650448                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79552.503659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1719370                       # number of writebacks
system.l2.writebacks::total                   1719370                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.icache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst           64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst          406                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data           61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst          484                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data           61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst          490                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data           62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1692                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.icache.prefetcher           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst          406                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data           61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst          484                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data           61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst          490                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data           62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1692                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher         5411                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher         4875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher         4855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher         4431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst        53324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      2388579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst        52896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data      2242202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst        58810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      2077039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst        44379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data      1996063                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8932864                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher         5411                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher         4875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher         4855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher         4431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst        53324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      2388579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst        52896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data      2242202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst        58810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      2077039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst        44379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data      1996063                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8932864                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data        24440                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data        24213                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data        26599                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data        24681                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        99933                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher    414742886                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher    381838753                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher    381542264                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher    344220996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst   3783266501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data 166023679501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst   3716574500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data 155859667500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst   4208564001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 144350990500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst   3179928500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data 138665613001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 621310628903                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher    414742886                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher    381838753                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher    381542264                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher    344220996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst   3783266501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data 166023679501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst   3716574500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data 155859667500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst   4208564001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 144350990500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst   3179928500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data 138665613001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 621310628903                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     23301000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus1.data      6270500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    183598000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data     42927500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    256097000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.002237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.002076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.002283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.001823                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.001403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.212879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.001522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.217953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.001898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.218878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.001347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.208585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.047880                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.002237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.002076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.002283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.001823                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.001403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.212879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.001522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.217953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.001898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.218878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.001347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.208585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.047880                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76648.103123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 78325.898051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78587.490010                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77684.720379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 70948.662910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 69507.300994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 70261.919616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 69511.876049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 71562.047288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69498.449716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 71653.901620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 69469.557324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69553.351411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76648.103123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 78325.898051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78587.490010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77684.720379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 70948.662910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 69507.300994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 70261.919616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 69511.876049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 71562.047288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69498.449716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 71653.901620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 69469.557324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69553.351411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data   953.396072                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data   258.972453                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data  6902.439941                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  1739.293384                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total  2562.687000                       # average overall mshr uncacheable latency
system.l2.replacements                        9006543                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          121                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus1.data           40                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data         1050                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data          209                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1420                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     23301000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      6270500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    183598000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data     42927500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    256097000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 192570.247934                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 156762.500000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 174855.238095                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data 205394.736842                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total       180350                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data        24319                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data        24173                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data        25549                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data        24472                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        98513                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks      9314123                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9314123                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9314123                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9314123                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     91666510                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         91666510                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     91666510                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     91666510                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        54901                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         54901                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data        22390                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data         2597                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data         2000                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data         2656                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                29643                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          118                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          314                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data          890                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data          540                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1862                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data      1641000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data      1783000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data      1667500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data      1207500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6299000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data        22508                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data         2911                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data         2890                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data         3196                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            31505                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.005243                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.107867                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.307958                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.168961                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.059102                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data 13906.779661                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data  5678.343949                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data  1873.595506                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data  2236.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3382.921590                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          118                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          314                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data          890                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data          540                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1862                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      2302500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      6168500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data     17667000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data     10730500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     36868500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.005243                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.107867                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.307958                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.168961                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.059102                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19512.711864                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19644.904459                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19850.561798                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19871.296296                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19800.483351                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data         2761                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data         1188                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data          863                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data          988                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               5800                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data           45                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data          232                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data           62                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              362                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data       292000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data       264500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data       118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data       120000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       794500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data         2784                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data         1233                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data         1095                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data         1050                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6162                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.008261                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.036496                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.211872                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.059048                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.058747                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data 12695.652174                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data  5877.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data   508.620690                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data  1935.483871                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2194.751381                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data           45                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data          232                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data           62                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          362                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data       450500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data       886500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data      4595000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data      1222000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7154000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.008261                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.036496                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.211872                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.059048                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.058747                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19586.956522                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19806.034483                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19709.677419                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19762.430939                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data       891383                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data       770475                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data       710984                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data       747432                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3120274                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data       289894                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data       226393                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       267359                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data       181398                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              965044                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data  23201713500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data  18139156500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  21503367000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data  14614681000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   77458918000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data      1181277                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data       996868                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data       978343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data       928830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4085318                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.245407                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.227104                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.273277                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.195297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.236222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 80035.162853                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 80122.426488                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 80428.812944                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 80566.935688                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80264.649073                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data       289894                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data       226393                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       267359                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data       181398                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         965044                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data  20302773500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data  15875226500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  18829777000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data  12800701000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  67808478000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.245407                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.227104                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.273277                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.195297                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.236222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 70035.162853                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 70122.426488                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 70428.812944                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 70566.935688                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70264.649073                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher      2413885                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher      2343399                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher      2122142                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher      2425706                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst     37940736                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst     34691759                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst     30927330                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst     32904088                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total          145769045                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher         5421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher         4888                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher         4874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher         4449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst        53388                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst        53302                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst        59294                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst        44869                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           230485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher    469405383                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher    431321752                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher    432378258                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher    389620993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst   4320487000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst   4275765000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst   4832663000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst   3660289500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  18811930886                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher      2419306                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher      2348287                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher      2127016                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher      2430155                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst     37994124                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst     34745061                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst     30986624                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst     32948957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total      145999530                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.002241                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.002082                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.002291                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.001831                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.001405                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.001534                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.001914                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.001362                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001579                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 86590.183177                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 88240.947627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 88711.173164                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 87574.959092                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 80926.181914                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 80217.721661                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 81503.406753                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 81577.247097                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81618.894444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.icache.prefetcher           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst          406                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst          484                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst          490                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1504                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher         5411                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher         4875                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher         4855                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher         4431                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst        53324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst        52896                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst        58810                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst        44379                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       228981                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher    414742886                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher    381838753                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher    381542264                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher    344220996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst   3783266501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst   3716574500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst   4208564001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst   3179928500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  16410678401                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.002237                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.002076                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.002283                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.001823                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.001403                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.001522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.001898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.001347                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001568                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76648.103123                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 78325.898051                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78587.490010                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77684.720379                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 70948.662910                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 70261.919616                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 71562.047288                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 71653.901620                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71668.297374                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      7940375                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      7274827                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      6701397                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data      6826004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          28742603                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      2098689                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data      2015870                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data      1809741                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data      1814727                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7739027                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data 166708073500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data 160147654000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data 143623047500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data 144016675000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 614495450000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data     10039064                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      9290697                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      8511138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data      8640731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36481630                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.209052                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.216977                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.212632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.210020                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.212135                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 79434.386658                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 79443.443278                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 79361.106092                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 79359.967091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79402.158695                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data           61                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data           61                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data           62                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          188                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      2098685                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data      2015809                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data      1809680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data      1814665                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7738839                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 145720906001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 139984441000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 125521213500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 125864912001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 537091472502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.209052                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.216971                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.212625                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.210013                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.212130                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 69434.386771                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 69443.305889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 69360.999458                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 69359.860912                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69402.073425                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32767.999937                       # Cycle average of tags in use
system.l2.tags.total_refs                   229973898                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9006548                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.534078                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     719.260674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       12.414227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       23.381432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher    40.945714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       23.763116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.691096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    40.550688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        3.061465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.160235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher    48.127167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        8.377218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.739700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher    38.295902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   697.474520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  8136.424439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst   798.461646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  7712.779230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   853.307528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  6413.057853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   815.345095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data  6377.380994                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.021950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.001250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.001238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.001469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.001169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.021285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.248304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.024367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.235375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.026041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.195711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.024882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.194622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           245                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32523                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2673                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6447                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22996                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.007477                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.992523                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2520060740                       # Number of tag accesses
system.l2.tags.data_accesses               2520060740                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher       346304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher       312000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher       310720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher       283584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst      3412736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data    152861184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst      3385344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data    143492672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst      3763328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data    132916096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst      2840256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data    127733824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          571662080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst      3412736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst      3385344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst      3763328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst      2840256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13401664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121311872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121311872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher         5411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher         4875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher         4855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher         4431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst        53324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data      2388456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst        52896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data      2242073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst        58802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data      2076814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst        44379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data      1995841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8932220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1895498                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1895498                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher        14851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher        13380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher        13325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher        12161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       146349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      6555161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       145174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      6153410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst       161383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data      5699853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       121799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data      5477622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              24514639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       146349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       145174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst       161383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       121799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           574705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5202228                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5202228                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5202228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher        14851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher        13380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher        13325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher        12161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       146349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      6555161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       145174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      6153410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst       161383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data      5699853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       121799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data      5477622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             29716867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1895490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples      5411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples      4875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples      4855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples      4431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples     53324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   2387805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples     52896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   2241604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples     58802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   2076035.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples     44379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   1995366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        63.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.033172995750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       108685                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       108685                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25501209                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1792936                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8932220                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1895498                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8932220                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1895498                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2374                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            578084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            525642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            554225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            549725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            563045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            542890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            526903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            612204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            531771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            524742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           550939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           599570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           561437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           603229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           533305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           572135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            124485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            121323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            118556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            114223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            116995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            121211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            127595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            128888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            112077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           108256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           111746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           119141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           121201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           114627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           122454                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  88882482168                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                44649230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            256317094668                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9953.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28703.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       579                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6202251                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1069361                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                56.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8932220                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1895498                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8696509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  226689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  59483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  61237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  96831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 100195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 100732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 103839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 107701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 109584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 108144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 109118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 110086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 110107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 111264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 111801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1904                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3553717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.956571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.475269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.210905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1495153     42.07%     42.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1090947     30.70%     72.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       433309     12.19%     84.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       212081      5.97%     90.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       128112      3.61%     94.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        82840      2.33%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        40454      1.14%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14242      0.40%     98.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        56579      1.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3553717                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       108685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      82.162552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     78.435035                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          32157     29.59%     29.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         31099     28.61%     58.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         10537      9.69%     67.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         9277      8.54%     76.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         8033      7.39%     83.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         6246      5.75%     89.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         4272      3.93%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         2809      2.58%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         1707      1.57%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         1031      0.95%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          617      0.57%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          349      0.32%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          207      0.19%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          137      0.13%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           86      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           47      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           30      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           18      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            8      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        108685                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       108685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.440190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.330305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.894013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        105693     97.25%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1334      1.23%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           885      0.81%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           382      0.35%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           190      0.17%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            59      0.05%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            29      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            10      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            12      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             9      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             5      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             3      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            11      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             2      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             7      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             7      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            29      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::228-231            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        108685                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              571510144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  151936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               121311168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               571662080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            121311872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     24.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  23319212706000                       # Total gap between requests
system.mem_ctrls.avgGap                    2153659.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher       346304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher       312000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher       310720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher       283584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst      3412736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data    152819520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst      3385344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data    143462656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst      3763328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data    132866240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst      2840256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data    127703424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         4032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    121311168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 14850.587088418806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 13379.525421556400                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 13324.635060852579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 12160.959413931570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 146348.679708527896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 6553373.887019379996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 145174.025989466114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 6152122.605756413192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 161383.149505304493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 5697715.499187864363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 121798.965883743891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 5476317.973807037808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 172.904636217037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5202198.256970189512                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher         5411                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher         4875                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher         4855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher         4431                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst        53324                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data      2388456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst        52896                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data      2242073                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst        58802                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data      2076814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst        44379                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data      1995841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           63                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1895498                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher    188309729                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher    177803457                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher    178266990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher    158685855                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst   1599676742                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data  68437704689                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst   1551217498                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data  64251120962                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst   1798484994                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  59495699202                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst   1360890738                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data  57114094710                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      5139102                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 551308783439397                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     34801.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     36472.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     36718.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     35812.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     29999.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     28653.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     29325.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     28657.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     30585.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28647.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     30665.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     28616.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     81573.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 290851683.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12586356300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6689795640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         31966693920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4813941420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1840798858080.000244                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     2141916950520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     7150858164480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       11189630760360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        479.845991                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 18569068877014                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 778679720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3971464167986                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12787211640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6796560375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         31792406520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5080500720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1840798858080.000244                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     2122812692580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     7166945960640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       11187014190555                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        479.733784                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 18611047166273                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 778679720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3929485878727                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 23319212765000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1843                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1843                       # Transaction distribution
system.iobus.trans_dist::WriteReq              274641                       # Transaction distribution
system.iobus.trans_dist::WriteResp             274641                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       193432                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5044                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       199866                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       353102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       353102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  552968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       773728                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2837                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       777470                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11279160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11279160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 12056630                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy            211727509                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           177166000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy           101353000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           919742239                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4568001                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1153500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               25594919440500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                            21287967222                       # Simulator instruction rate (inst/s)
host_mem_usage                                 811088                       # Number of bytes of host memory used
host_op_rate                              21287397696                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.06                       # Real time elapsed on the host
host_tick_rate                             1901292587                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 65131063977                       # Number of instructions simulated
sim_ops                                   65131063977                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005817                       # Number of seconds simulated
sim_ticks                                  5817237000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued          166                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified          168                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::swpipl                  424     94.01%     94.01% # number of callpals executed
system.cpu0.kern.callpal::rdps                     16      3.55%     97.56% # number of callpals executed
system.cpu0.kern.callpal::rti                      11      2.44%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   451                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                       462                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                     184     41.26%     41.26% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      4      0.90%     42.15% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      6      1.35%     43.50% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.22%     43.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    251     56.28%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 446                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      184     48.68%     48.68% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       4      1.06%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       6      1.59%     51.32% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.26%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     183     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  378                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              5653427000     96.57%     96.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3153000      0.05%     96.62% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2359500      0.04%     96.66% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1486500      0.03%     96.69% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              194066500      3.31%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          5854492500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.729084                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.847534                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel               11                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued         1113                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified         1120                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   53      0.77%      0.78% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.03%      0.81% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 6597     95.22%     96.03% # number of callpals executed
system.cpu1.kern.callpal::rdps                     14      0.20%     96.23% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     96.25% # number of callpals executed
system.cpu1.kern.callpal::rti                      81      1.17%     97.42% # number of callpals executed
system.cpu1.kern.callpal::callsys                  59      0.85%     98.27% # number of callpals executed
system.cpu1.kern.callpal::imb                       5      0.07%     98.34% # number of callpals executed
system.cpu1.kern.callpal::rdunique                115      1.66%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  6928                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                      8313                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                    3292     49.24%     49.24% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      6      0.09%     49.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.01%     49.35% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   3386     50.65%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                6685                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     3292     49.95%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       6      0.09%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.02%     50.06% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    3291     49.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 6590                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              3907492500     69.04%     69.04% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                3138000      0.06%     69.09% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1194000      0.02%     69.11% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1748223500     30.89%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          5660048000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.971943                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.985789                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 76                      
system.cpu1.kern.mode_good::user                   75                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel              131                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 75                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.580153                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.723810                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        3536957500     83.53%     83.53% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           697524000     16.47%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued          399                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified          400                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    1      0.23%      0.23% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   58     13.49%     13.72% # number of callpals executed
system.cpu2.kern.callpal::tbi                       4      0.93%     14.65% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  269     62.56%     77.21% # number of callpals executed
system.cpu2.kern.callpal::rdps                     13      3.02%     80.23% # number of callpals executed
system.cpu2.kern.callpal::rti                      75     17.44%     97.67% # number of callpals executed
system.cpu2.kern.callpal::callsys                   9      2.09%     99.77% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.23%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   430                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                       948                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                     145     41.19%     41.19% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      6      1.70%     42.90% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      3      0.85%     43.75% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    198     56.25%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 352                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      145     48.66%     48.66% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       6      2.01%     50.67% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       3      1.01%     51.68% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     144     48.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  298                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              5797596000     98.94%     98.94% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                2374500      0.04%     98.98% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                2501500      0.04%     99.02% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31               57171000      0.98%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          5859643000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.727273                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.846591                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                 67                      
system.cpu2.kern.mode_good::user                   67                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel              133                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.503759                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.670000                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      2310649963000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            29501000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued          625                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified          627                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage            1                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    3      0.43%      0.43% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      7.66%      8.09% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  499     72.11%     80.20% # number of callpals executed
system.cpu3.kern.callpal::rdps                     13      1.88%     82.08% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.14%     82.23% # number of callpals executed
system.cpu3.kern.callpal::rti                     106     15.32%     97.54% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.17%     99.71% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.29%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   692                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      1333                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     282     46.08%     46.08% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      6      0.98%     47.06% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.16%     47.22% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    323     52.78%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 612                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      280     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       6      1.06%     50.53% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.18%     50.71% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     279     49.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  566                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              5973712500     98.75%     98.75% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                2793000      0.05%     98.79% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 675000      0.01%     98.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               72320500      1.20%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          6049501000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992908                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.863777                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.924837                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              158                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.607595                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.756863                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      1773064912500     99.98%     99.98% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           364613500      0.02%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22647                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         43769                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    16290                       # Number of branches fetched
system.switch_cpus0.committedInsts              83476                       # Number of instructions committed
system.switch_cpus0.committedOps                83476                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits               23746                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits               16111                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits               7635                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction            0.955381                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses           4825                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits               4825                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.044619                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                11708985                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      522440.589597                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts         6068                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls               8706                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      11186544.410403                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses        80149                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts               80149                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       100590                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        63229                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts              16119                       # Number of load instructions
system.switch_cpus0.num_mem_refs                23761                       # number of memory refs
system.switch_cpus0.num_store_insts              7642                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass          501      0.60%      0.60% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            55986     67.07%     67.67% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              46      0.06%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           17406     20.85%     88.58% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           7654      9.17%     97.74% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%     97.74% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%     97.74% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          1883      2.26%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total             83476                       # Class of executed instruction
system.switch_cpus1.Branches                   335821                       # Number of branches fetched
system.switch_cpus1.committedInsts            2526809                       # Number of instructions committed
system.switch_cpus1.committedOps              2526809                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses           80073                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus1.dtb.data_hits              659665                       # DTB hits
system.switch_cpus1.dtb.data_misses               866                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses           51316                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits              432338                       # DTB read hits
system.switch_cpus1.dtb.read_misses               818                       # DTB read misses
system.switch_cpus1.dtb.write_accesses          28757                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus1.dtb.write_hits             227327                       # DTB write hits
system.switch_cpus1.dtb.write_misses               48                       # DTB write misses
system.switch_cpus1.idle_fraction            0.276496                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses         350903                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits             350403                       # ITB hits
system.switch_cpus1.itb.fetch_misses              500                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.723504                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                11252606                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      8141304.021603                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts       239696                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses          1155                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                 1155                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          784                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          612                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              69878                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      3111301.978397                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses      2456042                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts             2456042                       # number of integer instructions
system.switch_cpus1.num_int_register_reads      3440326                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1975273                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             433820                       # Number of load instructions
system.switch_cpus1.num_mem_refs               661374                       # number of memory refs
system.switch_cpus1.num_store_insts            227554                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass        30511      1.21%      1.21% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          1772524     70.12%     71.33% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            8658      0.34%     71.67% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     71.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            223      0.01%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp             14      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt             31      0.00%     71.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult            33      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv             28      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          447960     17.72%     89.41% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         227416      9.00%     98.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          401      0.02%     98.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          425      0.02%     98.44% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         39463      1.56%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           2527687                       # Class of executed instruction
system.switch_cpus2.Branches                    23990                       # Number of branches fetched
system.switch_cpus2.committedInsts             165297                       # Number of instructions committed
system.switch_cpus2.committedOps               165297                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_hits               50676                       # DTB hits
system.switch_cpus2.dtb.data_misses               364                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_hits               31369                       # DTB read hits
system.switch_cpus2.dtb.read_misses               326                       # DTB read misses
system.switch_cpus2.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_hits              19307                       # DTB write hits
system.switch_cpus2.dtb.write_misses               38                       # DTB write misses
system.switch_cpus2.idle_fraction            0.933053                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses          25022                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits              24897                       # ITB hits
system.switch_cpus2.itb.fetch_misses              125                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.066947                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                11719286                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      784572.922454                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts        18189                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                  297                       # number of float instructions
system.switch_cpus2.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls               3413                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      10934713.077546                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses       159227                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts              159227                       # number of integer instructions
system.switch_cpus2.num_int_register_reads       214070                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       121361                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts              32253                       # Number of load instructions
system.switch_cpus2.num_mem_refs                51790                       # number of memory refs
system.switch_cpus2.num_store_insts             19537                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass         2862      1.73%      1.73% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           102458     61.84%     63.57% # Class of executed instruction
system.switch_cpus2.op_class::IntMult             307      0.19%     63.75% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.75% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd             25      0.02%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              3      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     63.77% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           33304     20.10%     83.87% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          19418     11.72%     95.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead          137      0.08%     95.67% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite          132      0.08%     95.75% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess          7036      4.25%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            165682                       # Class of executed instruction
system.switch_cpus3.Branches                    62260                       # Number of branches fetched
system.switch_cpus3.committedInsts             473039                       # Number of instructions committed
system.switch_cpus3.committedOps               473039                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_hits              178579                       # DTB hits
system.switch_cpus3.dtb.data_misses               477                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               87436                       # DTB read hits
system.switch_cpus3.dtb.read_misses               371                       # DTB read misses
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              91143                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.idle_fraction            0.753365                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         163365                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             163213                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.246635                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                12100450                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2984391.892399                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        48559                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls               9233                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      9116058.107601                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       455308                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              455308                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       656553                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       312626                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              88275                       # Number of load instructions
system.switch_cpus3.num_mem_refs               179698                       # number of memory refs
system.switch_cpus3.num_store_insts             91423                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         9833      2.08%      2.08% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           269828     56.98%     59.06% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             670      0.14%     59.20% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.20% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.25%     59.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           89582     18.92%     78.42% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          90487     19.11%     97.52% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead         1216      0.26%     97.78% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite         1003      0.21%     97.99% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9503      2.01%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            473521                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests        10530                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           59                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        42923                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          525                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        92903                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            584                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 429                       # Transaction distribution
system.membus.trans_dist::ReadResp              14321                       # Transaction distribution
system.membus.trans_dist::WriteReq                193                       # Transaction distribution
system.membus.trans_dist::WriteResp               193                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5966                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16217                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              177                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            162                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7355                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7325                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13892                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        64986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        66230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  66230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1739712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1740628                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1740628                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              319                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22208                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22208    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22208                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1032000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            67760695                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          113886997                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.0                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         9677                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         4840                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 868467647.933884                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 295536173.343327                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         4840    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       283000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974631500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         4840                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 19130793837000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 4203383416000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         8296                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         4149                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 912713778.380333                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 227598037.275943                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         4149    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974631000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         4149                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 19547334897500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 3786849466500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260735076500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         2834                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1419                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 875377969.696970                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 266307766.439143                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1419    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973856500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1419                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 22092172573000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 1242161339000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260585528500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         5351                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         2677                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 923591320.321255                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 200738099.610865                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         2677    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974630500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         2677                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 20861967764500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 2472453964500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260497711500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670458.290944                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974242.691344                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251154617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018585883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  23334649700000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 25594919440500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109048                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst  15212578764                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total     15236687812                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109048                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst  15212578764                       # number of overall hits
system.cpu2.icache.overall_hits::total    15236687812                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394857                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst     31046074                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total      31440931                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394857                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst     31046074                       # number of overall misses
system.cpu2.icache.overall_misses::total     31440931                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst 420935115000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total 420935115000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst 420935115000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total 420935115000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24503905                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst  15243624838                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total  15268128743                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24503905                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst  15243624838                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total  15268128743                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.002037                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002059                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.002037                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002059                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 13558.400814                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13388.125021                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 13558.400814                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13388.125021                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches           624203                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks     33556810                       # number of writebacks
system.cpu2.icache.writebacks::total         33556810                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst        12961                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        12961                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst        12961                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        12961                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst     31033113                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total     31033113                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher      2129513                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst     31033113                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total     33162626                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst 389804547000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total 389804547000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher  26033212281                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst 389804547000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total 415837759281                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.002036                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.002036                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002172                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 12560.923134                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12560.923134                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12224.960487                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 12560.923134                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12539.349546                       # average overall mshr miss latency
system.cpu2.icache.replacements              33556810                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109048                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst  15212578764                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total    15236687812                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394857                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst     31046074                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total     31440931                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst 420935115000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total 420935115000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24503905                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst  15243624838                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total  15268128743                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.002037                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002059                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 13558.400814                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13388.125021                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst        12961                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        12961                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst     31033113                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total     31033113                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst 389804547000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total 389804547000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.002036                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002033                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 12560.923134                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12560.923134                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher      2129513                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total      2129513                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher  26033212281                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total  26033212281                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12224.960487                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 12224.960487                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25594919440500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 25594919440500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          509.233162                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs        15270245295                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs         33557483                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           455.047397                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    42.509394                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher    11.636268                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   455.087500                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.083026                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.022727                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.888843                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.994596                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022           20                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::4            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          454                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.039062                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      30569814969                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     30569814969                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 25594919440500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281188                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data   3220528428                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      3227809616                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281188                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data   3220528428                       # number of overall hits
system.cpu2.dcache.overall_hits::total     3227809616                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290772                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      9565106                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       9855878                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290772                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      9565106                       # number of overall misses
system.cpu2.dcache.overall_misses::total      9855878                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 269824697500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 269824697500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 269824697500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 269824697500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7571960                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data   3230093534                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   3237665494                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7571960                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data   3230093534                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   3237665494                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038401                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.002961                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003044                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038401                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.002961                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003044                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 28209.274158                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27377.033025                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 28209.274158                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27377.033025                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2265848                       # number of writebacks
system.cpu2.dcache.writebacks::total          2265848                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      9565106                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9565106                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      9565106                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9565106                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        27533                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        27533                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 260259591500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 260259591500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 260259591500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 260259591500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    257995000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    257995000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.002961                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002954                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.002961                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002954                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 27209.274158                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27209.274158                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 27209.274158                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27209.274158                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data  9370.391893                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total  9370.391893                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements               9696631                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486366                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data   2795079178                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     2799565544                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152841                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      8559458                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      8712299                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 237066276000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 237066276000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639207                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data   2803638636                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   2808277843                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032946                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.003053                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.003102                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 27696.412086                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27210.530309                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      8559458                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      8559458                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         1391                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         1391                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 228506818000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 228506818000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    257995000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    257995000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.003053                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003048                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 26696.412086                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26696.412086                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 185474.478792                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 185474.478792                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794822                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    425449250                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     428244072                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      1005648                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1143579                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  32758421500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  32758421500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932753                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    426454898                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    429387651                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047031                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.002358                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002663                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 32574.441057                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 28645.525582                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      1005648                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1005648                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data        26142                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total        26142                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  31752773500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  31752773500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.002358                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002342                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 31574.441057                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 31574.441057                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data        96929                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       148251                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15421                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        13328                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        28749                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    226801500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    226801500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       110257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       177000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231050                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.120881                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.162424                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 17016.919268                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  7889.022227                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        13328                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        13328                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    213473500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    213473500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.120881                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.075299                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 16016.919268                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16016.919268                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       106135                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       149508                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data         3984                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        26169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     31655500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     31655500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       110119                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       175677                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.036179                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.148961                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  7945.657631                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  1209.656464                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data         3984                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3984                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     27674500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     27674500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.036179                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.022678                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  6946.410643                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6946.410643                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data        42000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        42000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data        39000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        39000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25594919440500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          989.838625                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         3238018174                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9847395                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           328.819772                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    63.716039                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   926.122586                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.062223                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.904417                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.966639                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          877                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          871                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.856445                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       6485883737                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      6485883737                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923790.845711                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588575.449223                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304154500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965586000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  23334649700000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 25594919440500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271789                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst  15538138089                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total     15552409878                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271789                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst  15538138089                       # number of overall hits
system.cpu3.icache.overall_hits::total    15552409878                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst     32975727                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total      33314722                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst     32975727                       # number of overall misses
system.cpu3.icache.overall_misses::total     33314722                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst 445696497000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 445696497000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst 445696497000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 445696497000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610784                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst  15571113816                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total  15585724600                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610784                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst  15571113816                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total  15585724600                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.002118                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002138                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.002118                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002138                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 13515.896010                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13378.364586                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 13515.896010                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13378.364586                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches           704132                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks     35731557                       # number of writebacks
system.cpu3.icache.writebacks::total         35731557                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst        13763                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        13763                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst        13763                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        13763                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst     32961964                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total     32961964                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher      2431117                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst     32961964                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total     35393081                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst 412639966000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 412639966000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher  29596359679                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst 412639966000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 442236325679                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.002117                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.002117                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002271                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 12518.670489                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12518.670489                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 12173.975863                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 12518.670489                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12494.993744                       # average overall mshr miss latency
system.cpu3.icache.replacements              35731557                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271789                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst  15538138089                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total    15552409878                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst     32975727                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total     33314722                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst 445696497000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 445696497000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610784                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst  15571113816                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total  15585724600                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.002118                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002138                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 13515.896010                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13378.364586                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst        13763                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        13763                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst     32961964                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total     32961964                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst 412639966000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 412639966000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.002117                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002115                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 12518.670489                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12518.670489                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher      2431117                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total      2431117                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher  29596359679                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total  29596359679                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 12173.975863                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 12173.975863                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25594919440500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 25594919440500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          511.010208                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs        15588141954                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs         35732076                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           436.250666                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    44.235078                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher    12.165973                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   454.609157                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.086397                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.023762                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.887909                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998067                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           24                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::2           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      31207181276                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     31207181276                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 25594919440500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632203                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data   3292416836                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      3297049039                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632203                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data   3292416836                       # number of overall hits
system.cpu3.dcache.overall_hits::total     3297049039                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202013                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      9629372                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       9831385                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202013                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      9629372                       # number of overall misses
system.cpu3.dcache.overall_misses::total      9831385                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 264635319000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 264635319000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 264635319000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 264635319000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834216                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data   3302046208                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   3306880424                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834216                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data   3302046208                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   3306880424                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.002916                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.002973                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.002916                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.002973                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 27482.095302                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26917.399634                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 27482.095302                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26917.399634                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2262116                       # number of writebacks
system.cpu3.dcache.writebacks::total          2262116                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      9629372                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      9629372                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      9629372                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      9629372                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data        24726                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total        24726                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 255005947000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 255005947000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 255005947000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 255005947000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data     46222500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     46222500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.002916                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002912                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.002916                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002912                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26482.095302                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26482.095302                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26482.095302                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26482.095302                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  1869.388498                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  1869.388498                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               9740029                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791094                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data   2843179411                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total     2845970505                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109613                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      8676885                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      8786498                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 239012331500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 239012331500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900707                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data   2851856296                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total   2854757003                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.003043                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.003078                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 27545.868304                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27202.229091                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      8676885                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      8676885                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data          213                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          213                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 230335446500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 230335446500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data     46222500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     46222500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.003043                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003039                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 26545.868304                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26545.868304                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data 217007.042254                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217007.042254                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    449237425                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     451078534                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       952487                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1044887                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  25622987500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  25622987500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    450189912                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    452123421                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.002116                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.002311                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 26901.141433                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 24522.256952                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       952487                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       952487                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data        24513                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total        24513                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  24670500500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  24670500500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.002116                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.002107                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 25901.141433                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 25901.141433                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data        74176                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       129933                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data        18811                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        32692                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    312093000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    312093000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data        92987                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       162625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.202297                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.201027                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 16590.983999                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  9546.463967                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data        18811                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        18811                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    293282000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    293282000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.202297                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.115671                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 15590.983999                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15590.983999                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data        89761                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       138267                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data         3126                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        21388                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     24525000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     24525000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data        92887                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       159655                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.033654                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.133964                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  7845.489443                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  1146.671030                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data         3126                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3126                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     21403000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     21403000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.033654                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.019580                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  6846.769034                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6846.769034                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data        65500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        65500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data        61500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        61500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25594919440500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse         1014.073001                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         3307202708                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          9825229                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           336.603117                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    88.161305                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   925.911697                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.086095                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.904211                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.990306                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          612                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          281                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       6624230637                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      6624230637                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241331.164083                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.550865                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000222500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  23334649700000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 25594919440500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst  17546735432                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total     17618778579                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst  17546735432                       # number of overall hits
system.cpu0.icache.overall_hits::total    17618778579                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst     38013045                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38514480                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst     38013045                       # number of overall misses
system.cpu0.icache.overall_misses::total     38514480                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst 513205136000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 513205136000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst 513205136000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 513205136000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst  17584748477                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total  17657293059                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst  17584748477                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total  17657293059                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.002162                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002181                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.002162                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002181                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 13500.763646                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13324.991951                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 13500.763646                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13324.991951                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches           704759                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks     40919743                       # number of writebacks
system.cpu0.icache.writebacks::total         40919743                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst        14166                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        14166                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst        14166                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        14166                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst     37998879                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     37998879                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher      2419976                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst     37998879                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     40418855                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst 475103616500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 475103616500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher  29545715420                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst 475103616500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 504649331920                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.002161                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002152                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.002161                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002289                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 12503.095591                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12503.095591                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 12209.094396                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 12503.095591                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12485.493019                       # average overall mshr miss latency
system.cpu0.icache.replacements              40919743                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst  17546735432                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total    17618778579                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst     38013045                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38514480                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst 513205136000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 513205136000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst  17584748477                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total  17657293059                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.002162                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002181                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 13500.763646                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13324.991951                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst        14166                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        14166                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst     37998879                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     37998879                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst 475103616500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 475103616500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.002161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002152                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 12503.095591                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12503.095591                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher      2419976                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total      2419976                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher  29545715420                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total  29545715420                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 12209.094396                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 12209.094396                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25594919440500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 25594919440500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.953371                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs        17659698869                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         40920290                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           431.563385                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    45.168990                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher    10.322687                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   456.461694                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.088221                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.020161                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.891527                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999909                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022           41                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3           39                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          387                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           73                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.080078                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      35355506408                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     35355506408                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 25594919440500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   3713097599                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      3727823246                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   3713097599                       # number of overall hits
system.cpu0.dcache.overall_hits::total     3727823246                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     11259808                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13843150                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     11259808                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13843150                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 312521875500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 312521875500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 312521875500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 312521875500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   3724357407                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   3741666396                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   3724357407                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   3741666396                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.003023                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003700                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.003023                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003700                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 27755.524384                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22575.922063                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 27755.524384                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22575.922063                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4040197                       # number of writebacks
system.cpu0.dcache.writebacks::total          4040197                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11259808                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11259808                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     11259808                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11259808                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data        25488                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total        25488                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 301262067500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 301262067500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 301262067500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 301262067500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    205327500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    205327500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003023                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003009                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003023                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003009                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 26755.524384                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26755.524384                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 26755.524384                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26755.524384                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data  8055.849812                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  8055.849812                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              13786914                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data   3211491543                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     3221261695                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     10039995                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12334900                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 276514372500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 276514372500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data   3221531538                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   3233596595                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.003117                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003815                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 27541.285877                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22417.236662                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     10039995                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10039995                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          873                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          873                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 266474377500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 266474377500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    205327500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    205327500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.003117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003105                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 26541.285877                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26541.285877                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 235197.594502                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 235197.594502                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    501606056                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     506561551                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      1219813                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1508250                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  36007503000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  36007503000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    502825869                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    508069801                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.002426                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002969                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 29518.871335                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23873.696668                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      1219813                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1219813                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data        24615                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total        24615                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  34787690000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  34787690000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.002426                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.002401                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 28518.871335                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28518.871335                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data       144157                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       350587                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        28635                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        41140                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    433354000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    433354000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data       172792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       391727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.165719                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.105022                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 15133.717479                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10533.641225                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        28635                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        28635                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    404719000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    404719000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.165719                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.073099                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 14133.717479                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14133.717479                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data       167047                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       374778                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data         5295                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        16286                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     49940000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     49940000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data       172342                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       391064                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.030724                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.041645                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  9431.539188                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3066.437431                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data         5295                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5295                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     44646000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     44646000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.030724                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.013540                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  8431.728045                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8431.728045                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25594919440500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1021.210353                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         3742449188                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         13832146                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           270.561718                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    89.118345                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   932.092008                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.087030                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.910246                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997276                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          944                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          857                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       7498730520                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      7498730520                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141386.897650                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917814.985338                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744022500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  23334649700000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 25594919440500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst  16584396161                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total     16589411446                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst  16584396161                       # number of overall hits
system.cpu1.icache.overall_hits::total    16589411446                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst     34775655                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      34813386                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst     34775655                       # number of overall misses
system.cpu1.icache.overall_misses::total     34813386                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst 470451316500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 470451316500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst 470451316500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 470451316500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst  16619171816                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total  16624224832                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst  16619171816                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total  16624224832                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.002093                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002094                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.002093                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002094                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 13528.179886                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13513.517947                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 13528.179886                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13513.517947                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches           689524                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks     37149732                       # number of writebacks
system.cpu1.icache.writebacks::total         37149732                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst        12920                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12920                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst        12920                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12920                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst     34762735                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total     34762735                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher      2349808                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst     34762735                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total     37112543                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst 435598090500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 435598090500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher  28687293868                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst 435598090500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 464285384368                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.002092                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002091                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.002092                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002232                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 12530.604698                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12530.604698                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 12208.356541                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 12530.604698                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12510.201318                       # average overall mshr miss latency
system.cpu1.icache.replacements              37149732                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst  16584396161                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total    16589411446                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst     34775655                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     34813386                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst 470451316500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 470451316500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst  16619171816                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total  16624224832                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.002093                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002094                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 13528.179886                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13513.517947                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst        12920                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12920                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst     34762735                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total     34762735                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst 435598090500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 435598090500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.002092                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002091                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 12530.604698                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12530.604698                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher      2349808                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total      2349808                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher  28687293868                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total  28687293868                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 12208.356541                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 12208.356541                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25594919440500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 25594919440500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          510.868350                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs        16626561720                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         37150274                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           447.548832                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    44.094678                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher    11.216131                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   455.557540                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.086122                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.021907                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.889761                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997790                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          488                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.041016                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      33285599938                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     33285599938                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 25594919440500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data   3509387177                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      3511033403                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data   3509387177                       # number of overall hits
system.cpu1.dcache.overall_hits::total     3511033403                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     10364096                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10398816                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     10364096                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10398816                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 291452978500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 291452978500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 291452978500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 291452978500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   3519751273                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   3521432219                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   3519751273                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   3521432219                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.002945                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002953                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.002945                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002953                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 28121.408611                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28027.515681                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 28121.408611                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28027.515681                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2386323                       # number of writebacks
system.cpu1.dcache.writebacks::total          2386323                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     10364096                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     10364096                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     10364096                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     10364096                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data        24244                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total        24244                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 281088882500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 281088882500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 281088882500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 281088882500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data      6770500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      6770500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.002945                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002943                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.002945                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002943                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 27121.408611                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27121.408611                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 27121.408611                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27121.408611                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data   279.264973                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total   279.264973                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements              10353235                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data   3035769450                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     3036822850                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      9345529                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9368293                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 261958548000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 261958548000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data   3045114979                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   3046191143                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.003069                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003075                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 28030.360614                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27962.249686                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      9345529                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      9345529                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data           40                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           40                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 252613019000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 252613019000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      6770500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      6770500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.003069                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003068                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 27030.360614                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27030.360614                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 169262.500000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169262.500000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    473617727                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     474210553                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      1018567                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1030523                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  29494430500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  29494430500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    474636294                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    475241076                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.002146                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002168                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 28956.789784                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28620.836701                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      1018567                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1018567                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data        24204                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total        24204                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  28475863500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28475863500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.002146                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.002143                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 27956.789784                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27956.789784                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        96124                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       107968                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data        10803                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        11777                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    213054000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    213054000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data       106927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       119745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.101032                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.098351                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 19721.743960                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18090.685234                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data        10803                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        10803                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    202251000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    202251000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.101032                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.090217                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 18721.743960                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18721.743960                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data       103631                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       114899                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data         3049                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4519                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     25760000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     25760000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data       106680                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       119418                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.028581                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.037842                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  8448.671696                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5700.376189                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data         3049                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3049                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     22718000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     22718000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.028581                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.025532                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  7450.967530                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7450.967530                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data        89000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        89000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data        82000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        82000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25594919440500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse         1008.292238                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         3521671389                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         10401176                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           338.583963                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    80.420613                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   927.871625                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.078536                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.906125                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984660                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          656                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          654                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.640625                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       7053743940                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      7053743940                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                429                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             35152                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               193                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              193                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25343                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16723                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26002                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             447                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           179                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            626                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11727                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11727                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         16730                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17993                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        27673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        45738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         5832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         8021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        15552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        34799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                140192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        48000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side         4536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1180608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1640196                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       248832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       242440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       663488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1208528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5236628                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           23272                       # Total snoops (count)
system.tol2bus.snoopTraffic                    429312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            69939                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.193254                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.608757                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61789     88.35%     88.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4923      7.04%     95.39% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1090      1.56%     96.94% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2135      3.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              69939                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           83372978                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           4176997                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           2916998                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          17620998                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           7777999                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            668500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            562999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          22959989                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          13841994                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher           76                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher          620                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher          232                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher          374                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst          193                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data           12                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         5927                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         6988                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst         1372                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data         1157                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         3813                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         3717                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24481                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher           76                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher          620                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher          232                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher          374                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst          193                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data           12                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         5927                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         6988                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst         1372                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data         1157                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         3813                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         3717                       # number of overall hits
system.l2.overall_hits::total                   24481                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher           46                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher          132                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher           25                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher           27                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst           60                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data           16                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst         2547                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data         8043                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst          315                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data         1364                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst          970                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         7682                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21227                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher           46                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher          132                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher           25                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher           27                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst           60                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data           16                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst         2547                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data         8043                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst          315                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data         1364                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst          970                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         7682                       # number of overall misses
system.l2.overall_misses::total                 21227                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher      4024969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher     11010383                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher      2182481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher      2293471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst      5042000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data      1455000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst    201473000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data    638491000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst     25532500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data    108333500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst     76598500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    595811500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1672248304                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher      4024969                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher     11010383                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher      2182481                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher      2293471                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      5042000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data      1455000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst    201473000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data    638491000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst     25532500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data    108333500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst     76598500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    595811500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1672248304                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher          122                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher          752                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher          257                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst          253                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         8474                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data        15031                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst         1687                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data         2521                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         4783                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data        11399                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45708                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher          122                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher          752                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher          257                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst          253                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         8474                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data        15031                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst         1687                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data         2521                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         4783                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data        11399                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45708                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.377049                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.175532                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.097276                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.067332                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.237154                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.571429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.300566                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.535094                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.186722                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.541055                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.202802                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.673919                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.464404                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.377049                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.175532                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.097276                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.067332                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.237154                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.571429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.300566                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.535094                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.186722                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.541055                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.202802                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.673919                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.464404                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 87499.326087                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 83411.992424                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 87299.240000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 84943.370370                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 84033.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 90937.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 79102.080879                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 79384.682332                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 81055.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79423.387097                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 78967.525773                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 77559.424629                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78779.304848                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 87499.326087                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 83411.992424                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 87299.240000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 84943.370370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 84033.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 90937.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 79102.080879                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 79384.682332                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 81055.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79423.387097                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 78967.525773                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 77559.424629                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78779.304848                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5966                       # number of writebacks
system.l2.writebacks::total                      5966                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus1.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst           60                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst         2547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data         8041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst          315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data         1364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst          970                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         7682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21225                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           60                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst         2547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data         8041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst          315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data         1364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst          970                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         7682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21225                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          591                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data           12                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data            9                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data           10                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          622                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher      3564969                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher      9690383                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher      1932481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher      2023471                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4442000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data      1295000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst    176003000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data    558015000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst     22382500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data     94693500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst     66898500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    518991500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1459932304                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher      3564969                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher      9690383                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher      1932481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher      2023471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4442000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data      1295000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst    176003000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data    558015000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst     22382500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data     94693500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst     66898500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    518991500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1459932304                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     97609500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     97609500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.377049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.175532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.097276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.067332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.237154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.571429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.300566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.534961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.186722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.541055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.202802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.673919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.464361                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.377049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.175532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.097276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.067332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.237154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.571429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.300566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.534961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.186722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.541055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.202802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.673919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.464361                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 77499.326087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 73411.992424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 77299.240000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 74943.370370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 74033.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 80937.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 69102.080879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 69396.219376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 71055.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69423.387097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 68967.525773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 67559.424629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68783.618563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 77499.326087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 73411.992424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 77299.240000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 74943.370370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 74033.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 80937.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 69102.080879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 69396.219376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 71055.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69423.387097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 68967.525773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 67559.424629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68783.618563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 165159.898477                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 156928.456592                       # average overall mshr uncacheable latency
system.l2.replacements                          22241                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          429                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          429                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     97609500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     97609500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 227527.972028                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 227527.972028                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          162                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data           12                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data            9                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data           10                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          193                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        19377                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19377                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19377                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19377                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        12614                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            12614                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        12614                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        12614                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          517                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           517                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data           42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data          150                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data           76                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  278                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus1.data           27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 31                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data       787500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       787500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          177                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data           79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              309                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.152542                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.037975                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.090909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.100324                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data 29166.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 25403.225806                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data       517500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        58500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       595500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.152542                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.037975                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.090909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.100324                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19209.677419                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data       118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data        28500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       235000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.392857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data        29500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data        29500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data        14250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 21363.636364                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data        41000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data        37000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       214500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.392857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        18500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus1.data         2250                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data          255                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data         1760                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4265                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data         1791                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data          672                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data         4868                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7333                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data       195000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data    140994000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data     52651500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data    375922000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     569762500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         4041                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data          927                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         6628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11598                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.443207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.724919                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.734460                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.632264                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data        97500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 78723.618090                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 78350.446429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 77223.089565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77698.418110                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data         1791                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data          672                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data         4868                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7333                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data       175000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data    123084000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data     45931500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data    327242000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    496432500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.443207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.724919                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.734460                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.632264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data        87500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 68723.618090                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 68350.446429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 67223.089565                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67698.418110                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher           76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher          620                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher          232                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher          374                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst          193                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         5927                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst         1372                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         3813                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              12607                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher          132                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher           25                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher           27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           60                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst         2547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst          315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst          970                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher      4024969                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher     11010383                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher      2182481                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher      2293471                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      5042000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst    201473000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst     25532500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst     76598500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    328157304                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher          122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher          752                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher          257                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher          401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst          253                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         8474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst         1687                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         4783                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          16729                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.377049                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.175532                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.097276                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.067332                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.237154                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.300566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.186722                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.202802                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.246398                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 87499.326087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 83411.992424                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 87299.240000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 84943.370370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 84033.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 79102.080879                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 81055.555556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 78967.525773                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79611.184862                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher          132                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher           25                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher           27                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           60                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst         2547                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst          315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst          970                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher      3564969                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher      9690383                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher      1932481                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher      2023471                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4442000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst    176003000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst     22382500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst     66898500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    286937304                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.377049                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.175532                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.097276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.067332                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.237154                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.300566                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.186722                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.202802                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.246398                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 77499.326087                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 73411.992424                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 77299.240000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 74943.370370                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 74033.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 69102.080879                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 71055.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 68967.525773                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69611.184862                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data           12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data         4738                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data          902                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         1957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           14                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data         6252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data          692                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data         2814                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9772                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      1260000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data    497497000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data     55682000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data    219889500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    774328500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data        10990                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data         1594                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         4771                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.538462                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.568881                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.434128                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.589813                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.562223                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data        90000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 79574.056302                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 80465.317919                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 78141.257996                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79239.510847                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           14                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data         6250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data          692                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data         2814                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9770                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      1120000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    434931000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data     48762000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    191749500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    676562500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.538462                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.568699                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.434128                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.589813                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.562108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data        80000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 69588.960000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 70465.317919                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 68141.257996                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69248.976459                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    85479785                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     55009                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1553.923631                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1270.686565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst               7                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data              18                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher    66.555465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst              16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data               3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher   180.590165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst               2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher    58.234513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst               4                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher    18.735156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   909.109995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 11622.310706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst  2283.382624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data 13397.483032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   963.916761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data   465.761300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   643.895813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   837.337907                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.038778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.002031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.005511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.001777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.000572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.027744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.354685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.069683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.408859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.029416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.014214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.019650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.025554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           369                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32399                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          281                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          770                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5792                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        19411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6392                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.011261                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.988739                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    708649                       # Number of tag accesses
system.l2.tags.data_accesses                   708649                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher         8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher         1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher         1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst       163008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data       514432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst        20160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data        87296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst        62080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       491328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1357888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst       163008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst        20160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst        62080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        249088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       381824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          381824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher          132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher           25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher           27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst         2547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         8038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst          315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data         1364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst          970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         7677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5966                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5966                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher       506082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher      1452236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher       275045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher       297048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       660107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data       176029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst     28021550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     88432361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst      3465563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data     15006437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst     10671733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data     84460716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             233424906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       660107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst     28021550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst      3465563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst     10671733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         42818953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       65636659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             65636659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       65636659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher       506082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher      1452236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher       275045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher       297048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       660107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data       176029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst     28021550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     88432361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst      3465563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data     15006437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst     10671733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data     84460716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            299061565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples       132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples        25.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples        27.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      2547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples      8037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples      1364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      7677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000785720500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          362                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          362                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               49527                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5602                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       21217                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5966                       # Number of write requests accepted
system.mem_ctrls.readBursts                     21217                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5966                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              246                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    195161730                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  106080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               592961730                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9198.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27948.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    16276                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3937                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 21217                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5966                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    249.781860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.970852                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.454877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2975     42.70%     42.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1857     26.65%     69.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          673      9.66%     79.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          361      5.18%     84.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          194      2.78%     86.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          177      2.54%     89.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          127      1.82%     91.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          102      1.46%     92.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          502      7.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6968                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.596685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.951753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.738087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              2      0.55%      0.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            34      9.39%      9.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            43     11.88%     21.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            42     11.60%     33.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            38     10.50%     43.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            49     13.54%     57.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            32      8.84%     66.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            29      8.01%     74.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            14      3.87%     78.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            17      4.70%     82.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            18      4.97%     87.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           11      3.04%     90.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            8      2.21%     93.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            8      2.21%     95.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            4      1.10%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.28%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            4      1.10%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.28%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.28%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.28%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            2      0.55%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.28%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           362                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.461326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.440920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.838741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              275     75.97%     75.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      2.49%     78.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               76     20.99%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           362                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1357824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  381376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1357888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               381824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       233.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        65.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    233.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     65.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5816246000                       # Total gap between requests
system.mem_ctrls.avgGap                     213966.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher         2944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher         8448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher         1600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher         1728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data         1024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst       163008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data       514368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst        20160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data        87296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst        62080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       491328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       381376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 506082.183001999045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 1452235.829483997310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 275044.664674999483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 297048.237848999444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 660107.195219998714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 176028.585391999659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 28021550.437088947743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 88421358.799718827009                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 3465562.774904993363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 15006436.904667971656                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 10671732.989389980212                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 84460715.628398835659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 65559646.271932877600                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher           46                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher          132                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher           25                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher           27                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data           16                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst         2547                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data         8038                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst          315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data         1364                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst          970                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         7677                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5966                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher      1637499                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher      4143987                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher       883250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher       886997                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      1986250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data       635000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst     71844750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data    229499749                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst      9502248                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data     38945750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst     27259750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data    205736500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 138585439250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     35597.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     31393.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     35330.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     32851.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     33104.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     39687.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     28207.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     28551.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     30165.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28552.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     28102.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     26799.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23229205.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             28809900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             15320415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            80010840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           18922500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     459136080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1627941090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        862921440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3093062265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        531.706421                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2225050988                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    194220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3397966012                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             20898780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             11123145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            71471400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           12183480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     459136080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1590174030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        894725280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3059712195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        525.973447                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2308582739                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    194220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3314434261                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   5817237000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  429                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 429                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 193                       # Transaction distribution
system.iobus.trans_dist::WriteResp                193                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1244                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1244                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          916                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      916                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                78500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1051000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              922000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               31500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
