verilog xil_defaultlib --include "$XILINX_VIVADO/data/xilinx_vip/include" --include "../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source" --include "../../../ipstatic/hdl/verilog" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/ip_0/sim/pcie_bridge_rc_pcie4c_ip_gt_gtye4_channel_wrapper.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_common.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/ip_0/sim/pcie_bridge_rc_pcie4c_ip_gt_gtye4_common_wrapper.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/ip_0/sim/pcie_bridge_rc_pcie4c_ip_gt_gtwizard_gtye4.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/ip_0/sim/pcie_bridge_rc_pcie4c_ip_gt_gtwizard_top.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/ip_0/sim/pcie_bridge_rc_pcie4c_ip_gt.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_cxs_remap.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_512b_async_fifo.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_512b_cc_intfc.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_512b_cc_output_mux.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_512b_cq_intfc.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_512b_cq_output_mux.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_512b_intfc_int.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_512b_intfc.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_512b_rc_intfc.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_512b_rc_output_mux.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_512b_rq_intfc.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_512b_rq_output_mux.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_512b_sync_fifo.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_bram_16k_int.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_bram_16k.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_bram_32k.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_bram_4k_int.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_bram_msix.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_bram_rep_int.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_bram_rep.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_bram_tph.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_bram.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_gtwizard_top.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_phy_ff_chain.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_gen4_fast2slow.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_gen4_rx_64b_bridge.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_gen4_tx_64b_bridge.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_gen4_perlane_64b_bridge.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_gen4_tx_eq_bridge.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_gen4_perlane_eq_bridge.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_phy_pipeline.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_gt_gt_channel.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_gt_gt_common.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_gt_phy_clk.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_gt_phy_rst.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_gt_phy_rxeq.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_gt_phy_txeq.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_sync_cell.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_sync.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_gt_cdr_ctrl_on_eidle.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_gt_receiver_detect_rxterm.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_gt_phy_wrapper.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_gt_rate_wait_cdrhold.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_phy_top.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_init_ctrl.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_pl_eq.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_vf_decode.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_vf_decode_attr.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_pipe.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_seqnum_fifo.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_sys_clk_gen_ps.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source/pcie_bridge_rc_pcie4c_ip_pcie4c_uscale_core_top.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/sim/pcie_bridge_rc_pcie4c_ip.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_1/sim/xdma_v4_1_29_blk_mem_64_reg_be.v" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_2/sim/xdma_v4_1_29_blk_mem_64_noreg_be.v" \

sv xil_defaultlib --include "$XILINX_VIVADO/data/xilinx_vip/include" --include "../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/ip_0/source" --include "../../../ipstatic/hdl/verilog" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/xdma_v4_1/hdl/verilog/pcie_bridge_rc_dma_bram_wrap.sv" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/xdma_v4_1/hdl/verilog/pcie_bridge_rc_dma_bram_wrap_1024.sv" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/xdma_v4_1/hdl/verilog/pcie_bridge_rc_dma_bram_wrap_2048.sv" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/xdma_v4_1/hdl/verilog/pcie_bridge_rc_core_top.sv" \
"../../../../cl_ip.gen/sources_1/ip/pcie_bridge_rc/sim/pcie_bridge_rc.sv" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
