Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.70 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.70 secs
 
--> Reading design: sensorComponent.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sensorComponent.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sensorComponent"
Output Format                      : NGC
Target Device                      : xc3s400-5-ft256

---- Source Options
Top Module Name                    : sensorComponent
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//vmware-host/shared folders/home/COMP3601/sensor2/trySense.vhd" in Library work.
Architecture behavioral of Entity trysense is up to date.
Compiling vhdl file "//vmware-host/shared folders/home/COMP3601/Sensor/timer.vhd" in Library work.
Architecture behavioral of Entity timermod is up to date.
Compiling vhdl file "//vmware-host/shared folders/home/COMP3601/Sensor/swingCounter.vhd" in Library work.
Entity <swingmodule> compiled.
Entity <swingmodule> (Architecture <behavioral>) compiled.
Compiling vhdl file "//vmware-host/shared folders/home/COMP3601/Sensor/sensorComponent.vhd" in Library work.
Architecture behavioral of Entity sensorcomponent is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <sensorComponent> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <trySense> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <timerMod> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <swingmodule> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sensorComponent> in library <work> (Architecture <behavioral>).
Entity <sensorComponent> analyzed. Unit <sensorComponent> generated.

Analyzing Entity <trySense> in library <work> (Architecture <behavioral>).
Entity <trySense> analyzed. Unit <trySense> generated.

Analyzing Entity <timerMod> in library <work> (Architecture <behavioral>).
Entity <timerMod> analyzed. Unit <timerMod> generated.

Analyzing Entity <swingmodule> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "//vmware-host/shared folders/home/COMP3601/Sensor/swingCounter.vhd" line 61: Width mismatch. <tomult> has a width of 8 bits but assigned expression is 12-bit wide.
Entity <swingmodule> analyzed. Unit <swingmodule> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <trySense>.
    Related source file is "//vmware-host/shared folders/home/COMP3601/sensor2/trySense.vhd".
    Found 1-bit register for signal <trig>.
    Found 1-bit register for signal <myOut>.
    Found 32-bit register for signal <c1>.
    Found 32-bit adder for signal <c1$add0000> created at line 62.
    Found 32-bit up counter for signal <c2>.
    Found 32-bit register for signal <echo_time>.
    Found 32-bit comparator less for signal <myOut$cmp_lt0000> created at line 72.
    Found 1-bit register for signal <y>.
    Summary:
	inferred   1 Counter(s).
	inferred  67 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <trySense> synthesized.


Synthesizing Unit <timerMod>.
    Related source file is "//vmware-host/shared folders/home/COMP3601/Sensor/timer.vhd".
    Found 30-bit comparator greater for signal <done$cmp_gt0000> created at line 61.
    Found 30-bit comparator less for signal <done$cmp_lt0000> created at line 61.
    Found 30-bit up counter for signal <timerCounter>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 Comparator(s).
Unit <timerMod> synthesized.


Synthesizing Unit <swingmodule>.
    Related source file is "//vmware-host/shared folders/home/COMP3601/Sensor/swingCounter.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <swingout>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <totalSwing>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <tomult>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:643 - "//vmware-host/shared folders/home/COMP3601/Sensor/swingCounter.vhd" line 61: The result of a 8x4-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 8-bit up counter for signal <swingCount>.
    Found 8x4-bit multiplier for signal <tomult$mult0001> created at line 61.
    Found 8-bit comparator greater for signal <totalSwing$cmp_gt0000> created at line 64.
    Found 8-bit comparator less for signal <totalSwing$cmp_lt0000> created at line 63.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
Unit <swingmodule> synthesized.


Synthesizing Unit <sensorComponent>.
    Related source file is "//vmware-host/shared folders/home/COMP3601/Sensor/sensorComponent.vhd".
Unit <sensorComponent> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 3
 30-bit up counter                                     : 1
 32-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 5
 1-bit register                                        : 3
 32-bit register                                       : 2
# Latches                                              : 3
 8-bit latch                                           : 3
# Comparators                                          : 5
 30-bit comparator greater                             : 1
 30-bit comparator less                                : 1
 32-bit comparator less                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 3
 30-bit up counter                                     : 1
 32-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 67
 Flip-Flops                                            : 67
# Latches                                              : 3
 8-bit latch                                           : 3
# Comparators                                          : 5
 30-bit comparator greater                             : 1
 30-bit comparator less                                : 1
 32-bit comparator less                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <echo_time_0> of sequential type is unconnected in block <trySense>.
WARNING:Xst:2677 - Node <echo_time_1> of sequential type is unconnected in block <trySense>.
WARNING:Xst:2677 - Node <echo_time_2> of sequential type is unconnected in block <trySense>.
WARNING:Xst:2677 - Node <echo_time_3> of sequential type is unconnected in block <trySense>.
WARNING:Xst:2677 - Node <echo_time_4> of sequential type is unconnected in block <trySense>.

Optimizing unit <sensorComponent> ...

Optimizing unit <trySense> ...

Optimizing unit <swingmodule> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sensorComponent, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 132
 Flip-Flops                                            : 132

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sensorComponent.ngr
Top Level Output File Name         : sensorComponent
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 439
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 97
#      LUT2                        : 16
#      LUT2_L                      : 1
#      LUT3                        : 5
#      LUT3_L                      : 4
#      LUT4                        : 52
#      LUT4_D                      : 6
#      LUT4_L                      : 1
#      MUXCY                       : 140
#      VCC                         : 1
#      XORCY                       : 102
# FlipFlops/Latches                : 156
#      FD                          : 32
#      FDCE                        : 38
#      FDE                         : 28
#      FDR                         : 1
#      FDRE                        : 32
#      FDSE                        : 1
#      LDE_1                       : 24
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 3
#      OBUF                        : 9
# MULTs                            : 1
#      MULT18X18                   : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-5 

 Number of Slices:                      118  out of   3584     3%  
 Number of Slice Flip Flops:            156  out of   7168     2%  
 Number of 4 input LUTs:                195  out of   7168     2%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    173     7%  
 Number of MULT18X18s:                    1  out of     16     6%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clk                                | BUFGP                       | 124   |
rst                                | IBUF+BUFG                   | 24    |
sensor/myOut                       | NONE(swingComp/swingCount_7)| 8     |
-----------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 38    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.527ns (Maximum Frequency: 117.277MHz)
   Minimum input arrival time before clock: 5.677ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.527ns (frequency: 117.277MHz)
  Total number of paths / destination ports: 13604 / 186
-------------------------------------------------------------------------
Delay:               8.527ns (Levels of Logic = 34)
  Source:            sensor/c1_24 (FF)
  Destination:       sensor/c1_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sensor/c1_24 to sensor/c1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.626   1.040  sensor/c1_24 (sensor/c1_24)
     LUT4:I0->O            1   0.479   0.000  sensor/c1_cmp_eq00001_wg_lut<0> (sensor/c1_cmp_eq00001_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  sensor/c1_cmp_eq00001_wg_cy<0> (sensor/c1_cmp_eq00001_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  sensor/c1_cmp_eq00001_wg_cy<1> (sensor/c1_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  sensor/c1_cmp_eq00001_wg_cy<2> (sensor/c1_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  sensor/c1_cmp_eq00001_wg_cy<3> (sensor/c1_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           6   0.265   0.876  sensor/c1_cmp_eq00001_wg_cy<4> (sensor/c1_cmp_eq00001_wg_cy<4>)
     LUT4:I3->O            5   0.479   0.953  sensor/c1_cmp_eq00001 (sensor/trig_not0002_inv)
     LUT4:I1->O            1   0.479   0.000  sensor/c1_mux0000<6>1 (sensor/c1_mux0000<6>)
     MUXCY:S->O            1   0.435   0.000  sensor/Madd_c1_add0000_cy<6> (sensor/Madd_c1_add0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<7> (sensor/Madd_c1_add0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<8> (sensor/Madd_c1_add0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<9> (sensor/Madd_c1_add0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<10> (sensor/Madd_c1_add0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<11> (sensor/Madd_c1_add0000_cy<11>)
     MUXCY:CI->O           1   0.055   0.000  sensor/Madd_c1_add0000_cy<12> (sensor/Madd_c1_add0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<13> (sensor/Madd_c1_add0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<14> (sensor/Madd_c1_add0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<15> (sensor/Madd_c1_add0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<16> (sensor/Madd_c1_add0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<17> (sensor/Madd_c1_add0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<18> (sensor/Madd_c1_add0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<19> (sensor/Madd_c1_add0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<20> (sensor/Madd_c1_add0000_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<21> (sensor/Madd_c1_add0000_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<22> (sensor/Madd_c1_add0000_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<23> (sensor/Madd_c1_add0000_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<24> (sensor/Madd_c1_add0000_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<25> (sensor/Madd_c1_add0000_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<26> (sensor/Madd_c1_add0000_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<27> (sensor/Madd_c1_add0000_cy<27>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<28> (sensor/Madd_c1_add0000_cy<28>)
     MUXCY:CI->O           1   0.056   0.000  sensor/Madd_c1_add0000_cy<29> (sensor/Madd_c1_add0000_cy<29>)
     MUXCY:CI->O           0   0.056   0.000  sensor/Madd_c1_add0000_cy<30> (sensor/Madd_c1_add0000_cy<30>)
     XORCY:CI->O           1   0.786   0.000  sensor/Madd_c1_add0000_xor<31> (sensor/c1_add0000<31>)
     FD:D                      0.176          sensor/c1_31
    ----------------------------------------
    Total                      8.527ns (5.658ns logic, 2.869ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rst'
  Clock period: 6.114ns (frequency: 163.559MHz)
  Total number of paths / destination ports: 120 / 24
-------------------------------------------------------------------------
Delay:               6.114ns (Levels of Logic = 4)
  Source:            swingComp/tomult_3 (LATCH)
  Destination:       swingComp/totalSwing_1 (LATCH)
  Source Clock:      rst rising
  Destination Clock: rst rising

  Data Path: swingComp/tomult_3 to swingComp/totalSwing_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            4   0.551   1.074  swingComp/tomult_3 (swingComp/tomult_3)
     LUT4:I0->O            1   0.479   0.704  swingComp/totalSwing_cmp_gt0000115_SW0 (N25)
     LUT4:I3->O            5   0.479   0.842  swingComp/totalSwing_cmp_gt0000115 (swingComp/totalSwing_cmp_gt0000)
     LUT4_D:I2->O          1   0.479   0.851  swingComp/totalSwing_mux0004<6>11 (swingComp/N6)
     LUT4:I1->O            1   0.479   0.000  swingComp/totalSwing_mux0004<6>1 (swingComp/totalSwing_mux0004<6>)
     LDE_1:D                   0.176          swingComp/totalSwing_1
    ----------------------------------------
    Total                      6.114ns (2.643ns logic, 3.471ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sensor/myOut'
  Clock period: 3.820ns (frequency: 261.784MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               3.820ns (Levels of Logic = 8)
  Source:            swingComp/swingCount_1 (FF)
  Destination:       swingComp/swingCount_7 (FF)
  Source Clock:      sensor/myOut rising
  Destination Clock: sensor/myOut rising

  Data Path: swingComp/swingCount_1 to swingComp/swingCount_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   1.040  swingComp/swingCount_1 (swingComp/swingCount_1)
     LUT1:I0->O            1   0.479   0.000  swingComp/Mcount_swingCount_cy<1>_rt (swingComp/Mcount_swingCount_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  swingComp/Mcount_swingCount_cy<1> (swingComp/Mcount_swingCount_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  swingComp/Mcount_swingCount_cy<2> (swingComp/Mcount_swingCount_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  swingComp/Mcount_swingCount_cy<3> (swingComp/Mcount_swingCount_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  swingComp/Mcount_swingCount_cy<4> (swingComp/Mcount_swingCount_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  swingComp/Mcount_swingCount_cy<5> (swingComp/Mcount_swingCount_cy<5>)
     MUXCY:CI->O           0   0.056   0.000  swingComp/Mcount_swingCount_cy<6> (swingComp/Mcount_swingCount_cy<6>)
     XORCY:CI->O           1   0.786   0.000  swingComp/Mcount_swingCount_xor<7> (swingComp/Result<7>)
     FDCE:D                    0.176          swingComp/swingCount_7
    ----------------------------------------
    Total                      3.820ns (2.780ns logic, 1.040ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 123 / 123
-------------------------------------------------------------------------
Offset:              5.677ns (Levels of Logic = 2)
  Source:            pulse (PAD)
  Destination:       sensor/c2_31 (FF)
  Destination Clock: clk rising

  Data Path: pulse to sensor/c2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.715   1.885  pulse_IBUF (pulse_IBUF)
     LUT4:I0->O           59   0.479   1.707  sensor/c2_and00001 (sensor/c2_and0000)
     FDRE:R                    0.892          sensor/c2_0
    ----------------------------------------
    Total                      5.677ns (2.086ns logic, 3.591ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              2.960ns (Levels of Logic = 1)
  Source:            timerSwitch (PAD)
  Destination:       swingComp/swingout_7 (LATCH)
  Destination Clock: rst rising

  Data Path: timerSwitch to swingComp/swingout_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.715   1.721  timerSwitch_IBUF (timerSwitch_IBUF)
     LDE_1:GE                  0.524          swingComp/tomult_7
    ----------------------------------------
    Total                      2.960ns (1.239ns logic, 1.721ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sensor/myOut'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.960ns (Levels of Logic = 1)
  Source:            timerSwitch (PAD)
  Destination:       swingComp/swingCount_7 (FF)
  Destination Clock: sensor/myOut rising

  Data Path: timerSwitch to swingComp/swingCount_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.715   1.721  timerSwitch_IBUF (timerSwitch_IBUF)
     FDCE:CE                   0.524          swingComp/swingCount_0
    ----------------------------------------
    Total                      2.960ns (1.239ns logic, 1.721ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            sensor/trig (FF)
  Destination:       trig (PAD)
  Source Clock:      clk rising

  Data Path: sensor/trig to trig
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.626   0.681  sensor/trig (sensor/trig)
     OBUF:I->O                 4.909          trig_OBUF (trig)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.205ns (Levels of Logic = 1)
  Source:            swingComp/swingout_7 (LATCH)
  Destination:       swingValue<7> (PAD)
  Source Clock:      rst rising

  Data Path: swingComp/swingout_7 to swingValue<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            2   0.551   0.745  swingComp/swingout_7 (swingComp/swingout_7)
     OBUF:I->O                 4.909          swingValue_7_OBUF (swingValue<7>)
    ----------------------------------------
    Total                      6.205ns (5.460ns logic, 0.745ns route)
                                       (88.0% logic, 12.0% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.22 secs
 
--> 

Total memory usage is 258184 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    1 (   0 filtered)

