[2025-09-17 05:23:09] START suite=qualcomm_srv trace=srv47_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv47_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2618672 heartbeat IPC: 3.819 cumulative IPC: 3.819 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5044325 heartbeat IPC: 4.123 cumulative IPC: 3.965 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5044325 cumulative IPC: 3.965 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5044325 cumulative IPC: 3.965 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13430932 heartbeat IPC: 1.192 cumulative IPC: 1.192 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 21749485 heartbeat IPC: 1.202 cumulative IPC: 1.197 (Simulation time: 00 hr 03 min 16 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 30266155 heartbeat IPC: 1.174 cumulative IPC: 1.189 (Simulation time: 00 hr 04 min 23 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 38660809 heartbeat IPC: 1.191 cumulative IPC: 1.19 (Simulation time: 00 hr 05 min 28 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 47048529 heartbeat IPC: 1.192 cumulative IPC: 1.19 (Simulation time: 00 hr 06 min 31 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 55452342 heartbeat IPC: 1.19 cumulative IPC: 1.19 (Simulation time: 00 hr 07 min 38 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 63957740 heartbeat IPC: 1.176 cumulative IPC: 1.188 (Simulation time: 00 hr 08 min 47 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 72472800 heartbeat IPC: 1.174 cumulative IPC: 1.186 (Simulation time: 00 hr 09 min 50 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv47_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 80961195 heartbeat IPC: 1.178 cumulative IPC: 1.186 (Simulation time: 00 hr 10 min 57 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 84380793 cumulative IPC: 1.185 (Simulation time: 00 hr 12 min 04 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 84380793 cumulative IPC: 1.185 (Simulation time: 00 hr 12 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv47_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.185 instructions: 100000001 cycles: 84380793
CPU 0 Branch Prediction Accuracy: 91.54% MPKI: 14.93 Average ROB Occupancy at Mispredict: 27.46
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2726
BRANCH_INDIRECT: 0.415
BRANCH_CONDITIONAL: 12.58
BRANCH_DIRECT_CALL: 0.692
BRANCH_INDIRECT_CALL: 0.511
BRANCH_RETURN: 0.4512


====Backend Stall Breakdown====
ROB_STALL: 146005
LQ_STALL: 0
SQ_STALL: 554701


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 127.86325
REPLAY_LOAD: 63.271427
NON_REPLAY_LOAD: 11.155574

== Total ==
ADDR_TRANS: 14960
REPLAY_LOAD: 8858
NON_REPLAY_LOAD: 122187

== Counts ==
ADDR_TRANS: 117
REPLAY_LOAD: 140
NON_REPLAY_LOAD: 10953

cpu0->cpu0_STLB TOTAL        ACCESS:    1769186 HIT:    1763183 MISS:       6003 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1769186 HIT:    1763183 MISS:       6003 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 171.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7725148 HIT:    6804317 MISS:     920831 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6265056 HIT:    5495802 MISS:     769254 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     535691 HIT:     405282 MISS:     130409 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     913452 HIT:     901115 MISS:      12337 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10949 HIT:       2118 MISS:       8831 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.78 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14467379 HIT:    8065901 MISS:    6401478 MSHR_MERGE:    1548862
cpu0->cpu0_L1I LOAD         ACCESS:   14467379 HIT:    8065901 MISS:    6401478 MSHR_MERGE:    1548862
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.49 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29921876 HIT:   26582405 MISS:    3339471 MSHR_MERGE:    1380347
cpu0->cpu0_L1D LOAD         ACCESS:   16878325 HIT:   15123578 MISS:    1754747 MSHR_MERGE:     342279
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13031178 HIT:   11457419 MISS:    1573759 MSHR_MERGE:    1038052
cpu0->cpu0_L1D TRANSLATION  ACCESS:      12373 HIT:       1408 MISS:      10965 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.97 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12094546 HIT:   10360865 MISS:    1733681 MSHR_MERGE:     871503
cpu0->cpu0_ITLB LOAD         ACCESS:   12094546 HIT:   10360865 MISS:    1733681 MSHR_MERGE:     871503
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.12 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28304816 HIT:   27094111 MISS:    1210705 MSHR_MERGE:     303694
cpu0->cpu0_DTLB LOAD         ACCESS:   28304816 HIT:   27094111 MISS:    1210705 MSHR_MERGE:     303694
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.028 cycles
cpu0->LLC TOTAL        ACCESS:    1106668 HIT:    1039932 MISS:      66736 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     769253 HIT:     743909 MISS:      25344 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     130409 HIT:      93429 MISS:      36980 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     198175 HIT:     197846 MISS:        329 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8831 HIT:       4748 MISS:       4083 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3610
  ROW_BUFFER_MISS:      62791
  AVG DBUS CONGESTED CYCLE: 3.607
Channel 0 WQ ROW_BUFFER_HIT:       1536
  ROW_BUFFER_MISS:      31137
  FULL:          0
Channel 0 REFRESHES ISSUED:       7032

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       533180       413612        76832         4839
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          439          387          177
  STLB miss resolved @ L2C                0          153          722          701          151
  STLB miss resolved @ LLC                0          468          961         2572          850
  STLB miss resolved @ MEM                0            4          261         2022         2172

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156808        51245      1160736       106086          635
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          261          137           46
  STLB miss resolved @ L2C                0          262          546          103            4
  STLB miss resolved @ LLC                0           61          315          453           92
  STLB miss resolved @ MEM                0            3           80          296          128
[2025-09-17 05:35:13] END   suite=qualcomm_srv trace=srv47_ap (rc=0)
