# RISC-V-Single-Cycle-Processor

Risc-V single cycle processor built using the hdl programming language of verilog.

## Getting Started

These instructions will get you a copy of the project up and running on your local machine for development and testing purposes. See deployment for notes on how to deploy the project on a live system.

### Prerequisites

```
Xilink's Vivado Design Suite
```

### Installing

A step by step series of examples that tell you how to get a development env running

- Clone the repository
```
$ git clone [repolink]
```
- Download the Vivado Design Suite [here](https://www.xilinx.com/support/download.html) 

- Open this repo folder from within Vivado 

- You can see the data path and also get RTL Synthesis of the implementation


