Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec  2 23:33:46 2022
| Host         : ECE-PHO115-26 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PmodJSTK_Demo_control_sets_placed.rpt
| Design       : PmodJSTK_Demo
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    93 |
|    Minimum number of control sets                        |    93 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   340 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    93 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |    40 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             343 |          133 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |             307 |          114 |
| Yes          | No                    | No                     |             225 |          105 |
| Yes          | No                    | Yes                    |               6 |            2 |
| Yes          | Yes                   | No                     |             794 |          226 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------------------+---------------------------------------------+------------------+----------------+
|             Clock Signal            |                    Enable Signal                    |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-------------------------------------+-----------------------------------------------------+---------------------------------------------+------------------+----------------+
|  pixel_clk                          |                                                     | vga/vga_controller/HS0                      |                1 |              1 |
|  vga/tcg/CLK                        |                                                     | RST_IBUF                                    |                1 |              1 |
|  pixel_clk                          |                                                     | vga/vga_controller/VS0                      |                1 |              1 |
| ~iSCLK                              | PmodJSTK_Int/SPI_Ctrl/SS_i_1_n_1                    | RST_IBUF                                    |                1 |              1 |
|  DispCtrl/DCLK_reg_n_1              |                                                     |                                             |                1 |              2 |
|  CLK_IBUF_BUFG                      | DispCtrl/BtoBCD/tmpSR[27]_i_1_n_1                   | RST_IBUF                                    |                2 |              4 |
|  CLK_IBUF_BUFG                      | DispCtrl/BtoBCD/tmpSR[19]_i_1_n_1                   | RST_IBUF                                    |                2 |              4 |
|  vga/vga_controller/scene_reg_10[0] |                                                     |                                             |                1 |              4 |
|  CLK_IBUF_BUFG                      | DispCtrl/BtoBCD/tmpSR[15]_i_1_n_1                   | RST_IBUF                                    |                1 |              4 |
|  pixel_clk                          | vga/genblk3[1].bomb1/y[10]_i_1_n_1                  | RST_IBUF                                    |                1 |              4 |
|  CLK_IBUF_BUFG                      | DispCtrl/BtoBCD/tmpSR[23]_i_1_n_1                   | RST_IBUF                                    |                2 |              4 |
|  pixel_clk                          | vga/genblk3[3].bomb1/y[10]_i_1_n_1                  | RST_IBUF                                    |                2 |              4 |
|  clk_BUFG                           | debouncer/E[0]                                      | RST_IBUF                                    |                1 |              4 |
|  pixel_clk                          | vga/genblk3[0].bomb1/y[10]_i_1__3_n_1               | RST_IBUF                                    |                2 |              4 |
|  pixel_clk                          | vga/genblk3[2].bomb1/y[10]_i_1_n_1                  | RST_IBUF                                    |                1 |              4 |
|  CLK_IBUF_BUFG                      | DispCtrl/BtoBCD/shiftCount[4]_i_1_n_1               |                                             |                1 |              5 |
|  vga/tcg/CLK                        | vga/genblk3[2].bomb1/E[0]                           | RST_IBUF                                    |                2 |              6 |
|  vga/vga_controller/scene_reg_14[0] |                                                     |                                             |                3 |              7 |
|  vga/vga_controller/scene_reg_11[0] |                                                     |                                             |                5 |              7 |
|  pixel_clk                          | vga/genblk3[3].bomb1/y1_in                          | vga/genblk3[3].bomb1/y[8]_i_1__7_n_1        |                3 |              7 |
|  pixel_clk                          | vga/genblk3[2].bomb1/y[8]_i_2__1_n_1                | vga/genblk3[2].bomb1/y[8]_i_1__6_n_1        |                2 |              7 |
|  pixel_clk                          | vga/genblk3[0].bomb1/y[8]_i_2_n_1                   | vga/genblk3[0].bomb1/y[8]_i_1__3_n_1        |                3 |              7 |
|  pixel_clk                          | vga/genblk3[1].bomb1/y[8]_i_2__0_n_1                | vga/genblk3[1].bomb1/y[8]_i_1__5_n_1        |                2 |              7 |
|  iSCLK                              | PmodJSTK_Int/SPI_Int/rSR                            | RST_IBUF                                    |                1 |              8 |
| ~iSCLK                              | PmodJSTK_Int/SPI_Int/wSR_0                          | RST_IBUF                                    |                2 |              8 |
|  CLK_IBUF_BUFG                      |                                                     |                                             |                6 |             10 |
|  clk_BUFG                           | debouncer/scene_reg_18[0]                           | RST_IBUF                                    |                3 |             10 |
|  clk_BUFG                           | debouncer/scene_reg_12[0]                           | RST_IBUF                                    |                6 |             10 |
|  clk_BUFG                           | debouncer/scene_reg_13[0]                           | RST_IBUF                                    |                4 |             10 |
|  clk_BUFG                           | debouncer/scene_reg_14[0]                           | RST_IBUF                                    |                4 |             10 |
|  clk_BUFG                           | debouncer/scene_reg_15[0]                           | RST_IBUF                                    |                3 |             10 |
|  clk_BUFG                           | debouncer/scene_reg_10[0]                           | RST_IBUF                                    |                3 |             10 |
|  clk_BUFG                           | debouncer/scene_reg_11[0]                           | RST_IBUF                                    |                3 |             10 |
|  clk_BUFG                           | debouncer/scene_reg_9[0]                            | RST_IBUF                                    |                3 |             10 |
|  clk_BUFG                           |                                                     | RST_IBUF                                    |                3 |             10 |
|  clk_BUFG                           | debouncer/scene_reg_16[0]                           | RST_IBUF                                    |                3 |             10 |
|  clk_BUFG                           | debouncer/scene_reg_17[0]                           | RST_IBUF                                    |                3 |             10 |
|  pixel_clk                          | vga/score[9]_i_1_n_1                                | RST_IBUF                                    |                5 |             10 |
|  clk_BUFG                           | debouncer/scene_reg_5[0]                            |                                             |                4 |             11 |
|  clk_BUFG                           | debouncer/scene_reg_6[0]                            |                                             |                5 |             11 |
|  clk_BUFG                           | debouncer/scene_reg_8[0]                            |                                             |                4 |             11 |
|  clk_BUFG                           | debouncer/scene_reg_3[0]                            |                                             |                5 |             11 |
|  clk_BUFG                           | debouncer/scene_reg_4[0]                            |                                             |                6 |             11 |
|  clk_BUFG                           | debouncer/scene_reg_7[0]                            |                                             |                4 |             11 |
|  clk_BUFG                           | debouncer/scene_reg_2[0]                            |                                             |                6 |             11 |
|  clk_BUFG                           | char_y[10]_i_1_n_1                                  | RST_IBUF                                    |                4 |             11 |
|  clk_BUFG                           | debouncer/scene_reg_0[0]                            |                                             |                4 |             11 |
|  pixel_clk                          | vga/balloon[1].b1/y[10]_i_1__2_n_1                  | RST_IBUF                                    |                5 |             11 |
|  pixel_clk                          | vga/balloon[0].b1/y[10]_i_1__4_n_1                  | RST_IBUF                                    |                4 |             11 |
|  pixel_clk                          | vga/balloon[2].b1/sel__0                            | RST_IBUF                                    |                5 |             11 |
|  pixel_clk                          | vga/balloon[3].b1/y[10]_i_1__0_n_1                  | RST_IBUF                                    |                2 |             11 |
|  pixel_clk                          | vga/balloon[4].b1/sel                               | RST_IBUF                                    |                3 |             11 |
|  pixel_clk                          | vga/genblk3[0].bomb1/x[10]_i_1__3_n_1               |                                             |                7 |             11 |
|  pixel_clk                          | vga/genblk3[1].bomb1/x[10]_i_1__5_n_1               |                                             |                8 |             11 |
|  pixel_clk                          | vga/genblk3[2].bomb1/x[10]_i_1__6_n_1               |                                             |                8 |             11 |
|  pixel_clk                          | vga/genblk3[3].bomb1/x[10]_i_1__7_n_1               |                                             |                8 |             11 |
|  pixel_clk                          | vga/vga_controller/vcounter[10]_i_1_n_1             |                                             |                5 |             11 |
|  pixel_clk                          | vga/vga_controller/E[0]                             |                                             |                5 |             11 |
|  pixel_clk                          | vga/vga_controller/RST_0[0]                         |                                             |                5 |             11 |
|  pixel_clk                          | vga/vga_controller/RST[0]                           |                                             |                5 |             11 |
|  pixel_clk                          | vga/vga_controller/RST_1[0]                         |                                             |                4 |             11 |
|  pixel_clk                          | vga/vga_controller/hcounter_reg[3]_8[0]             |                                             |                5 |             11 |
|  DispCtrl/DCLK_reg_n_1              |                                                     | RST_IBUF                                    |                2 |             11 |
|  clk_BUFG                           | debouncer/scene_reg[0]                              |                                             |                3 |             11 |
|  clk_BUFG                           | debouncer/scene_reg_1[0]                            |                                             |                3 |             11 |
|  CLK_IBUF_BUFG                      | DispCtrl/BtoBCD/tmpSR[11]_i_1_n_1                   | RST_IBUF                                    |                4 |             12 |
|  clk_BUFG                           |                                                     |                                             |                5 |             13 |
|  CLK_IBUF_BUFG                      |                                                     | DispCtrl/clkCount[15]_i_1__0_n_1            |                4 |             15 |
|  CLK_IBUF_BUFG                      |                                                     | vga/do_anim                                 |                4 |             15 |
|  CLK_IBUF_BUFG                      | DispCtrl/BtoBCD/BCDOUT[15]_i_1_n_1                  | RST_IBUF                                    |                3 |             16 |
| ~iSCLK                              |                                                     | RST_IBUF                                    |                6 |             21 |
| ~iSCLK                              | PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg_n_1_[4] | RST_IBUF                                    |                5 |             21 |
|  CLK_IBUF_BUFG                      |                                                     | slowerClock/clk_out                         |                7 |             25 |
|  CLK_IBUF_BUFG                      |                                                     | vga/tcg/counter[31]_i_1_n_1                 |                8 |             31 |
|  pixel_clk                          | vga/vga_controller/frame_end                        | vga/balloon[1].b1/frame_count[0]_i_1__2_n_1 |                8 |             32 |
|  pixel_clk                          | vga/vga_controller/frame_end                        | vga/balloon[0].b1/frame_count[0]_i_1__4_n_1 |                8 |             32 |
|  pixel_clk                          | vga/vga_controller/frame_end                        | vga/balloon[2].b1/clear__0                  |                8 |             32 |
|  pixel_clk                          | vga/vga_controller/frame_end                        | vga/balloon[3].b1/frame_count[0]_i_1__0_n_1 |                8 |             32 |
|  pixel_clk                          | vga/vga_controller/game_over_reg                    | RST_IBUF                                    |                8 |             32 |
|  pixel_clk                          | vga/vga_controller/game_over_reg_0                  | RST_IBUF                                    |                8 |             32 |
|  pixel_clk                          | vga/vga_controller/frame_count                      | RST_IBUF                                    |                8 |             32 |
|  pixel_clk                          | vga/vga_controller/sel__1                           | RST_IBUF                                    |                8 |             32 |
|  pixel_clk                          | vga/vga_controller/frame_end                        | vga/balloon[4].b1/clear                     |                8 |             32 |
|  pixel_clk                          | vga/genblk4[1].balloon_pop_counter[1][31]_i_1_n_1   | RST_IBUF                                    |               11 |             32 |
|  pixel_clk                          | vga/genblk4[2].balloon_pop_counter[2][31]_i_1_n_1   | RST_IBUF                                    |                8 |             32 |
|  pixel_clk                          | vga/genblk4[3].balloon_pop_counter[3][31]_i_1_n_1   | RST_IBUF                                    |                8 |             32 |
|  pixel_clk                          | vga/genblk4[4].balloon_pop_counter[4][31]_i_1_n_1   | RST_IBUF                                    |                8 |             32 |
|  pixel_clk                          | vga/genblk4[0].balloon_pop_counter[0][31]_i_1_n_1   | RST_IBUF                                    |               10 |             32 |
|  CLK_IBUF_BUFG                      |                                                     | RST_IBUF                                    |               13 |             39 |
| ~iSCLK                              | PmodJSTK_Int/SPI_Ctrl/tmpSR[39]_i_1_n_1             | RST_IBUF                                    |                6 |             40 |
|  pixel_clk                          |                                                     |                                             |               49 |            114 |
|  pixel_clk                          |                                                     | RST_IBUF                                    |               65 |            138 |
|  n_0_18527_BUFG                     |                                                     |                                             |               63 |            186 |
+-------------------------------------+-----------------------------------------------------+---------------------------------------------+------------------+----------------+


