<?xml version="1.0" encoding="UTF-8"?>
<cache-config>
	<!-- DOCUMENTATION
		https://docs.xilinx.com/v/u/en-US/ds891-zynq-ultrascale-plus-overview
		https://documentation-service.arm.com/static/5f042788cafe527e86f5cc83?token=
	-->
	<!-- DATA cache 32 KB Level 1 4-way set-associative data cache - doc : 2,31 
	8-word cache line length, 4 ways set-associative, Pseudo-random cache replacement policy -->	
	<!-- <dcache> 
		<block_bits>5</block_bits>
		<way_bits>2</way_bits>
		<row_bits>8</row_bits>
		<replace>RANDOM</replace>
	</dcache> -->
	
	<icache> <!-- 32 KB Level 1 4-way set-associative instruction cache -->
		<block_bits>5</block_bits> <!--  8-word cache line length -->
		<way_bits>2</way_bits> <!-- 4 ways set-associative -->
		<row_bits>8</row_bits> <!-- n set-->
		<replace>RANDOM</replace> <!-- Pseudo-random cache replacement policy - doc : 2,31 -->
	</icache>
</cache-config>