Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 6e273518fd134faeac3b4d919c23950d --debug typical --relax --mt 8 -L axi_bram_ctrl_v4_1_1 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_4 -L lib_fifo_v1_0_13 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_21 -L axi_sg_v4_1_12 -L axi_cdma_v4_1_19 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L dist_mem_gen_v8_0_13 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L neorv32 -L proc_sys_reset_v5_0_13 -L xlconcat_v2_1_3 -L axi_protocol_converter_v2_1_19 -L axi_clock_converter_v2_1_18 -L axi_dwidth_converter_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CKKS_behav xil_defaultlib.test_CKKS xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/MontRed_Stage.sv:49]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/MontRed_Stage.sv:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/MontRed_Stage.sv:49]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/MontRed_Stage.sv:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/MontRed_Stage.sv:49]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/MontRed_Stage.sv:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/MontRed_Stage.sv:49]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/MontRed_Stage.sv:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/MontRed_Stage.sv:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_1.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_cdma_v4_1_19.axi_cdma_pkg
Compiling package neorv32.neorv32_package
Compiling package neorv32.neorv32_application_image
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_1.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=13...]
Compiling architecture ckks_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.CKKS_axi_bram_ctrl_0_0 [ckks_axi_bram_ctrl_0_0_default]
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="kin...
Compiling module xil_defaultlib.CKKS_axi_bram_ctrl_0_bram_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.wrap_brst [\wrap_brst(c_axi_addr_width=18,c...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.wr_chnl [\wr_chnl(c_axi_addr_width=18,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.rd_chnl [\rd_chnl(c_axi_addr_width=18,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.full_axi [\full_axi(c_s_axi_addr_width=18,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=32...]
Compiling architecture ckks_axi_bram_ctrl_1_0_arch of entity xil_defaultlib.CKKS_axi_bram_ctrl_1_0 [ckks_axi_bram_ctrl_1_0_default]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=38,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=38,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=38,...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_pcc [\axi_datamover_pcc(c_dre_align_w...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=7,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_21.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_sf_...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_21.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_cdma_v4_1_19.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_19.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pos_edge_t...]
Compiling architecture implementation of entity axi_cdma_v4_1_19.axi_cdma_pulse_gen [\axi_cdma_pulse_gen(c_pulse_widt...]
Compiling architecture implementation of entity axi_cdma_v4_1_19.axi_cdma_reset [axi_cdma_reset_default]
Compiling architecture implementation of entity axi_cdma_v4_1_19.axi_cdma_lite_if [\axi_cdma_lite_if(c_num_ce=16,c_...]
Compiling architecture implementation of entity axi_cdma_v4_1_19.axi_cdma_register [\axi_cdma_register(c_num_registe...]
Compiling architecture implementation of entity axi_cdma_v4_1_19.axi_cdma_reg_module [axi_cdma_reg_module_default]
Compiling architecture implementation of entity axi_cdma_v4_1_19.axi_cdma_simple_cntlr [\axi_cdma_simple_cntlr(c_dm_cmd_...]
Compiling architecture implementation of entity axi_cdma_v4_1_19.axi_cdma_simple_wrap [\axi_cdma_simple_wrap(c_m_axi_da...]
Compiling architecture implementation of entity axi_cdma_v4_1_19.axi_cdma [\axi_cdma(c_m_axi_data_width=64,...]
Compiling architecture ckks_axi_cdma_0_0_arch of entity xil_defaultlib.CKKS_axi_cdma_0_0 [ckks_axi_cdma_0_0_default]
Compiling architecture structure of entity xil_defaultlib.m00_couplers_imp_5KETHI [m00_couplers_imp_5kethi_default]
Compiling architecture structure of entity xil_defaultlib.m01_couplers_imp_121OWXC [m01_couplers_imp_121owxc_default]
Compiling architecture structure of entity xil_defaultlib.s00_couplers_imp_1MGPU5V [s00_couplers_imp_1mgpu5v_default]
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_a...
Compiling module xil_defaultlib.CKKS_auto_pc_0
Compiling architecture structure of entity xil_defaultlib.s01_couplers_imp_M4DVNP [s01_couplers_imp_m4dvnp_default]
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_srl_f...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_si_transact...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_splitter
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_reg_s...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_wdata_route...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_si_transact...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_si_transact...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_decode...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axi_r...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_reg_s...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_arbite...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_decerr_slav...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_crossbar(C_...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_axi_crossba...
Compiling module xil_defaultlib.CKKS_xbar_0
Compiling architecture structure of entity xil_defaultlib.CKKS_axi_interconnect_0_0 [ckks_axi_interconnect_0_0_defaul...]
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_axi...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_top...
Compiling module xil_defaultlib.CKKS_auto_ds_0
Compiling architecture structure of entity xil_defaultlib.m00_couplers_imp_1XPS17R [m00_couplers_imp_1xps17r_default]
Compiling architecture structure of entity xil_defaultlib.m01_couplers_imp_SDURF5 [m01_couplers_imp_sdurf5_default]
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_axi...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_top...
Compiling module xil_defaultlib.CKKS_auto_us_0
Compiling architecture structure of entity xil_defaultlib.s00_couplers_imp_H6BXUA [s00_couplers_imp_h6bxua_default]
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_decode...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_splitter(C_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_decerr_slav...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_crossbar_sa...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_axi_crossba...
Compiling module xil_defaultlib.CKKS_xbar_1
Compiling architecture structure of entity xil_defaultlib.CKKS_axi_interconnect_1_0 [ckks_axi_interconnect_1_0_defaul...]
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.87...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.CKKS_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.CKKS_clk_wiz_0_0
Compiling architecture neorv32_fifo_rtl of entity neorv32.neorv32_fifo [\neorv32_fifo(fifo_depth=2,fifo_...]
Compiling architecture neorv32_cpu_control_rtl of entity neorv32.neorv32_cpu_control [\neorv32_cpu_control(hart_id="00...]
Compiling architecture neorv32_cpu_regfile_rtl of entity neorv32.neorv32_cpu_regfile [\neorv32_cpu_regfile(rst_en=fals...]
Compiling architecture neorv32_cpu_cp_shifter_rtl of entity neorv32.neorv32_cpu_cp_shifter [\neorv32_cpu_cp_shifter(fast_shi...]
Compiling architecture neorv32_cpu_cpu_rtl of entity neorv32.neorv32_cpu_alu [\neorv32_cpu_alu(cpu_extension_r...]
Compiling architecture neorv32_cpu_lsu_rtl of entity neorv32.neorv32_cpu_lsu [\neorv32_cpu_lsu(amo_lrsc_enable...]
Compiling architecture neorv32_cpu_rtl of entity neorv32.neorv32_cpu [\neorv32_cpu(hart_id="0000000000...]
Compiling architecture neorv32_bus_switch_rtl of entity neorv32.neorv32_bus_switch [\neorv32_bus_switch(port_a_read_...]
Compiling architecture neorv32_imem_rtl of entity neorv32.neorv32_imem [\neorv32_imem(imem_size=524288,i...]
Compiling architecture neorv32_dmem_rtl of entity neorv32.neorv32_dmem [\neorv32_dmem(dmem_size=8192)\]
Compiling architecture neorv32_xbus_rtl of entity neorv32.neorv32_xbus [\neorv32_xbus(timeout_val=64,reg...]
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="kin...
Compiling module xil_defaultlib.NTTPolyBank
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="kin...
Compiling module xil_defaultlib.SharedFFTBramBank
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=1,CYCLE_C...
Compiling module xil_defaultlib.SharedFFTBrams
Compiling module xil_defaultlib.BitReverse(BITWIDTH=13)
Compiling module xil_defaultlib.Expand_default
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=2,CYCLE_C...
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.Project_default
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="kin...
Compiling module xil_defaultlib.CBDPolyBRAM
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="kin...
Compiling module xil_defaultlib.TernaryPolyBRAM
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="kin...
Compiling module xil_defaultlib.FFTTw_RNS_ROM
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1)
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=1,CYCLE_C...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=1)
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=25...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=18...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=48...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture dsp_a_x_b_arch of entity xil_defaultlib.DSP_A_x_B [dsp_a_x_b_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture dsp_a_x_b_p_c_arch of entity xil_defaultlib.DSP_A_x_B_p_C [dsp_a_x_b_p_c_default]
Compiling module xil_defaultlib.IntMultiplier_24x34
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=21...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=7)...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture dsp_a_x_b_doublebuffer_arch of entity xil_defaultlib.DSP_A_x_B_doublebuffer [dsp_a_x_b_doublebuffer_default]
Compiling module xil_defaultlib.CarrySaveAdder(BITWIDTH=60)
Compiling module xil_defaultlib.CarrySaveAdder(BITWIDTH=82)
Compiling module xil_defaultlib.CarrySaveAdder(BITWIDTH=107)
Compiling module xil_defaultlib.CarrySaveAdder
Compiling module xil_defaultlib.IntMultiplier_54x54
Compiling module xil_defaultlib.IntMultPool_default
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,bc...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture montred_dsp_mult_arch of entity xil_defaultlib.MontRed_DSP_Mult [montred_dsp_mult_default]
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=85)
Compiling module xil_defaultlib.MontRed_Stage(T_BITS=108,FIRST_S...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=62)
Compiling module xil_defaultlib.MontRed_Stage(T_BITS=85)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,bc...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture montred_dsp_multadd_arch of entity xil_defaultlib.MontRed_DSP_MultAdd [montred_dsp_multadd_default]
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=24,CYCLE_...
Compiling module xil_defaultlib.MontRed_Stage(T_BITS=62,OUTPUT_S...
Compiling module xil_defaultlib.MontRed
Compiling module xil_defaultlib.ModMul
Compiling module xil_defaultlib.UnifiedTwFctGen(FFT_ON_THE_FLY_G...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=28)
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=28,CYCLE_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="kin...
Compiling module xil_defaultlib.FFTAllTwiddleROM
Compiling module xil_defaultlib.FFTTwFctStorage
Compiling module xil_defaultlib.FLPAdderDenormalization
Compiling module xil_defaultlib.LeadingZeroCount(BITWIDTH=53)
Compiling module xil_defaultlib.FLPAdderSigAddNormalize
Compiling module xil_defaultlib.FFTButterflyAddStage
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=1,CYCLE_C...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=12,CYCLE_...
Compiling module xil_defaultlib.FLPMultiplier
Compiling module xil_defaultlib.FLPAdderDenormalization(DO_SUBST...
Compiling module xil_defaultlib.FLPAdder(DO_SUBSTRACTION=1)
Compiling module xil_defaultlib.FLPAdder
Compiling module xil_defaultlib.ComplexMultiplier
Compiling module xil_defaultlib.FFTButterfly
Compiling module xil_defaultlib.ModAdd
Compiling module xil_defaultlib.ModSub
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=54,CYCLE_...
Compiling module xil_defaultlib.INTTScale
Compiling module xil_defaultlib.NTTButterfly
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=1,CYCLE_C...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=12)
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=12,CYCLE_...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=128)
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=54)
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=12,CYCLE_...
Compiling module xil_defaultlib.UnifiedLoadLogic(MULT_LAT=14)
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=1,CYCLE_C...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=1,CYCLE_C...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=1,CYCLE_C...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=1,CYCLE_C...
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=12,CYCLE_...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=12,CYCLE_...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=12,CYCLE_...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=12,CYCLE_...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=64)
Compiling module xil_defaultlib.UnifiedStoreLogic(MULT_LAT=14)
Compiling module xil_defaultlib.UnifiedTransformation(FFT_ON_THE...
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=2,CYCLE_C...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=1,CYCLE_C...
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=13,CYCLE_...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=13,CYCLE_...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=13,CYCLE_...
Compiling module xil_defaultlib.RNSErrorPolys
Compiling module xil_defaultlib.RNS(ROM_BASE_ADDR=39)
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=13,CYCLE_...
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=13,CYCLE_...
Compiling module xil_defaultlib.DelayRegisterReset(BITWIDTH=1,CY...
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.HammingWeight
Compiling module xil_defaultlib.trivium64_update
Compiling module xil_defaultlib.TriviumAdapter
Compiling module xil_defaultlib.RandomSampling
Compiling module xil_defaultlib.DelayRegister(BITWIDTH=13,CYCLE_...
Compiling module xil_defaultlib.IntToFlPDouble
Compiling module xil_defaultlib.IntToFlPWrapper
Compiling module xil_defaultlib.ComputeCore
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.INS_RAM
Compiling module xil_defaultlib.ISA_control
Compiling module xil_defaultlib.ComputeCoreWrapper
Compiling architecture neorv32_cfs_rtl of entity neorv32.neorv32_cfs [\neorv32_cfs(cfs_config="0000000...]
Compiling architecture neorv32_mtime_rtl of entity neorv32.neorv32_mtime [neorv32_mtime_default]
Compiling architecture neorv32_fifo_rtl of entity neorv32.neorv32_fifo [\neorv32_fifo(fifo_depth=32,fifo...]
Compiling architecture neorv32_uart_rtl of entity neorv32.neorv32_uart [\neorv32_uart(sim_log_file="neor...]
Compiling architecture neorv32_sysinfo_rtl of entity neorv32.neorv32_sysinfo [\neorv32_sysinfo(clock_frequency...]
Compiling architecture neorv32_bus_io_switch_rtl of entity neorv32.neorv32_bus_io_switch [\neorv32_bus_io_switch(dev_size=...]
Compiling architecture neorv32_bus_gateway_rtl of entity neorv32.neorv32_bus_gateway [\neorv32_bus_gateway(timeout=15,...]
Compiling architecture neorv32_top_rtl of entity neorv32.neorv32_top [\neorv32_top(clock_frequency=100...]
Compiling architecture neorv32_vivado_ip_rtl of entity xil_defaultlib.neorv32_vivado_ip [\neorv32_vivado_ip(mem_int_imem_...]
Compiling architecture ckks_neorv32_vivado_ip_0_0_arch of entity xil_defaultlib.CKKS_neorv32_vivado_ip_0_0 [ckks_neorv32_vivado_ip_0_0_defau...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="kintex...]
Compiling architecture ckks_proc_sys_reset_0_0_arch of entity xil_defaultlib.CKKS_proc_sys_reset_0_0 [ckks_proc_sys_reset_0_0_default]
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(IN0_WID...
Compiling module xil_defaultlib.CKKS_xlconcat_0_0
Compiling architecture structure of entity xil_defaultlib.CKKS [ckks_default]
Compiling architecture tb of entity xil_defaultlib.test_ckks
Built simulation snapshot test_CKKS_behav
