
RF_Driver_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035c8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08003798  08003798  00013798  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037fc  080037fc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080037fc  080037fc  000137fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003804  08003804  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003804  08003804  00013804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003808  08003808  00013808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800380c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  20000070  0800387c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000138  0800387c  00020138  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009e0d  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000019cb  00000000  00000000  00029ead  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000008e8  00000000  00000000  0002b878  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000800  00000000  00000000  0002c160  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021907  00000000  00000000  0002c960  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000894d  00000000  00000000  0004e267  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ca062  00000000  00000000  00056bb4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00120c16  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002658  00000000  00000000  00120c94  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003780 	.word	0x08003780

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08003780 	.word	0x08003780

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b972 	b.w	80005bc <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	4688      	mov	r8, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14b      	bne.n	8000396 <__udivmoddi4+0xa6>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4615      	mov	r5, r2
 8000302:	d967      	bls.n	80003d4 <__udivmoddi4+0xe4>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0720 	rsb	r7, r2, #32
 800030e:	fa01 f302 	lsl.w	r3, r1, r2
 8000312:	fa20 f707 	lsr.w	r7, r0, r7
 8000316:	4095      	lsls	r5, r2
 8000318:	ea47 0803 	orr.w	r8, r7, r3
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbb8 f7fe 	udiv	r7, r8, lr
 8000328:	fa1f fc85 	uxth.w	ip, r5
 800032c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000330:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000334:	fb07 f10c 	mul.w	r1, r7, ip
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18eb      	adds	r3, r5, r3
 800033e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000342:	f080 811b 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8118 	bls.w	800057c <__udivmoddi4+0x28c>
 800034c:	3f02      	subs	r7, #2
 800034e:	442b      	add	r3, r5
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0fe 	udiv	r0, r3, lr
 8000358:	fb0e 3310 	mls	r3, lr, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fc0c 	mul.w	ip, r0, ip
 8000364:	45a4      	cmp	ip, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	192c      	adds	r4, r5, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	f080 8107 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000372:	45a4      	cmp	ip, r4
 8000374:	f240 8104 	bls.w	8000580 <__udivmoddi4+0x290>
 8000378:	3802      	subs	r0, #2
 800037a:	442c      	add	r4, r5
 800037c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000380:	eba4 040c 	sub.w	r4, r4, ip
 8000384:	2700      	movs	r7, #0
 8000386:	b11e      	cbz	r6, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c6 4300 	strd	r4, r3, [r6]
 8000390:	4639      	mov	r1, r7
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0xbe>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80eb 	beq.w	8000576 <__udivmoddi4+0x286>
 80003a0:	2700      	movs	r7, #0
 80003a2:	e9c6 0100 	strd	r0, r1, [r6]
 80003a6:	4638      	mov	r0, r7
 80003a8:	4639      	mov	r1, r7
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	fab3 f783 	clz	r7, r3
 80003b2:	2f00      	cmp	r7, #0
 80003b4:	d147      	bne.n	8000446 <__udivmoddi4+0x156>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d302      	bcc.n	80003c0 <__udivmoddi4+0xd0>
 80003ba:	4282      	cmp	r2, r0
 80003bc:	f200 80fa 	bhi.w	80005b4 <__udivmoddi4+0x2c4>
 80003c0:	1a84      	subs	r4, r0, r2
 80003c2:	eb61 0303 	sbc.w	r3, r1, r3
 80003c6:	2001      	movs	r0, #1
 80003c8:	4698      	mov	r8, r3
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	d0e0      	beq.n	8000390 <__udivmoddi4+0xa0>
 80003ce:	e9c6 4800 	strd	r4, r8, [r6]
 80003d2:	e7dd      	b.n	8000390 <__udivmoddi4+0xa0>
 80003d4:	b902      	cbnz	r2, 80003d8 <__udivmoddi4+0xe8>
 80003d6:	deff      	udf	#255	; 0xff
 80003d8:	fab2 f282 	clz	r2, r2
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f040 808f 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e2:	1b49      	subs	r1, r1, r5
 80003e4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003e8:	fa1f f885 	uxth.w	r8, r5
 80003ec:	2701      	movs	r7, #1
 80003ee:	fbb1 fcfe 	udiv	ip, r1, lr
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003f8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003fc:	fb08 f10c 	mul.w	r1, r8, ip
 8000400:	4299      	cmp	r1, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x124>
 8000404:	18eb      	adds	r3, r5, r3
 8000406:	f10c 30ff 	add.w	r0, ip, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4299      	cmp	r1, r3
 800040e:	f200 80cd 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 8000412:	4684      	mov	ip, r0
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	b2a3      	uxth	r3, r4
 8000418:	fbb1 f0fe 	udiv	r0, r1, lr
 800041c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000420:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000424:	fb08 f800 	mul.w	r8, r8, r0
 8000428:	45a0      	cmp	r8, r4
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x14c>
 800042c:	192c      	adds	r4, r5, r4
 800042e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x14a>
 8000434:	45a0      	cmp	r8, r4
 8000436:	f200 80b6 	bhi.w	80005a6 <__udivmoddi4+0x2b6>
 800043a:	4618      	mov	r0, r3
 800043c:	eba4 0408 	sub.w	r4, r4, r8
 8000440:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000444:	e79f      	b.n	8000386 <__udivmoddi4+0x96>
 8000446:	f1c7 0c20 	rsb	ip, r7, #32
 800044a:	40bb      	lsls	r3, r7
 800044c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000450:	ea4e 0e03 	orr.w	lr, lr, r3
 8000454:	fa01 f407 	lsl.w	r4, r1, r7
 8000458:	fa20 f50c 	lsr.w	r5, r0, ip
 800045c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000460:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000464:	4325      	orrs	r5, r4
 8000466:	fbb3 f9f8 	udiv	r9, r3, r8
 800046a:	0c2c      	lsrs	r4, r5, #16
 800046c:	fb08 3319 	mls	r3, r8, r9, r3
 8000470:	fa1f fa8e 	uxth.w	sl, lr
 8000474:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000478:	fb09 f40a 	mul.w	r4, r9, sl
 800047c:	429c      	cmp	r4, r3
 800047e:	fa02 f207 	lsl.w	r2, r2, r7
 8000482:	fa00 f107 	lsl.w	r1, r0, r7
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1e 0303 	adds.w	r3, lr, r3
 800048c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000490:	f080 8087 	bcs.w	80005a2 <__udivmoddi4+0x2b2>
 8000494:	429c      	cmp	r4, r3
 8000496:	f240 8084 	bls.w	80005a2 <__udivmoddi4+0x2b2>
 800049a:	f1a9 0902 	sub.w	r9, r9, #2
 800049e:	4473      	add	r3, lr
 80004a0:	1b1b      	subs	r3, r3, r4
 80004a2:	b2ad      	uxth	r5, r5
 80004a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004a8:	fb08 3310 	mls	r3, r8, r0, r3
 80004ac:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004b0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004b4:	45a2      	cmp	sl, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1e 0404 	adds.w	r4, lr, r4
 80004bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c0:	d26b      	bcs.n	800059a <__udivmoddi4+0x2aa>
 80004c2:	45a2      	cmp	sl, r4
 80004c4:	d969      	bls.n	800059a <__udivmoddi4+0x2aa>
 80004c6:	3802      	subs	r0, #2
 80004c8:	4474      	add	r4, lr
 80004ca:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ce:	fba0 8902 	umull	r8, r9, r0, r2
 80004d2:	eba4 040a 	sub.w	r4, r4, sl
 80004d6:	454c      	cmp	r4, r9
 80004d8:	46c2      	mov	sl, r8
 80004da:	464b      	mov	r3, r9
 80004dc:	d354      	bcc.n	8000588 <__udivmoddi4+0x298>
 80004de:	d051      	beq.n	8000584 <__udivmoddi4+0x294>
 80004e0:	2e00      	cmp	r6, #0
 80004e2:	d069      	beq.n	80005b8 <__udivmoddi4+0x2c8>
 80004e4:	ebb1 050a 	subs.w	r5, r1, sl
 80004e8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ec:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004f0:	40fd      	lsrs	r5, r7
 80004f2:	40fc      	lsrs	r4, r7
 80004f4:	ea4c 0505 	orr.w	r5, ip, r5
 80004f8:	e9c6 5400 	strd	r5, r4, [r6]
 80004fc:	2700      	movs	r7, #0
 80004fe:	e747      	b.n	8000390 <__udivmoddi4+0xa0>
 8000500:	f1c2 0320 	rsb	r3, r2, #32
 8000504:	fa20 f703 	lsr.w	r7, r0, r3
 8000508:	4095      	lsls	r5, r2
 800050a:	fa01 f002 	lsl.w	r0, r1, r2
 800050e:	fa21 f303 	lsr.w	r3, r1, r3
 8000512:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000516:	4338      	orrs	r0, r7
 8000518:	0c01      	lsrs	r1, r0, #16
 800051a:	fbb3 f7fe 	udiv	r7, r3, lr
 800051e:	fa1f f885 	uxth.w	r8, r5
 8000522:	fb0e 3317 	mls	r3, lr, r7, r3
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb07 f308 	mul.w	r3, r7, r8
 800052e:	428b      	cmp	r3, r1
 8000530:	fa04 f402 	lsl.w	r4, r4, r2
 8000534:	d907      	bls.n	8000546 <__udivmoddi4+0x256>
 8000536:	1869      	adds	r1, r5, r1
 8000538:	f107 3cff 	add.w	ip, r7, #4294967295
 800053c:	d22f      	bcs.n	800059e <__udivmoddi4+0x2ae>
 800053e:	428b      	cmp	r3, r1
 8000540:	d92d      	bls.n	800059e <__udivmoddi4+0x2ae>
 8000542:	3f02      	subs	r7, #2
 8000544:	4429      	add	r1, r5
 8000546:	1acb      	subs	r3, r1, r3
 8000548:	b281      	uxth	r1, r0
 800054a:	fbb3 f0fe 	udiv	r0, r3, lr
 800054e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000552:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000556:	fb00 f308 	mul.w	r3, r0, r8
 800055a:	428b      	cmp	r3, r1
 800055c:	d907      	bls.n	800056e <__udivmoddi4+0x27e>
 800055e:	1869      	adds	r1, r5, r1
 8000560:	f100 3cff 	add.w	ip, r0, #4294967295
 8000564:	d217      	bcs.n	8000596 <__udivmoddi4+0x2a6>
 8000566:	428b      	cmp	r3, r1
 8000568:	d915      	bls.n	8000596 <__udivmoddi4+0x2a6>
 800056a:	3802      	subs	r0, #2
 800056c:	4429      	add	r1, r5
 800056e:	1ac9      	subs	r1, r1, r3
 8000570:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000574:	e73b      	b.n	80003ee <__udivmoddi4+0xfe>
 8000576:	4637      	mov	r7, r6
 8000578:	4630      	mov	r0, r6
 800057a:	e709      	b.n	8000390 <__udivmoddi4+0xa0>
 800057c:	4607      	mov	r7, r0
 800057e:	e6e7      	b.n	8000350 <__udivmoddi4+0x60>
 8000580:	4618      	mov	r0, r3
 8000582:	e6fb      	b.n	800037c <__udivmoddi4+0x8c>
 8000584:	4541      	cmp	r1, r8
 8000586:	d2ab      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 8000588:	ebb8 0a02 	subs.w	sl, r8, r2
 800058c:	eb69 020e 	sbc.w	r2, r9, lr
 8000590:	3801      	subs	r0, #1
 8000592:	4613      	mov	r3, r2
 8000594:	e7a4      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000596:	4660      	mov	r0, ip
 8000598:	e7e9      	b.n	800056e <__udivmoddi4+0x27e>
 800059a:	4618      	mov	r0, r3
 800059c:	e795      	b.n	80004ca <__udivmoddi4+0x1da>
 800059e:	4667      	mov	r7, ip
 80005a0:	e7d1      	b.n	8000546 <__udivmoddi4+0x256>
 80005a2:	4681      	mov	r9, r0
 80005a4:	e77c      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a6:	3802      	subs	r0, #2
 80005a8:	442c      	add	r4, r5
 80005aa:	e747      	b.n	800043c <__udivmoddi4+0x14c>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	442b      	add	r3, r5
 80005b2:	e72f      	b.n	8000414 <__udivmoddi4+0x124>
 80005b4:	4638      	mov	r0, r7
 80005b6:	e708      	b.n	80003ca <__udivmoddi4+0xda>
 80005b8:	4637      	mov	r7, r6
 80005ba:	e6e9      	b.n	8000390 <__udivmoddi4+0xa0>

080005bc <__aeabi_idiv0>:
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <AD9838_Init>:
 * @brief Initializes the SPI communication peripheral and resets the part.
 *
 * @return 1.
*******************************************************************************/
unsigned char AD9838_Init(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
    GPIO1_PIN_OUT;
   	GPIO2_PIN_OUT;
    GPIO1_PIN_HIGH;
   	GPIO2_PIN_HIGH;

    SPI_Init(0, 1000000, 1, 1);
 80005c4:	2301      	movs	r3, #1
 80005c6:	2201      	movs	r2, #1
 80005c8:	4905      	ldr	r1, [pc, #20]	; (80005e0 <AD9838_Init+0x20>)
 80005ca:	2000      	movs	r0, #0
 80005cc:	f000 f8b6 	bl	800073c <SPI_Init>
    AD9838_SetRegisterValue(AD9838_REG_CMD | AD9838_RESET);
 80005d0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80005d4:	f000 f81c 	bl	8000610 <AD9838_SetRegisterValue>
	
    return (1);
 80005d8:	2301      	movs	r3, #1
}
 80005da:	4618      	mov	r0, r3
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	000f4240 	.word	0x000f4240

080005e4 <AD9838_Reset>:
 * @brief Sets the Reset bit of the AD9838.
 *
 * @return None.
*******************************************************************************/
void AD9838_Reset(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
    AD9838_SetRegisterValue(AD9838_REG_CMD | AD9838_RESET);
 80005e8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80005ec:	f000 f810 	bl	8000610 <AD9838_SetRegisterValue>
    HAL_Delay(0.01);
 80005f0:	2000      	movs	r0, #0
 80005f2:	f000 fd59 	bl	80010a8 <HAL_Delay>
}
 80005f6:	bf00      	nop
 80005f8:	bd80      	pop	{r7, pc}

080005fa <AD9838_ClearReset>:
 * @brief Clears the Reset bit of the AD9838.
 *
 * @return None.
*******************************************************************************/
void AD9838_ClearReset(void)
{
 80005fa:	b580      	push	{r7, lr}
 80005fc:	af00      	add	r7, sp, #0
	AD9838_SetRegisterValue(AD9838_REG_CMD);
 80005fe:	2000      	movs	r0, #0
 8000600:	f000 f806 	bl	8000610 <AD9838_SetRegisterValue>
	HAL_Delay(0.01);
 8000604:	2000      	movs	r0, #0
 8000606:	f000 fd4f 	bl	80010a8 <HAL_Delay>
}
 800060a:	bf00      	nop
 800060c:	bd80      	pop	{r7, pc}
	...

08000610 <AD9838_SetRegisterValue>:
 * @param -  regValue - The value to write to the register.
 *
 * @return  None.    
*******************************************************************************/
void AD9838_SetRegisterValue(unsigned short regValue)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b084      	sub	sp, #16
 8000614:	af00      	add	r7, sp, #0
 8000616:	4603      	mov	r3, r0
 8000618:	80fb      	strh	r3, [r7, #6]
	unsigned char data[5] = {0x03, 0x00, 0x00};	
 800061a:	f107 0308 	add.w	r3, r7, #8
 800061e:	2200      	movs	r2, #0
 8000620:	601a      	str	r2, [r3, #0]
 8000622:	711a      	strb	r2, [r3, #4]
 8000624:	2303      	movs	r3, #3
 8000626:	723b      	strb	r3, [r7, #8]
	
	data[1] = (unsigned char)((regValue & 0xFF00) >> 8);
 8000628:	88fb      	ldrh	r3, [r7, #6]
 800062a:	0a1b      	lsrs	r3, r3, #8
 800062c:	b29b      	uxth	r3, r3
 800062e:	b2db      	uxtb	r3, r3
 8000630:	727b      	strb	r3, [r7, #9]
	data[2] = (unsigned char)((regValue & 0x00FF) >> 0);
 8000632:	88fb      	ldrh	r3, [r7, #6]
 8000634:	b2db      	uxtb	r3, r3
 8000636:	72bb      	strb	r3, [r7, #10]
	ADI_CS_LOW;	    
 8000638:	2200      	movs	r2, #0
 800063a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800063e:	480c      	ldr	r0, [pc, #48]	; (8000670 <AD9838_SetRegisterValue+0x60>)
 8000640:	f000 ffcc 	bl	80015dc <HAL_GPIO_WritePin>
	HAL_Delay(0.01);
 8000644:	2000      	movs	r0, #0
 8000646:	f000 fd2f 	bl	80010a8 <HAL_Delay>
	SPI_Write(data,2);
 800064a:	f107 0308 	add.w	r3, r7, #8
 800064e:	2102      	movs	r1, #2
 8000650:	4618      	mov	r0, r3
 8000652:	f000 f88d 	bl	8000770 <SPI_Write>
	HAL_Delay(0.01);
 8000656:	2000      	movs	r0, #0
 8000658:	f000 fd26 	bl	80010a8 <HAL_Delay>
	ADI_CS_HIGH;
 800065c:	2201      	movs	r2, #1
 800065e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000662:	4803      	ldr	r0, [pc, #12]	; (8000670 <AD9838_SetRegisterValue+0x60>)
 8000664:	f000 ffba 	bl	80015dc <HAL_GPIO_WritePin>
}
 8000668:	bf00      	nop
 800066a:	3710      	adds	r7, #16
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	40020000 	.word	0x40020000

08000674 <AD9838_SetFrequency>:
 * @param -  val - The value to be written.
 *
 * @return  None.    
*******************************************************************************/
void AD9838_SetFrequency(unsigned short reg, unsigned long val)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b084      	sub	sp, #16
 8000678:	af00      	add	r7, sp, #0
 800067a:	4603      	mov	r3, r0
 800067c:	6039      	str	r1, [r7, #0]
 800067e:	80fb      	strh	r3, [r7, #6]
	unsigned short freqHi = reg;
 8000680:	88fb      	ldrh	r3, [r7, #6]
 8000682:	81fb      	strh	r3, [r7, #14]
	unsigned short freqLo = reg;
 8000684:	88fb      	ldrh	r3, [r7, #6]
 8000686:	81bb      	strh	r3, [r7, #12]
	
	FSEL_PIN_OUT;		// Declare FSEL pin as output
	PSEL_PIN_OUT;		// Declare PSEL pin as output
	PSEL_LOW;
	FSEL_LOW;
	freqHi |= (val & 0xFFFC000) >> 14 ;
 8000688:	683b      	ldr	r3, [r7, #0]
 800068a:	0b9b      	lsrs	r3, r3, #14
 800068c:	b29b      	uxth	r3, r3
 800068e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000692:	b29a      	uxth	r2, r3
 8000694:	89fb      	ldrh	r3, [r7, #14]
 8000696:	4313      	orrs	r3, r2
 8000698:	81fb      	strh	r3, [r7, #14]
	freqLo |= (val & 0x3FFF);
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	b29b      	uxth	r3, r3
 800069e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80006a2:	b29a      	uxth	r2, r3
 80006a4:	89bb      	ldrh	r3, [r7, #12]
 80006a6:	4313      	orrs	r3, r2
 80006a8:	81bb      	strh	r3, [r7, #12]
	AD9838_SetRegisterValue(AD9838_B28);
 80006aa:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80006ae:	f7ff ffaf 	bl	8000610 <AD9838_SetRegisterValue>
	AD9838_SetRegisterValue(freqLo);
 80006b2:	89bb      	ldrh	r3, [r7, #12]
 80006b4:	4618      	mov	r0, r3
 80006b6:	f7ff ffab 	bl	8000610 <AD9838_SetRegisterValue>
	AD9838_SetRegisterValue(freqHi);
 80006ba:	89fb      	ldrh	r3, [r7, #14]
 80006bc:	4618      	mov	r0, r3
 80006be:	f7ff ffa7 	bl	8000610 <AD9838_SetRegisterValue>
}
 80006c2:	bf00      	nop
 80006c4:	3710      	adds	r7, #16
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}

080006ca <AD9838_SetPhase>:
 * @param -  val - The value to be written.
 *
 * @return  None.    
*******************************************************************************/
void AD9838_SetPhase(unsigned short reg, unsigned short val)
{
 80006ca:	b580      	push	{r7, lr}
 80006cc:	b084      	sub	sp, #16
 80006ce:	af00      	add	r7, sp, #0
 80006d0:	4603      	mov	r3, r0
 80006d2:	460a      	mov	r2, r1
 80006d4:	80fb      	strh	r3, [r7, #6]
 80006d6:	4613      	mov	r3, r2
 80006d8:	80bb      	strh	r3, [r7, #4]
	unsigned short phase = reg;
 80006da:	88fb      	ldrh	r3, [r7, #6]
 80006dc:	81fb      	strh	r3, [r7, #14]
	phase |= val;
 80006de:	89fa      	ldrh	r2, [r7, #14]
 80006e0:	88bb      	ldrh	r3, [r7, #4]
 80006e2:	4313      	orrs	r3, r2
 80006e4:	81fb      	strh	r3, [r7, #14]
	AD9838_SetRegisterValue(phase);
 80006e6:	89fb      	ldrh	r3, [r7, #14]
 80006e8:	4618      	mov	r0, r3
 80006ea:	f7ff ff91 	bl	8000610 <AD9838_SetRegisterValue>
}
 80006ee:	bf00      	nop
 80006f0:	3710      	adds	r7, #16
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}

080006f6 <AD9838_Setup>:
*******************************************************************************/
void AD9838_Setup(unsigned short freq,
				  unsigned short phase,
			 	  unsigned short type,
				  unsigned short commandType)
{
 80006f6:	b590      	push	{r4, r7, lr}
 80006f8:	b085      	sub	sp, #20
 80006fa:	af00      	add	r7, sp, #0
 80006fc:	4604      	mov	r4, r0
 80006fe:	4608      	mov	r0, r1
 8000700:	4611      	mov	r1, r2
 8000702:	461a      	mov	r2, r3
 8000704:	4623      	mov	r3, r4
 8000706:	80fb      	strh	r3, [r7, #6]
 8000708:	4603      	mov	r3, r0
 800070a:	80bb      	strh	r3, [r7, #4]
 800070c:	460b      	mov	r3, r1
 800070e:	807b      	strh	r3, [r7, #2]
 8000710:	4613      	mov	r3, r2
 8000712:	803b      	strh	r3, [r7, #0]
	unsigned short val = 0;
 8000714:	2300      	movs	r3, #0
 8000716:	81fb      	strh	r3, [r7, #14]
	val = freq | phase | type | commandType;
 8000718:	88fa      	ldrh	r2, [r7, #6]
 800071a:	88bb      	ldrh	r3, [r7, #4]
 800071c:	4313      	orrs	r3, r2
 800071e:	b29a      	uxth	r2, r3
 8000720:	887b      	ldrh	r3, [r7, #2]
 8000722:	4313      	orrs	r3, r2
 8000724:	b29a      	uxth	r2, r3
 8000726:	883b      	ldrh	r3, [r7, #0]
 8000728:	4313      	orrs	r3, r2
 800072a:	81fb      	strh	r3, [r7, #14]
		else
		{
			PSEL_LOW;	
		}
	}
	AD9838_SetRegisterValue(val);
 800072c:	89fb      	ldrh	r3, [r7, #14]
 800072e:	4618      	mov	r0, r3
 8000730:	f7ff ff6e 	bl	8000610 <AD9838_SetRegisterValue>

}
 8000734:	bf00      	nop
 8000736:	3714      	adds	r7, #20
 8000738:	46bd      	mov	sp, r7
 800073a:	bd90      	pop	{r4, r7, pc}

0800073c <SPI_Init>:
*******************************************************************************/
unsigned char SPI_Init(unsigned char lsbFirst,
                       unsigned long clockFreq,
                       unsigned char clockPol,
                       unsigned char clockPha)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6039      	str	r1, [r7, #0]
 8000744:	4611      	mov	r1, r2
 8000746:	461a      	mov	r2, r3
 8000748:	4603      	mov	r3, r0
 800074a:	71fb      	strb	r3, [r7, #7]
 800074c:	460b      	mov	r3, r1
 800074e:	71bb      	strb	r3, [r7, #6]
 8000750:	4613      	mov	r3, r2
 8000752:	717b      	strb	r3, [r7, #5]
	ADI_CS_HIGH;
 8000754:	2201      	movs	r2, #1
 8000756:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800075a:	4804      	ldr	r0, [pc, #16]	; (800076c <SPI_Init+0x30>)
 800075c:	f000 ff3e 	bl	80015dc <HAL_GPIO_WritePin>
	return 1;
 8000760:	2301      	movs	r3, #1
}
 8000762:	4618      	mov	r0, r3
 8000764:	3708      	adds	r7, #8
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	40020000 	.word	0x40020000

08000770 <SPI_Write>:
 *
 * @return Number of written bytes.
*******************************************************************************/
unsigned char SPI_Write(unsigned char* data,
                        unsigned char bytesNumber)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b09e      	sub	sp, #120	; 0x78
 8000774:	af02      	add	r7, sp, #8
 8000776:	6078      	str	r0, [r7, #4]
 8000778:	460b      	mov	r3, r1
 800077a:	70fb      	strb	r3, [r7, #3]
	unsigned char chipSelect = data[0];
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
	unsigned char writeData[4] = {0, 0, 0, 0};
 8000784:	2300      	movs	r3, #0
 8000786:	663b      	str	r3, [r7, #96]	; 0x60
	unsigned char readData[4] = {0, 0, 0, 0};
 8000788:	2300      	movs	r3, #0
 800078a:	65fb      	str	r3, [r7, #92]	; 0x5c
	unsigned char byte = 0;
 800078c:	2300      	movs	r3, #0
 800078e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	for (byte = 0; byte < bytesNumber; byte++) {
 8000792:	2300      	movs	r3, #0
 8000794:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8000798:	e011      	b.n	80007be <SPI_Write+0x4e>
		writeData[byte] = data[byte + 1];
 800079a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800079e:	3301      	adds	r3, #1
 80007a0:	687a      	ldr	r2, [r7, #4]
 80007a2:	441a      	add	r2, r3
 80007a4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80007a8:	7812      	ldrb	r2, [r2, #0]
 80007aa:	f107 0170 	add.w	r1, r7, #112	; 0x70
 80007ae:	440b      	add	r3, r1
 80007b0:	f803 2c10 	strb.w	r2, [r3, #-16]
	for (byte = 0; byte < bytesNumber; byte++) {
 80007b4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80007b8:	3301      	adds	r3, #1
 80007ba:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 80007be:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 80007c2:	78fb      	ldrb	r3, [r7, #3]
 80007c4:	429a      	cmp	r2, r3
 80007c6:	d3e8      	bcc.n	800079a <SPI_Write+0x2a>
	}
	SPI_HandleTypeDef* spi = Get_SPI();
 80007c8:	f000 fa5c 	bl	8000c84 <Get_SPI>
 80007cc:	66b8      	str	r0, [r7, #104]	; 0x68
	HAL_StatusTypeDef status;
	for (byte = 0; byte < bytesNumber; byte++) {
 80007ce:	2300      	movs	r3, #0
 80007d0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 80007d4:	e01b      	b.n	800080e <SPI_Write+0x9e>
		status = HAL_SPI_TransmitReceive(spi, (uint8_t*)&writeData[byte], (uint8_t*)readData, 1, 100);
 80007d6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80007da:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80007de:	18d1      	adds	r1, r2, r3
 80007e0:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80007e4:	2364      	movs	r3, #100	; 0x64
 80007e6:	9300      	str	r3, [sp, #0]
 80007e8:	2301      	movs	r3, #1
 80007ea:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80007ec:	f001 fc88 	bl	8002100 <HAL_SPI_TransmitReceive>
 80007f0:	4603      	mov	r3, r0
 80007f2:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
		while (HAL_SPI_GetState(spi) != HAL_SPI_STATE_READY);
 80007f6:	bf00      	nop
 80007f8:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80007fa:	f001 fe23 	bl	8002444 <HAL_SPI_GetState>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b01      	cmp	r3, #1
 8000802:	d1f9      	bne.n	80007f8 <SPI_Write+0x88>
	for (byte = 0; byte < bytesNumber; byte++) {
 8000804:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000808:	3301      	adds	r3, #1
 800080a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 800080e:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8000812:	78fb      	ldrb	r3, [r7, #3]
 8000814:	429a      	cmp	r2, r3
 8000816:	d3de      	bcc.n	80007d6 <SPI_Write+0x66>
	}
	UART_HandleTypeDef* uart = Get_UART();
 8000818:	f000 fa3e 	bl	8000c98 <Get_UART>
 800081c:	6678      	str	r0, [r7, #100]	; 0x64
	if (status == HAL_OK) {
 800081e:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8000822:	2b00      	cmp	r3, #0
 8000824:	d115      	bne.n	8000852 <SPI_Write+0xe2>
		char msg[16];
		sprintf(msg, "%s\n", "OK");
 8000826:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800082a:	4a3e      	ldr	r2, [pc, #248]	; (8000924 <SPI_Write+0x1b4>)
 800082c:	493e      	ldr	r1, [pc, #248]	; (8000928 <SPI_Write+0x1b8>)
 800082e:	4618      	mov	r0, r3
 8000830:	f002 fba0 	bl	8002f74 <siprintf>
		HAL_UART_Transmit(uart, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000834:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000838:	4618      	mov	r0, r3
 800083a:	f7ff fce9 	bl	8000210 <strlen>
 800083e:	4603      	mov	r3, r0
 8000840:	b29a      	uxth	r2, r3
 8000842:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8000846:	f04f 33ff 	mov.w	r3, #4294967295
 800084a:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800084c:	f001 ff01 	bl	8002652 <HAL_UART_Transmit>
 8000850:	e062      	b.n	8000918 <SPI_Write+0x1a8>
	} else if (status == HAL_ERROR) {
 8000852:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8000856:	2b01      	cmp	r3, #1
 8000858:	d115      	bne.n	8000886 <SPI_Write+0x116>
		char msg[16];
		sprintf(msg, "%s\n", "ER");
 800085a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800085e:	4a33      	ldr	r2, [pc, #204]	; (800092c <SPI_Write+0x1bc>)
 8000860:	4931      	ldr	r1, [pc, #196]	; (8000928 <SPI_Write+0x1b8>)
 8000862:	4618      	mov	r0, r3
 8000864:	f002 fb86 	bl	8002f74 <siprintf>
		HAL_UART_Transmit(uart, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000868:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800086c:	4618      	mov	r0, r3
 800086e:	f7ff fccf 	bl	8000210 <strlen>
 8000872:	4603      	mov	r3, r0
 8000874:	b29a      	uxth	r2, r3
 8000876:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 800087a:	f04f 33ff 	mov.w	r3, #4294967295
 800087e:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8000880:	f001 fee7 	bl	8002652 <HAL_UART_Transmit>
 8000884:	e048      	b.n	8000918 <SPI_Write+0x1a8>
	} else if (status == HAL_BUSY) {
 8000886:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 800088a:	2b02      	cmp	r3, #2
 800088c:	d115      	bne.n	80008ba <SPI_Write+0x14a>
		char msg[16];
		sprintf(msg, "%s\n", "BU");
 800088e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000892:	4a27      	ldr	r2, [pc, #156]	; (8000930 <SPI_Write+0x1c0>)
 8000894:	4924      	ldr	r1, [pc, #144]	; (8000928 <SPI_Write+0x1b8>)
 8000896:	4618      	mov	r0, r3
 8000898:	f002 fb6c 	bl	8002f74 <siprintf>
		HAL_UART_Transmit(uart, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800089c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80008a0:	4618      	mov	r0, r3
 80008a2:	f7ff fcb5 	bl	8000210 <strlen>
 80008a6:	4603      	mov	r3, r0
 80008a8:	b29a      	uxth	r2, r3
 80008aa:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80008ae:	f04f 33ff 	mov.w	r3, #4294967295
 80008b2:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80008b4:	f001 fecd 	bl	8002652 <HAL_UART_Transmit>
 80008b8:	e02e      	b.n	8000918 <SPI_Write+0x1a8>
	} else if (status == HAL_TIMEOUT) {
 80008ba:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 80008be:	2b03      	cmp	r3, #3
 80008c0:	d115      	bne.n	80008ee <SPI_Write+0x17e>
		char msg[16];
		sprintf(msg, "%s\n", "TO");
 80008c2:	f107 031c 	add.w	r3, r7, #28
 80008c6:	4a1b      	ldr	r2, [pc, #108]	; (8000934 <SPI_Write+0x1c4>)
 80008c8:	4917      	ldr	r1, [pc, #92]	; (8000928 <SPI_Write+0x1b8>)
 80008ca:	4618      	mov	r0, r3
 80008cc:	f002 fb52 	bl	8002f74 <siprintf>
		HAL_UART_Transmit(uart, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80008d0:	f107 031c 	add.w	r3, r7, #28
 80008d4:	4618      	mov	r0, r3
 80008d6:	f7ff fc9b 	bl	8000210 <strlen>
 80008da:	4603      	mov	r3, r0
 80008dc:	b29a      	uxth	r2, r3
 80008de:	f107 011c 	add.w	r1, r7, #28
 80008e2:	f04f 33ff 	mov.w	r3, #4294967295
 80008e6:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80008e8:	f001 feb3 	bl	8002652 <HAL_UART_Transmit>
 80008ec:	e014      	b.n	8000918 <SPI_Write+0x1a8>
	} else {
		char msg[16];
		sprintf(msg, "%s\n", "UK");
 80008ee:	f107 030c 	add.w	r3, r7, #12
 80008f2:	4a11      	ldr	r2, [pc, #68]	; (8000938 <SPI_Write+0x1c8>)
 80008f4:	490c      	ldr	r1, [pc, #48]	; (8000928 <SPI_Write+0x1b8>)
 80008f6:	4618      	mov	r0, r3
 80008f8:	f002 fb3c 	bl	8002f74 <siprintf>
		HAL_UART_Transmit(uart, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80008fc:	f107 030c 	add.w	r3, r7, #12
 8000900:	4618      	mov	r0, r3
 8000902:	f7ff fc85 	bl	8000210 <strlen>
 8000906:	4603      	mov	r3, r0
 8000908:	b29a      	uxth	r2, r3
 800090a:	f107 010c 	add.w	r1, r7, #12
 800090e:	f04f 33ff 	mov.w	r3, #4294967295
 8000912:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8000914:	f001 fe9d 	bl	8002652 <HAL_UART_Transmit>
	}
	return bytesNumber;
 8000918:	78fb      	ldrb	r3, [r7, #3]
}
 800091a:	4618      	mov	r0, r3
 800091c:	3770      	adds	r7, #112	; 0x70
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	08003798 	.word	0x08003798
 8000928:	0800379c 	.word	0x0800379c
 800092c:	080037a0 	.word	0x080037a0
 8000930:	080037a4 	.word	0x080037a4
 8000934:	080037a8 	.word	0x080037a8
 8000938:	080037ac 	.word	0x080037ac

0800093c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000942:	f000 fb3f 	bl	8000fc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000946:	f000 f849 	bl	80009dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800094a:	f000 f913 	bl	8000b74 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800094e:	f000 f8e7 	bl	8000b20 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000952:	f000 f8af 	bl	8000ab4 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8000956:	2201      	movs	r2, #1
 8000958:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800095c:	481d      	ldr	r0, [pc, #116]	; (80009d4 <main+0x98>)
 800095e:	f000 fe3d 	bl	80015dc <HAL_GPIO_WritePin>
  AD9838_Init();
 8000962:	f7ff fe2d 	bl	80005c0 <AD9838_Init>
  AD9838_Setup(AD9838_FSEL0, AD9838_PSEL1, AD9838_OUT_SINUS, AD9838_CMD_SW);
 8000966:	2300      	movs	r3, #0
 8000968:	2200      	movs	r2, #0
 800096a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800096e:	2000      	movs	r0, #0
 8000970:	f7ff fec1 	bl	80006f6 <AD9838_Setup>
  AD9838_Reset();
 8000974:	f7ff fe36 	bl	80005e4 <AD9838_Reset>
  HAL_Delay(0.05);
 8000978:	2000      	movs	r0, #0
 800097a:	f000 fb95 	bl	80010a8 <HAL_Delay>
  AD9838_SetFrequency(AD9838_REG_FREQ0, 1000);
 800097e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000982:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000986:	f7ff fe75 	bl	8000674 <AD9838_SetFrequency>
  AD9838_SetFrequency(AD9838_REG_FREQ1, 0x666666);
 800098a:	4913      	ldr	r1, [pc, #76]	; (80009d8 <main+0x9c>)
 800098c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000990:	f7ff fe70 	bl	8000674 <AD9838_SetFrequency>
  AD9838_SetPhase(AD9838_REG_PHASE0, 0x00);
 8000994:	2100      	movs	r1, #0
 8000996:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 800099a:	f7ff fe96 	bl	80006ca <AD9838_SetPhase>
  AD9838_SetPhase(AD9838_REG_PHASE1, 0x00);
 800099e:	2100      	movs	r1, #0
 80009a0:	f44f 4060 	mov.w	r0, #57344	; 0xe000
 80009a4:	f7ff fe91 	bl	80006ca <AD9838_SetPhase>
  AD9838_ClearReset();
 80009a8:	f7ff fe27 	bl	80005fa <AD9838_ClearReset>
  AD9838_Setup(AD9838_FSEL0, AD9838_PSEL1, AD9838_OUT_SINUS, AD9838_CMD_SW);
 80009ac:	2300      	movs	r3, #0
 80009ae:	2200      	movs	r2, #0
 80009b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009b4:	2000      	movs	r0, #0
 80009b6:	f7ff fe9e 	bl	80006f6 <AD9838_Setup>
  HAL_Delay(500);
 80009ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80009be:	f000 fb73 	bl	80010a8 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80009c2:	2200      	movs	r2, #0
 80009c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009c8:	4802      	ldr	r0, [pc, #8]	; (80009d4 <main+0x98>)
 80009ca:	f000 fe07 	bl	80015dc <HAL_GPIO_WritePin>
  int i = 0;
 80009ce:	2300      	movs	r3, #0
 80009d0:	607b      	str	r3, [r7, #4]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009d2:	e7fe      	b.n	80009d2 <main+0x96>
 80009d4:	40020000 	.word	0x40020000
 80009d8:	00666666 	.word	0x00666666

080009dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b094      	sub	sp, #80	; 0x50
 80009e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009e2:	f107 031c 	add.w	r3, r7, #28
 80009e6:	2234      	movs	r2, #52	; 0x34
 80009e8:	2100      	movs	r1, #0
 80009ea:	4618      	mov	r0, r3
 80009ec:	f002 faba 	bl	8002f64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009f0:	f107 0308 	add.w	r3, r7, #8
 80009f4:	2200      	movs	r2, #0
 80009f6:	601a      	str	r2, [r3, #0]
 80009f8:	605a      	str	r2, [r3, #4]
 80009fa:	609a      	str	r2, [r3, #8]
 80009fc:	60da      	str	r2, [r3, #12]
 80009fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a00:	2300      	movs	r3, #0
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	4b29      	ldr	r3, [pc, #164]	; (8000aac <SystemClock_Config+0xd0>)
 8000a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a08:	4a28      	ldr	r2, [pc, #160]	; (8000aac <SystemClock_Config+0xd0>)
 8000a0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a0e:	6413      	str	r3, [r2, #64]	; 0x40
 8000a10:	4b26      	ldr	r3, [pc, #152]	; (8000aac <SystemClock_Config+0xd0>)
 8000a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a18:	607b      	str	r3, [r7, #4]
 8000a1a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	603b      	str	r3, [r7, #0]
 8000a20:	4b23      	ldr	r3, [pc, #140]	; (8000ab0 <SystemClock_Config+0xd4>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000a28:	4a21      	ldr	r2, [pc, #132]	; (8000ab0 <SystemClock_Config+0xd4>)
 8000a2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a2e:	6013      	str	r3, [r2, #0]
 8000a30:	4b1f      	ldr	r3, [pc, #124]	; (8000ab0 <SystemClock_Config+0xd4>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a38:	603b      	str	r3, [r7, #0]
 8000a3a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a40:	2301      	movs	r3, #1
 8000a42:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a44:	2310      	movs	r3, #16
 8000a46:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a48:	2302      	movs	r3, #2
 8000a4a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000a50:	2308      	movs	r3, #8
 8000a52:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 64;
 8000a54:	2340      	movs	r3, #64	; 0x40
 8000a56:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a60:	2302      	movs	r3, #2
 8000a62:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a64:	f107 031c 	add.w	r3, r7, #28
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f001 f88b 	bl	8001b84 <HAL_RCC_OscConfig>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000a74:	f000 f91a 	bl	8000cac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a78:	230f      	movs	r3, #15
 8000a7a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a80:	2300      	movs	r3, #0
 8000a82:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a88:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a8e:	f107 0308 	add.w	r3, r7, #8
 8000a92:	2102      	movs	r1, #2
 8000a94:	4618      	mov	r0, r3
 8000a96:	f000 fdbb 	bl	8001610 <HAL_RCC_ClockConfig>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000aa0:	f000 f904 	bl	8000cac <Error_Handler>
  }
}
 8000aa4:	bf00      	nop
 8000aa6:	3750      	adds	r7, #80	; 0x50
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	40023800 	.word	0x40023800
 8000ab0:	40007000 	.word	0x40007000

08000ab4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000ab8:	4b17      	ldr	r3, [pc, #92]	; (8000b18 <MX_SPI2_Init+0x64>)
 8000aba:	4a18      	ldr	r2, [pc, #96]	; (8000b1c <MX_SPI2_Init+0x68>)
 8000abc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000abe:	4b16      	ldr	r3, [pc, #88]	; (8000b18 <MX_SPI2_Init+0x64>)
 8000ac0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000ac4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000ac6:	4b14      	ldr	r3, [pc, #80]	; (8000b18 <MX_SPI2_Init+0x64>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000acc:	4b12      	ldr	r3, [pc, #72]	; (8000b18 <MX_SPI2_Init+0x64>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000ad2:	4b11      	ldr	r3, [pc, #68]	; (8000b18 <MX_SPI2_Init+0x64>)
 8000ad4:	2202      	movs	r2, #2
 8000ad6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000ad8:	4b0f      	ldr	r3, [pc, #60]	; (8000b18 <MX_SPI2_Init+0x64>)
 8000ada:	2201      	movs	r2, #1
 8000adc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000ade:	4b0e      	ldr	r3, [pc, #56]	; (8000b18 <MX_SPI2_Init+0x64>)
 8000ae0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ae4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000ae6:	4b0c      	ldr	r3, [pc, #48]	; (8000b18 <MX_SPI2_Init+0x64>)
 8000ae8:	2220      	movs	r2, #32
 8000aea:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000aec:	4b0a      	ldr	r3, [pc, #40]	; (8000b18 <MX_SPI2_Init+0x64>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000af2:	4b09      	ldr	r3, [pc, #36]	; (8000b18 <MX_SPI2_Init+0x64>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000af8:	4b07      	ldr	r3, [pc, #28]	; (8000b18 <MX_SPI2_Init+0x64>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000afe:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <MX_SPI2_Init+0x64>)
 8000b00:	220a      	movs	r2, #10
 8000b02:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000b04:	4804      	ldr	r0, [pc, #16]	; (8000b18 <MX_SPI2_Init+0x64>)
 8000b06:	f001 fa97 	bl	8002038 <HAL_SPI_Init>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000b10:	f000 f8cc 	bl	8000cac <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000b14:	bf00      	nop
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	20000098 	.word	0x20000098
 8000b1c:	40003800 	.word	0x40003800

08000b20 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b24:	4b11      	ldr	r3, [pc, #68]	; (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b26:	4a12      	ldr	r2, [pc, #72]	; (8000b70 <MX_USART2_UART_Init+0x50>)
 8000b28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b2a:	4b10      	ldr	r3, [pc, #64]	; (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b2c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b32:	4b0e      	ldr	r3, [pc, #56]	; (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b38:	4b0c      	ldr	r3, [pc, #48]	; (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b3e:	4b0b      	ldr	r3, [pc, #44]	; (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b44:	4b09      	ldr	r3, [pc, #36]	; (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b46:	220c      	movs	r2, #12
 8000b48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b4a:	4b08      	ldr	r3, [pc, #32]	; (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b50:	4b06      	ldr	r3, [pc, #24]	; (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b56:	4805      	ldr	r0, [pc, #20]	; (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b58:	f001 fd2e 	bl	80025b8 <HAL_UART_Init>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b62:	f000 f8a3 	bl	8000cac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b66:	bf00      	nop
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	200000f0 	.word	0x200000f0
 8000b70:	40004400 	.word	0x40004400

08000b74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b08a      	sub	sp, #40	; 0x28
 8000b78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7a:	f107 0314 	add.w	r3, r7, #20
 8000b7e:	2200      	movs	r2, #0
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	605a      	str	r2, [r3, #4]
 8000b84:	609a      	str	r2, [r3, #8]
 8000b86:	60da      	str	r2, [r3, #12]
 8000b88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	613b      	str	r3, [r7, #16]
 8000b8e:	4b38      	ldr	r3, [pc, #224]	; (8000c70 <MX_GPIO_Init+0xfc>)
 8000b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b92:	4a37      	ldr	r2, [pc, #220]	; (8000c70 <MX_GPIO_Init+0xfc>)
 8000b94:	f043 0304 	orr.w	r3, r3, #4
 8000b98:	6313      	str	r3, [r2, #48]	; 0x30
 8000b9a:	4b35      	ldr	r3, [pc, #212]	; (8000c70 <MX_GPIO_Init+0xfc>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9e:	f003 0304 	and.w	r3, r3, #4
 8000ba2:	613b      	str	r3, [r7, #16]
 8000ba4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	60fb      	str	r3, [r7, #12]
 8000baa:	4b31      	ldr	r3, [pc, #196]	; (8000c70 <MX_GPIO_Init+0xfc>)
 8000bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bae:	4a30      	ldr	r2, [pc, #192]	; (8000c70 <MX_GPIO_Init+0xfc>)
 8000bb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb6:	4b2e      	ldr	r3, [pc, #184]	; (8000c70 <MX_GPIO_Init+0xfc>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	60bb      	str	r3, [r7, #8]
 8000bc6:	4b2a      	ldr	r3, [pc, #168]	; (8000c70 <MX_GPIO_Init+0xfc>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bca:	4a29      	ldr	r2, [pc, #164]	; (8000c70 <MX_GPIO_Init+0xfc>)
 8000bcc:	f043 0301 	orr.w	r3, r3, #1
 8000bd0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bd2:	4b27      	ldr	r3, [pc, #156]	; (8000c70 <MX_GPIO_Init+0xfc>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd6:	f003 0301 	and.w	r3, r3, #1
 8000bda:	60bb      	str	r3, [r7, #8]
 8000bdc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bde:	2300      	movs	r3, #0
 8000be0:	607b      	str	r3, [r7, #4]
 8000be2:	4b23      	ldr	r3, [pc, #140]	; (8000c70 <MX_GPIO_Init+0xfc>)
 8000be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be6:	4a22      	ldr	r2, [pc, #136]	; (8000c70 <MX_GPIO_Init+0xfc>)
 8000be8:	f043 0302 	orr.w	r3, r3, #2
 8000bec:	6313      	str	r3, [r2, #48]	; 0x30
 8000bee:	4b20      	ldr	r3, [pc, #128]	; (8000c70 <MX_GPIO_Init+0xfc>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf2:	f003 0302 	and.w	r3, r3, #2
 8000bf6:	607b      	str	r3, [r7, #4]
 8000bf8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c00:	481c      	ldr	r0, [pc, #112]	; (8000c74 <MX_GPIO_Init+0x100>)
 8000c02:	f000 fceb 	bl	80015dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8000c06:	2200      	movs	r2, #0
 8000c08:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c0c:	481a      	ldr	r0, [pc, #104]	; (8000c78 <MX_GPIO_Init+0x104>)
 8000c0e:	f000 fce5 	bl	80015dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c12:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c18:	4b18      	ldr	r3, [pc, #96]	; (8000c7c <MX_GPIO_Init+0x108>)
 8000c1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c20:	f107 0314 	add.w	r3, r7, #20
 8000c24:	4619      	mov	r1, r3
 8000c26:	4816      	ldr	r0, [pc, #88]	; (8000c80 <MX_GPIO_Init+0x10c>)
 8000c28:	f000 fb46 	bl	80012b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c32:	2301      	movs	r3, #1
 8000c34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c36:	2300      	movs	r3, #0
 8000c38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c3e:	f107 0314 	add.w	r3, r7, #20
 8000c42:	4619      	mov	r1, r3
 8000c44:	480b      	ldr	r0, [pc, #44]	; (8000c74 <MX_GPIO_Init+0x100>)
 8000c46:	f000 fb37 	bl	80012b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000c4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c50:	2301      	movs	r3, #1
 8000c52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c54:	2300      	movs	r3, #0
 8000c56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c5c:	f107 0314 	add.w	r3, r7, #20
 8000c60:	4619      	mov	r1, r3
 8000c62:	4805      	ldr	r0, [pc, #20]	; (8000c78 <MX_GPIO_Init+0x104>)
 8000c64:	f000 fb28 	bl	80012b8 <HAL_GPIO_Init>

}
 8000c68:	bf00      	nop
 8000c6a:	3728      	adds	r7, #40	; 0x28
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	40023800 	.word	0x40023800
 8000c74:	40020000 	.word	0x40020000
 8000c78:	40020400 	.word	0x40020400
 8000c7c:	10210000 	.word	0x10210000
 8000c80:	40020800 	.word	0x40020800

08000c84 <Get_SPI>:

/* USER CODE BEGIN 4 */
SPI_HandleTypeDef* Get_SPI(void) {
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
	return &hspi2;
 8000c88:	4b02      	ldr	r3, [pc, #8]	; (8000c94 <Get_SPI+0x10>)
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr
 8000c94:	20000098 	.word	0x20000098

08000c98 <Get_UART>:

UART_HandleTypeDef* Get_UART(void) {
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
	return &huart2;
 8000c9c:	4b02      	ldr	r3, [pc, #8]	; (8000ca8 <Get_UART+0x10>)
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr
 8000ca8:	200000f0 	.word	0x200000f0

08000cac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cb0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cb2:	e7fe      	b.n	8000cb2 <Error_Handler+0x6>

08000cb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cba:	2300      	movs	r3, #0
 8000cbc:	607b      	str	r3, [r7, #4]
 8000cbe:	4b10      	ldr	r3, [pc, #64]	; (8000d00 <HAL_MspInit+0x4c>)
 8000cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cc2:	4a0f      	ldr	r2, [pc, #60]	; (8000d00 <HAL_MspInit+0x4c>)
 8000cc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cc8:	6453      	str	r3, [r2, #68]	; 0x44
 8000cca:	4b0d      	ldr	r3, [pc, #52]	; (8000d00 <HAL_MspInit+0x4c>)
 8000ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cd2:	607b      	str	r3, [r7, #4]
 8000cd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	603b      	str	r3, [r7, #0]
 8000cda:	4b09      	ldr	r3, [pc, #36]	; (8000d00 <HAL_MspInit+0x4c>)
 8000cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cde:	4a08      	ldr	r2, [pc, #32]	; (8000d00 <HAL_MspInit+0x4c>)
 8000ce0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ce4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ce6:	4b06      	ldr	r3, [pc, #24]	; (8000d00 <HAL_MspInit+0x4c>)
 8000ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cee:	603b      	str	r3, [r7, #0]
 8000cf0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000cf2:	2007      	movs	r0, #7
 8000cf4:	f000 faac 	bl	8001250 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cf8:	bf00      	nop
 8000cfa:	3708      	adds	r7, #8
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	40023800 	.word	0x40023800

08000d04 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b08a      	sub	sp, #40	; 0x28
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d0c:	f107 0314 	add.w	r3, r7, #20
 8000d10:	2200      	movs	r2, #0
 8000d12:	601a      	str	r2, [r3, #0]
 8000d14:	605a      	str	r2, [r3, #4]
 8000d16:	609a      	str	r2, [r3, #8]
 8000d18:	60da      	str	r2, [r3, #12]
 8000d1a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a30      	ldr	r2, [pc, #192]	; (8000de4 <HAL_SPI_MspInit+0xe0>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d15a      	bne.n	8000ddc <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000d26:	2300      	movs	r3, #0
 8000d28:	613b      	str	r3, [r7, #16]
 8000d2a:	4b2f      	ldr	r3, [pc, #188]	; (8000de8 <HAL_SPI_MspInit+0xe4>)
 8000d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d2e:	4a2e      	ldr	r2, [pc, #184]	; (8000de8 <HAL_SPI_MspInit+0xe4>)
 8000d30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d34:	6413      	str	r3, [r2, #64]	; 0x40
 8000d36:	4b2c      	ldr	r3, [pc, #176]	; (8000de8 <HAL_SPI_MspInit+0xe4>)
 8000d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d3e:	613b      	str	r3, [r7, #16]
 8000d40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d42:	2300      	movs	r3, #0
 8000d44:	60fb      	str	r3, [r7, #12]
 8000d46:	4b28      	ldr	r3, [pc, #160]	; (8000de8 <HAL_SPI_MspInit+0xe4>)
 8000d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4a:	4a27      	ldr	r2, [pc, #156]	; (8000de8 <HAL_SPI_MspInit+0xe4>)
 8000d4c:	f043 0304 	orr.w	r3, r3, #4
 8000d50:	6313      	str	r3, [r2, #48]	; 0x30
 8000d52:	4b25      	ldr	r3, [pc, #148]	; (8000de8 <HAL_SPI_MspInit+0xe4>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d56:	f003 0304 	and.w	r3, r3, #4
 8000d5a:	60fb      	str	r3, [r7, #12]
 8000d5c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d5e:	2300      	movs	r3, #0
 8000d60:	60bb      	str	r3, [r7, #8]
 8000d62:	4b21      	ldr	r3, [pc, #132]	; (8000de8 <HAL_SPI_MspInit+0xe4>)
 8000d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d66:	4a20      	ldr	r2, [pc, #128]	; (8000de8 <HAL_SPI_MspInit+0xe4>)
 8000d68:	f043 0302 	orr.w	r3, r3, #2
 8000d6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d6e:	4b1e      	ldr	r3, [pc, #120]	; (8000de8 <HAL_SPI_MspInit+0xe4>)
 8000d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d72:	f003 0302 	and.w	r3, r3, #2
 8000d76:	60bb      	str	r3, [r7, #8]
 8000d78:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7e:	2302      	movs	r3, #2
 8000d80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d86:	2303      	movs	r3, #3
 8000d88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8000d8a:	2307      	movs	r3, #7
 8000d8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d8e:	f107 0314 	add.w	r3, r7, #20
 8000d92:	4619      	mov	r1, r3
 8000d94:	4815      	ldr	r0, [pc, #84]	; (8000dec <HAL_SPI_MspInit+0xe8>)
 8000d96:	f000 fa8f 	bl	80012b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d9a:	2304      	movs	r3, #4
 8000d9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da6:	2303      	movs	r3, #3
 8000da8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000daa:	2305      	movs	r3, #5
 8000dac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dae:	f107 0314 	add.w	r3, r7, #20
 8000db2:	4619      	mov	r1, r3
 8000db4:	480d      	ldr	r0, [pc, #52]	; (8000dec <HAL_SPI_MspInit+0xe8>)
 8000db6:	f000 fa7f 	bl	80012b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000dba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000dbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc0:	2302      	movs	r3, #2
 8000dc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dc8:	2303      	movs	r3, #3
 8000dca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000dcc:	2305      	movs	r3, #5
 8000dce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd0:	f107 0314 	add.w	r3, r7, #20
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4806      	ldr	r0, [pc, #24]	; (8000df0 <HAL_SPI_MspInit+0xec>)
 8000dd8:	f000 fa6e 	bl	80012b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000ddc:	bf00      	nop
 8000dde:	3728      	adds	r7, #40	; 0x28
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	40003800 	.word	0x40003800
 8000de8:	40023800 	.word	0x40023800
 8000dec:	40020800 	.word	0x40020800
 8000df0:	40020400 	.word	0x40020400

08000df4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b08a      	sub	sp, #40	; 0x28
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dfc:	f107 0314 	add.w	r3, r7, #20
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]
 8000e04:	605a      	str	r2, [r3, #4]
 8000e06:	609a      	str	r2, [r3, #8]
 8000e08:	60da      	str	r2, [r3, #12]
 8000e0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a19      	ldr	r2, [pc, #100]	; (8000e78 <HAL_UART_MspInit+0x84>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d12b      	bne.n	8000e6e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e16:	2300      	movs	r3, #0
 8000e18:	613b      	str	r3, [r7, #16]
 8000e1a:	4b18      	ldr	r3, [pc, #96]	; (8000e7c <HAL_UART_MspInit+0x88>)
 8000e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e1e:	4a17      	ldr	r2, [pc, #92]	; (8000e7c <HAL_UART_MspInit+0x88>)
 8000e20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e24:	6413      	str	r3, [r2, #64]	; 0x40
 8000e26:	4b15      	ldr	r3, [pc, #84]	; (8000e7c <HAL_UART_MspInit+0x88>)
 8000e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e2e:	613b      	str	r3, [r7, #16]
 8000e30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e32:	2300      	movs	r3, #0
 8000e34:	60fb      	str	r3, [r7, #12]
 8000e36:	4b11      	ldr	r3, [pc, #68]	; (8000e7c <HAL_UART_MspInit+0x88>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e3a:	4a10      	ldr	r2, [pc, #64]	; (8000e7c <HAL_UART_MspInit+0x88>)
 8000e3c:	f043 0301 	orr.w	r3, r3, #1
 8000e40:	6313      	str	r3, [r2, #48]	; 0x30
 8000e42:	4b0e      	ldr	r3, [pc, #56]	; (8000e7c <HAL_UART_MspInit+0x88>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e46:	f003 0301 	and.w	r3, r3, #1
 8000e4a:	60fb      	str	r3, [r7, #12]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000e4e:	230c      	movs	r3, #12
 8000e50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e52:	2302      	movs	r3, #2
 8000e54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e56:	2300      	movs	r3, #0
 8000e58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e5a:	2303      	movs	r3, #3
 8000e5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e5e:	2307      	movs	r3, #7
 8000e60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e62:	f107 0314 	add.w	r3, r7, #20
 8000e66:	4619      	mov	r1, r3
 8000e68:	4805      	ldr	r0, [pc, #20]	; (8000e80 <HAL_UART_MspInit+0x8c>)
 8000e6a:	f000 fa25 	bl	80012b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e6e:	bf00      	nop
 8000e70:	3728      	adds	r7, #40	; 0x28
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	40004400 	.word	0x40004400
 8000e7c:	40023800 	.word	0x40023800
 8000e80:	40020000 	.word	0x40020000

08000e84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e88:	e7fe      	b.n	8000e88 <NMI_Handler+0x4>

08000e8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e8a:	b480      	push	{r7}
 8000e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e8e:	e7fe      	b.n	8000e8e <HardFault_Handler+0x4>

08000e90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e94:	e7fe      	b.n	8000e94 <MemManage_Handler+0x4>

08000e96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e96:	b480      	push	{r7}
 8000e98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e9a:	e7fe      	b.n	8000e9a <BusFault_Handler+0x4>

08000e9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ea0:	e7fe      	b.n	8000ea0 <UsageFault_Handler+0x4>

08000ea2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ea2:	b480      	push	{r7}
 8000ea4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ea6:	bf00      	nop
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr

08000eb0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eb4:	bf00      	nop
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr

08000ebe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ebe:	b480      	push	{r7}
 8000ec0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ec2:	bf00      	nop
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr

08000ecc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ed0:	f000 f8ca 	bl	8001068 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ed4:	bf00      	nop
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b086      	sub	sp, #24
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ee0:	4a14      	ldr	r2, [pc, #80]	; (8000f34 <_sbrk+0x5c>)
 8000ee2:	4b15      	ldr	r3, [pc, #84]	; (8000f38 <_sbrk+0x60>)
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000eec:	4b13      	ldr	r3, [pc, #76]	; (8000f3c <_sbrk+0x64>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d102      	bne.n	8000efa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ef4:	4b11      	ldr	r3, [pc, #68]	; (8000f3c <_sbrk+0x64>)
 8000ef6:	4a12      	ldr	r2, [pc, #72]	; (8000f40 <_sbrk+0x68>)
 8000ef8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000efa:	4b10      	ldr	r3, [pc, #64]	; (8000f3c <_sbrk+0x64>)
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4413      	add	r3, r2
 8000f02:	693a      	ldr	r2, [r7, #16]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	d207      	bcs.n	8000f18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f08:	f002 f802 	bl	8002f10 <__errno>
 8000f0c:	4602      	mov	r2, r0
 8000f0e:	230c      	movs	r3, #12
 8000f10:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000f12:	f04f 33ff 	mov.w	r3, #4294967295
 8000f16:	e009      	b.n	8000f2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f18:	4b08      	ldr	r3, [pc, #32]	; (8000f3c <_sbrk+0x64>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f1e:	4b07      	ldr	r3, [pc, #28]	; (8000f3c <_sbrk+0x64>)
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4413      	add	r3, r2
 8000f26:	4a05      	ldr	r2, [pc, #20]	; (8000f3c <_sbrk+0x64>)
 8000f28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f2a:	68fb      	ldr	r3, [r7, #12]
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	3718      	adds	r7, #24
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	20020000 	.word	0x20020000
 8000f38:	00000400 	.word	0x00000400
 8000f3c:	2000008c 	.word	0x2000008c
 8000f40:	20000138 	.word	0x20000138

08000f44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f48:	4b08      	ldr	r3, [pc, #32]	; (8000f6c <SystemInit+0x28>)
 8000f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f4e:	4a07      	ldr	r2, [pc, #28]	; (8000f6c <SystemInit+0x28>)
 8000f50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f58:	4b04      	ldr	r3, [pc, #16]	; (8000f6c <SystemInit+0x28>)
 8000f5a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000f5e:	609a      	str	r2, [r3, #8]
#endif
}
 8000f60:	bf00      	nop
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000f70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fa8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000f74:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000f76:	e003      	b.n	8000f80 <LoopCopyDataInit>

08000f78 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000f78:	4b0c      	ldr	r3, [pc, #48]	; (8000fac <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000f7a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000f7c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000f7e:	3104      	adds	r1, #4

08000f80 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000f80:	480b      	ldr	r0, [pc, #44]	; (8000fb0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000f82:	4b0c      	ldr	r3, [pc, #48]	; (8000fb4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000f84:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000f86:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000f88:	d3f6      	bcc.n	8000f78 <CopyDataInit>
  ldr  r2, =_sbss
 8000f8a:	4a0b      	ldr	r2, [pc, #44]	; (8000fb8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000f8c:	e002      	b.n	8000f94 <LoopFillZerobss>

08000f8e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000f8e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000f90:	f842 3b04 	str.w	r3, [r2], #4

08000f94 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000f94:	4b09      	ldr	r3, [pc, #36]	; (8000fbc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000f96:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000f98:	d3f9      	bcc.n	8000f8e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000f9a:	f7ff ffd3 	bl	8000f44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f9e:	f001 ffbd 	bl	8002f1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fa2:	f7ff fccb 	bl	800093c <main>
  bx  lr    
 8000fa6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000fa8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000fac:	0800380c 	.word	0x0800380c
  ldr  r0, =_sdata
 8000fb0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000fb4:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8000fb8:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8000fbc:	20000138 	.word	0x20000138

08000fc0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fc0:	e7fe      	b.n	8000fc0 <ADC_IRQHandler>
	...

08000fc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fc8:	4b0e      	ldr	r3, [pc, #56]	; (8001004 <HAL_Init+0x40>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a0d      	ldr	r2, [pc, #52]	; (8001004 <HAL_Init+0x40>)
 8000fce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fd2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fd4:	4b0b      	ldr	r3, [pc, #44]	; (8001004 <HAL_Init+0x40>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a0a      	ldr	r2, [pc, #40]	; (8001004 <HAL_Init+0x40>)
 8000fda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fde:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fe0:	4b08      	ldr	r3, [pc, #32]	; (8001004 <HAL_Init+0x40>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a07      	ldr	r2, [pc, #28]	; (8001004 <HAL_Init+0x40>)
 8000fe6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fec:	2003      	movs	r0, #3
 8000fee:	f000 f92f 	bl	8001250 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ff2:	2000      	movs	r0, #0
 8000ff4:	f000 f808 	bl	8001008 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ff8:	f7ff fe5c 	bl	8000cb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ffc:	2300      	movs	r3, #0
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	40023c00 	.word	0x40023c00

08001008 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001010:	4b12      	ldr	r3, [pc, #72]	; (800105c <HAL_InitTick+0x54>)
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	4b12      	ldr	r3, [pc, #72]	; (8001060 <HAL_InitTick+0x58>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	4619      	mov	r1, r3
 800101a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800101e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001022:	fbb2 f3f3 	udiv	r3, r2, r3
 8001026:	4618      	mov	r0, r3
 8001028:	f000 f939 	bl	800129e <HAL_SYSTICK_Config>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001032:	2301      	movs	r3, #1
 8001034:	e00e      	b.n	8001054 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2b0f      	cmp	r3, #15
 800103a:	d80a      	bhi.n	8001052 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800103c:	2200      	movs	r2, #0
 800103e:	6879      	ldr	r1, [r7, #4]
 8001040:	f04f 30ff 	mov.w	r0, #4294967295
 8001044:	f000 f90f 	bl	8001266 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001048:	4a06      	ldr	r2, [pc, #24]	; (8001064 <HAL_InitTick+0x5c>)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800104e:	2300      	movs	r3, #0
 8001050:	e000      	b.n	8001054 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001052:	2301      	movs	r3, #1
}
 8001054:	4618      	mov	r0, r3
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20000000 	.word	0x20000000
 8001060:	20000008 	.word	0x20000008
 8001064:	20000004 	.word	0x20000004

08001068 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800106c:	4b06      	ldr	r3, [pc, #24]	; (8001088 <HAL_IncTick+0x20>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	461a      	mov	r2, r3
 8001072:	4b06      	ldr	r3, [pc, #24]	; (800108c <HAL_IncTick+0x24>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4413      	add	r3, r2
 8001078:	4a04      	ldr	r2, [pc, #16]	; (800108c <HAL_IncTick+0x24>)
 800107a:	6013      	str	r3, [r2, #0]
}
 800107c:	bf00      	nop
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	20000008 	.word	0x20000008
 800108c:	20000130 	.word	0x20000130

08001090 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  return uwTick;
 8001094:	4b03      	ldr	r3, [pc, #12]	; (80010a4 <HAL_GetTick+0x14>)
 8001096:	681b      	ldr	r3, [r3, #0]
}
 8001098:	4618      	mov	r0, r3
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	20000130 	.word	0x20000130

080010a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010b0:	f7ff ffee 	bl	8001090 <HAL_GetTick>
 80010b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010c0:	d005      	beq.n	80010ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010c2:	4b09      	ldr	r3, [pc, #36]	; (80010e8 <HAL_Delay+0x40>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	461a      	mov	r2, r3
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	4413      	add	r3, r2
 80010cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010ce:	bf00      	nop
 80010d0:	f7ff ffde 	bl	8001090 <HAL_GetTick>
 80010d4:	4602      	mov	r2, r0
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	1ad3      	subs	r3, r2, r3
 80010da:	68fa      	ldr	r2, [r7, #12]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d8f7      	bhi.n	80010d0 <HAL_Delay+0x28>
  {
  }
}
 80010e0:	bf00      	nop
 80010e2:	3710      	adds	r7, #16
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	20000008 	.word	0x20000008

080010ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b085      	sub	sp, #20
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f003 0307 	and.w	r3, r3, #7
 80010fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010fc:	4b0c      	ldr	r3, [pc, #48]	; (8001130 <__NVIC_SetPriorityGrouping+0x44>)
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001102:	68ba      	ldr	r2, [r7, #8]
 8001104:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001108:	4013      	ands	r3, r2
 800110a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001114:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001118:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800111c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800111e:	4a04      	ldr	r2, [pc, #16]	; (8001130 <__NVIC_SetPriorityGrouping+0x44>)
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	60d3      	str	r3, [r2, #12]
}
 8001124:	bf00      	nop
 8001126:	3714      	adds	r7, #20
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr
 8001130:	e000ed00 	.word	0xe000ed00

08001134 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001138:	4b04      	ldr	r3, [pc, #16]	; (800114c <__NVIC_GetPriorityGrouping+0x18>)
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	0a1b      	lsrs	r3, r3, #8
 800113e:	f003 0307 	and.w	r3, r3, #7
}
 8001142:	4618      	mov	r0, r3
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr
 800114c:	e000ed00 	.word	0xe000ed00

08001150 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	6039      	str	r1, [r7, #0]
 800115a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800115c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001160:	2b00      	cmp	r3, #0
 8001162:	db0a      	blt.n	800117a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	b2da      	uxtb	r2, r3
 8001168:	490c      	ldr	r1, [pc, #48]	; (800119c <__NVIC_SetPriority+0x4c>)
 800116a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116e:	0112      	lsls	r2, r2, #4
 8001170:	b2d2      	uxtb	r2, r2
 8001172:	440b      	add	r3, r1
 8001174:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001178:	e00a      	b.n	8001190 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	b2da      	uxtb	r2, r3
 800117e:	4908      	ldr	r1, [pc, #32]	; (80011a0 <__NVIC_SetPriority+0x50>)
 8001180:	79fb      	ldrb	r3, [r7, #7]
 8001182:	f003 030f 	and.w	r3, r3, #15
 8001186:	3b04      	subs	r3, #4
 8001188:	0112      	lsls	r2, r2, #4
 800118a:	b2d2      	uxtb	r2, r2
 800118c:	440b      	add	r3, r1
 800118e:	761a      	strb	r2, [r3, #24]
}
 8001190:	bf00      	nop
 8001192:	370c      	adds	r7, #12
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr
 800119c:	e000e100 	.word	0xe000e100
 80011a0:	e000ed00 	.word	0xe000ed00

080011a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b089      	sub	sp, #36	; 0x24
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	60f8      	str	r0, [r7, #12]
 80011ac:	60b9      	str	r1, [r7, #8]
 80011ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	f003 0307 	and.w	r3, r3, #7
 80011b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	f1c3 0307 	rsb	r3, r3, #7
 80011be:	2b04      	cmp	r3, #4
 80011c0:	bf28      	it	cs
 80011c2:	2304      	movcs	r3, #4
 80011c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	3304      	adds	r3, #4
 80011ca:	2b06      	cmp	r3, #6
 80011cc:	d902      	bls.n	80011d4 <NVIC_EncodePriority+0x30>
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	3b03      	subs	r3, #3
 80011d2:	e000      	b.n	80011d6 <NVIC_EncodePriority+0x32>
 80011d4:	2300      	movs	r3, #0
 80011d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011d8:	f04f 32ff 	mov.w	r2, #4294967295
 80011dc:	69bb      	ldr	r3, [r7, #24]
 80011de:	fa02 f303 	lsl.w	r3, r2, r3
 80011e2:	43da      	mvns	r2, r3
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	401a      	ands	r2, r3
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011ec:	f04f 31ff 	mov.w	r1, #4294967295
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	fa01 f303 	lsl.w	r3, r1, r3
 80011f6:	43d9      	mvns	r1, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011fc:	4313      	orrs	r3, r2
         );
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3724      	adds	r7, #36	; 0x24
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
	...

0800120c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	3b01      	subs	r3, #1
 8001218:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800121c:	d301      	bcc.n	8001222 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800121e:	2301      	movs	r3, #1
 8001220:	e00f      	b.n	8001242 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001222:	4a0a      	ldr	r2, [pc, #40]	; (800124c <SysTick_Config+0x40>)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	3b01      	subs	r3, #1
 8001228:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800122a:	210f      	movs	r1, #15
 800122c:	f04f 30ff 	mov.w	r0, #4294967295
 8001230:	f7ff ff8e 	bl	8001150 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001234:	4b05      	ldr	r3, [pc, #20]	; (800124c <SysTick_Config+0x40>)
 8001236:	2200      	movs	r2, #0
 8001238:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800123a:	4b04      	ldr	r3, [pc, #16]	; (800124c <SysTick_Config+0x40>)
 800123c:	2207      	movs	r2, #7
 800123e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001240:	2300      	movs	r3, #0
}
 8001242:	4618      	mov	r0, r3
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	e000e010 	.word	0xe000e010

08001250 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f7ff ff47 	bl	80010ec <__NVIC_SetPriorityGrouping>
}
 800125e:	bf00      	nop
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}

08001266 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001266:	b580      	push	{r7, lr}
 8001268:	b086      	sub	sp, #24
 800126a:	af00      	add	r7, sp, #0
 800126c:	4603      	mov	r3, r0
 800126e:	60b9      	str	r1, [r7, #8]
 8001270:	607a      	str	r2, [r7, #4]
 8001272:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001274:	2300      	movs	r3, #0
 8001276:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001278:	f7ff ff5c 	bl	8001134 <__NVIC_GetPriorityGrouping>
 800127c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800127e:	687a      	ldr	r2, [r7, #4]
 8001280:	68b9      	ldr	r1, [r7, #8]
 8001282:	6978      	ldr	r0, [r7, #20]
 8001284:	f7ff ff8e 	bl	80011a4 <NVIC_EncodePriority>
 8001288:	4602      	mov	r2, r0
 800128a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800128e:	4611      	mov	r1, r2
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff ff5d 	bl	8001150 <__NVIC_SetPriority>
}
 8001296:	bf00      	nop
 8001298:	3718      	adds	r7, #24
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}

0800129e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800129e:	b580      	push	{r7, lr}
 80012a0:	b082      	sub	sp, #8
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012a6:	6878      	ldr	r0, [r7, #4]
 80012a8:	f7ff ffb0 	bl	800120c <SysTick_Config>
 80012ac:	4603      	mov	r3, r0
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
	...

080012b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b089      	sub	sp, #36	; 0x24
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012c2:	2300      	movs	r3, #0
 80012c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012c6:	2300      	movs	r3, #0
 80012c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012ca:	2300      	movs	r3, #0
 80012cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012ce:	2300      	movs	r3, #0
 80012d0:	61fb      	str	r3, [r7, #28]
 80012d2:	e165      	b.n	80015a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012d4:	2201      	movs	r2, #1
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	fa02 f303 	lsl.w	r3, r2, r3
 80012dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	697a      	ldr	r2, [r7, #20]
 80012e4:	4013      	ands	r3, r2
 80012e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012e8:	693a      	ldr	r2, [r7, #16]
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	f040 8154 	bne.w	800159a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d00b      	beq.n	8001312 <HAL_GPIO_Init+0x5a>
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	2b02      	cmp	r3, #2
 8001300:	d007      	beq.n	8001312 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001306:	2b11      	cmp	r3, #17
 8001308:	d003      	beq.n	8001312 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	2b12      	cmp	r3, #18
 8001310:	d130      	bne.n	8001374 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001318:	69fb      	ldr	r3, [r7, #28]
 800131a:	005b      	lsls	r3, r3, #1
 800131c:	2203      	movs	r2, #3
 800131e:	fa02 f303 	lsl.w	r3, r2, r3
 8001322:	43db      	mvns	r3, r3
 8001324:	69ba      	ldr	r2, [r7, #24]
 8001326:	4013      	ands	r3, r2
 8001328:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	68da      	ldr	r2, [r3, #12]
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	005b      	lsls	r3, r3, #1
 8001332:	fa02 f303 	lsl.w	r3, r2, r3
 8001336:	69ba      	ldr	r2, [r7, #24]
 8001338:	4313      	orrs	r3, r2
 800133a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	69ba      	ldr	r2, [r7, #24]
 8001340:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001348:	2201      	movs	r2, #1
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	fa02 f303 	lsl.w	r3, r2, r3
 8001350:	43db      	mvns	r3, r3
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	4013      	ands	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	091b      	lsrs	r3, r3, #4
 800135e:	f003 0201 	and.w	r2, r3, #1
 8001362:	69fb      	ldr	r3, [r7, #28]
 8001364:	fa02 f303 	lsl.w	r3, r2, r3
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	4313      	orrs	r3, r2
 800136c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	2203      	movs	r2, #3
 8001380:	fa02 f303 	lsl.w	r3, r2, r3
 8001384:	43db      	mvns	r3, r3
 8001386:	69ba      	ldr	r2, [r7, #24]
 8001388:	4013      	ands	r3, r2
 800138a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	689a      	ldr	r2, [r3, #8]
 8001390:	69fb      	ldr	r3, [r7, #28]
 8001392:	005b      	lsls	r3, r3, #1
 8001394:	fa02 f303 	lsl.w	r3, r2, r3
 8001398:	69ba      	ldr	r2, [r7, #24]
 800139a:	4313      	orrs	r3, r2
 800139c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d003      	beq.n	80013b4 <HAL_GPIO_Init+0xfc>
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	2b12      	cmp	r3, #18
 80013b2:	d123      	bne.n	80013fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013b4:	69fb      	ldr	r3, [r7, #28]
 80013b6:	08da      	lsrs	r2, r3, #3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	3208      	adds	r2, #8
 80013bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013c2:	69fb      	ldr	r3, [r7, #28]
 80013c4:	f003 0307 	and.w	r3, r3, #7
 80013c8:	009b      	lsls	r3, r3, #2
 80013ca:	220f      	movs	r2, #15
 80013cc:	fa02 f303 	lsl.w	r3, r2, r3
 80013d0:	43db      	mvns	r3, r3
 80013d2:	69ba      	ldr	r2, [r7, #24]
 80013d4:	4013      	ands	r3, r2
 80013d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	691a      	ldr	r2, [r3, #16]
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	f003 0307 	and.w	r3, r3, #7
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	fa02 f303 	lsl.w	r3, r2, r3
 80013e8:	69ba      	ldr	r2, [r7, #24]
 80013ea:	4313      	orrs	r3, r2
 80013ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013ee:	69fb      	ldr	r3, [r7, #28]
 80013f0:	08da      	lsrs	r2, r3, #3
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	3208      	adds	r2, #8
 80013f6:	69b9      	ldr	r1, [r7, #24]
 80013f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001402:	69fb      	ldr	r3, [r7, #28]
 8001404:	005b      	lsls	r3, r3, #1
 8001406:	2203      	movs	r2, #3
 8001408:	fa02 f303 	lsl.w	r3, r2, r3
 800140c:	43db      	mvns	r3, r3
 800140e:	69ba      	ldr	r2, [r7, #24]
 8001410:	4013      	ands	r3, r2
 8001412:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f003 0203 	and.w	r2, r3, #3
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	005b      	lsls	r3, r3, #1
 8001420:	fa02 f303 	lsl.w	r3, r2, r3
 8001424:	69ba      	ldr	r2, [r7, #24]
 8001426:	4313      	orrs	r3, r2
 8001428:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	69ba      	ldr	r2, [r7, #24]
 800142e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001438:	2b00      	cmp	r3, #0
 800143a:	f000 80ae 	beq.w	800159a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800143e:	2300      	movs	r3, #0
 8001440:	60fb      	str	r3, [r7, #12]
 8001442:	4b5c      	ldr	r3, [pc, #368]	; (80015b4 <HAL_GPIO_Init+0x2fc>)
 8001444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001446:	4a5b      	ldr	r2, [pc, #364]	; (80015b4 <HAL_GPIO_Init+0x2fc>)
 8001448:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800144c:	6453      	str	r3, [r2, #68]	; 0x44
 800144e:	4b59      	ldr	r3, [pc, #356]	; (80015b4 <HAL_GPIO_Init+0x2fc>)
 8001450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001452:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001456:	60fb      	str	r3, [r7, #12]
 8001458:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800145a:	4a57      	ldr	r2, [pc, #348]	; (80015b8 <HAL_GPIO_Init+0x300>)
 800145c:	69fb      	ldr	r3, [r7, #28]
 800145e:	089b      	lsrs	r3, r3, #2
 8001460:	3302      	adds	r3, #2
 8001462:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001466:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001468:	69fb      	ldr	r3, [r7, #28]
 800146a:	f003 0303 	and.w	r3, r3, #3
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	220f      	movs	r2, #15
 8001472:	fa02 f303 	lsl.w	r3, r2, r3
 8001476:	43db      	mvns	r3, r3
 8001478:	69ba      	ldr	r2, [r7, #24]
 800147a:	4013      	ands	r3, r2
 800147c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a4e      	ldr	r2, [pc, #312]	; (80015bc <HAL_GPIO_Init+0x304>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d025      	beq.n	80014d2 <HAL_GPIO_Init+0x21a>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4a4d      	ldr	r2, [pc, #308]	; (80015c0 <HAL_GPIO_Init+0x308>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d01f      	beq.n	80014ce <HAL_GPIO_Init+0x216>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4a4c      	ldr	r2, [pc, #304]	; (80015c4 <HAL_GPIO_Init+0x30c>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d019      	beq.n	80014ca <HAL_GPIO_Init+0x212>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4a4b      	ldr	r2, [pc, #300]	; (80015c8 <HAL_GPIO_Init+0x310>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d013      	beq.n	80014c6 <HAL_GPIO_Init+0x20e>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4a4a      	ldr	r2, [pc, #296]	; (80015cc <HAL_GPIO_Init+0x314>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d00d      	beq.n	80014c2 <HAL_GPIO_Init+0x20a>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4a49      	ldr	r2, [pc, #292]	; (80015d0 <HAL_GPIO_Init+0x318>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d007      	beq.n	80014be <HAL_GPIO_Init+0x206>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4a48      	ldr	r2, [pc, #288]	; (80015d4 <HAL_GPIO_Init+0x31c>)
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d101      	bne.n	80014ba <HAL_GPIO_Init+0x202>
 80014b6:	2306      	movs	r3, #6
 80014b8:	e00c      	b.n	80014d4 <HAL_GPIO_Init+0x21c>
 80014ba:	2307      	movs	r3, #7
 80014bc:	e00a      	b.n	80014d4 <HAL_GPIO_Init+0x21c>
 80014be:	2305      	movs	r3, #5
 80014c0:	e008      	b.n	80014d4 <HAL_GPIO_Init+0x21c>
 80014c2:	2304      	movs	r3, #4
 80014c4:	e006      	b.n	80014d4 <HAL_GPIO_Init+0x21c>
 80014c6:	2303      	movs	r3, #3
 80014c8:	e004      	b.n	80014d4 <HAL_GPIO_Init+0x21c>
 80014ca:	2302      	movs	r3, #2
 80014cc:	e002      	b.n	80014d4 <HAL_GPIO_Init+0x21c>
 80014ce:	2301      	movs	r3, #1
 80014d0:	e000      	b.n	80014d4 <HAL_GPIO_Init+0x21c>
 80014d2:	2300      	movs	r3, #0
 80014d4:	69fa      	ldr	r2, [r7, #28]
 80014d6:	f002 0203 	and.w	r2, r2, #3
 80014da:	0092      	lsls	r2, r2, #2
 80014dc:	4093      	lsls	r3, r2
 80014de:	69ba      	ldr	r2, [r7, #24]
 80014e0:	4313      	orrs	r3, r2
 80014e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014e4:	4934      	ldr	r1, [pc, #208]	; (80015b8 <HAL_GPIO_Init+0x300>)
 80014e6:	69fb      	ldr	r3, [r7, #28]
 80014e8:	089b      	lsrs	r3, r3, #2
 80014ea:	3302      	adds	r3, #2
 80014ec:	69ba      	ldr	r2, [r7, #24]
 80014ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014f2:	4b39      	ldr	r3, [pc, #228]	; (80015d8 <HAL_GPIO_Init+0x320>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	43db      	mvns	r3, r3
 80014fc:	69ba      	ldr	r2, [r7, #24]
 80014fe:	4013      	ands	r3, r2
 8001500:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800150a:	2b00      	cmp	r3, #0
 800150c:	d003      	beq.n	8001516 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800150e:	69ba      	ldr	r2, [r7, #24]
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	4313      	orrs	r3, r2
 8001514:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001516:	4a30      	ldr	r2, [pc, #192]	; (80015d8 <HAL_GPIO_Init+0x320>)
 8001518:	69bb      	ldr	r3, [r7, #24]
 800151a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800151c:	4b2e      	ldr	r3, [pc, #184]	; (80015d8 <HAL_GPIO_Init+0x320>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	43db      	mvns	r3, r3
 8001526:	69ba      	ldr	r2, [r7, #24]
 8001528:	4013      	ands	r3, r2
 800152a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001534:	2b00      	cmp	r3, #0
 8001536:	d003      	beq.n	8001540 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001538:	69ba      	ldr	r2, [r7, #24]
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	4313      	orrs	r3, r2
 800153e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001540:	4a25      	ldr	r2, [pc, #148]	; (80015d8 <HAL_GPIO_Init+0x320>)
 8001542:	69bb      	ldr	r3, [r7, #24]
 8001544:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001546:	4b24      	ldr	r3, [pc, #144]	; (80015d8 <HAL_GPIO_Init+0x320>)
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	43db      	mvns	r3, r3
 8001550:	69ba      	ldr	r2, [r7, #24]
 8001552:	4013      	ands	r3, r2
 8001554:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800155e:	2b00      	cmp	r3, #0
 8001560:	d003      	beq.n	800156a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001562:	69ba      	ldr	r2, [r7, #24]
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	4313      	orrs	r3, r2
 8001568:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800156a:	4a1b      	ldr	r2, [pc, #108]	; (80015d8 <HAL_GPIO_Init+0x320>)
 800156c:	69bb      	ldr	r3, [r7, #24]
 800156e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001570:	4b19      	ldr	r3, [pc, #100]	; (80015d8 <HAL_GPIO_Init+0x320>)
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	43db      	mvns	r3, r3
 800157a:	69ba      	ldr	r2, [r7, #24]
 800157c:	4013      	ands	r3, r2
 800157e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001588:	2b00      	cmp	r3, #0
 800158a:	d003      	beq.n	8001594 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800158c:	69ba      	ldr	r2, [r7, #24]
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	4313      	orrs	r3, r2
 8001592:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001594:	4a10      	ldr	r2, [pc, #64]	; (80015d8 <HAL_GPIO_Init+0x320>)
 8001596:	69bb      	ldr	r3, [r7, #24]
 8001598:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	3301      	adds	r3, #1
 800159e:	61fb      	str	r3, [r7, #28]
 80015a0:	69fb      	ldr	r3, [r7, #28]
 80015a2:	2b0f      	cmp	r3, #15
 80015a4:	f67f ae96 	bls.w	80012d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015a8:	bf00      	nop
 80015aa:	3724      	adds	r7, #36	; 0x24
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	40023800 	.word	0x40023800
 80015b8:	40013800 	.word	0x40013800
 80015bc:	40020000 	.word	0x40020000
 80015c0:	40020400 	.word	0x40020400
 80015c4:	40020800 	.word	0x40020800
 80015c8:	40020c00 	.word	0x40020c00
 80015cc:	40021000 	.word	0x40021000
 80015d0:	40021400 	.word	0x40021400
 80015d4:	40021800 	.word	0x40021800
 80015d8:	40013c00 	.word	0x40013c00

080015dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	460b      	mov	r3, r1
 80015e6:	807b      	strh	r3, [r7, #2]
 80015e8:	4613      	mov	r3, r2
 80015ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015ec:	787b      	ldrb	r3, [r7, #1]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d003      	beq.n	80015fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015f2:	887a      	ldrh	r2, [r7, #2]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80015f8:	e003      	b.n	8001602 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015fa:	887b      	ldrh	r3, [r7, #2]
 80015fc:	041a      	lsls	r2, r3, #16
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	619a      	str	r2, [r3, #24]
}
 8001602:	bf00      	nop
 8001604:	370c      	adds	r7, #12
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
	...

08001610 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d101      	bne.n	8001624 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001620:	2301      	movs	r3, #1
 8001622:	e0cc      	b.n	80017be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001624:	4b68      	ldr	r3, [pc, #416]	; (80017c8 <HAL_RCC_ClockConfig+0x1b8>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f003 030f 	and.w	r3, r3, #15
 800162c:	683a      	ldr	r2, [r7, #0]
 800162e:	429a      	cmp	r2, r3
 8001630:	d90c      	bls.n	800164c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001632:	4b65      	ldr	r3, [pc, #404]	; (80017c8 <HAL_RCC_ClockConfig+0x1b8>)
 8001634:	683a      	ldr	r2, [r7, #0]
 8001636:	b2d2      	uxtb	r2, r2
 8001638:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800163a:	4b63      	ldr	r3, [pc, #396]	; (80017c8 <HAL_RCC_ClockConfig+0x1b8>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f003 030f 	and.w	r3, r3, #15
 8001642:	683a      	ldr	r2, [r7, #0]
 8001644:	429a      	cmp	r2, r3
 8001646:	d001      	beq.n	800164c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	e0b8      	b.n	80017be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f003 0302 	and.w	r3, r3, #2
 8001654:	2b00      	cmp	r3, #0
 8001656:	d020      	beq.n	800169a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f003 0304 	and.w	r3, r3, #4
 8001660:	2b00      	cmp	r3, #0
 8001662:	d005      	beq.n	8001670 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001664:	4b59      	ldr	r3, [pc, #356]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	4a58      	ldr	r2, [pc, #352]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 800166a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800166e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 0308 	and.w	r3, r3, #8
 8001678:	2b00      	cmp	r3, #0
 800167a:	d005      	beq.n	8001688 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800167c:	4b53      	ldr	r3, [pc, #332]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	4a52      	ldr	r2, [pc, #328]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 8001682:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001686:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001688:	4b50      	ldr	r3, [pc, #320]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	494d      	ldr	r1, [pc, #308]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 8001696:	4313      	orrs	r3, r2
 8001698:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d044      	beq.n	8001730 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d107      	bne.n	80016be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ae:	4b47      	ldr	r3, [pc, #284]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d119      	bne.n	80016ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e07f      	b.n	80017be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d003      	beq.n	80016ce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016ca:	2b03      	cmp	r3, #3
 80016cc:	d107      	bne.n	80016de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016ce:	4b3f      	ldr	r3, [pc, #252]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d109      	bne.n	80016ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e06f      	b.n	80017be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016de:	4b3b      	ldr	r3, [pc, #236]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f003 0302 	and.w	r3, r3, #2
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d101      	bne.n	80016ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
 80016ec:	e067      	b.n	80017be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016ee:	4b37      	ldr	r3, [pc, #220]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	f023 0203 	bic.w	r2, r3, #3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	4934      	ldr	r1, [pc, #208]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 80016fc:	4313      	orrs	r3, r2
 80016fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001700:	f7ff fcc6 	bl	8001090 <HAL_GetTick>
 8001704:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001706:	e00a      	b.n	800171e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001708:	f7ff fcc2 	bl	8001090 <HAL_GetTick>
 800170c:	4602      	mov	r2, r0
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	f241 3288 	movw	r2, #5000	; 0x1388
 8001716:	4293      	cmp	r3, r2
 8001718:	d901      	bls.n	800171e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e04f      	b.n	80017be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800171e:	4b2b      	ldr	r3, [pc, #172]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	f003 020c 	and.w	r2, r3, #12
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	429a      	cmp	r2, r3
 800172e:	d1eb      	bne.n	8001708 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001730:	4b25      	ldr	r3, [pc, #148]	; (80017c8 <HAL_RCC_ClockConfig+0x1b8>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f003 030f 	and.w	r3, r3, #15
 8001738:	683a      	ldr	r2, [r7, #0]
 800173a:	429a      	cmp	r2, r3
 800173c:	d20c      	bcs.n	8001758 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800173e:	4b22      	ldr	r3, [pc, #136]	; (80017c8 <HAL_RCC_ClockConfig+0x1b8>)
 8001740:	683a      	ldr	r2, [r7, #0]
 8001742:	b2d2      	uxtb	r2, r2
 8001744:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001746:	4b20      	ldr	r3, [pc, #128]	; (80017c8 <HAL_RCC_ClockConfig+0x1b8>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f003 030f 	and.w	r3, r3, #15
 800174e:	683a      	ldr	r2, [r7, #0]
 8001750:	429a      	cmp	r2, r3
 8001752:	d001      	beq.n	8001758 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e032      	b.n	80017be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f003 0304 	and.w	r3, r3, #4
 8001760:	2b00      	cmp	r3, #0
 8001762:	d008      	beq.n	8001776 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001764:	4b19      	ldr	r3, [pc, #100]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	4916      	ldr	r1, [pc, #88]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 8001772:	4313      	orrs	r3, r2
 8001774:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 0308 	and.w	r3, r3, #8
 800177e:	2b00      	cmp	r3, #0
 8001780:	d009      	beq.n	8001796 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001782:	4b12      	ldr	r3, [pc, #72]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	691b      	ldr	r3, [r3, #16]
 800178e:	00db      	lsls	r3, r3, #3
 8001790:	490e      	ldr	r1, [pc, #56]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 8001792:	4313      	orrs	r3, r2
 8001794:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001796:	f000 f855 	bl	8001844 <HAL_RCC_GetSysClockFreq>
 800179a:	4601      	mov	r1, r0
 800179c:	4b0b      	ldr	r3, [pc, #44]	; (80017cc <HAL_RCC_ClockConfig+0x1bc>)
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	091b      	lsrs	r3, r3, #4
 80017a2:	f003 030f 	and.w	r3, r3, #15
 80017a6:	4a0a      	ldr	r2, [pc, #40]	; (80017d0 <HAL_RCC_ClockConfig+0x1c0>)
 80017a8:	5cd3      	ldrb	r3, [r2, r3]
 80017aa:	fa21 f303 	lsr.w	r3, r1, r3
 80017ae:	4a09      	ldr	r2, [pc, #36]	; (80017d4 <HAL_RCC_ClockConfig+0x1c4>)
 80017b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80017b2:	4b09      	ldr	r3, [pc, #36]	; (80017d8 <HAL_RCC_ClockConfig+0x1c8>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4618      	mov	r0, r3
 80017b8:	f7ff fc26 	bl	8001008 <HAL_InitTick>

  return HAL_OK;
 80017bc:	2300      	movs	r3, #0
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3710      	adds	r7, #16
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40023c00 	.word	0x40023c00
 80017cc:	40023800 	.word	0x40023800
 80017d0:	080037b0 	.word	0x080037b0
 80017d4:	20000000 	.word	0x20000000
 80017d8:	20000004 	.word	0x20000004

080017dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80017e0:	4b03      	ldr	r3, [pc, #12]	; (80017f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80017e2:	681b      	ldr	r3, [r3, #0]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	20000000 	.word	0x20000000

080017f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80017f8:	f7ff fff0 	bl	80017dc <HAL_RCC_GetHCLKFreq>
 80017fc:	4601      	mov	r1, r0
 80017fe:	4b05      	ldr	r3, [pc, #20]	; (8001814 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	0a9b      	lsrs	r3, r3, #10
 8001804:	f003 0307 	and.w	r3, r3, #7
 8001808:	4a03      	ldr	r2, [pc, #12]	; (8001818 <HAL_RCC_GetPCLK1Freq+0x24>)
 800180a:	5cd3      	ldrb	r3, [r2, r3]
 800180c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001810:	4618      	mov	r0, r3
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40023800 	.word	0x40023800
 8001818:	080037c0 	.word	0x080037c0

0800181c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001820:	f7ff ffdc 	bl	80017dc <HAL_RCC_GetHCLKFreq>
 8001824:	4601      	mov	r1, r0
 8001826:	4b05      	ldr	r3, [pc, #20]	; (800183c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	0b5b      	lsrs	r3, r3, #13
 800182c:	f003 0307 	and.w	r3, r3, #7
 8001830:	4a03      	ldr	r2, [pc, #12]	; (8001840 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001832:	5cd3      	ldrb	r3, [r2, r3]
 8001834:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001838:	4618      	mov	r0, r3
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40023800 	.word	0x40023800
 8001840:	080037c0 	.word	0x080037c0

08001844 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001844:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001846:	b087      	sub	sp, #28
 8001848:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800184a:	2300      	movs	r3, #0
 800184c:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 800184e:	2300      	movs	r3, #0
 8001850:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8001852:	2300      	movs	r3, #0
 8001854:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8001856:	2300      	movs	r3, #0
 8001858:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800185a:	2300      	movs	r3, #0
 800185c:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800185e:	4bc6      	ldr	r3, [pc, #792]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x334>)
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	f003 030c 	and.w	r3, r3, #12
 8001866:	2b0c      	cmp	r3, #12
 8001868:	f200 817e 	bhi.w	8001b68 <HAL_RCC_GetSysClockFreq+0x324>
 800186c:	a201      	add	r2, pc, #4	; (adr r2, 8001874 <HAL_RCC_GetSysClockFreq+0x30>)
 800186e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001872:	bf00      	nop
 8001874:	080018a9 	.word	0x080018a9
 8001878:	08001b69 	.word	0x08001b69
 800187c:	08001b69 	.word	0x08001b69
 8001880:	08001b69 	.word	0x08001b69
 8001884:	080018af 	.word	0x080018af
 8001888:	08001b69 	.word	0x08001b69
 800188c:	08001b69 	.word	0x08001b69
 8001890:	08001b69 	.word	0x08001b69
 8001894:	080018b5 	.word	0x080018b5
 8001898:	08001b69 	.word	0x08001b69
 800189c:	08001b69 	.word	0x08001b69
 80018a0:	08001b69 	.word	0x08001b69
 80018a4:	08001a11 	.word	0x08001a11
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80018a8:	4bb4      	ldr	r3, [pc, #720]	; (8001b7c <HAL_RCC_GetSysClockFreq+0x338>)
 80018aa:	613b      	str	r3, [r7, #16]
       break;
 80018ac:	e15f      	b.n	8001b6e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80018ae:	4bb4      	ldr	r3, [pc, #720]	; (8001b80 <HAL_RCC_GetSysClockFreq+0x33c>)
 80018b0:	613b      	str	r3, [r7, #16]
      break;
 80018b2:	e15c      	b.n	8001b6e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018b4:	4bb0      	ldr	r3, [pc, #704]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x334>)
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80018bc:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018be:	4bae      	ldr	r3, [pc, #696]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x334>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d04a      	beq.n	8001960 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018ca:	4bab      	ldr	r3, [pc, #684]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x334>)
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	099b      	lsrs	r3, r3, #6
 80018d0:	f04f 0400 	mov.w	r4, #0
 80018d4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80018d8:	f04f 0200 	mov.w	r2, #0
 80018dc:	ea03 0501 	and.w	r5, r3, r1
 80018e0:	ea04 0602 	and.w	r6, r4, r2
 80018e4:	4629      	mov	r1, r5
 80018e6:	4632      	mov	r2, r6
 80018e8:	f04f 0300 	mov.w	r3, #0
 80018ec:	f04f 0400 	mov.w	r4, #0
 80018f0:	0154      	lsls	r4, r2, #5
 80018f2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80018f6:	014b      	lsls	r3, r1, #5
 80018f8:	4619      	mov	r1, r3
 80018fa:	4622      	mov	r2, r4
 80018fc:	1b49      	subs	r1, r1, r5
 80018fe:	eb62 0206 	sbc.w	r2, r2, r6
 8001902:	f04f 0300 	mov.w	r3, #0
 8001906:	f04f 0400 	mov.w	r4, #0
 800190a:	0194      	lsls	r4, r2, #6
 800190c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001910:	018b      	lsls	r3, r1, #6
 8001912:	1a5b      	subs	r3, r3, r1
 8001914:	eb64 0402 	sbc.w	r4, r4, r2
 8001918:	f04f 0100 	mov.w	r1, #0
 800191c:	f04f 0200 	mov.w	r2, #0
 8001920:	00e2      	lsls	r2, r4, #3
 8001922:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001926:	00d9      	lsls	r1, r3, #3
 8001928:	460b      	mov	r3, r1
 800192a:	4614      	mov	r4, r2
 800192c:	195b      	adds	r3, r3, r5
 800192e:	eb44 0406 	adc.w	r4, r4, r6
 8001932:	f04f 0100 	mov.w	r1, #0
 8001936:	f04f 0200 	mov.w	r2, #0
 800193a:	0262      	lsls	r2, r4, #9
 800193c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001940:	0259      	lsls	r1, r3, #9
 8001942:	460b      	mov	r3, r1
 8001944:	4614      	mov	r4, r2
 8001946:	4618      	mov	r0, r3
 8001948:	4621      	mov	r1, r4
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	f04f 0400 	mov.w	r4, #0
 8001950:	461a      	mov	r2, r3
 8001952:	4623      	mov	r3, r4
 8001954:	f7fe fcb4 	bl	80002c0 <__aeabi_uldivmod>
 8001958:	4603      	mov	r3, r0
 800195a:	460c      	mov	r4, r1
 800195c:	617b      	str	r3, [r7, #20]
 800195e:	e049      	b.n	80019f4 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001960:	4b85      	ldr	r3, [pc, #532]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x334>)
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	099b      	lsrs	r3, r3, #6
 8001966:	f04f 0400 	mov.w	r4, #0
 800196a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800196e:	f04f 0200 	mov.w	r2, #0
 8001972:	ea03 0501 	and.w	r5, r3, r1
 8001976:	ea04 0602 	and.w	r6, r4, r2
 800197a:	4629      	mov	r1, r5
 800197c:	4632      	mov	r2, r6
 800197e:	f04f 0300 	mov.w	r3, #0
 8001982:	f04f 0400 	mov.w	r4, #0
 8001986:	0154      	lsls	r4, r2, #5
 8001988:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800198c:	014b      	lsls	r3, r1, #5
 800198e:	4619      	mov	r1, r3
 8001990:	4622      	mov	r2, r4
 8001992:	1b49      	subs	r1, r1, r5
 8001994:	eb62 0206 	sbc.w	r2, r2, r6
 8001998:	f04f 0300 	mov.w	r3, #0
 800199c:	f04f 0400 	mov.w	r4, #0
 80019a0:	0194      	lsls	r4, r2, #6
 80019a2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80019a6:	018b      	lsls	r3, r1, #6
 80019a8:	1a5b      	subs	r3, r3, r1
 80019aa:	eb64 0402 	sbc.w	r4, r4, r2
 80019ae:	f04f 0100 	mov.w	r1, #0
 80019b2:	f04f 0200 	mov.w	r2, #0
 80019b6:	00e2      	lsls	r2, r4, #3
 80019b8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80019bc:	00d9      	lsls	r1, r3, #3
 80019be:	460b      	mov	r3, r1
 80019c0:	4614      	mov	r4, r2
 80019c2:	195b      	adds	r3, r3, r5
 80019c4:	eb44 0406 	adc.w	r4, r4, r6
 80019c8:	f04f 0100 	mov.w	r1, #0
 80019cc:	f04f 0200 	mov.w	r2, #0
 80019d0:	02a2      	lsls	r2, r4, #10
 80019d2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80019d6:	0299      	lsls	r1, r3, #10
 80019d8:	460b      	mov	r3, r1
 80019da:	4614      	mov	r4, r2
 80019dc:	4618      	mov	r0, r3
 80019de:	4621      	mov	r1, r4
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	f04f 0400 	mov.w	r4, #0
 80019e6:	461a      	mov	r2, r3
 80019e8:	4623      	mov	r3, r4
 80019ea:	f7fe fc69 	bl	80002c0 <__aeabi_uldivmod>
 80019ee:	4603      	mov	r3, r0
 80019f0:	460c      	mov	r4, r1
 80019f2:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80019f4:	4b60      	ldr	r3, [pc, #384]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x334>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	0c1b      	lsrs	r3, r3, #16
 80019fa:	f003 0303 	and.w	r3, r3, #3
 80019fe:	3301      	adds	r3, #1
 8001a00:	005b      	lsls	r3, r3, #1
 8001a02:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8001a04:	697a      	ldr	r2, [r7, #20]
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a0c:	613b      	str	r3, [r7, #16]
      break;
 8001a0e:	e0ae      	b.n	8001b6e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a10:	4b59      	ldr	r3, [pc, #356]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x334>)
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a18:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a1a:	4b57      	ldr	r3, [pc, #348]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x334>)
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d04a      	beq.n	8001abc <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a26:	4b54      	ldr	r3, [pc, #336]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x334>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	099b      	lsrs	r3, r3, #6
 8001a2c:	f04f 0400 	mov.w	r4, #0
 8001a30:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001a34:	f04f 0200 	mov.w	r2, #0
 8001a38:	ea03 0501 	and.w	r5, r3, r1
 8001a3c:	ea04 0602 	and.w	r6, r4, r2
 8001a40:	4629      	mov	r1, r5
 8001a42:	4632      	mov	r2, r6
 8001a44:	f04f 0300 	mov.w	r3, #0
 8001a48:	f04f 0400 	mov.w	r4, #0
 8001a4c:	0154      	lsls	r4, r2, #5
 8001a4e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001a52:	014b      	lsls	r3, r1, #5
 8001a54:	4619      	mov	r1, r3
 8001a56:	4622      	mov	r2, r4
 8001a58:	1b49      	subs	r1, r1, r5
 8001a5a:	eb62 0206 	sbc.w	r2, r2, r6
 8001a5e:	f04f 0300 	mov.w	r3, #0
 8001a62:	f04f 0400 	mov.w	r4, #0
 8001a66:	0194      	lsls	r4, r2, #6
 8001a68:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001a6c:	018b      	lsls	r3, r1, #6
 8001a6e:	1a5b      	subs	r3, r3, r1
 8001a70:	eb64 0402 	sbc.w	r4, r4, r2
 8001a74:	f04f 0100 	mov.w	r1, #0
 8001a78:	f04f 0200 	mov.w	r2, #0
 8001a7c:	00e2      	lsls	r2, r4, #3
 8001a7e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001a82:	00d9      	lsls	r1, r3, #3
 8001a84:	460b      	mov	r3, r1
 8001a86:	4614      	mov	r4, r2
 8001a88:	195b      	adds	r3, r3, r5
 8001a8a:	eb44 0406 	adc.w	r4, r4, r6
 8001a8e:	f04f 0100 	mov.w	r1, #0
 8001a92:	f04f 0200 	mov.w	r2, #0
 8001a96:	0262      	lsls	r2, r4, #9
 8001a98:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001a9c:	0259      	lsls	r1, r3, #9
 8001a9e:	460b      	mov	r3, r1
 8001aa0:	4614      	mov	r4, r2
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	4621      	mov	r1, r4
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	f04f 0400 	mov.w	r4, #0
 8001aac:	461a      	mov	r2, r3
 8001aae:	4623      	mov	r3, r4
 8001ab0:	f7fe fc06 	bl	80002c0 <__aeabi_uldivmod>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	460c      	mov	r4, r1
 8001ab8:	617b      	str	r3, [r7, #20]
 8001aba:	e049      	b.n	8001b50 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001abc:	4b2e      	ldr	r3, [pc, #184]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x334>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	099b      	lsrs	r3, r3, #6
 8001ac2:	f04f 0400 	mov.w	r4, #0
 8001ac6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001aca:	f04f 0200 	mov.w	r2, #0
 8001ace:	ea03 0501 	and.w	r5, r3, r1
 8001ad2:	ea04 0602 	and.w	r6, r4, r2
 8001ad6:	4629      	mov	r1, r5
 8001ad8:	4632      	mov	r2, r6
 8001ada:	f04f 0300 	mov.w	r3, #0
 8001ade:	f04f 0400 	mov.w	r4, #0
 8001ae2:	0154      	lsls	r4, r2, #5
 8001ae4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001ae8:	014b      	lsls	r3, r1, #5
 8001aea:	4619      	mov	r1, r3
 8001aec:	4622      	mov	r2, r4
 8001aee:	1b49      	subs	r1, r1, r5
 8001af0:	eb62 0206 	sbc.w	r2, r2, r6
 8001af4:	f04f 0300 	mov.w	r3, #0
 8001af8:	f04f 0400 	mov.w	r4, #0
 8001afc:	0194      	lsls	r4, r2, #6
 8001afe:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001b02:	018b      	lsls	r3, r1, #6
 8001b04:	1a5b      	subs	r3, r3, r1
 8001b06:	eb64 0402 	sbc.w	r4, r4, r2
 8001b0a:	f04f 0100 	mov.w	r1, #0
 8001b0e:	f04f 0200 	mov.w	r2, #0
 8001b12:	00e2      	lsls	r2, r4, #3
 8001b14:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001b18:	00d9      	lsls	r1, r3, #3
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	4614      	mov	r4, r2
 8001b1e:	195b      	adds	r3, r3, r5
 8001b20:	eb44 0406 	adc.w	r4, r4, r6
 8001b24:	f04f 0100 	mov.w	r1, #0
 8001b28:	f04f 0200 	mov.w	r2, #0
 8001b2c:	02a2      	lsls	r2, r4, #10
 8001b2e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001b32:	0299      	lsls	r1, r3, #10
 8001b34:	460b      	mov	r3, r1
 8001b36:	4614      	mov	r4, r2
 8001b38:	4618      	mov	r0, r3
 8001b3a:	4621      	mov	r1, r4
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	f04f 0400 	mov.w	r4, #0
 8001b42:	461a      	mov	r2, r3
 8001b44:	4623      	mov	r3, r4
 8001b46:	f7fe fbbb 	bl	80002c0 <__aeabi_uldivmod>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	460c      	mov	r4, r1
 8001b4e:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001b50:	4b09      	ldr	r3, [pc, #36]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x334>)
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	0f1b      	lsrs	r3, r3, #28
 8001b56:	f003 0307 	and.w	r3, r3, #7
 8001b5a:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8001b5c:	697a      	ldr	r2, [r7, #20]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b64:	613b      	str	r3, [r7, #16]
      break;
 8001b66:	e002      	b.n	8001b6e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b68:	4b04      	ldr	r3, [pc, #16]	; (8001b7c <HAL_RCC_GetSysClockFreq+0x338>)
 8001b6a:	613b      	str	r3, [r7, #16]
      break;
 8001b6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b6e:	693b      	ldr	r3, [r7, #16]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	371c      	adds	r7, #28
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b78:	40023800 	.word	0x40023800
 8001b7c:	00f42400 	.word	0x00f42400
 8001b80:	007a1200 	.word	0x007a1200

08001b84 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b086      	sub	sp, #24
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f003 0301 	and.w	r3, r3, #1
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	f000 8083 	beq.w	8001ca4 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001b9e:	4b95      	ldr	r3, [pc, #596]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	f003 030c 	and.w	r3, r3, #12
 8001ba6:	2b04      	cmp	r3, #4
 8001ba8:	d019      	beq.n	8001bde <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001baa:	4b92      	ldr	r3, [pc, #584]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001bb2:	2b08      	cmp	r3, #8
 8001bb4:	d106      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001bb6:	4b8f      	ldr	r3, [pc, #572]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bbe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001bc2:	d00c      	beq.n	8001bde <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bc4:	4b8b      	ldr	r3, [pc, #556]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001bcc:	2b0c      	cmp	r3, #12
 8001bce:	d112      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bd0:	4b88      	ldr	r3, [pc, #544]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bd8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001bdc:	d10b      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bde:	4b85      	ldr	r3, [pc, #532]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d05b      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x11e>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d157      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e216      	b.n	8002024 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bfe:	d106      	bne.n	8001c0e <HAL_RCC_OscConfig+0x8a>
 8001c00:	4b7c      	ldr	r3, [pc, #496]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a7b      	ldr	r2, [pc, #492]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001c06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c0a:	6013      	str	r3, [r2, #0]
 8001c0c:	e01d      	b.n	8001c4a <HAL_RCC_OscConfig+0xc6>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c16:	d10c      	bne.n	8001c32 <HAL_RCC_OscConfig+0xae>
 8001c18:	4b76      	ldr	r3, [pc, #472]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a75      	ldr	r2, [pc, #468]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001c1e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c22:	6013      	str	r3, [r2, #0]
 8001c24:	4b73      	ldr	r3, [pc, #460]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a72      	ldr	r2, [pc, #456]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001c2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c2e:	6013      	str	r3, [r2, #0]
 8001c30:	e00b      	b.n	8001c4a <HAL_RCC_OscConfig+0xc6>
 8001c32:	4b70      	ldr	r3, [pc, #448]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a6f      	ldr	r2, [pc, #444]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001c38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c3c:	6013      	str	r3, [r2, #0]
 8001c3e:	4b6d      	ldr	r3, [pc, #436]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a6c      	ldr	r2, [pc, #432]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001c44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c48:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d013      	beq.n	8001c7a <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c52:	f7ff fa1d 	bl	8001090 <HAL_GetTick>
 8001c56:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c58:	e008      	b.n	8001c6c <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c5a:	f7ff fa19 	bl	8001090 <HAL_GetTick>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	2b64      	cmp	r3, #100	; 0x64
 8001c66:	d901      	bls.n	8001c6c <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	e1db      	b.n	8002024 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c6c:	4b61      	ldr	r3, [pc, #388]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d0f0      	beq.n	8001c5a <HAL_RCC_OscConfig+0xd6>
 8001c78:	e014      	b.n	8001ca4 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c7a:	f7ff fa09 	bl	8001090 <HAL_GetTick>
 8001c7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c80:	e008      	b.n	8001c94 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c82:	f7ff fa05 	bl	8001090 <HAL_GetTick>
 8001c86:	4602      	mov	r2, r0
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	2b64      	cmp	r3, #100	; 0x64
 8001c8e:	d901      	bls.n	8001c94 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8001c90:	2303      	movs	r3, #3
 8001c92:	e1c7      	b.n	8002024 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c94:	4b57      	ldr	r3, [pc, #348]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d1f0      	bne.n	8001c82 <HAL_RCC_OscConfig+0xfe>
 8001ca0:	e000      	b.n	8001ca4 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ca2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d06f      	beq.n	8001d90 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001cb0:	4b50      	ldr	r3, [pc, #320]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	f003 030c 	and.w	r3, r3, #12
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d017      	beq.n	8001cec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001cbc:	4b4d      	ldr	r3, [pc, #308]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001cc4:	2b08      	cmp	r3, #8
 8001cc6:	d105      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001cc8:	4b4a      	ldr	r3, [pc, #296]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d00b      	beq.n	8001cec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001cd4:	4b47      	ldr	r3, [pc, #284]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001cdc:	2b0c      	cmp	r3, #12
 8001cde:	d11c      	bne.n	8001d1a <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ce0:	4b44      	ldr	r3, [pc, #272]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d116      	bne.n	8001d1a <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cec:	4b41      	ldr	r3, [pc, #260]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 0302 	and.w	r3, r3, #2
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d005      	beq.n	8001d04 <HAL_RCC_OscConfig+0x180>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d001      	beq.n	8001d04 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e18f      	b.n	8002024 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d04:	4b3b      	ldr	r3, [pc, #236]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	691b      	ldr	r3, [r3, #16]
 8001d10:	00db      	lsls	r3, r3, #3
 8001d12:	4938      	ldr	r1, [pc, #224]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001d14:	4313      	orrs	r3, r2
 8001d16:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d18:	e03a      	b.n	8001d90 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	68db      	ldr	r3, [r3, #12]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d020      	beq.n	8001d64 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d22:	4b35      	ldr	r3, [pc, #212]	; (8001df8 <HAL_RCC_OscConfig+0x274>)
 8001d24:	2201      	movs	r2, #1
 8001d26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d28:	f7ff f9b2 	bl	8001090 <HAL_GetTick>
 8001d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d2e:	e008      	b.n	8001d42 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d30:	f7ff f9ae 	bl	8001090 <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d901      	bls.n	8001d42 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e170      	b.n	8002024 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d42:	4b2c      	ldr	r3, [pc, #176]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d0f0      	beq.n	8001d30 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d4e:	4b29      	ldr	r3, [pc, #164]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	691b      	ldr	r3, [r3, #16]
 8001d5a:	00db      	lsls	r3, r3, #3
 8001d5c:	4925      	ldr	r1, [pc, #148]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	600b      	str	r3, [r1, #0]
 8001d62:	e015      	b.n	8001d90 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d64:	4b24      	ldr	r3, [pc, #144]	; (8001df8 <HAL_RCC_OscConfig+0x274>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d6a:	f7ff f991 	bl	8001090 <HAL_GetTick>
 8001d6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d70:	e008      	b.n	8001d84 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d72:	f7ff f98d 	bl	8001090 <HAL_GetTick>
 8001d76:	4602      	mov	r2, r0
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	2b02      	cmp	r3, #2
 8001d7e:	d901      	bls.n	8001d84 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001d80:	2303      	movs	r3, #3
 8001d82:	e14f      	b.n	8002024 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d84:	4b1b      	ldr	r3, [pc, #108]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0302 	and.w	r3, r3, #2
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d1f0      	bne.n	8001d72 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 0308 	and.w	r3, r3, #8
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d037      	beq.n	8001e0c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	695b      	ldr	r3, [r3, #20]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d016      	beq.n	8001dd2 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001da4:	4b15      	ldr	r3, [pc, #84]	; (8001dfc <HAL_RCC_OscConfig+0x278>)
 8001da6:	2201      	movs	r2, #1
 8001da8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001daa:	f7ff f971 	bl	8001090 <HAL_GetTick>
 8001dae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001db0:	e008      	b.n	8001dc4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001db2:	f7ff f96d 	bl	8001090 <HAL_GetTick>
 8001db6:	4602      	mov	r2, r0
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	1ad3      	subs	r3, r2, r3
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d901      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e12f      	b.n	8002024 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dc4:	4b0b      	ldr	r3, [pc, #44]	; (8001df4 <HAL_RCC_OscConfig+0x270>)
 8001dc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001dc8:	f003 0302 	and.w	r3, r3, #2
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d0f0      	beq.n	8001db2 <HAL_RCC_OscConfig+0x22e>
 8001dd0:	e01c      	b.n	8001e0c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dd2:	4b0a      	ldr	r3, [pc, #40]	; (8001dfc <HAL_RCC_OscConfig+0x278>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dd8:	f7ff f95a 	bl	8001090 <HAL_GetTick>
 8001ddc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dde:	e00f      	b.n	8001e00 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001de0:	f7ff f956 	bl	8001090 <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d908      	bls.n	8001e00 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e118      	b.n	8002024 <HAL_RCC_OscConfig+0x4a0>
 8001df2:	bf00      	nop
 8001df4:	40023800 	.word	0x40023800
 8001df8:	42470000 	.word	0x42470000
 8001dfc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e00:	4b8a      	ldr	r3, [pc, #552]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001e02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e04:	f003 0302 	and.w	r3, r3, #2
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d1e9      	bne.n	8001de0 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0304 	and.w	r3, r3, #4
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	f000 8097 	beq.w	8001f48 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e1e:	4b83      	ldr	r3, [pc, #524]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d10f      	bne.n	8001e4a <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60fb      	str	r3, [r7, #12]
 8001e2e:	4b7f      	ldr	r3, [pc, #508]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e32:	4a7e      	ldr	r2, [pc, #504]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001e34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e38:	6413      	str	r3, [r2, #64]	; 0x40
 8001e3a:	4b7c      	ldr	r3, [pc, #496]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e42:	60fb      	str	r3, [r7, #12]
 8001e44:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001e46:	2301      	movs	r3, #1
 8001e48:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e4a:	4b79      	ldr	r3, [pc, #484]	; (8002030 <HAL_RCC_OscConfig+0x4ac>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d118      	bne.n	8001e88 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e56:	4b76      	ldr	r3, [pc, #472]	; (8002030 <HAL_RCC_OscConfig+0x4ac>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a75      	ldr	r2, [pc, #468]	; (8002030 <HAL_RCC_OscConfig+0x4ac>)
 8001e5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e62:	f7ff f915 	bl	8001090 <HAL_GetTick>
 8001e66:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e68:	e008      	b.n	8001e7c <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e6a:	f7ff f911 	bl	8001090 <HAL_GetTick>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d901      	bls.n	8001e7c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	e0d3      	b.n	8002024 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e7c:	4b6c      	ldr	r3, [pc, #432]	; (8002030 <HAL_RCC_OscConfig+0x4ac>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d0f0      	beq.n	8001e6a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	d106      	bne.n	8001e9e <HAL_RCC_OscConfig+0x31a>
 8001e90:	4b66      	ldr	r3, [pc, #408]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001e92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e94:	4a65      	ldr	r2, [pc, #404]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001e96:	f043 0301 	orr.w	r3, r3, #1
 8001e9a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e9c:	e01c      	b.n	8001ed8 <HAL_RCC_OscConfig+0x354>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	2b05      	cmp	r3, #5
 8001ea4:	d10c      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x33c>
 8001ea6:	4b61      	ldr	r3, [pc, #388]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001ea8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001eaa:	4a60      	ldr	r2, [pc, #384]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001eac:	f043 0304 	orr.w	r3, r3, #4
 8001eb0:	6713      	str	r3, [r2, #112]	; 0x70
 8001eb2:	4b5e      	ldr	r3, [pc, #376]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001eb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001eb6:	4a5d      	ldr	r2, [pc, #372]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001eb8:	f043 0301 	orr.w	r3, r3, #1
 8001ebc:	6713      	str	r3, [r2, #112]	; 0x70
 8001ebe:	e00b      	b.n	8001ed8 <HAL_RCC_OscConfig+0x354>
 8001ec0:	4b5a      	ldr	r3, [pc, #360]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001ec2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ec4:	4a59      	ldr	r2, [pc, #356]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001ec6:	f023 0301 	bic.w	r3, r3, #1
 8001eca:	6713      	str	r3, [r2, #112]	; 0x70
 8001ecc:	4b57      	ldr	r3, [pc, #348]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001ece:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ed0:	4a56      	ldr	r2, [pc, #344]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001ed2:	f023 0304 	bic.w	r3, r3, #4
 8001ed6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d015      	beq.n	8001f0c <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ee0:	f7ff f8d6 	bl	8001090 <HAL_GetTick>
 8001ee4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ee6:	e00a      	b.n	8001efe <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ee8:	f7ff f8d2 	bl	8001090 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d901      	bls.n	8001efe <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e092      	b.n	8002024 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001efe:	4b4b      	ldr	r3, [pc, #300]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001f00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f02:	f003 0302 	and.w	r3, r3, #2
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d0ee      	beq.n	8001ee8 <HAL_RCC_OscConfig+0x364>
 8001f0a:	e014      	b.n	8001f36 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f0c:	f7ff f8c0 	bl	8001090 <HAL_GetTick>
 8001f10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f12:	e00a      	b.n	8001f2a <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f14:	f7ff f8bc 	bl	8001090 <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d901      	bls.n	8001f2a <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8001f26:	2303      	movs	r3, #3
 8001f28:	e07c      	b.n	8002024 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f2a:	4b40      	ldr	r3, [pc, #256]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001f2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d1ee      	bne.n	8001f14 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f36:	7dfb      	ldrb	r3, [r7, #23]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d105      	bne.n	8001f48 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f3c:	4b3b      	ldr	r3, [pc, #236]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f40:	4a3a      	ldr	r2, [pc, #232]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001f42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f46:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	699b      	ldr	r3, [r3, #24]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d068      	beq.n	8002022 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f50:	4b36      	ldr	r3, [pc, #216]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	f003 030c 	and.w	r3, r3, #12
 8001f58:	2b08      	cmp	r3, #8
 8001f5a:	d060      	beq.n	800201e <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	699b      	ldr	r3, [r3, #24]
 8001f60:	2b02      	cmp	r3, #2
 8001f62:	d145      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f64:	4b33      	ldr	r3, [pc, #204]	; (8002034 <HAL_RCC_OscConfig+0x4b0>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f6a:	f7ff f891 	bl	8001090 <HAL_GetTick>
 8001f6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f70:	e008      	b.n	8001f84 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f72:	f7ff f88d 	bl	8001090 <HAL_GetTick>
 8001f76:	4602      	mov	r2, r0
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	d901      	bls.n	8001f84 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8001f80:	2303      	movs	r3, #3
 8001f82:	e04f      	b.n	8002024 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f84:	4b29      	ldr	r3, [pc, #164]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d1f0      	bne.n	8001f72 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	69da      	ldr	r2, [r3, #28]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6a1b      	ldr	r3, [r3, #32]
 8001f98:	431a      	orrs	r2, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f9e:	019b      	lsls	r3, r3, #6
 8001fa0:	431a      	orrs	r2, r3
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fa6:	085b      	lsrs	r3, r3, #1
 8001fa8:	3b01      	subs	r3, #1
 8001faa:	041b      	lsls	r3, r3, #16
 8001fac:	431a      	orrs	r2, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fb2:	061b      	lsls	r3, r3, #24
 8001fb4:	431a      	orrs	r2, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fba:	071b      	lsls	r3, r3, #28
 8001fbc:	491b      	ldr	r1, [pc, #108]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fc2:	4b1c      	ldr	r3, [pc, #112]	; (8002034 <HAL_RCC_OscConfig+0x4b0>)
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fc8:	f7ff f862 	bl	8001090 <HAL_GetTick>
 8001fcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fce:	e008      	b.n	8001fe2 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fd0:	f7ff f85e 	bl	8001090 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e020      	b.n	8002024 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fe2:	4b12      	ldr	r3, [pc, #72]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d0f0      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x44c>
 8001fee:	e018      	b.n	8002022 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ff0:	4b10      	ldr	r3, [pc, #64]	; (8002034 <HAL_RCC_OscConfig+0x4b0>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff6:	f7ff f84b 	bl	8001090 <HAL_GetTick>
 8001ffa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ffc:	e008      	b.n	8002010 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ffe:	f7ff f847 	bl	8001090 <HAL_GetTick>
 8002002:	4602      	mov	r2, r0
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	2b02      	cmp	r3, #2
 800200a:	d901      	bls.n	8002010 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800200c:	2303      	movs	r3, #3
 800200e:	e009      	b.n	8002024 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002010:	4b06      	ldr	r3, [pc, #24]	; (800202c <HAL_RCC_OscConfig+0x4a8>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d1f0      	bne.n	8001ffe <HAL_RCC_OscConfig+0x47a>
 800201c:	e001      	b.n	8002022 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e000      	b.n	8002024 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8002022:	2300      	movs	r3, #0
}
 8002024:	4618      	mov	r0, r3
 8002026:	3718      	adds	r7, #24
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	40023800 	.word	0x40023800
 8002030:	40007000 	.word	0x40007000
 8002034:	42470060 	.word	0x42470060

08002038 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d101      	bne.n	800204a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e056      	b.n	80020f8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2200      	movs	r2, #0
 800204e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002056:	b2db      	uxtb	r3, r3
 8002058:	2b00      	cmp	r3, #0
 800205a:	d106      	bne.n	800206a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2200      	movs	r2, #0
 8002060:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002064:	6878      	ldr	r0, [r7, #4]
 8002066:	f7fe fe4d 	bl	8000d04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2202      	movs	r2, #2
 800206e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002080:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685a      	ldr	r2, [r3, #4]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	431a      	orrs	r2, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	431a      	orrs	r2, r3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	691b      	ldr	r3, [r3, #16]
 8002096:	431a      	orrs	r2, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	695b      	ldr	r3, [r3, #20]
 800209c:	431a      	orrs	r2, r3
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	699b      	ldr	r3, [r3, #24]
 80020a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020a6:	431a      	orrs	r2, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	69db      	ldr	r3, [r3, #28]
 80020ac:	431a      	orrs	r2, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6a1b      	ldr	r3, [r3, #32]
 80020b2:	ea42 0103 	orr.w	r1, r2, r3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	430a      	orrs	r2, r1
 80020c0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	699b      	ldr	r3, [r3, #24]
 80020c6:	0c1b      	lsrs	r3, r3, #16
 80020c8:	f003 0104 	and.w	r1, r3, #4
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	430a      	orrs	r2, r1
 80020d6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	69da      	ldr	r2, [r3, #28]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80020e6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2200      	movs	r2, #0
 80020ec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2201      	movs	r2, #1
 80020f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80020f6:	2300      	movs	r3, #0
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3708      	adds	r7, #8
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}

08002100 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b08c      	sub	sp, #48	; 0x30
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	607a      	str	r2, [r7, #4]
 800210c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800210e:	2301      	movs	r3, #1
 8002110:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002112:	2300      	movs	r3, #0
 8002114:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800211e:	2b01      	cmp	r3, #1
 8002120:	d101      	bne.n	8002126 <HAL_SPI_TransmitReceive+0x26>
 8002122:	2302      	movs	r3, #2
 8002124:	e18a      	b.n	800243c <HAL_SPI_TransmitReceive+0x33c>
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2201      	movs	r2, #1
 800212a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800212e:	f7fe ffaf 	bl	8001090 <HAL_GetTick>
 8002132:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800213a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002144:	887b      	ldrh	r3, [r7, #2]
 8002146:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002148:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800214c:	2b01      	cmp	r3, #1
 800214e:	d00f      	beq.n	8002170 <HAL_SPI_TransmitReceive+0x70>
 8002150:	69fb      	ldr	r3, [r7, #28]
 8002152:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002156:	d107      	bne.n	8002168 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d103      	bne.n	8002168 <HAL_SPI_TransmitReceive+0x68>
 8002160:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002164:	2b04      	cmp	r3, #4
 8002166:	d003      	beq.n	8002170 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002168:	2302      	movs	r3, #2
 800216a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800216e:	e15b      	b.n	8002428 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d005      	beq.n	8002182 <HAL_SPI_TransmitReceive+0x82>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d002      	beq.n	8002182 <HAL_SPI_TransmitReceive+0x82>
 800217c:	887b      	ldrh	r3, [r7, #2]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d103      	bne.n	800218a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002188:	e14e      	b.n	8002428 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b04      	cmp	r3, #4
 8002194:	d003      	beq.n	800219e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2205      	movs	r2, #5
 800219a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	2200      	movs	r2, #0
 80021a2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	687a      	ldr	r2, [r7, #4]
 80021a8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	887a      	ldrh	r2, [r7, #2]
 80021ae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	887a      	ldrh	r2, [r7, #2]
 80021b4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	68ba      	ldr	r2, [r7, #8]
 80021ba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	887a      	ldrh	r2, [r7, #2]
 80021c0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	887a      	ldrh	r2, [r7, #2]
 80021c6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	2200      	movs	r2, #0
 80021cc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2200      	movs	r2, #0
 80021d2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021de:	2b40      	cmp	r3, #64	; 0x40
 80021e0:	d007      	beq.n	80021f2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80021f0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	68db      	ldr	r3, [r3, #12]
 80021f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80021fa:	d178      	bne.n	80022ee <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d002      	beq.n	800220a <HAL_SPI_TransmitReceive+0x10a>
 8002204:	8b7b      	ldrh	r3, [r7, #26]
 8002206:	2b01      	cmp	r3, #1
 8002208:	d166      	bne.n	80022d8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220e:	881a      	ldrh	r2, [r3, #0]
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221a:	1c9a      	adds	r2, r3, #2
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002224:	b29b      	uxth	r3, r3
 8002226:	3b01      	subs	r3, #1
 8002228:	b29a      	uxth	r2, r3
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800222e:	e053      	b.n	80022d8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	f003 0302 	and.w	r3, r3, #2
 800223a:	2b02      	cmp	r3, #2
 800223c:	d11b      	bne.n	8002276 <HAL_SPI_TransmitReceive+0x176>
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002242:	b29b      	uxth	r3, r3
 8002244:	2b00      	cmp	r3, #0
 8002246:	d016      	beq.n	8002276 <HAL_SPI_TransmitReceive+0x176>
 8002248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800224a:	2b01      	cmp	r3, #1
 800224c:	d113      	bne.n	8002276 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002252:	881a      	ldrh	r2, [r3, #0]
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225e:	1c9a      	adds	r2, r3, #2
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002268:	b29b      	uxth	r3, r3
 800226a:	3b01      	subs	r3, #1
 800226c:	b29a      	uxth	r2, r3
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002272:	2300      	movs	r3, #0
 8002274:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f003 0301 	and.w	r3, r3, #1
 8002280:	2b01      	cmp	r3, #1
 8002282:	d119      	bne.n	80022b8 <HAL_SPI_TransmitReceive+0x1b8>
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002288:	b29b      	uxth	r3, r3
 800228a:	2b00      	cmp	r3, #0
 800228c:	d014      	beq.n	80022b8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	68da      	ldr	r2, [r3, #12]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002298:	b292      	uxth	r2, r2
 800229a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022a0:	1c9a      	adds	r2, r3, #2
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	3b01      	subs	r3, #1
 80022ae:	b29a      	uxth	r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80022b4:	2301      	movs	r3, #1
 80022b6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80022b8:	f7fe feea 	bl	8001090 <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d807      	bhi.n	80022d8 <HAL_SPI_TransmitReceive+0x1d8>
 80022c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022ce:	d003      	beq.n	80022d8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80022d6:	e0a7      	b.n	8002428 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022dc:	b29b      	uxth	r3, r3
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d1a6      	bne.n	8002230 <HAL_SPI_TransmitReceive+0x130>
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80022e6:	b29b      	uxth	r3, r3
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d1a1      	bne.n	8002230 <HAL_SPI_TransmitReceive+0x130>
 80022ec:	e07c      	b.n	80023e8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d002      	beq.n	80022fc <HAL_SPI_TransmitReceive+0x1fc>
 80022f6:	8b7b      	ldrh	r3, [r7, #26]
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d16b      	bne.n	80023d4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	330c      	adds	r3, #12
 8002306:	7812      	ldrb	r2, [r2, #0]
 8002308:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230e:	1c5a      	adds	r2, r3, #1
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002318:	b29b      	uxth	r3, r3
 800231a:	3b01      	subs	r3, #1
 800231c:	b29a      	uxth	r2, r3
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002322:	e057      	b.n	80023d4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	f003 0302 	and.w	r3, r3, #2
 800232e:	2b02      	cmp	r3, #2
 8002330:	d11c      	bne.n	800236c <HAL_SPI_TransmitReceive+0x26c>
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002336:	b29b      	uxth	r3, r3
 8002338:	2b00      	cmp	r3, #0
 800233a:	d017      	beq.n	800236c <HAL_SPI_TransmitReceive+0x26c>
 800233c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800233e:	2b01      	cmp	r3, #1
 8002340:	d114      	bne.n	800236c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	330c      	adds	r3, #12
 800234c:	7812      	ldrb	r2, [r2, #0]
 800234e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002354:	1c5a      	adds	r2, r3, #1
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800235e:	b29b      	uxth	r3, r3
 8002360:	3b01      	subs	r3, #1
 8002362:	b29a      	uxth	r2, r3
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002368:	2300      	movs	r3, #0
 800236a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	2b01      	cmp	r3, #1
 8002378:	d119      	bne.n	80023ae <HAL_SPI_TransmitReceive+0x2ae>
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800237e:	b29b      	uxth	r3, r3
 8002380:	2b00      	cmp	r3, #0
 8002382:	d014      	beq.n	80023ae <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	68da      	ldr	r2, [r3, #12]
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800238e:	b2d2      	uxtb	r2, r2
 8002390:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002396:	1c5a      	adds	r2, r3, #1
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80023a0:	b29b      	uxth	r3, r3
 80023a2:	3b01      	subs	r3, #1
 80023a4:	b29a      	uxth	r2, r3
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80023aa:	2301      	movs	r3, #1
 80023ac:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80023ae:	f7fe fe6f 	bl	8001090 <HAL_GetTick>
 80023b2:	4602      	mov	r2, r0
 80023b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d803      	bhi.n	80023c6 <HAL_SPI_TransmitReceive+0x2c6>
 80023be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023c4:	d102      	bne.n	80023cc <HAL_SPI_TransmitReceive+0x2cc>
 80023c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d103      	bne.n	80023d4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80023cc:	2303      	movs	r3, #3
 80023ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80023d2:	e029      	b.n	8002428 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80023d8:	b29b      	uxth	r3, r3
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d1a2      	bne.n	8002324 <HAL_SPI_TransmitReceive+0x224>
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80023e2:	b29b      	uxth	r3, r3
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d19d      	bne.n	8002324 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80023e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023ea:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80023ec:	68f8      	ldr	r0, [r7, #12]
 80023ee:	f000 f8a1 	bl	8002534 <SPI_EndRxTxTransaction>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d006      	beq.n	8002406 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	2220      	movs	r2, #32
 8002402:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002404:	e010      	b.n	8002428 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d10b      	bne.n	8002426 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800240e:	2300      	movs	r3, #0
 8002410:	617b      	str	r3, [r7, #20]
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	617b      	str	r3, [r7, #20]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	617b      	str	r3, [r7, #20]
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	e000      	b.n	8002428 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002426:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2201      	movs	r2, #1
 800242c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2200      	movs	r2, #0
 8002434:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002438:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800243c:	4618      	mov	r0, r3
 800243e:	3730      	adds	r7, #48	; 0x30
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002452:	b2db      	uxtb	r3, r3
}
 8002454:	4618      	mov	r0, r3
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	60b9      	str	r1, [r7, #8]
 800246a:	603b      	str	r3, [r7, #0]
 800246c:	4613      	mov	r3, r2
 800246e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002470:	e04c      	b.n	800250c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002478:	d048      	beq.n	800250c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800247a:	f7fe fe09 	bl	8001090 <HAL_GetTick>
 800247e:	4602      	mov	r2, r0
 8002480:	69bb      	ldr	r3, [r7, #24]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	683a      	ldr	r2, [r7, #0]
 8002486:	429a      	cmp	r2, r3
 8002488:	d902      	bls.n	8002490 <SPI_WaitFlagStateUntilTimeout+0x30>
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d13d      	bne.n	800250c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	685a      	ldr	r2, [r3, #4]
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800249e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80024a8:	d111      	bne.n	80024ce <SPI_WaitFlagStateUntilTimeout+0x6e>
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024b2:	d004      	beq.n	80024be <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024bc:	d107      	bne.n	80024ce <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80024cc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024d6:	d10f      	bne.n	80024f8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80024f6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2201      	movs	r2, #1
 80024fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002508:	2303      	movs	r3, #3
 800250a:	e00f      	b.n	800252c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	689a      	ldr	r2, [r3, #8]
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	4013      	ands	r3, r2
 8002516:	68ba      	ldr	r2, [r7, #8]
 8002518:	429a      	cmp	r2, r3
 800251a:	bf0c      	ite	eq
 800251c:	2301      	moveq	r3, #1
 800251e:	2300      	movne	r3, #0
 8002520:	b2db      	uxtb	r3, r3
 8002522:	461a      	mov	r2, r3
 8002524:	79fb      	ldrb	r3, [r7, #7]
 8002526:	429a      	cmp	r2, r3
 8002528:	d1a3      	bne.n	8002472 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800252a:	2300      	movs	r3, #0
}
 800252c:	4618      	mov	r0, r3
 800252e:	3710      	adds	r7, #16
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}

08002534 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b088      	sub	sp, #32
 8002538:	af02      	add	r7, sp, #8
 800253a:	60f8      	str	r0, [r7, #12]
 800253c:	60b9      	str	r1, [r7, #8]
 800253e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002540:	4b1b      	ldr	r3, [pc, #108]	; (80025b0 <SPI_EndRxTxTransaction+0x7c>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a1b      	ldr	r2, [pc, #108]	; (80025b4 <SPI_EndRxTxTransaction+0x80>)
 8002546:	fba2 2303 	umull	r2, r3, r2, r3
 800254a:	0d5b      	lsrs	r3, r3, #21
 800254c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002550:	fb02 f303 	mul.w	r3, r2, r3
 8002554:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800255e:	d112      	bne.n	8002586 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	9300      	str	r3, [sp, #0]
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	2200      	movs	r2, #0
 8002568:	2180      	movs	r1, #128	; 0x80
 800256a:	68f8      	ldr	r0, [r7, #12]
 800256c:	f7ff ff78 	bl	8002460 <SPI_WaitFlagStateUntilTimeout>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d016      	beq.n	80025a4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800257a:	f043 0220 	orr.w	r2, r3, #32
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	e00f      	b.n	80025a6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d00a      	beq.n	80025a2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	3b01      	subs	r3, #1
 8002590:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800259c:	2b80      	cmp	r3, #128	; 0x80
 800259e:	d0f2      	beq.n	8002586 <SPI_EndRxTxTransaction+0x52>
 80025a0:	e000      	b.n	80025a4 <SPI_EndRxTxTransaction+0x70>
        break;
 80025a2:	bf00      	nop
  }

  return HAL_OK;
 80025a4:	2300      	movs	r3, #0
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3718      	adds	r7, #24
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	20000000 	.word	0x20000000
 80025b4:	165e9f81 	.word	0x165e9f81

080025b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d101      	bne.n	80025ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e03f      	b.n	800264a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d106      	bne.n	80025e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f7fe fc08 	bl	8000df4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2224      	movs	r2, #36	; 0x24
 80025e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	68da      	ldr	r2, [r3, #12]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80025fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f000 f90b 	bl	8002818 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	691a      	ldr	r2, [r3, #16]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002610:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	695a      	ldr	r2, [r3, #20]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002620:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	68da      	ldr	r2, [r3, #12]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002630:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2220      	movs	r2, #32
 800263c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2220      	movs	r2, #32
 8002644:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002648:	2300      	movs	r3, #0
}
 800264a:	4618      	mov	r0, r3
 800264c:	3708      	adds	r7, #8
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}

08002652 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002652:	b580      	push	{r7, lr}
 8002654:	b088      	sub	sp, #32
 8002656:	af02      	add	r7, sp, #8
 8002658:	60f8      	str	r0, [r7, #12]
 800265a:	60b9      	str	r1, [r7, #8]
 800265c:	603b      	str	r3, [r7, #0]
 800265e:	4613      	mov	r3, r2
 8002660:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002662:	2300      	movs	r3, #0
 8002664:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2b20      	cmp	r3, #32
 8002670:	f040 8083 	bne.w	800277a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d002      	beq.n	8002680 <HAL_UART_Transmit+0x2e>
 800267a:	88fb      	ldrh	r3, [r7, #6]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d101      	bne.n	8002684 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e07b      	b.n	800277c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800268a:	2b01      	cmp	r3, #1
 800268c:	d101      	bne.n	8002692 <HAL_UART_Transmit+0x40>
 800268e:	2302      	movs	r3, #2
 8002690:	e074      	b.n	800277c <HAL_UART_Transmit+0x12a>
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2201      	movs	r2, #1
 8002696:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2200      	movs	r2, #0
 800269e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2221      	movs	r2, #33	; 0x21
 80026a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80026a8:	f7fe fcf2 	bl	8001090 <HAL_GetTick>
 80026ac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	88fa      	ldrh	r2, [r7, #6]
 80026b2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	88fa      	ldrh	r2, [r7, #6]
 80026b8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80026c2:	e042      	b.n	800274a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	3b01      	subs	r3, #1
 80026cc:	b29a      	uxth	r2, r3
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026da:	d122      	bne.n	8002722 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	2200      	movs	r2, #0
 80026e4:	2180      	movs	r1, #128	; 0x80
 80026e6:	68f8      	ldr	r0, [r7, #12]
 80026e8:	f000 f84c 	bl	8002784 <UART_WaitOnFlagUntilTimeout>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e042      	b.n	800277c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	881b      	ldrh	r3, [r3, #0]
 80026fe:	461a      	mov	r2, r3
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002708:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	691b      	ldr	r3, [r3, #16]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d103      	bne.n	800271a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	3302      	adds	r3, #2
 8002716:	60bb      	str	r3, [r7, #8]
 8002718:	e017      	b.n	800274a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	3301      	adds	r3, #1
 800271e:	60bb      	str	r3, [r7, #8]
 8002720:	e013      	b.n	800274a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	9300      	str	r3, [sp, #0]
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	2200      	movs	r2, #0
 800272a:	2180      	movs	r1, #128	; 0x80
 800272c:	68f8      	ldr	r0, [r7, #12]
 800272e:	f000 f829 	bl	8002784 <UART_WaitOnFlagUntilTimeout>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8002738:	2303      	movs	r3, #3
 800273a:	e01f      	b.n	800277c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	1c5a      	adds	r2, r3, #1
 8002740:	60ba      	str	r2, [r7, #8]
 8002742:	781a      	ldrb	r2, [r3, #0]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800274e:	b29b      	uxth	r3, r3
 8002750:	2b00      	cmp	r3, #0
 8002752:	d1b7      	bne.n	80026c4 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	9300      	str	r3, [sp, #0]
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	2200      	movs	r2, #0
 800275c:	2140      	movs	r1, #64	; 0x40
 800275e:	68f8      	ldr	r0, [r7, #12]
 8002760:	f000 f810 	bl	8002784 <UART_WaitOnFlagUntilTimeout>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800276a:	2303      	movs	r3, #3
 800276c:	e006      	b.n	800277c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	2220      	movs	r2, #32
 8002772:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8002776:	2300      	movs	r3, #0
 8002778:	e000      	b.n	800277c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800277a:	2302      	movs	r3, #2
  }
}
 800277c:	4618      	mov	r0, r3
 800277e:	3718      	adds	r7, #24
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}

08002784 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	603b      	str	r3, [r7, #0]
 8002790:	4613      	mov	r3, r2
 8002792:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002794:	e02c      	b.n	80027f0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002796:	69bb      	ldr	r3, [r7, #24]
 8002798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800279c:	d028      	beq.n	80027f0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800279e:	69bb      	ldr	r3, [r7, #24]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d007      	beq.n	80027b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80027a4:	f7fe fc74 	bl	8001090 <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	69ba      	ldr	r2, [r7, #24]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d21d      	bcs.n	80027f0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	68da      	ldr	r2, [r3, #12]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80027c2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	695a      	ldr	r2, [r3, #20]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f022 0201 	bic.w	r2, r2, #1
 80027d2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2220      	movs	r2, #32
 80027d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2220      	movs	r2, #32
 80027e0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2200      	movs	r2, #0
 80027e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80027ec:	2303      	movs	r3, #3
 80027ee:	e00f      	b.n	8002810 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	4013      	ands	r3, r2
 80027fa:	68ba      	ldr	r2, [r7, #8]
 80027fc:	429a      	cmp	r2, r3
 80027fe:	bf0c      	ite	eq
 8002800:	2301      	moveq	r3, #1
 8002802:	2300      	movne	r3, #0
 8002804:	b2db      	uxtb	r3, r3
 8002806:	461a      	mov	r2, r3
 8002808:	79fb      	ldrb	r3, [r7, #7]
 800280a:	429a      	cmp	r2, r3
 800280c:	d0c3      	beq.n	8002796 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800280e:	2300      	movs	r3, #0
}
 8002810:	4618      	mov	r0, r3
 8002812:	3710      	adds	r7, #16
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800281c:	b085      	sub	sp, #20
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	691b      	ldr	r3, [r3, #16]
 8002828:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	68da      	ldr	r2, [r3, #12]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	430a      	orrs	r2, r1
 8002836:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	689a      	ldr	r2, [r3, #8]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	691b      	ldr	r3, [r3, #16]
 8002840:	431a      	orrs	r2, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	695b      	ldr	r3, [r3, #20]
 8002846:	431a      	orrs	r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	69db      	ldr	r3, [r3, #28]
 800284c:	4313      	orrs	r3, r2
 800284e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800285a:	f023 030c 	bic.w	r3, r3, #12
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	6812      	ldr	r2, [r2, #0]
 8002862:	68f9      	ldr	r1, [r7, #12]
 8002864:	430b      	orrs	r3, r1
 8002866:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	695b      	ldr	r3, [r3, #20]
 800286e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	699a      	ldr	r2, [r3, #24]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	430a      	orrs	r2, r1
 800287c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	69db      	ldr	r3, [r3, #28]
 8002882:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002886:	f040 818b 	bne.w	8002ba0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4ac1      	ldr	r2, [pc, #772]	; (8002b94 <UART_SetConfig+0x37c>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d005      	beq.n	80028a0 <UART_SetConfig+0x88>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4abf      	ldr	r2, [pc, #764]	; (8002b98 <UART_SetConfig+0x380>)
 800289a:	4293      	cmp	r3, r2
 800289c:	f040 80bd 	bne.w	8002a1a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80028a0:	f7fe ffbc 	bl	800181c <HAL_RCC_GetPCLK2Freq>
 80028a4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	461d      	mov	r5, r3
 80028aa:	f04f 0600 	mov.w	r6, #0
 80028ae:	46a8      	mov	r8, r5
 80028b0:	46b1      	mov	r9, r6
 80028b2:	eb18 0308 	adds.w	r3, r8, r8
 80028b6:	eb49 0409 	adc.w	r4, r9, r9
 80028ba:	4698      	mov	r8, r3
 80028bc:	46a1      	mov	r9, r4
 80028be:	eb18 0805 	adds.w	r8, r8, r5
 80028c2:	eb49 0906 	adc.w	r9, r9, r6
 80028c6:	f04f 0100 	mov.w	r1, #0
 80028ca:	f04f 0200 	mov.w	r2, #0
 80028ce:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80028d2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80028d6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80028da:	4688      	mov	r8, r1
 80028dc:	4691      	mov	r9, r2
 80028de:	eb18 0005 	adds.w	r0, r8, r5
 80028e2:	eb49 0106 	adc.w	r1, r9, r6
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	461d      	mov	r5, r3
 80028ec:	f04f 0600 	mov.w	r6, #0
 80028f0:	196b      	adds	r3, r5, r5
 80028f2:	eb46 0406 	adc.w	r4, r6, r6
 80028f6:	461a      	mov	r2, r3
 80028f8:	4623      	mov	r3, r4
 80028fa:	f7fd fce1 	bl	80002c0 <__aeabi_uldivmod>
 80028fe:	4603      	mov	r3, r0
 8002900:	460c      	mov	r4, r1
 8002902:	461a      	mov	r2, r3
 8002904:	4ba5      	ldr	r3, [pc, #660]	; (8002b9c <UART_SetConfig+0x384>)
 8002906:	fba3 2302 	umull	r2, r3, r3, r2
 800290a:	095b      	lsrs	r3, r3, #5
 800290c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	461d      	mov	r5, r3
 8002914:	f04f 0600 	mov.w	r6, #0
 8002918:	46a9      	mov	r9, r5
 800291a:	46b2      	mov	sl, r6
 800291c:	eb19 0309 	adds.w	r3, r9, r9
 8002920:	eb4a 040a 	adc.w	r4, sl, sl
 8002924:	4699      	mov	r9, r3
 8002926:	46a2      	mov	sl, r4
 8002928:	eb19 0905 	adds.w	r9, r9, r5
 800292c:	eb4a 0a06 	adc.w	sl, sl, r6
 8002930:	f04f 0100 	mov.w	r1, #0
 8002934:	f04f 0200 	mov.w	r2, #0
 8002938:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800293c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002940:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002944:	4689      	mov	r9, r1
 8002946:	4692      	mov	sl, r2
 8002948:	eb19 0005 	adds.w	r0, r9, r5
 800294c:	eb4a 0106 	adc.w	r1, sl, r6
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	461d      	mov	r5, r3
 8002956:	f04f 0600 	mov.w	r6, #0
 800295a:	196b      	adds	r3, r5, r5
 800295c:	eb46 0406 	adc.w	r4, r6, r6
 8002960:	461a      	mov	r2, r3
 8002962:	4623      	mov	r3, r4
 8002964:	f7fd fcac 	bl	80002c0 <__aeabi_uldivmod>
 8002968:	4603      	mov	r3, r0
 800296a:	460c      	mov	r4, r1
 800296c:	461a      	mov	r2, r3
 800296e:	4b8b      	ldr	r3, [pc, #556]	; (8002b9c <UART_SetConfig+0x384>)
 8002970:	fba3 1302 	umull	r1, r3, r3, r2
 8002974:	095b      	lsrs	r3, r3, #5
 8002976:	2164      	movs	r1, #100	; 0x64
 8002978:	fb01 f303 	mul.w	r3, r1, r3
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	00db      	lsls	r3, r3, #3
 8002980:	3332      	adds	r3, #50	; 0x32
 8002982:	4a86      	ldr	r2, [pc, #536]	; (8002b9c <UART_SetConfig+0x384>)
 8002984:	fba2 2303 	umull	r2, r3, r2, r3
 8002988:	095b      	lsrs	r3, r3, #5
 800298a:	005b      	lsls	r3, r3, #1
 800298c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002990:	4498      	add	r8, r3
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	461d      	mov	r5, r3
 8002996:	f04f 0600 	mov.w	r6, #0
 800299a:	46a9      	mov	r9, r5
 800299c:	46b2      	mov	sl, r6
 800299e:	eb19 0309 	adds.w	r3, r9, r9
 80029a2:	eb4a 040a 	adc.w	r4, sl, sl
 80029a6:	4699      	mov	r9, r3
 80029a8:	46a2      	mov	sl, r4
 80029aa:	eb19 0905 	adds.w	r9, r9, r5
 80029ae:	eb4a 0a06 	adc.w	sl, sl, r6
 80029b2:	f04f 0100 	mov.w	r1, #0
 80029b6:	f04f 0200 	mov.w	r2, #0
 80029ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80029be:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80029c2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80029c6:	4689      	mov	r9, r1
 80029c8:	4692      	mov	sl, r2
 80029ca:	eb19 0005 	adds.w	r0, r9, r5
 80029ce:	eb4a 0106 	adc.w	r1, sl, r6
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	461d      	mov	r5, r3
 80029d8:	f04f 0600 	mov.w	r6, #0
 80029dc:	196b      	adds	r3, r5, r5
 80029de:	eb46 0406 	adc.w	r4, r6, r6
 80029e2:	461a      	mov	r2, r3
 80029e4:	4623      	mov	r3, r4
 80029e6:	f7fd fc6b 	bl	80002c0 <__aeabi_uldivmod>
 80029ea:	4603      	mov	r3, r0
 80029ec:	460c      	mov	r4, r1
 80029ee:	461a      	mov	r2, r3
 80029f0:	4b6a      	ldr	r3, [pc, #424]	; (8002b9c <UART_SetConfig+0x384>)
 80029f2:	fba3 1302 	umull	r1, r3, r3, r2
 80029f6:	095b      	lsrs	r3, r3, #5
 80029f8:	2164      	movs	r1, #100	; 0x64
 80029fa:	fb01 f303 	mul.w	r3, r1, r3
 80029fe:	1ad3      	subs	r3, r2, r3
 8002a00:	00db      	lsls	r3, r3, #3
 8002a02:	3332      	adds	r3, #50	; 0x32
 8002a04:	4a65      	ldr	r2, [pc, #404]	; (8002b9c <UART_SetConfig+0x384>)
 8002a06:	fba2 2303 	umull	r2, r3, r2, r3
 8002a0a:	095b      	lsrs	r3, r3, #5
 8002a0c:	f003 0207 	and.w	r2, r3, #7
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4442      	add	r2, r8
 8002a16:	609a      	str	r2, [r3, #8]
 8002a18:	e26f      	b.n	8002efa <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002a1a:	f7fe feeb 	bl	80017f4 <HAL_RCC_GetPCLK1Freq>
 8002a1e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	461d      	mov	r5, r3
 8002a24:	f04f 0600 	mov.w	r6, #0
 8002a28:	46a8      	mov	r8, r5
 8002a2a:	46b1      	mov	r9, r6
 8002a2c:	eb18 0308 	adds.w	r3, r8, r8
 8002a30:	eb49 0409 	adc.w	r4, r9, r9
 8002a34:	4698      	mov	r8, r3
 8002a36:	46a1      	mov	r9, r4
 8002a38:	eb18 0805 	adds.w	r8, r8, r5
 8002a3c:	eb49 0906 	adc.w	r9, r9, r6
 8002a40:	f04f 0100 	mov.w	r1, #0
 8002a44:	f04f 0200 	mov.w	r2, #0
 8002a48:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002a4c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002a50:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002a54:	4688      	mov	r8, r1
 8002a56:	4691      	mov	r9, r2
 8002a58:	eb18 0005 	adds.w	r0, r8, r5
 8002a5c:	eb49 0106 	adc.w	r1, r9, r6
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	461d      	mov	r5, r3
 8002a66:	f04f 0600 	mov.w	r6, #0
 8002a6a:	196b      	adds	r3, r5, r5
 8002a6c:	eb46 0406 	adc.w	r4, r6, r6
 8002a70:	461a      	mov	r2, r3
 8002a72:	4623      	mov	r3, r4
 8002a74:	f7fd fc24 	bl	80002c0 <__aeabi_uldivmod>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	460c      	mov	r4, r1
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	4b47      	ldr	r3, [pc, #284]	; (8002b9c <UART_SetConfig+0x384>)
 8002a80:	fba3 2302 	umull	r2, r3, r3, r2
 8002a84:	095b      	lsrs	r3, r3, #5
 8002a86:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	461d      	mov	r5, r3
 8002a8e:	f04f 0600 	mov.w	r6, #0
 8002a92:	46a9      	mov	r9, r5
 8002a94:	46b2      	mov	sl, r6
 8002a96:	eb19 0309 	adds.w	r3, r9, r9
 8002a9a:	eb4a 040a 	adc.w	r4, sl, sl
 8002a9e:	4699      	mov	r9, r3
 8002aa0:	46a2      	mov	sl, r4
 8002aa2:	eb19 0905 	adds.w	r9, r9, r5
 8002aa6:	eb4a 0a06 	adc.w	sl, sl, r6
 8002aaa:	f04f 0100 	mov.w	r1, #0
 8002aae:	f04f 0200 	mov.w	r2, #0
 8002ab2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ab6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002aba:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002abe:	4689      	mov	r9, r1
 8002ac0:	4692      	mov	sl, r2
 8002ac2:	eb19 0005 	adds.w	r0, r9, r5
 8002ac6:	eb4a 0106 	adc.w	r1, sl, r6
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	461d      	mov	r5, r3
 8002ad0:	f04f 0600 	mov.w	r6, #0
 8002ad4:	196b      	adds	r3, r5, r5
 8002ad6:	eb46 0406 	adc.w	r4, r6, r6
 8002ada:	461a      	mov	r2, r3
 8002adc:	4623      	mov	r3, r4
 8002ade:	f7fd fbef 	bl	80002c0 <__aeabi_uldivmod>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	460c      	mov	r4, r1
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	4b2c      	ldr	r3, [pc, #176]	; (8002b9c <UART_SetConfig+0x384>)
 8002aea:	fba3 1302 	umull	r1, r3, r3, r2
 8002aee:	095b      	lsrs	r3, r3, #5
 8002af0:	2164      	movs	r1, #100	; 0x64
 8002af2:	fb01 f303 	mul.w	r3, r1, r3
 8002af6:	1ad3      	subs	r3, r2, r3
 8002af8:	00db      	lsls	r3, r3, #3
 8002afa:	3332      	adds	r3, #50	; 0x32
 8002afc:	4a27      	ldr	r2, [pc, #156]	; (8002b9c <UART_SetConfig+0x384>)
 8002afe:	fba2 2303 	umull	r2, r3, r2, r3
 8002b02:	095b      	lsrs	r3, r3, #5
 8002b04:	005b      	lsls	r3, r3, #1
 8002b06:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002b0a:	4498      	add	r8, r3
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	461d      	mov	r5, r3
 8002b10:	f04f 0600 	mov.w	r6, #0
 8002b14:	46a9      	mov	r9, r5
 8002b16:	46b2      	mov	sl, r6
 8002b18:	eb19 0309 	adds.w	r3, r9, r9
 8002b1c:	eb4a 040a 	adc.w	r4, sl, sl
 8002b20:	4699      	mov	r9, r3
 8002b22:	46a2      	mov	sl, r4
 8002b24:	eb19 0905 	adds.w	r9, r9, r5
 8002b28:	eb4a 0a06 	adc.w	sl, sl, r6
 8002b2c:	f04f 0100 	mov.w	r1, #0
 8002b30:	f04f 0200 	mov.w	r2, #0
 8002b34:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002b38:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002b3c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002b40:	4689      	mov	r9, r1
 8002b42:	4692      	mov	sl, r2
 8002b44:	eb19 0005 	adds.w	r0, r9, r5
 8002b48:	eb4a 0106 	adc.w	r1, sl, r6
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	461d      	mov	r5, r3
 8002b52:	f04f 0600 	mov.w	r6, #0
 8002b56:	196b      	adds	r3, r5, r5
 8002b58:	eb46 0406 	adc.w	r4, r6, r6
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	4623      	mov	r3, r4
 8002b60:	f7fd fbae 	bl	80002c0 <__aeabi_uldivmod>
 8002b64:	4603      	mov	r3, r0
 8002b66:	460c      	mov	r4, r1
 8002b68:	461a      	mov	r2, r3
 8002b6a:	4b0c      	ldr	r3, [pc, #48]	; (8002b9c <UART_SetConfig+0x384>)
 8002b6c:	fba3 1302 	umull	r1, r3, r3, r2
 8002b70:	095b      	lsrs	r3, r3, #5
 8002b72:	2164      	movs	r1, #100	; 0x64
 8002b74:	fb01 f303 	mul.w	r3, r1, r3
 8002b78:	1ad3      	subs	r3, r2, r3
 8002b7a:	00db      	lsls	r3, r3, #3
 8002b7c:	3332      	adds	r3, #50	; 0x32
 8002b7e:	4a07      	ldr	r2, [pc, #28]	; (8002b9c <UART_SetConfig+0x384>)
 8002b80:	fba2 2303 	umull	r2, r3, r2, r3
 8002b84:	095b      	lsrs	r3, r3, #5
 8002b86:	f003 0207 	and.w	r2, r3, #7
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4442      	add	r2, r8
 8002b90:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8002b92:	e1b2      	b.n	8002efa <UART_SetConfig+0x6e2>
 8002b94:	40011000 	.word	0x40011000
 8002b98:	40011400 	.word	0x40011400
 8002b9c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4ad7      	ldr	r2, [pc, #860]	; (8002f04 <UART_SetConfig+0x6ec>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d005      	beq.n	8002bb6 <UART_SetConfig+0x39e>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4ad6      	ldr	r2, [pc, #856]	; (8002f08 <UART_SetConfig+0x6f0>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	f040 80d1 	bne.w	8002d58 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002bb6:	f7fe fe31 	bl	800181c <HAL_RCC_GetPCLK2Freq>
 8002bba:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	469a      	mov	sl, r3
 8002bc0:	f04f 0b00 	mov.w	fp, #0
 8002bc4:	46d0      	mov	r8, sl
 8002bc6:	46d9      	mov	r9, fp
 8002bc8:	eb18 0308 	adds.w	r3, r8, r8
 8002bcc:	eb49 0409 	adc.w	r4, r9, r9
 8002bd0:	4698      	mov	r8, r3
 8002bd2:	46a1      	mov	r9, r4
 8002bd4:	eb18 080a 	adds.w	r8, r8, sl
 8002bd8:	eb49 090b 	adc.w	r9, r9, fp
 8002bdc:	f04f 0100 	mov.w	r1, #0
 8002be0:	f04f 0200 	mov.w	r2, #0
 8002be4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002be8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002bec:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002bf0:	4688      	mov	r8, r1
 8002bf2:	4691      	mov	r9, r2
 8002bf4:	eb1a 0508 	adds.w	r5, sl, r8
 8002bf8:	eb4b 0609 	adc.w	r6, fp, r9
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	4619      	mov	r1, r3
 8002c02:	f04f 0200 	mov.w	r2, #0
 8002c06:	f04f 0300 	mov.w	r3, #0
 8002c0a:	f04f 0400 	mov.w	r4, #0
 8002c0e:	0094      	lsls	r4, r2, #2
 8002c10:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002c14:	008b      	lsls	r3, r1, #2
 8002c16:	461a      	mov	r2, r3
 8002c18:	4623      	mov	r3, r4
 8002c1a:	4628      	mov	r0, r5
 8002c1c:	4631      	mov	r1, r6
 8002c1e:	f7fd fb4f 	bl	80002c0 <__aeabi_uldivmod>
 8002c22:	4603      	mov	r3, r0
 8002c24:	460c      	mov	r4, r1
 8002c26:	461a      	mov	r2, r3
 8002c28:	4bb8      	ldr	r3, [pc, #736]	; (8002f0c <UART_SetConfig+0x6f4>)
 8002c2a:	fba3 2302 	umull	r2, r3, r3, r2
 8002c2e:	095b      	lsrs	r3, r3, #5
 8002c30:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	469b      	mov	fp, r3
 8002c38:	f04f 0c00 	mov.w	ip, #0
 8002c3c:	46d9      	mov	r9, fp
 8002c3e:	46e2      	mov	sl, ip
 8002c40:	eb19 0309 	adds.w	r3, r9, r9
 8002c44:	eb4a 040a 	adc.w	r4, sl, sl
 8002c48:	4699      	mov	r9, r3
 8002c4a:	46a2      	mov	sl, r4
 8002c4c:	eb19 090b 	adds.w	r9, r9, fp
 8002c50:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002c54:	f04f 0100 	mov.w	r1, #0
 8002c58:	f04f 0200 	mov.w	r2, #0
 8002c5c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c60:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002c64:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002c68:	4689      	mov	r9, r1
 8002c6a:	4692      	mov	sl, r2
 8002c6c:	eb1b 0509 	adds.w	r5, fp, r9
 8002c70:	eb4c 060a 	adc.w	r6, ip, sl
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	4619      	mov	r1, r3
 8002c7a:	f04f 0200 	mov.w	r2, #0
 8002c7e:	f04f 0300 	mov.w	r3, #0
 8002c82:	f04f 0400 	mov.w	r4, #0
 8002c86:	0094      	lsls	r4, r2, #2
 8002c88:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002c8c:	008b      	lsls	r3, r1, #2
 8002c8e:	461a      	mov	r2, r3
 8002c90:	4623      	mov	r3, r4
 8002c92:	4628      	mov	r0, r5
 8002c94:	4631      	mov	r1, r6
 8002c96:	f7fd fb13 	bl	80002c0 <__aeabi_uldivmod>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	460c      	mov	r4, r1
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	4b9a      	ldr	r3, [pc, #616]	; (8002f0c <UART_SetConfig+0x6f4>)
 8002ca2:	fba3 1302 	umull	r1, r3, r3, r2
 8002ca6:	095b      	lsrs	r3, r3, #5
 8002ca8:	2164      	movs	r1, #100	; 0x64
 8002caa:	fb01 f303 	mul.w	r3, r1, r3
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	011b      	lsls	r3, r3, #4
 8002cb2:	3332      	adds	r3, #50	; 0x32
 8002cb4:	4a95      	ldr	r2, [pc, #596]	; (8002f0c <UART_SetConfig+0x6f4>)
 8002cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cba:	095b      	lsrs	r3, r3, #5
 8002cbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cc0:	4498      	add	r8, r3
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	469b      	mov	fp, r3
 8002cc6:	f04f 0c00 	mov.w	ip, #0
 8002cca:	46d9      	mov	r9, fp
 8002ccc:	46e2      	mov	sl, ip
 8002cce:	eb19 0309 	adds.w	r3, r9, r9
 8002cd2:	eb4a 040a 	adc.w	r4, sl, sl
 8002cd6:	4699      	mov	r9, r3
 8002cd8:	46a2      	mov	sl, r4
 8002cda:	eb19 090b 	adds.w	r9, r9, fp
 8002cde:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002ce2:	f04f 0100 	mov.w	r1, #0
 8002ce6:	f04f 0200 	mov.w	r2, #0
 8002cea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002cee:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002cf2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002cf6:	4689      	mov	r9, r1
 8002cf8:	4692      	mov	sl, r2
 8002cfa:	eb1b 0509 	adds.w	r5, fp, r9
 8002cfe:	eb4c 060a 	adc.w	r6, ip, sl
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	4619      	mov	r1, r3
 8002d08:	f04f 0200 	mov.w	r2, #0
 8002d0c:	f04f 0300 	mov.w	r3, #0
 8002d10:	f04f 0400 	mov.w	r4, #0
 8002d14:	0094      	lsls	r4, r2, #2
 8002d16:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002d1a:	008b      	lsls	r3, r1, #2
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	4623      	mov	r3, r4
 8002d20:	4628      	mov	r0, r5
 8002d22:	4631      	mov	r1, r6
 8002d24:	f7fd facc 	bl	80002c0 <__aeabi_uldivmod>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	460c      	mov	r4, r1
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	4b77      	ldr	r3, [pc, #476]	; (8002f0c <UART_SetConfig+0x6f4>)
 8002d30:	fba3 1302 	umull	r1, r3, r3, r2
 8002d34:	095b      	lsrs	r3, r3, #5
 8002d36:	2164      	movs	r1, #100	; 0x64
 8002d38:	fb01 f303 	mul.w	r3, r1, r3
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	011b      	lsls	r3, r3, #4
 8002d40:	3332      	adds	r3, #50	; 0x32
 8002d42:	4a72      	ldr	r2, [pc, #456]	; (8002f0c <UART_SetConfig+0x6f4>)
 8002d44:	fba2 2303 	umull	r2, r3, r2, r3
 8002d48:	095b      	lsrs	r3, r3, #5
 8002d4a:	f003 020f 	and.w	r2, r3, #15
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4442      	add	r2, r8
 8002d54:	609a      	str	r2, [r3, #8]
 8002d56:	e0d0      	b.n	8002efa <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002d58:	f7fe fd4c 	bl	80017f4 <HAL_RCC_GetPCLK1Freq>
 8002d5c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	469a      	mov	sl, r3
 8002d62:	f04f 0b00 	mov.w	fp, #0
 8002d66:	46d0      	mov	r8, sl
 8002d68:	46d9      	mov	r9, fp
 8002d6a:	eb18 0308 	adds.w	r3, r8, r8
 8002d6e:	eb49 0409 	adc.w	r4, r9, r9
 8002d72:	4698      	mov	r8, r3
 8002d74:	46a1      	mov	r9, r4
 8002d76:	eb18 080a 	adds.w	r8, r8, sl
 8002d7a:	eb49 090b 	adc.w	r9, r9, fp
 8002d7e:	f04f 0100 	mov.w	r1, #0
 8002d82:	f04f 0200 	mov.w	r2, #0
 8002d86:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002d8a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002d8e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002d92:	4688      	mov	r8, r1
 8002d94:	4691      	mov	r9, r2
 8002d96:	eb1a 0508 	adds.w	r5, sl, r8
 8002d9a:	eb4b 0609 	adc.w	r6, fp, r9
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	4619      	mov	r1, r3
 8002da4:	f04f 0200 	mov.w	r2, #0
 8002da8:	f04f 0300 	mov.w	r3, #0
 8002dac:	f04f 0400 	mov.w	r4, #0
 8002db0:	0094      	lsls	r4, r2, #2
 8002db2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002db6:	008b      	lsls	r3, r1, #2
 8002db8:	461a      	mov	r2, r3
 8002dba:	4623      	mov	r3, r4
 8002dbc:	4628      	mov	r0, r5
 8002dbe:	4631      	mov	r1, r6
 8002dc0:	f7fd fa7e 	bl	80002c0 <__aeabi_uldivmod>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	460c      	mov	r4, r1
 8002dc8:	461a      	mov	r2, r3
 8002dca:	4b50      	ldr	r3, [pc, #320]	; (8002f0c <UART_SetConfig+0x6f4>)
 8002dcc:	fba3 2302 	umull	r2, r3, r3, r2
 8002dd0:	095b      	lsrs	r3, r3, #5
 8002dd2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	469b      	mov	fp, r3
 8002dda:	f04f 0c00 	mov.w	ip, #0
 8002dde:	46d9      	mov	r9, fp
 8002de0:	46e2      	mov	sl, ip
 8002de2:	eb19 0309 	adds.w	r3, r9, r9
 8002de6:	eb4a 040a 	adc.w	r4, sl, sl
 8002dea:	4699      	mov	r9, r3
 8002dec:	46a2      	mov	sl, r4
 8002dee:	eb19 090b 	adds.w	r9, r9, fp
 8002df2:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002df6:	f04f 0100 	mov.w	r1, #0
 8002dfa:	f04f 0200 	mov.w	r2, #0
 8002dfe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e02:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002e06:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002e0a:	4689      	mov	r9, r1
 8002e0c:	4692      	mov	sl, r2
 8002e0e:	eb1b 0509 	adds.w	r5, fp, r9
 8002e12:	eb4c 060a 	adc.w	r6, ip, sl
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	f04f 0200 	mov.w	r2, #0
 8002e20:	f04f 0300 	mov.w	r3, #0
 8002e24:	f04f 0400 	mov.w	r4, #0
 8002e28:	0094      	lsls	r4, r2, #2
 8002e2a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002e2e:	008b      	lsls	r3, r1, #2
 8002e30:	461a      	mov	r2, r3
 8002e32:	4623      	mov	r3, r4
 8002e34:	4628      	mov	r0, r5
 8002e36:	4631      	mov	r1, r6
 8002e38:	f7fd fa42 	bl	80002c0 <__aeabi_uldivmod>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	460c      	mov	r4, r1
 8002e40:	461a      	mov	r2, r3
 8002e42:	4b32      	ldr	r3, [pc, #200]	; (8002f0c <UART_SetConfig+0x6f4>)
 8002e44:	fba3 1302 	umull	r1, r3, r3, r2
 8002e48:	095b      	lsrs	r3, r3, #5
 8002e4a:	2164      	movs	r1, #100	; 0x64
 8002e4c:	fb01 f303 	mul.w	r3, r1, r3
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	011b      	lsls	r3, r3, #4
 8002e54:	3332      	adds	r3, #50	; 0x32
 8002e56:	4a2d      	ldr	r2, [pc, #180]	; (8002f0c <UART_SetConfig+0x6f4>)
 8002e58:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5c:	095b      	lsrs	r3, r3, #5
 8002e5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e62:	4498      	add	r8, r3
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	469b      	mov	fp, r3
 8002e68:	f04f 0c00 	mov.w	ip, #0
 8002e6c:	46d9      	mov	r9, fp
 8002e6e:	46e2      	mov	sl, ip
 8002e70:	eb19 0309 	adds.w	r3, r9, r9
 8002e74:	eb4a 040a 	adc.w	r4, sl, sl
 8002e78:	4699      	mov	r9, r3
 8002e7a:	46a2      	mov	sl, r4
 8002e7c:	eb19 090b 	adds.w	r9, r9, fp
 8002e80:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002e84:	f04f 0100 	mov.w	r1, #0
 8002e88:	f04f 0200 	mov.w	r2, #0
 8002e8c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e90:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002e94:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002e98:	4689      	mov	r9, r1
 8002e9a:	4692      	mov	sl, r2
 8002e9c:	eb1b 0509 	adds.w	r5, fp, r9
 8002ea0:	eb4c 060a 	adc.w	r6, ip, sl
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	f04f 0200 	mov.w	r2, #0
 8002eae:	f04f 0300 	mov.w	r3, #0
 8002eb2:	f04f 0400 	mov.w	r4, #0
 8002eb6:	0094      	lsls	r4, r2, #2
 8002eb8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002ebc:	008b      	lsls	r3, r1, #2
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	4623      	mov	r3, r4
 8002ec2:	4628      	mov	r0, r5
 8002ec4:	4631      	mov	r1, r6
 8002ec6:	f7fd f9fb 	bl	80002c0 <__aeabi_uldivmod>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	460c      	mov	r4, r1
 8002ece:	461a      	mov	r2, r3
 8002ed0:	4b0e      	ldr	r3, [pc, #56]	; (8002f0c <UART_SetConfig+0x6f4>)
 8002ed2:	fba3 1302 	umull	r1, r3, r3, r2
 8002ed6:	095b      	lsrs	r3, r3, #5
 8002ed8:	2164      	movs	r1, #100	; 0x64
 8002eda:	fb01 f303 	mul.w	r3, r1, r3
 8002ede:	1ad3      	subs	r3, r2, r3
 8002ee0:	011b      	lsls	r3, r3, #4
 8002ee2:	3332      	adds	r3, #50	; 0x32
 8002ee4:	4a09      	ldr	r2, [pc, #36]	; (8002f0c <UART_SetConfig+0x6f4>)
 8002ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eea:	095b      	lsrs	r3, r3, #5
 8002eec:	f003 020f 	and.w	r2, r3, #15
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4442      	add	r2, r8
 8002ef6:	609a      	str	r2, [r3, #8]
}
 8002ef8:	e7ff      	b.n	8002efa <UART_SetConfig+0x6e2>
 8002efa:	bf00      	nop
 8002efc:	3714      	adds	r7, #20
 8002efe:	46bd      	mov	sp, r7
 8002f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f04:	40011000 	.word	0x40011000
 8002f08:	40011400 	.word	0x40011400
 8002f0c:	51eb851f 	.word	0x51eb851f

08002f10 <__errno>:
 8002f10:	4b01      	ldr	r3, [pc, #4]	; (8002f18 <__errno+0x8>)
 8002f12:	6818      	ldr	r0, [r3, #0]
 8002f14:	4770      	bx	lr
 8002f16:	bf00      	nop
 8002f18:	2000000c 	.word	0x2000000c

08002f1c <__libc_init_array>:
 8002f1c:	b570      	push	{r4, r5, r6, lr}
 8002f1e:	4e0d      	ldr	r6, [pc, #52]	; (8002f54 <__libc_init_array+0x38>)
 8002f20:	4c0d      	ldr	r4, [pc, #52]	; (8002f58 <__libc_init_array+0x3c>)
 8002f22:	1ba4      	subs	r4, r4, r6
 8002f24:	10a4      	asrs	r4, r4, #2
 8002f26:	2500      	movs	r5, #0
 8002f28:	42a5      	cmp	r5, r4
 8002f2a:	d109      	bne.n	8002f40 <__libc_init_array+0x24>
 8002f2c:	4e0b      	ldr	r6, [pc, #44]	; (8002f5c <__libc_init_array+0x40>)
 8002f2e:	4c0c      	ldr	r4, [pc, #48]	; (8002f60 <__libc_init_array+0x44>)
 8002f30:	f000 fc26 	bl	8003780 <_init>
 8002f34:	1ba4      	subs	r4, r4, r6
 8002f36:	10a4      	asrs	r4, r4, #2
 8002f38:	2500      	movs	r5, #0
 8002f3a:	42a5      	cmp	r5, r4
 8002f3c:	d105      	bne.n	8002f4a <__libc_init_array+0x2e>
 8002f3e:	bd70      	pop	{r4, r5, r6, pc}
 8002f40:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002f44:	4798      	blx	r3
 8002f46:	3501      	adds	r5, #1
 8002f48:	e7ee      	b.n	8002f28 <__libc_init_array+0xc>
 8002f4a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002f4e:	4798      	blx	r3
 8002f50:	3501      	adds	r5, #1
 8002f52:	e7f2      	b.n	8002f3a <__libc_init_array+0x1e>
 8002f54:	08003804 	.word	0x08003804
 8002f58:	08003804 	.word	0x08003804
 8002f5c:	08003804 	.word	0x08003804
 8002f60:	08003808 	.word	0x08003808

08002f64 <memset>:
 8002f64:	4402      	add	r2, r0
 8002f66:	4603      	mov	r3, r0
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d100      	bne.n	8002f6e <memset+0xa>
 8002f6c:	4770      	bx	lr
 8002f6e:	f803 1b01 	strb.w	r1, [r3], #1
 8002f72:	e7f9      	b.n	8002f68 <memset+0x4>

08002f74 <siprintf>:
 8002f74:	b40e      	push	{r1, r2, r3}
 8002f76:	b500      	push	{lr}
 8002f78:	b09c      	sub	sp, #112	; 0x70
 8002f7a:	ab1d      	add	r3, sp, #116	; 0x74
 8002f7c:	9002      	str	r0, [sp, #8]
 8002f7e:	9006      	str	r0, [sp, #24]
 8002f80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002f84:	4809      	ldr	r0, [pc, #36]	; (8002fac <siprintf+0x38>)
 8002f86:	9107      	str	r1, [sp, #28]
 8002f88:	9104      	str	r1, [sp, #16]
 8002f8a:	4909      	ldr	r1, [pc, #36]	; (8002fb0 <siprintf+0x3c>)
 8002f8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8002f90:	9105      	str	r1, [sp, #20]
 8002f92:	6800      	ldr	r0, [r0, #0]
 8002f94:	9301      	str	r3, [sp, #4]
 8002f96:	a902      	add	r1, sp, #8
 8002f98:	f000 f866 	bl	8003068 <_svfiprintf_r>
 8002f9c:	9b02      	ldr	r3, [sp, #8]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	701a      	strb	r2, [r3, #0]
 8002fa2:	b01c      	add	sp, #112	; 0x70
 8002fa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8002fa8:	b003      	add	sp, #12
 8002faa:	4770      	bx	lr
 8002fac:	2000000c 	.word	0x2000000c
 8002fb0:	ffff0208 	.word	0xffff0208

08002fb4 <__ssputs_r>:
 8002fb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fb8:	688e      	ldr	r6, [r1, #8]
 8002fba:	429e      	cmp	r6, r3
 8002fbc:	4682      	mov	sl, r0
 8002fbe:	460c      	mov	r4, r1
 8002fc0:	4690      	mov	r8, r2
 8002fc2:	4699      	mov	r9, r3
 8002fc4:	d837      	bhi.n	8003036 <__ssputs_r+0x82>
 8002fc6:	898a      	ldrh	r2, [r1, #12]
 8002fc8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002fcc:	d031      	beq.n	8003032 <__ssputs_r+0x7e>
 8002fce:	6825      	ldr	r5, [r4, #0]
 8002fd0:	6909      	ldr	r1, [r1, #16]
 8002fd2:	1a6f      	subs	r7, r5, r1
 8002fd4:	6965      	ldr	r5, [r4, #20]
 8002fd6:	2302      	movs	r3, #2
 8002fd8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002fdc:	fb95 f5f3 	sdiv	r5, r5, r3
 8002fe0:	f109 0301 	add.w	r3, r9, #1
 8002fe4:	443b      	add	r3, r7
 8002fe6:	429d      	cmp	r5, r3
 8002fe8:	bf38      	it	cc
 8002fea:	461d      	movcc	r5, r3
 8002fec:	0553      	lsls	r3, r2, #21
 8002fee:	d530      	bpl.n	8003052 <__ssputs_r+0x9e>
 8002ff0:	4629      	mov	r1, r5
 8002ff2:	f000 fb2b 	bl	800364c <_malloc_r>
 8002ff6:	4606      	mov	r6, r0
 8002ff8:	b950      	cbnz	r0, 8003010 <__ssputs_r+0x5c>
 8002ffa:	230c      	movs	r3, #12
 8002ffc:	f8ca 3000 	str.w	r3, [sl]
 8003000:	89a3      	ldrh	r3, [r4, #12]
 8003002:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003006:	81a3      	strh	r3, [r4, #12]
 8003008:	f04f 30ff 	mov.w	r0, #4294967295
 800300c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003010:	463a      	mov	r2, r7
 8003012:	6921      	ldr	r1, [r4, #16]
 8003014:	f000 faa8 	bl	8003568 <memcpy>
 8003018:	89a3      	ldrh	r3, [r4, #12]
 800301a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800301e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003022:	81a3      	strh	r3, [r4, #12]
 8003024:	6126      	str	r6, [r4, #16]
 8003026:	6165      	str	r5, [r4, #20]
 8003028:	443e      	add	r6, r7
 800302a:	1bed      	subs	r5, r5, r7
 800302c:	6026      	str	r6, [r4, #0]
 800302e:	60a5      	str	r5, [r4, #8]
 8003030:	464e      	mov	r6, r9
 8003032:	454e      	cmp	r6, r9
 8003034:	d900      	bls.n	8003038 <__ssputs_r+0x84>
 8003036:	464e      	mov	r6, r9
 8003038:	4632      	mov	r2, r6
 800303a:	4641      	mov	r1, r8
 800303c:	6820      	ldr	r0, [r4, #0]
 800303e:	f000 fa9e 	bl	800357e <memmove>
 8003042:	68a3      	ldr	r3, [r4, #8]
 8003044:	1b9b      	subs	r3, r3, r6
 8003046:	60a3      	str	r3, [r4, #8]
 8003048:	6823      	ldr	r3, [r4, #0]
 800304a:	441e      	add	r6, r3
 800304c:	6026      	str	r6, [r4, #0]
 800304e:	2000      	movs	r0, #0
 8003050:	e7dc      	b.n	800300c <__ssputs_r+0x58>
 8003052:	462a      	mov	r2, r5
 8003054:	f000 fb54 	bl	8003700 <_realloc_r>
 8003058:	4606      	mov	r6, r0
 800305a:	2800      	cmp	r0, #0
 800305c:	d1e2      	bne.n	8003024 <__ssputs_r+0x70>
 800305e:	6921      	ldr	r1, [r4, #16]
 8003060:	4650      	mov	r0, sl
 8003062:	f000 faa5 	bl	80035b0 <_free_r>
 8003066:	e7c8      	b.n	8002ffa <__ssputs_r+0x46>

08003068 <_svfiprintf_r>:
 8003068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800306c:	461d      	mov	r5, r3
 800306e:	898b      	ldrh	r3, [r1, #12]
 8003070:	061f      	lsls	r7, r3, #24
 8003072:	b09d      	sub	sp, #116	; 0x74
 8003074:	4680      	mov	r8, r0
 8003076:	460c      	mov	r4, r1
 8003078:	4616      	mov	r6, r2
 800307a:	d50f      	bpl.n	800309c <_svfiprintf_r+0x34>
 800307c:	690b      	ldr	r3, [r1, #16]
 800307e:	b96b      	cbnz	r3, 800309c <_svfiprintf_r+0x34>
 8003080:	2140      	movs	r1, #64	; 0x40
 8003082:	f000 fae3 	bl	800364c <_malloc_r>
 8003086:	6020      	str	r0, [r4, #0]
 8003088:	6120      	str	r0, [r4, #16]
 800308a:	b928      	cbnz	r0, 8003098 <_svfiprintf_r+0x30>
 800308c:	230c      	movs	r3, #12
 800308e:	f8c8 3000 	str.w	r3, [r8]
 8003092:	f04f 30ff 	mov.w	r0, #4294967295
 8003096:	e0c8      	b.n	800322a <_svfiprintf_r+0x1c2>
 8003098:	2340      	movs	r3, #64	; 0x40
 800309a:	6163      	str	r3, [r4, #20]
 800309c:	2300      	movs	r3, #0
 800309e:	9309      	str	r3, [sp, #36]	; 0x24
 80030a0:	2320      	movs	r3, #32
 80030a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80030a6:	2330      	movs	r3, #48	; 0x30
 80030a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80030ac:	9503      	str	r5, [sp, #12]
 80030ae:	f04f 0b01 	mov.w	fp, #1
 80030b2:	4637      	mov	r7, r6
 80030b4:	463d      	mov	r5, r7
 80030b6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80030ba:	b10b      	cbz	r3, 80030c0 <_svfiprintf_r+0x58>
 80030bc:	2b25      	cmp	r3, #37	; 0x25
 80030be:	d13e      	bne.n	800313e <_svfiprintf_r+0xd6>
 80030c0:	ebb7 0a06 	subs.w	sl, r7, r6
 80030c4:	d00b      	beq.n	80030de <_svfiprintf_r+0x76>
 80030c6:	4653      	mov	r3, sl
 80030c8:	4632      	mov	r2, r6
 80030ca:	4621      	mov	r1, r4
 80030cc:	4640      	mov	r0, r8
 80030ce:	f7ff ff71 	bl	8002fb4 <__ssputs_r>
 80030d2:	3001      	adds	r0, #1
 80030d4:	f000 80a4 	beq.w	8003220 <_svfiprintf_r+0x1b8>
 80030d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80030da:	4453      	add	r3, sl
 80030dc:	9309      	str	r3, [sp, #36]	; 0x24
 80030de:	783b      	ldrb	r3, [r7, #0]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	f000 809d 	beq.w	8003220 <_svfiprintf_r+0x1b8>
 80030e6:	2300      	movs	r3, #0
 80030e8:	f04f 32ff 	mov.w	r2, #4294967295
 80030ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80030f0:	9304      	str	r3, [sp, #16]
 80030f2:	9307      	str	r3, [sp, #28]
 80030f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80030f8:	931a      	str	r3, [sp, #104]	; 0x68
 80030fa:	462f      	mov	r7, r5
 80030fc:	2205      	movs	r2, #5
 80030fe:	f817 1b01 	ldrb.w	r1, [r7], #1
 8003102:	4850      	ldr	r0, [pc, #320]	; (8003244 <_svfiprintf_r+0x1dc>)
 8003104:	f7fd f88c 	bl	8000220 <memchr>
 8003108:	9b04      	ldr	r3, [sp, #16]
 800310a:	b9d0      	cbnz	r0, 8003142 <_svfiprintf_r+0xda>
 800310c:	06d9      	lsls	r1, r3, #27
 800310e:	bf44      	itt	mi
 8003110:	2220      	movmi	r2, #32
 8003112:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003116:	071a      	lsls	r2, r3, #28
 8003118:	bf44      	itt	mi
 800311a:	222b      	movmi	r2, #43	; 0x2b
 800311c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003120:	782a      	ldrb	r2, [r5, #0]
 8003122:	2a2a      	cmp	r2, #42	; 0x2a
 8003124:	d015      	beq.n	8003152 <_svfiprintf_r+0xea>
 8003126:	9a07      	ldr	r2, [sp, #28]
 8003128:	462f      	mov	r7, r5
 800312a:	2000      	movs	r0, #0
 800312c:	250a      	movs	r5, #10
 800312e:	4639      	mov	r1, r7
 8003130:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003134:	3b30      	subs	r3, #48	; 0x30
 8003136:	2b09      	cmp	r3, #9
 8003138:	d94d      	bls.n	80031d6 <_svfiprintf_r+0x16e>
 800313a:	b1b8      	cbz	r0, 800316c <_svfiprintf_r+0x104>
 800313c:	e00f      	b.n	800315e <_svfiprintf_r+0xf6>
 800313e:	462f      	mov	r7, r5
 8003140:	e7b8      	b.n	80030b4 <_svfiprintf_r+0x4c>
 8003142:	4a40      	ldr	r2, [pc, #256]	; (8003244 <_svfiprintf_r+0x1dc>)
 8003144:	1a80      	subs	r0, r0, r2
 8003146:	fa0b f000 	lsl.w	r0, fp, r0
 800314a:	4318      	orrs	r0, r3
 800314c:	9004      	str	r0, [sp, #16]
 800314e:	463d      	mov	r5, r7
 8003150:	e7d3      	b.n	80030fa <_svfiprintf_r+0x92>
 8003152:	9a03      	ldr	r2, [sp, #12]
 8003154:	1d11      	adds	r1, r2, #4
 8003156:	6812      	ldr	r2, [r2, #0]
 8003158:	9103      	str	r1, [sp, #12]
 800315a:	2a00      	cmp	r2, #0
 800315c:	db01      	blt.n	8003162 <_svfiprintf_r+0xfa>
 800315e:	9207      	str	r2, [sp, #28]
 8003160:	e004      	b.n	800316c <_svfiprintf_r+0x104>
 8003162:	4252      	negs	r2, r2
 8003164:	f043 0302 	orr.w	r3, r3, #2
 8003168:	9207      	str	r2, [sp, #28]
 800316a:	9304      	str	r3, [sp, #16]
 800316c:	783b      	ldrb	r3, [r7, #0]
 800316e:	2b2e      	cmp	r3, #46	; 0x2e
 8003170:	d10c      	bne.n	800318c <_svfiprintf_r+0x124>
 8003172:	787b      	ldrb	r3, [r7, #1]
 8003174:	2b2a      	cmp	r3, #42	; 0x2a
 8003176:	d133      	bne.n	80031e0 <_svfiprintf_r+0x178>
 8003178:	9b03      	ldr	r3, [sp, #12]
 800317a:	1d1a      	adds	r2, r3, #4
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	9203      	str	r2, [sp, #12]
 8003180:	2b00      	cmp	r3, #0
 8003182:	bfb8      	it	lt
 8003184:	f04f 33ff 	movlt.w	r3, #4294967295
 8003188:	3702      	adds	r7, #2
 800318a:	9305      	str	r3, [sp, #20]
 800318c:	4d2e      	ldr	r5, [pc, #184]	; (8003248 <_svfiprintf_r+0x1e0>)
 800318e:	7839      	ldrb	r1, [r7, #0]
 8003190:	2203      	movs	r2, #3
 8003192:	4628      	mov	r0, r5
 8003194:	f7fd f844 	bl	8000220 <memchr>
 8003198:	b138      	cbz	r0, 80031aa <_svfiprintf_r+0x142>
 800319a:	2340      	movs	r3, #64	; 0x40
 800319c:	1b40      	subs	r0, r0, r5
 800319e:	fa03 f000 	lsl.w	r0, r3, r0
 80031a2:	9b04      	ldr	r3, [sp, #16]
 80031a4:	4303      	orrs	r3, r0
 80031a6:	3701      	adds	r7, #1
 80031a8:	9304      	str	r3, [sp, #16]
 80031aa:	7839      	ldrb	r1, [r7, #0]
 80031ac:	4827      	ldr	r0, [pc, #156]	; (800324c <_svfiprintf_r+0x1e4>)
 80031ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80031b2:	2206      	movs	r2, #6
 80031b4:	1c7e      	adds	r6, r7, #1
 80031b6:	f7fd f833 	bl	8000220 <memchr>
 80031ba:	2800      	cmp	r0, #0
 80031bc:	d038      	beq.n	8003230 <_svfiprintf_r+0x1c8>
 80031be:	4b24      	ldr	r3, [pc, #144]	; (8003250 <_svfiprintf_r+0x1e8>)
 80031c0:	bb13      	cbnz	r3, 8003208 <_svfiprintf_r+0x1a0>
 80031c2:	9b03      	ldr	r3, [sp, #12]
 80031c4:	3307      	adds	r3, #7
 80031c6:	f023 0307 	bic.w	r3, r3, #7
 80031ca:	3308      	adds	r3, #8
 80031cc:	9303      	str	r3, [sp, #12]
 80031ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80031d0:	444b      	add	r3, r9
 80031d2:	9309      	str	r3, [sp, #36]	; 0x24
 80031d4:	e76d      	b.n	80030b2 <_svfiprintf_r+0x4a>
 80031d6:	fb05 3202 	mla	r2, r5, r2, r3
 80031da:	2001      	movs	r0, #1
 80031dc:	460f      	mov	r7, r1
 80031de:	e7a6      	b.n	800312e <_svfiprintf_r+0xc6>
 80031e0:	2300      	movs	r3, #0
 80031e2:	3701      	adds	r7, #1
 80031e4:	9305      	str	r3, [sp, #20]
 80031e6:	4619      	mov	r1, r3
 80031e8:	250a      	movs	r5, #10
 80031ea:	4638      	mov	r0, r7
 80031ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80031f0:	3a30      	subs	r2, #48	; 0x30
 80031f2:	2a09      	cmp	r2, #9
 80031f4:	d903      	bls.n	80031fe <_svfiprintf_r+0x196>
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d0c8      	beq.n	800318c <_svfiprintf_r+0x124>
 80031fa:	9105      	str	r1, [sp, #20]
 80031fc:	e7c6      	b.n	800318c <_svfiprintf_r+0x124>
 80031fe:	fb05 2101 	mla	r1, r5, r1, r2
 8003202:	2301      	movs	r3, #1
 8003204:	4607      	mov	r7, r0
 8003206:	e7f0      	b.n	80031ea <_svfiprintf_r+0x182>
 8003208:	ab03      	add	r3, sp, #12
 800320a:	9300      	str	r3, [sp, #0]
 800320c:	4622      	mov	r2, r4
 800320e:	4b11      	ldr	r3, [pc, #68]	; (8003254 <_svfiprintf_r+0x1ec>)
 8003210:	a904      	add	r1, sp, #16
 8003212:	4640      	mov	r0, r8
 8003214:	f3af 8000 	nop.w
 8003218:	f1b0 3fff 	cmp.w	r0, #4294967295
 800321c:	4681      	mov	r9, r0
 800321e:	d1d6      	bne.n	80031ce <_svfiprintf_r+0x166>
 8003220:	89a3      	ldrh	r3, [r4, #12]
 8003222:	065b      	lsls	r3, r3, #25
 8003224:	f53f af35 	bmi.w	8003092 <_svfiprintf_r+0x2a>
 8003228:	9809      	ldr	r0, [sp, #36]	; 0x24
 800322a:	b01d      	add	sp, #116	; 0x74
 800322c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003230:	ab03      	add	r3, sp, #12
 8003232:	9300      	str	r3, [sp, #0]
 8003234:	4622      	mov	r2, r4
 8003236:	4b07      	ldr	r3, [pc, #28]	; (8003254 <_svfiprintf_r+0x1ec>)
 8003238:	a904      	add	r1, sp, #16
 800323a:	4640      	mov	r0, r8
 800323c:	f000 f882 	bl	8003344 <_printf_i>
 8003240:	e7ea      	b.n	8003218 <_svfiprintf_r+0x1b0>
 8003242:	bf00      	nop
 8003244:	080037c8 	.word	0x080037c8
 8003248:	080037ce 	.word	0x080037ce
 800324c:	080037d2 	.word	0x080037d2
 8003250:	00000000 	.word	0x00000000
 8003254:	08002fb5 	.word	0x08002fb5

08003258 <_printf_common>:
 8003258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800325c:	4691      	mov	r9, r2
 800325e:	461f      	mov	r7, r3
 8003260:	688a      	ldr	r2, [r1, #8]
 8003262:	690b      	ldr	r3, [r1, #16]
 8003264:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003268:	4293      	cmp	r3, r2
 800326a:	bfb8      	it	lt
 800326c:	4613      	movlt	r3, r2
 800326e:	f8c9 3000 	str.w	r3, [r9]
 8003272:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003276:	4606      	mov	r6, r0
 8003278:	460c      	mov	r4, r1
 800327a:	b112      	cbz	r2, 8003282 <_printf_common+0x2a>
 800327c:	3301      	adds	r3, #1
 800327e:	f8c9 3000 	str.w	r3, [r9]
 8003282:	6823      	ldr	r3, [r4, #0]
 8003284:	0699      	lsls	r1, r3, #26
 8003286:	bf42      	ittt	mi
 8003288:	f8d9 3000 	ldrmi.w	r3, [r9]
 800328c:	3302      	addmi	r3, #2
 800328e:	f8c9 3000 	strmi.w	r3, [r9]
 8003292:	6825      	ldr	r5, [r4, #0]
 8003294:	f015 0506 	ands.w	r5, r5, #6
 8003298:	d107      	bne.n	80032aa <_printf_common+0x52>
 800329a:	f104 0a19 	add.w	sl, r4, #25
 800329e:	68e3      	ldr	r3, [r4, #12]
 80032a0:	f8d9 2000 	ldr.w	r2, [r9]
 80032a4:	1a9b      	subs	r3, r3, r2
 80032a6:	42ab      	cmp	r3, r5
 80032a8:	dc28      	bgt.n	80032fc <_printf_common+0xa4>
 80032aa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80032ae:	6822      	ldr	r2, [r4, #0]
 80032b0:	3300      	adds	r3, #0
 80032b2:	bf18      	it	ne
 80032b4:	2301      	movne	r3, #1
 80032b6:	0692      	lsls	r2, r2, #26
 80032b8:	d42d      	bmi.n	8003316 <_printf_common+0xbe>
 80032ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80032be:	4639      	mov	r1, r7
 80032c0:	4630      	mov	r0, r6
 80032c2:	47c0      	blx	r8
 80032c4:	3001      	adds	r0, #1
 80032c6:	d020      	beq.n	800330a <_printf_common+0xb2>
 80032c8:	6823      	ldr	r3, [r4, #0]
 80032ca:	68e5      	ldr	r5, [r4, #12]
 80032cc:	f8d9 2000 	ldr.w	r2, [r9]
 80032d0:	f003 0306 	and.w	r3, r3, #6
 80032d4:	2b04      	cmp	r3, #4
 80032d6:	bf08      	it	eq
 80032d8:	1aad      	subeq	r5, r5, r2
 80032da:	68a3      	ldr	r3, [r4, #8]
 80032dc:	6922      	ldr	r2, [r4, #16]
 80032de:	bf0c      	ite	eq
 80032e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80032e4:	2500      	movne	r5, #0
 80032e6:	4293      	cmp	r3, r2
 80032e8:	bfc4      	itt	gt
 80032ea:	1a9b      	subgt	r3, r3, r2
 80032ec:	18ed      	addgt	r5, r5, r3
 80032ee:	f04f 0900 	mov.w	r9, #0
 80032f2:	341a      	adds	r4, #26
 80032f4:	454d      	cmp	r5, r9
 80032f6:	d11a      	bne.n	800332e <_printf_common+0xd6>
 80032f8:	2000      	movs	r0, #0
 80032fa:	e008      	b.n	800330e <_printf_common+0xb6>
 80032fc:	2301      	movs	r3, #1
 80032fe:	4652      	mov	r2, sl
 8003300:	4639      	mov	r1, r7
 8003302:	4630      	mov	r0, r6
 8003304:	47c0      	blx	r8
 8003306:	3001      	adds	r0, #1
 8003308:	d103      	bne.n	8003312 <_printf_common+0xba>
 800330a:	f04f 30ff 	mov.w	r0, #4294967295
 800330e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003312:	3501      	adds	r5, #1
 8003314:	e7c3      	b.n	800329e <_printf_common+0x46>
 8003316:	18e1      	adds	r1, r4, r3
 8003318:	1c5a      	adds	r2, r3, #1
 800331a:	2030      	movs	r0, #48	; 0x30
 800331c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003320:	4422      	add	r2, r4
 8003322:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003326:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800332a:	3302      	adds	r3, #2
 800332c:	e7c5      	b.n	80032ba <_printf_common+0x62>
 800332e:	2301      	movs	r3, #1
 8003330:	4622      	mov	r2, r4
 8003332:	4639      	mov	r1, r7
 8003334:	4630      	mov	r0, r6
 8003336:	47c0      	blx	r8
 8003338:	3001      	adds	r0, #1
 800333a:	d0e6      	beq.n	800330a <_printf_common+0xb2>
 800333c:	f109 0901 	add.w	r9, r9, #1
 8003340:	e7d8      	b.n	80032f4 <_printf_common+0x9c>
	...

08003344 <_printf_i>:
 8003344:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003348:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800334c:	460c      	mov	r4, r1
 800334e:	7e09      	ldrb	r1, [r1, #24]
 8003350:	b085      	sub	sp, #20
 8003352:	296e      	cmp	r1, #110	; 0x6e
 8003354:	4617      	mov	r7, r2
 8003356:	4606      	mov	r6, r0
 8003358:	4698      	mov	r8, r3
 800335a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800335c:	f000 80b3 	beq.w	80034c6 <_printf_i+0x182>
 8003360:	d822      	bhi.n	80033a8 <_printf_i+0x64>
 8003362:	2963      	cmp	r1, #99	; 0x63
 8003364:	d036      	beq.n	80033d4 <_printf_i+0x90>
 8003366:	d80a      	bhi.n	800337e <_printf_i+0x3a>
 8003368:	2900      	cmp	r1, #0
 800336a:	f000 80b9 	beq.w	80034e0 <_printf_i+0x19c>
 800336e:	2958      	cmp	r1, #88	; 0x58
 8003370:	f000 8083 	beq.w	800347a <_printf_i+0x136>
 8003374:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003378:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800337c:	e032      	b.n	80033e4 <_printf_i+0xa0>
 800337e:	2964      	cmp	r1, #100	; 0x64
 8003380:	d001      	beq.n	8003386 <_printf_i+0x42>
 8003382:	2969      	cmp	r1, #105	; 0x69
 8003384:	d1f6      	bne.n	8003374 <_printf_i+0x30>
 8003386:	6820      	ldr	r0, [r4, #0]
 8003388:	6813      	ldr	r3, [r2, #0]
 800338a:	0605      	lsls	r5, r0, #24
 800338c:	f103 0104 	add.w	r1, r3, #4
 8003390:	d52a      	bpl.n	80033e8 <_printf_i+0xa4>
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	6011      	str	r1, [r2, #0]
 8003396:	2b00      	cmp	r3, #0
 8003398:	da03      	bge.n	80033a2 <_printf_i+0x5e>
 800339a:	222d      	movs	r2, #45	; 0x2d
 800339c:	425b      	negs	r3, r3
 800339e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80033a2:	486f      	ldr	r0, [pc, #444]	; (8003560 <_printf_i+0x21c>)
 80033a4:	220a      	movs	r2, #10
 80033a6:	e039      	b.n	800341c <_printf_i+0xd8>
 80033a8:	2973      	cmp	r1, #115	; 0x73
 80033aa:	f000 809d 	beq.w	80034e8 <_printf_i+0x1a4>
 80033ae:	d808      	bhi.n	80033c2 <_printf_i+0x7e>
 80033b0:	296f      	cmp	r1, #111	; 0x6f
 80033b2:	d020      	beq.n	80033f6 <_printf_i+0xb2>
 80033b4:	2970      	cmp	r1, #112	; 0x70
 80033b6:	d1dd      	bne.n	8003374 <_printf_i+0x30>
 80033b8:	6823      	ldr	r3, [r4, #0]
 80033ba:	f043 0320 	orr.w	r3, r3, #32
 80033be:	6023      	str	r3, [r4, #0]
 80033c0:	e003      	b.n	80033ca <_printf_i+0x86>
 80033c2:	2975      	cmp	r1, #117	; 0x75
 80033c4:	d017      	beq.n	80033f6 <_printf_i+0xb2>
 80033c6:	2978      	cmp	r1, #120	; 0x78
 80033c8:	d1d4      	bne.n	8003374 <_printf_i+0x30>
 80033ca:	2378      	movs	r3, #120	; 0x78
 80033cc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80033d0:	4864      	ldr	r0, [pc, #400]	; (8003564 <_printf_i+0x220>)
 80033d2:	e055      	b.n	8003480 <_printf_i+0x13c>
 80033d4:	6813      	ldr	r3, [r2, #0]
 80033d6:	1d19      	adds	r1, r3, #4
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	6011      	str	r1, [r2, #0]
 80033dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80033e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80033e4:	2301      	movs	r3, #1
 80033e6:	e08c      	b.n	8003502 <_printf_i+0x1be>
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	6011      	str	r1, [r2, #0]
 80033ec:	f010 0f40 	tst.w	r0, #64	; 0x40
 80033f0:	bf18      	it	ne
 80033f2:	b21b      	sxthne	r3, r3
 80033f4:	e7cf      	b.n	8003396 <_printf_i+0x52>
 80033f6:	6813      	ldr	r3, [r2, #0]
 80033f8:	6825      	ldr	r5, [r4, #0]
 80033fa:	1d18      	adds	r0, r3, #4
 80033fc:	6010      	str	r0, [r2, #0]
 80033fe:	0628      	lsls	r0, r5, #24
 8003400:	d501      	bpl.n	8003406 <_printf_i+0xc2>
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	e002      	b.n	800340c <_printf_i+0xc8>
 8003406:	0668      	lsls	r0, r5, #25
 8003408:	d5fb      	bpl.n	8003402 <_printf_i+0xbe>
 800340a:	881b      	ldrh	r3, [r3, #0]
 800340c:	4854      	ldr	r0, [pc, #336]	; (8003560 <_printf_i+0x21c>)
 800340e:	296f      	cmp	r1, #111	; 0x6f
 8003410:	bf14      	ite	ne
 8003412:	220a      	movne	r2, #10
 8003414:	2208      	moveq	r2, #8
 8003416:	2100      	movs	r1, #0
 8003418:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800341c:	6865      	ldr	r5, [r4, #4]
 800341e:	60a5      	str	r5, [r4, #8]
 8003420:	2d00      	cmp	r5, #0
 8003422:	f2c0 8095 	blt.w	8003550 <_printf_i+0x20c>
 8003426:	6821      	ldr	r1, [r4, #0]
 8003428:	f021 0104 	bic.w	r1, r1, #4
 800342c:	6021      	str	r1, [r4, #0]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d13d      	bne.n	80034ae <_printf_i+0x16a>
 8003432:	2d00      	cmp	r5, #0
 8003434:	f040 808e 	bne.w	8003554 <_printf_i+0x210>
 8003438:	4665      	mov	r5, ip
 800343a:	2a08      	cmp	r2, #8
 800343c:	d10b      	bne.n	8003456 <_printf_i+0x112>
 800343e:	6823      	ldr	r3, [r4, #0]
 8003440:	07db      	lsls	r3, r3, #31
 8003442:	d508      	bpl.n	8003456 <_printf_i+0x112>
 8003444:	6923      	ldr	r3, [r4, #16]
 8003446:	6862      	ldr	r2, [r4, #4]
 8003448:	429a      	cmp	r2, r3
 800344a:	bfde      	ittt	le
 800344c:	2330      	movle	r3, #48	; 0x30
 800344e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003452:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003456:	ebac 0305 	sub.w	r3, ip, r5
 800345a:	6123      	str	r3, [r4, #16]
 800345c:	f8cd 8000 	str.w	r8, [sp]
 8003460:	463b      	mov	r3, r7
 8003462:	aa03      	add	r2, sp, #12
 8003464:	4621      	mov	r1, r4
 8003466:	4630      	mov	r0, r6
 8003468:	f7ff fef6 	bl	8003258 <_printf_common>
 800346c:	3001      	adds	r0, #1
 800346e:	d14d      	bne.n	800350c <_printf_i+0x1c8>
 8003470:	f04f 30ff 	mov.w	r0, #4294967295
 8003474:	b005      	add	sp, #20
 8003476:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800347a:	4839      	ldr	r0, [pc, #228]	; (8003560 <_printf_i+0x21c>)
 800347c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003480:	6813      	ldr	r3, [r2, #0]
 8003482:	6821      	ldr	r1, [r4, #0]
 8003484:	1d1d      	adds	r5, r3, #4
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	6015      	str	r5, [r2, #0]
 800348a:	060a      	lsls	r2, r1, #24
 800348c:	d50b      	bpl.n	80034a6 <_printf_i+0x162>
 800348e:	07ca      	lsls	r2, r1, #31
 8003490:	bf44      	itt	mi
 8003492:	f041 0120 	orrmi.w	r1, r1, #32
 8003496:	6021      	strmi	r1, [r4, #0]
 8003498:	b91b      	cbnz	r3, 80034a2 <_printf_i+0x15e>
 800349a:	6822      	ldr	r2, [r4, #0]
 800349c:	f022 0220 	bic.w	r2, r2, #32
 80034a0:	6022      	str	r2, [r4, #0]
 80034a2:	2210      	movs	r2, #16
 80034a4:	e7b7      	b.n	8003416 <_printf_i+0xd2>
 80034a6:	064d      	lsls	r5, r1, #25
 80034a8:	bf48      	it	mi
 80034aa:	b29b      	uxthmi	r3, r3
 80034ac:	e7ef      	b.n	800348e <_printf_i+0x14a>
 80034ae:	4665      	mov	r5, ip
 80034b0:	fbb3 f1f2 	udiv	r1, r3, r2
 80034b4:	fb02 3311 	mls	r3, r2, r1, r3
 80034b8:	5cc3      	ldrb	r3, [r0, r3]
 80034ba:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80034be:	460b      	mov	r3, r1
 80034c0:	2900      	cmp	r1, #0
 80034c2:	d1f5      	bne.n	80034b0 <_printf_i+0x16c>
 80034c4:	e7b9      	b.n	800343a <_printf_i+0xf6>
 80034c6:	6813      	ldr	r3, [r2, #0]
 80034c8:	6825      	ldr	r5, [r4, #0]
 80034ca:	6961      	ldr	r1, [r4, #20]
 80034cc:	1d18      	adds	r0, r3, #4
 80034ce:	6010      	str	r0, [r2, #0]
 80034d0:	0628      	lsls	r0, r5, #24
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	d501      	bpl.n	80034da <_printf_i+0x196>
 80034d6:	6019      	str	r1, [r3, #0]
 80034d8:	e002      	b.n	80034e0 <_printf_i+0x19c>
 80034da:	066a      	lsls	r2, r5, #25
 80034dc:	d5fb      	bpl.n	80034d6 <_printf_i+0x192>
 80034de:	8019      	strh	r1, [r3, #0]
 80034e0:	2300      	movs	r3, #0
 80034e2:	6123      	str	r3, [r4, #16]
 80034e4:	4665      	mov	r5, ip
 80034e6:	e7b9      	b.n	800345c <_printf_i+0x118>
 80034e8:	6813      	ldr	r3, [r2, #0]
 80034ea:	1d19      	adds	r1, r3, #4
 80034ec:	6011      	str	r1, [r2, #0]
 80034ee:	681d      	ldr	r5, [r3, #0]
 80034f0:	6862      	ldr	r2, [r4, #4]
 80034f2:	2100      	movs	r1, #0
 80034f4:	4628      	mov	r0, r5
 80034f6:	f7fc fe93 	bl	8000220 <memchr>
 80034fa:	b108      	cbz	r0, 8003500 <_printf_i+0x1bc>
 80034fc:	1b40      	subs	r0, r0, r5
 80034fe:	6060      	str	r0, [r4, #4]
 8003500:	6863      	ldr	r3, [r4, #4]
 8003502:	6123      	str	r3, [r4, #16]
 8003504:	2300      	movs	r3, #0
 8003506:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800350a:	e7a7      	b.n	800345c <_printf_i+0x118>
 800350c:	6923      	ldr	r3, [r4, #16]
 800350e:	462a      	mov	r2, r5
 8003510:	4639      	mov	r1, r7
 8003512:	4630      	mov	r0, r6
 8003514:	47c0      	blx	r8
 8003516:	3001      	adds	r0, #1
 8003518:	d0aa      	beq.n	8003470 <_printf_i+0x12c>
 800351a:	6823      	ldr	r3, [r4, #0]
 800351c:	079b      	lsls	r3, r3, #30
 800351e:	d413      	bmi.n	8003548 <_printf_i+0x204>
 8003520:	68e0      	ldr	r0, [r4, #12]
 8003522:	9b03      	ldr	r3, [sp, #12]
 8003524:	4298      	cmp	r0, r3
 8003526:	bfb8      	it	lt
 8003528:	4618      	movlt	r0, r3
 800352a:	e7a3      	b.n	8003474 <_printf_i+0x130>
 800352c:	2301      	movs	r3, #1
 800352e:	464a      	mov	r2, r9
 8003530:	4639      	mov	r1, r7
 8003532:	4630      	mov	r0, r6
 8003534:	47c0      	blx	r8
 8003536:	3001      	adds	r0, #1
 8003538:	d09a      	beq.n	8003470 <_printf_i+0x12c>
 800353a:	3501      	adds	r5, #1
 800353c:	68e3      	ldr	r3, [r4, #12]
 800353e:	9a03      	ldr	r2, [sp, #12]
 8003540:	1a9b      	subs	r3, r3, r2
 8003542:	42ab      	cmp	r3, r5
 8003544:	dcf2      	bgt.n	800352c <_printf_i+0x1e8>
 8003546:	e7eb      	b.n	8003520 <_printf_i+0x1dc>
 8003548:	2500      	movs	r5, #0
 800354a:	f104 0919 	add.w	r9, r4, #25
 800354e:	e7f5      	b.n	800353c <_printf_i+0x1f8>
 8003550:	2b00      	cmp	r3, #0
 8003552:	d1ac      	bne.n	80034ae <_printf_i+0x16a>
 8003554:	7803      	ldrb	r3, [r0, #0]
 8003556:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800355a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800355e:	e76c      	b.n	800343a <_printf_i+0xf6>
 8003560:	080037d9 	.word	0x080037d9
 8003564:	080037ea 	.word	0x080037ea

08003568 <memcpy>:
 8003568:	b510      	push	{r4, lr}
 800356a:	1e43      	subs	r3, r0, #1
 800356c:	440a      	add	r2, r1
 800356e:	4291      	cmp	r1, r2
 8003570:	d100      	bne.n	8003574 <memcpy+0xc>
 8003572:	bd10      	pop	{r4, pc}
 8003574:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003578:	f803 4f01 	strb.w	r4, [r3, #1]!
 800357c:	e7f7      	b.n	800356e <memcpy+0x6>

0800357e <memmove>:
 800357e:	4288      	cmp	r0, r1
 8003580:	b510      	push	{r4, lr}
 8003582:	eb01 0302 	add.w	r3, r1, r2
 8003586:	d807      	bhi.n	8003598 <memmove+0x1a>
 8003588:	1e42      	subs	r2, r0, #1
 800358a:	4299      	cmp	r1, r3
 800358c:	d00a      	beq.n	80035a4 <memmove+0x26>
 800358e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003592:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003596:	e7f8      	b.n	800358a <memmove+0xc>
 8003598:	4283      	cmp	r3, r0
 800359a:	d9f5      	bls.n	8003588 <memmove+0xa>
 800359c:	1881      	adds	r1, r0, r2
 800359e:	1ad2      	subs	r2, r2, r3
 80035a0:	42d3      	cmn	r3, r2
 80035a2:	d100      	bne.n	80035a6 <memmove+0x28>
 80035a4:	bd10      	pop	{r4, pc}
 80035a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80035aa:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80035ae:	e7f7      	b.n	80035a0 <memmove+0x22>

080035b0 <_free_r>:
 80035b0:	b538      	push	{r3, r4, r5, lr}
 80035b2:	4605      	mov	r5, r0
 80035b4:	2900      	cmp	r1, #0
 80035b6:	d045      	beq.n	8003644 <_free_r+0x94>
 80035b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80035bc:	1f0c      	subs	r4, r1, #4
 80035be:	2b00      	cmp	r3, #0
 80035c0:	bfb8      	it	lt
 80035c2:	18e4      	addlt	r4, r4, r3
 80035c4:	f000 f8d2 	bl	800376c <__malloc_lock>
 80035c8:	4a1f      	ldr	r2, [pc, #124]	; (8003648 <_free_r+0x98>)
 80035ca:	6813      	ldr	r3, [r2, #0]
 80035cc:	4610      	mov	r0, r2
 80035ce:	b933      	cbnz	r3, 80035de <_free_r+0x2e>
 80035d0:	6063      	str	r3, [r4, #4]
 80035d2:	6014      	str	r4, [r2, #0]
 80035d4:	4628      	mov	r0, r5
 80035d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80035da:	f000 b8c8 	b.w	800376e <__malloc_unlock>
 80035de:	42a3      	cmp	r3, r4
 80035e0:	d90c      	bls.n	80035fc <_free_r+0x4c>
 80035e2:	6821      	ldr	r1, [r4, #0]
 80035e4:	1862      	adds	r2, r4, r1
 80035e6:	4293      	cmp	r3, r2
 80035e8:	bf04      	itt	eq
 80035ea:	681a      	ldreq	r2, [r3, #0]
 80035ec:	685b      	ldreq	r3, [r3, #4]
 80035ee:	6063      	str	r3, [r4, #4]
 80035f0:	bf04      	itt	eq
 80035f2:	1852      	addeq	r2, r2, r1
 80035f4:	6022      	streq	r2, [r4, #0]
 80035f6:	6004      	str	r4, [r0, #0]
 80035f8:	e7ec      	b.n	80035d4 <_free_r+0x24>
 80035fa:	4613      	mov	r3, r2
 80035fc:	685a      	ldr	r2, [r3, #4]
 80035fe:	b10a      	cbz	r2, 8003604 <_free_r+0x54>
 8003600:	42a2      	cmp	r2, r4
 8003602:	d9fa      	bls.n	80035fa <_free_r+0x4a>
 8003604:	6819      	ldr	r1, [r3, #0]
 8003606:	1858      	adds	r0, r3, r1
 8003608:	42a0      	cmp	r0, r4
 800360a:	d10b      	bne.n	8003624 <_free_r+0x74>
 800360c:	6820      	ldr	r0, [r4, #0]
 800360e:	4401      	add	r1, r0
 8003610:	1858      	adds	r0, r3, r1
 8003612:	4282      	cmp	r2, r0
 8003614:	6019      	str	r1, [r3, #0]
 8003616:	d1dd      	bne.n	80035d4 <_free_r+0x24>
 8003618:	6810      	ldr	r0, [r2, #0]
 800361a:	6852      	ldr	r2, [r2, #4]
 800361c:	605a      	str	r2, [r3, #4]
 800361e:	4401      	add	r1, r0
 8003620:	6019      	str	r1, [r3, #0]
 8003622:	e7d7      	b.n	80035d4 <_free_r+0x24>
 8003624:	d902      	bls.n	800362c <_free_r+0x7c>
 8003626:	230c      	movs	r3, #12
 8003628:	602b      	str	r3, [r5, #0]
 800362a:	e7d3      	b.n	80035d4 <_free_r+0x24>
 800362c:	6820      	ldr	r0, [r4, #0]
 800362e:	1821      	adds	r1, r4, r0
 8003630:	428a      	cmp	r2, r1
 8003632:	bf04      	itt	eq
 8003634:	6811      	ldreq	r1, [r2, #0]
 8003636:	6852      	ldreq	r2, [r2, #4]
 8003638:	6062      	str	r2, [r4, #4]
 800363a:	bf04      	itt	eq
 800363c:	1809      	addeq	r1, r1, r0
 800363e:	6021      	streq	r1, [r4, #0]
 8003640:	605c      	str	r4, [r3, #4]
 8003642:	e7c7      	b.n	80035d4 <_free_r+0x24>
 8003644:	bd38      	pop	{r3, r4, r5, pc}
 8003646:	bf00      	nop
 8003648:	20000090 	.word	0x20000090

0800364c <_malloc_r>:
 800364c:	b570      	push	{r4, r5, r6, lr}
 800364e:	1ccd      	adds	r5, r1, #3
 8003650:	f025 0503 	bic.w	r5, r5, #3
 8003654:	3508      	adds	r5, #8
 8003656:	2d0c      	cmp	r5, #12
 8003658:	bf38      	it	cc
 800365a:	250c      	movcc	r5, #12
 800365c:	2d00      	cmp	r5, #0
 800365e:	4606      	mov	r6, r0
 8003660:	db01      	blt.n	8003666 <_malloc_r+0x1a>
 8003662:	42a9      	cmp	r1, r5
 8003664:	d903      	bls.n	800366e <_malloc_r+0x22>
 8003666:	230c      	movs	r3, #12
 8003668:	6033      	str	r3, [r6, #0]
 800366a:	2000      	movs	r0, #0
 800366c:	bd70      	pop	{r4, r5, r6, pc}
 800366e:	f000 f87d 	bl	800376c <__malloc_lock>
 8003672:	4a21      	ldr	r2, [pc, #132]	; (80036f8 <_malloc_r+0xac>)
 8003674:	6814      	ldr	r4, [r2, #0]
 8003676:	4621      	mov	r1, r4
 8003678:	b991      	cbnz	r1, 80036a0 <_malloc_r+0x54>
 800367a:	4c20      	ldr	r4, [pc, #128]	; (80036fc <_malloc_r+0xb0>)
 800367c:	6823      	ldr	r3, [r4, #0]
 800367e:	b91b      	cbnz	r3, 8003688 <_malloc_r+0x3c>
 8003680:	4630      	mov	r0, r6
 8003682:	f000 f863 	bl	800374c <_sbrk_r>
 8003686:	6020      	str	r0, [r4, #0]
 8003688:	4629      	mov	r1, r5
 800368a:	4630      	mov	r0, r6
 800368c:	f000 f85e 	bl	800374c <_sbrk_r>
 8003690:	1c43      	adds	r3, r0, #1
 8003692:	d124      	bne.n	80036de <_malloc_r+0x92>
 8003694:	230c      	movs	r3, #12
 8003696:	6033      	str	r3, [r6, #0]
 8003698:	4630      	mov	r0, r6
 800369a:	f000 f868 	bl	800376e <__malloc_unlock>
 800369e:	e7e4      	b.n	800366a <_malloc_r+0x1e>
 80036a0:	680b      	ldr	r3, [r1, #0]
 80036a2:	1b5b      	subs	r3, r3, r5
 80036a4:	d418      	bmi.n	80036d8 <_malloc_r+0x8c>
 80036a6:	2b0b      	cmp	r3, #11
 80036a8:	d90f      	bls.n	80036ca <_malloc_r+0x7e>
 80036aa:	600b      	str	r3, [r1, #0]
 80036ac:	50cd      	str	r5, [r1, r3]
 80036ae:	18cc      	adds	r4, r1, r3
 80036b0:	4630      	mov	r0, r6
 80036b2:	f000 f85c 	bl	800376e <__malloc_unlock>
 80036b6:	f104 000b 	add.w	r0, r4, #11
 80036ba:	1d23      	adds	r3, r4, #4
 80036bc:	f020 0007 	bic.w	r0, r0, #7
 80036c0:	1ac3      	subs	r3, r0, r3
 80036c2:	d0d3      	beq.n	800366c <_malloc_r+0x20>
 80036c4:	425a      	negs	r2, r3
 80036c6:	50e2      	str	r2, [r4, r3]
 80036c8:	e7d0      	b.n	800366c <_malloc_r+0x20>
 80036ca:	428c      	cmp	r4, r1
 80036cc:	684b      	ldr	r3, [r1, #4]
 80036ce:	bf16      	itet	ne
 80036d0:	6063      	strne	r3, [r4, #4]
 80036d2:	6013      	streq	r3, [r2, #0]
 80036d4:	460c      	movne	r4, r1
 80036d6:	e7eb      	b.n	80036b0 <_malloc_r+0x64>
 80036d8:	460c      	mov	r4, r1
 80036da:	6849      	ldr	r1, [r1, #4]
 80036dc:	e7cc      	b.n	8003678 <_malloc_r+0x2c>
 80036de:	1cc4      	adds	r4, r0, #3
 80036e0:	f024 0403 	bic.w	r4, r4, #3
 80036e4:	42a0      	cmp	r0, r4
 80036e6:	d005      	beq.n	80036f4 <_malloc_r+0xa8>
 80036e8:	1a21      	subs	r1, r4, r0
 80036ea:	4630      	mov	r0, r6
 80036ec:	f000 f82e 	bl	800374c <_sbrk_r>
 80036f0:	3001      	adds	r0, #1
 80036f2:	d0cf      	beq.n	8003694 <_malloc_r+0x48>
 80036f4:	6025      	str	r5, [r4, #0]
 80036f6:	e7db      	b.n	80036b0 <_malloc_r+0x64>
 80036f8:	20000090 	.word	0x20000090
 80036fc:	20000094 	.word	0x20000094

08003700 <_realloc_r>:
 8003700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003702:	4607      	mov	r7, r0
 8003704:	4614      	mov	r4, r2
 8003706:	460e      	mov	r6, r1
 8003708:	b921      	cbnz	r1, 8003714 <_realloc_r+0x14>
 800370a:	4611      	mov	r1, r2
 800370c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003710:	f7ff bf9c 	b.w	800364c <_malloc_r>
 8003714:	b922      	cbnz	r2, 8003720 <_realloc_r+0x20>
 8003716:	f7ff ff4b 	bl	80035b0 <_free_r>
 800371a:	4625      	mov	r5, r4
 800371c:	4628      	mov	r0, r5
 800371e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003720:	f000 f826 	bl	8003770 <_malloc_usable_size_r>
 8003724:	42a0      	cmp	r0, r4
 8003726:	d20f      	bcs.n	8003748 <_realloc_r+0x48>
 8003728:	4621      	mov	r1, r4
 800372a:	4638      	mov	r0, r7
 800372c:	f7ff ff8e 	bl	800364c <_malloc_r>
 8003730:	4605      	mov	r5, r0
 8003732:	2800      	cmp	r0, #0
 8003734:	d0f2      	beq.n	800371c <_realloc_r+0x1c>
 8003736:	4631      	mov	r1, r6
 8003738:	4622      	mov	r2, r4
 800373a:	f7ff ff15 	bl	8003568 <memcpy>
 800373e:	4631      	mov	r1, r6
 8003740:	4638      	mov	r0, r7
 8003742:	f7ff ff35 	bl	80035b0 <_free_r>
 8003746:	e7e9      	b.n	800371c <_realloc_r+0x1c>
 8003748:	4635      	mov	r5, r6
 800374a:	e7e7      	b.n	800371c <_realloc_r+0x1c>

0800374c <_sbrk_r>:
 800374c:	b538      	push	{r3, r4, r5, lr}
 800374e:	4c06      	ldr	r4, [pc, #24]	; (8003768 <_sbrk_r+0x1c>)
 8003750:	2300      	movs	r3, #0
 8003752:	4605      	mov	r5, r0
 8003754:	4608      	mov	r0, r1
 8003756:	6023      	str	r3, [r4, #0]
 8003758:	f7fd fbbe 	bl	8000ed8 <_sbrk>
 800375c:	1c43      	adds	r3, r0, #1
 800375e:	d102      	bne.n	8003766 <_sbrk_r+0x1a>
 8003760:	6823      	ldr	r3, [r4, #0]
 8003762:	b103      	cbz	r3, 8003766 <_sbrk_r+0x1a>
 8003764:	602b      	str	r3, [r5, #0]
 8003766:	bd38      	pop	{r3, r4, r5, pc}
 8003768:	20000134 	.word	0x20000134

0800376c <__malloc_lock>:
 800376c:	4770      	bx	lr

0800376e <__malloc_unlock>:
 800376e:	4770      	bx	lr

08003770 <_malloc_usable_size_r>:
 8003770:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003774:	1f18      	subs	r0, r3, #4
 8003776:	2b00      	cmp	r3, #0
 8003778:	bfbc      	itt	lt
 800377a:	580b      	ldrlt	r3, [r1, r0]
 800377c:	18c0      	addlt	r0, r0, r3
 800377e:	4770      	bx	lr

08003780 <_init>:
 8003780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003782:	bf00      	nop
 8003784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003786:	bc08      	pop	{r3}
 8003788:	469e      	mov	lr, r3
 800378a:	4770      	bx	lr

0800378c <_fini>:
 800378c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800378e:	bf00      	nop
 8003790:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003792:	bc08      	pop	{r3}
 8003794:	469e      	mov	lr, r3
 8003796:	4770      	bx	lr
