Debug File version: Ver 1.0
Creator: Designer
Creator version: 2022.1
Creator build: 2022.1.0.1
External die name: MPF300T
Package: fcg1152
Design Name: PCIe_EP_Demo
Probe A IO: not available for probing
Probe B IO: not available for probing
Transceiver: Inst=PCIe_EP_0/PCIex4_0 Lane=LANE3 Location=Q0_LANE3 LogicalName=PCIe_EP_0/PCIex4_0/PCIESS_LANE3_Pipe_AXI0 TxDataRate=5000.000000 RxDataRate=5000.000000 LaneXCVRMode=FullDuplex SmartBERTIPLane=no ControlErmSleProbeName=NA
Transceiver: Inst=PCIe_EP_0/PCIex4_0 Lane=LANE1 Location=Q0_LANE1 LogicalName=PCIe_EP_0/PCIex4_0/PCIESS_LANE1_Pipe_AXI1 TxDataRate=5000.000000 RxDataRate=5000.000000 LaneXCVRMode=FullDuplex SmartBERTIPLane=no ControlErmSleProbeName=NA
Transceiver: Inst=PCIe_EP_0/PCIex4_0 Lane=LANE0 Location=Q0_LANE0 LogicalName=PCIe_EP_0/PCIex4_0/PCIESS_LANE0_Pipe_AXI0 TxDataRate=5000.000000 RxDataRate=5000.000000 LaneXCVRMode=FullDuplex SmartBERTIPLane=no ControlErmSleProbeName=NA
Transceiver: Inst=PCIe_EP_0/PCIex4_0 Lane=LANE2 Location=Q0_LANE2 LogicalName=PCIe_EP_0/PCIex4_0/PCIESS_LANE2_Pipe_AXI1 TxDataRate=5000.000000 RxDataRate=5000.000000 LaneXCVRMode=FullDuplex SmartBERTIPLane=no ControlErmSleProbeName=NA
Pcie: Inst=PCIe_EP_0/PCIex4_0/PCIE_1 Location=PCIE1 LaneLogicalNameList=PCIe_EP_0/PCIex4_0/PCIESS_LANE3_Pipe_AXI0,PCIe_EP_0/PCIex4_0/PCIESS_LANE1_Pipe_AXI1,PCIe_EP_0/PCIex4_0/PCIESS_LANE0_Pipe_AXI0,PCIe_EP_0/PCIex4_0/PCIESS_LANE2_Pipe_AXI1 LaneLocationList=Q0_LANE3,Q0_LANE1,Q0_LANE0,Q0_LANE2 

Signal Integrity

SIParamOptions: Parameter=TX_EMPHASIS_AMPLITUDE Type=TX Options= 100mV_with_0dB 200mV_with_0dB 200mV_with_-1.0dB 200mV_with_-2.5dB 200mV_with_-3.5dB 200mV_with_-4.4dB 200mV_with_-6.0dB 300mV_with_0dB 400mV_with_0dB 400mV_with_-1.0dB 400mV_with_-2.5dB 400mV_with_-3.5dB 400mV_with_-4.4dB 400mV_with_-6.0dB 500mV_with_0dB 600mV_with_-3.5dB 600mV_with_-6.0dB 800mV_with_0dB 800mV_with_-1.0dB 800mV_with_-2.5dB 800mV_with_-3.5dB 800mV_with_-4.4dB 800mV_with_-6.0dB 1000mV_with_0dB 1000mV_with_-1.0dB 1000mV_with_-2.5dB 1000mV_with_-3.5dB 1000mV_with_-4.4dB 1000mV_with_-6dB
SIParamOptions: Parameter=TX_IMPEDANCE Type=TX Options= 100 150 85 180
SIParamOptions: Parameter=TX_TRANSMIT_COMMON_MODE_ADJUSTMENT Type=TX Options= 50 60 70 80
SIParamOptions: Parameter=RX_INSERTION_LOSS Type=RX Options= 6.5dB 17.0dB 25.0dB
SIParamOptions: Parameter=RX_CALIBRATION Type=RX Options= None_CDR OnDemand OnDemand_FirstLock None_DFE
SIParamOptions: Parameter=RX_CTLE Type=RX Options= No_Peak_+7.3dB No_Peak_+9.3dB No_Peak_+2.8dB 3GHz_+5.5dB 3GHz_+11.4dB No_Peak_+2.82dB No_Peak_+0.1dB No_Peak_-2.5dB No_Peak_-7.1dB 3GHz_+4.6dB No_Peak_+4.6dB No_Peak_+1.8dB No_Peak_-0.9dB No_Peak_-5.6dB 3GHz_+4.62dB 3GHz_+11.0dB 3GHz_+5.6dB No_Peak_-1.1dB 3GHz_+12.3dB 3GHz_+2.3dB 3GHz_+9.0dB 3GHz_+5.9dB No_Peak_+0.3dB 3GHz_+12.6dB 3GHz_+2.4dB 3GHz_+9.1dB 3GHz_+1.4dB 3GHz_+6.8dB 3GHz_+12.9dB 3GHz_+7.8dB 3GHz_+2.2dB 3GHz_+14.5dB 3GHz_+4.8dB 3GHz_+11.8dB 5GHz_+1.8dB 5GHz_+7.3dB 5GHz_+13.4dB 5GHz_+8.4dB 5GHz_+2.8dB 5GHz_+15.1dB 5GHz_+5.7dB 5GHz_+12.7dB 5GHz_+9.8dB 5GHz_+12.4dB 5GHz_+9.6dB 5GHz_+10.6dB 6GHz_+11.1dB 6GHz_+10.1dB 6GHz_+10.13dB 6GHz_+12.2dB 6GHz_+11.0dB 6GHz_+12.0dB 6GHz_+11.5dB 6GHz_+13.1dB No_Peak_+9.22dB No_Peak_+4.53dB No_Peak_+1.76dB 5GHz_+3.14dB No_Peak_+11.10dB No_Peak_+6.13dB No_Peak_+3.39dB 6GHz_+2.73dB 6GHz_+3.12dB
SIParamOptions: Parameter=RX_CDR_GAIN Type=RX Options= Low High
SIParamOptions: Parameter=RX_TERMINATION Type=RX Options= 150 100 85
SIParamOptions: Parameter=RX_PN_BOARD_CONNECTION Type=RX Options= AC_COUPLED_WITH_EXT_CAP DC_COUPLED
SIParamOptions: Parameter=RX_LOSS_OF_SIGNAL_DETECTOR_LOW Type=RX Options= Off PCIE SATA BMR 1 2 3 4 5 6 7
SIParamOptions: Parameter=RX_LOSS_OF_SIGNAL_DETECTOR_HIGH Type=RX Options= Off PCIE SATA BMR 1 2 3 4 5 6 7
SIParamOptions: Parameter=RX_DFE_COEFFICIENT_H1 Type=RX Options= None -15 -14 -13 -12 -11 -10 -9 -8 -7 -6 -5 -4 -3 -2 -1 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
SIParamOptions: Parameter=RX_DFE_COEFFICIENT_H2 Type=RX Options= None -15 -14 -13 -12 -11 -10 -9 -8 -7 -6 -5 -4 -3 -2 -1 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
SIParamOptions: Parameter=RX_DFE_COEFFICIENT_H3 Type=RX Options= None -15 -14 -13 -12 -11 -10 -9 -8 -7 -6 -5 -4 -3 -2 -1 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
SIParamOptions: Parameter=RX_DFE_COEFFICIENT_H4 Type=RX Options= None -15 -14 -13 -12 -11 -10 -9 -8 -7 -6 -5 -4 -3 -2 -1 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
SIParamOptions: Parameter=RX_DFE_COEFFICIENT_H5 Type=RX Options= None -15 -14 -13 -12 -11 -10 -9 -8 -7 -6 -5 -4 -3 -2 -1 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
SIParamOptions: Parameter=RX_POLARITY Type=RX Options= Normal Inverted


RxCtleLegalConstraints: Constraint=10312.5_12700_17.0dB_DFE LegalValues=6GHz_+11.1dB 6GHz_+10.1dB 6GHz_+10.13dB 6GHz_+12.2dB 6GHz_+11.0dB 6GHz_+12.0dB 6GHz_+11.5dB 6GHz_+13.1dB No_Peak_+11.10dB No_Peak_+6.13dB No_Peak_+3.39dB 6GHz_+2.73dB 6GHz_+3.12dB 5GHz_+9.6dB 
RxCtleLegalConstraints: Constraint=10312.5_12700_25.0dB_DFE LegalValues=6GHz_+11.1dB 6GHz_+10.1dB 6GHz_+10.13dB 6GHz_+12.2dB 6GHz_+11.0dB 6GHz_+12.0dB 6GHz_+11.5dB 6GHz_+13.1dB 5GHz_+9.6dB 
RxCtleLegalConstraints: Constraint=10312.5_12700_6.5dB_DFE LegalValues=6GHz_+11.1dB 6GHz_+10.1dB 6GHz_+10.13dB 6GHz_+12.2dB 6GHz_+11.0dB 6GHz_+12.0dB 6GHz_+11.5dB 6GHz_+13.1dB No_Peak_+11.10dB No_Peak_+6.13dB No_Peak_+3.39dB 6GHz_+2.73dB 6GHz_+3.12dB 5GHz_+9.6dB 
RxCtleLegalConstraints: Constraint=1600_5000_17.0dB_CDR LegalValues=3GHz_+5.9dB No_Peak_+0.3dB 3GHz_+12.6dB 3GHz_+2.4dB 3GHz_+9.1dB 3GHz_+5.5dB 
RxCtleLegalConstraints: Constraint=1600_5000_17.0dB_CDR-Auto LegalValues=3GHz_+5.9dB No_Peak_+0.3dB 3GHz_+12.6dB 3GHz_+2.4dB 3GHz_+9.1dB No_Peak_+9.3dB 
RxCtleLegalConstraints: Constraint=1600_5000_25.0dB_CDR LegalValues=3GHz_+5.9dB No_Peak_+0.3dB 3GHz_+12.6dB 3GHz_+2.4dB 3GHz_+9.1dB 3GHz_+11.4dB 
RxCtleLegalConstraints: Constraint=1600_5000_25.0dB_CDR-Auto LegalValues=3GHz_+5.9dB No_Peak_+0.3dB 3GHz_+12.6dB 3GHz_+2.4dB 3GHz_+9.1dB No_Peak_+9.3dB 
RxCtleLegalConstraints: Constraint=1600_5000_6.5dB_CDR LegalValues=3GHz_+11.0dB 3GHz_+5.6dB No_Peak_-1.1dB 3GHz_+12.3dB 3GHz_+2.3dB 3GHz_+9.0dB No_Peak_+2.8dB 
RxCtleLegalConstraints: Constraint=1600_5000_6.5dB_CDR-Auto LegalValues=3GHz_+11.0dB 3GHz_+5.6dB No_Peak_-1.1dB 3GHz_+12.3dB 3GHz_+2.3dB 3GHz_+9.0dB No_Peak_+7.3dB 
RxCtleLegalConstraints: Constraint=249.99_1600_17.0dB_CDR LegalValues=3GHz_+5.5dB No_Peak_+4.6dB No_Peak_+1.8dB No_Peak_-0.9dB No_Peak_-5.6dB 3GHz_+4.6dB 
RxCtleLegalConstraints: Constraint=249.99_1600_17.0dB_CDR-Auto LegalValues=No_Peak_+9.3dB No_Peak_+4.6dB No_Peak_+1.8dB No_Peak_-0.9dB No_Peak_-5.6dB 3GHz_+4.6dB 
RxCtleLegalConstraints: Constraint=249.99_1600_25.0dB_CDR LegalValues=3GHz_+11.4dB No_Peak_+4.6dB No_Peak_+1.8dB No_Peak_-0.9dB No_Peak_-5.6dB 3GHz_+4.6dB 
RxCtleLegalConstraints: Constraint=249.99_1600_25.0dB_CDR-Auto LegalValues=No_Peak_+9.3dB No_Peak_+4.6dB No_Peak_+1.8dB No_Peak_-0.9dB No_Peak_-5.6dB 3GHz_+4.6dB 
RxCtleLegalConstraints: Constraint=249.99_1600_6.5dB_CDR LegalValues=No_Peak_+2.8dB No_Peak_+2.82dB No_Peak_+0.1dB No_Peak_-2.5dB No_Peak_-7.1dB 3GHz_+4.62dB 
RxCtleLegalConstraints: Constraint=249.99_1600_6.5dB_CDR-Auto LegalValues=No_Peak_+7.3dB No_Peak_+2.82dB No_Peak_+0.1dB No_Peak_-2.5dB No_Peak_-7.1dB 3GHz_+4.62dB 
RxCtleLegalConstraints: Constraint=5000_6875_17.0dB_CDR LegalValues=3GHz_+1.4dB 3GHz_+12.9dB 3GHz_+7.8dB 3GHz_+2.2dB 3GHz_+14.5dB 3GHz_+4.8dB 3GHz_+11.8dB No_Peak_+9.22dB No_Peak_+4.53dB No_Peak_+1.76dB 5GHz_+3.14dB 
RxCtleLegalConstraints: Constraint=5000_6875_17.0dB_CDR-Auto LegalValues=3GHz_+1.4dB 3GHz_+12.9dB 3GHz_+7.8dB 3GHz_+2.2dB 3GHz_+14.5dB 3GHz_+4.8dB 3GHz_+11.8dB No_Peak_+9.22dB No_Peak_+4.53dB No_Peak_+1.76dB 5GHz_+3.14dB 
RxCtleLegalConstraints: Constraint=5000_6875_17.0dB_DFE LegalValues=No_Peak_+9.22dB No_Peak_+4.53dB No_Peak_+1.76dB 5GHz_+3.14dB 
RxCtleLegalConstraints: Constraint=5000_6875_25.0dB_CDR LegalValues=3GHz_+6.8dB 3GHz_+12.9dB 3GHz_+7.8dB 3GHz_+2.2dB 3GHz_+14.5dB 3GHz_+4.8dB 3GHz_+11.8dB 
RxCtleLegalConstraints: Constraint=5000_6875_25.0dB_CDR-Auto LegalValues=3GHz_+6.8dB 3GHz_+12.9dB 3GHz_+7.8dB 3GHz_+2.2dB 3GHz_+14.5dB 3GHz_+4.8dB 3GHz_+11.8dB 
RxCtleLegalConstraints: Constraint=5000_6875_6.5dB_CDR LegalValues=3GHz_+1.4dB 3GHz_+12.9dB 3GHz_+7.8dB 3GHz_+2.2dB 3GHz_+14.5dB 3GHz_+4.8dB 3GHz_+11.8dB No_Peak_+9.22dB No_Peak_+4.53dB No_Peak_+1.76dB 5GHz_+3.14dB 
RxCtleLegalConstraints: Constraint=5000_6875_6.5dB_CDR-Auto LegalValues=3GHz_+1.4dB 3GHz_+12.9dB 3GHz_+7.8dB 3GHz_+2.2dB 3GHz_+14.5dB 3GHz_+4.8dB 3GHz_+11.8dB No_Peak_+9.22dB No_Peak_+4.53dB No_Peak_+1.76dB 5GHz_+3.14dB 
RxCtleLegalConstraints: Constraint=5000_6875_6.5dB_DFE LegalValues=No_Peak_+9.22dB No_Peak_+4.53dB No_Peak_+1.76dB 5GHz_+3.14dB 
RxCtleLegalConstraints: Constraint=6875_8437.5_17.0dB_CDR LegalValues=5GHz_+13.4dB 5GHz_+8.4dB 5GHz_+2.8dB 5GHz_+15.1dB 5GHz_+5.7dB 5GHz_+12.7dB 5GHz_+9.8dB 5GHz_+9.6dB 5GHz_+10.6dB No_Peak_+9.22dB No_Peak_+4.53dB No_Peak_+1.76dB 5GHz_+3.14dB 
RxCtleLegalConstraints: Constraint=6875_8437.5_17.0dB_CDR-Auto LegalValues=5GHz_+13.4dB 5GHz_+8.4dB 5GHz_+2.8dB 5GHz_+15.1dB 5GHz_+5.7dB 5GHz_+12.7dB 5GHz_+9.8dB 5GHz_+9.6dB 5GHz_+10.6dB No_Peak_+9.22dB No_Peak_+4.53dB No_Peak_+1.76dB 5GHz_+3.14dB 
RxCtleLegalConstraints: Constraint=6875_8437.5_17.0dB_DFE LegalValues=5GHz_+7.3dB 5GHz_+13.4dB 5GHz_+8.4dB 5GHz_+2.8dB 5GHz_+15.1dB 5GHz_+5.7dB 5GHz_+12.7dB 5GHz_+9.8dB 5GHz_+9.6dB 5GHz_+10.6dB No_Peak_+9.22dB No_Peak_+4.53dB No_Peak_+1.76dB 5GHz_+3.14dB 
RxCtleLegalConstraints: Constraint=6875_8437.5_25.0dB_CDR LegalValues=5GHz_+13.4dB 5GHz_+8.4dB 5GHz_+2.8dB 5GHz_+15.1dB 5GHz_+5.7dB 5GHz_+12.7dB 
RxCtleLegalConstraints: Constraint=6875_8437.5_25.0dB_CDR-Auto LegalValues=5GHz_+13.4dB 5GHz_+8.4dB 5GHz_+2.8dB 5GHz_+15.1dB 5GHz_+5.7dB 5GHz_+12.7dB 
RxCtleLegalConstraints: Constraint=6875_8437.5_25.0dB_DFE LegalValues=5GHz_+7.3dB 5GHz_+13.4dB 5GHz_+8.4dB 5GHz_+2.8dB 5GHz_+15.1dB 5GHz_+5.7dB 5GHz_+12.7dB 
RxCtleLegalConstraints: Constraint=6875_8437.5_6.5dB_CDR LegalValues=5GHz_+1.8dB 5GHz_+13.4dB 5GHz_+8.4dB 5GHz_+2.8dB 5GHz_+15.1dB 5GHz_+5.7dB 5GHz_+12.7dB No_Peak_+9.22dB No_Peak_+4.53dB No_Peak_+1.76dB 5GHz_+3.14dB 
RxCtleLegalConstraints: Constraint=6875_8437.5_6.5dB_CDR-Auto LegalValues=5GHz_+1.8dB 5GHz_+13.4dB 5GHz_+8.4dB 5GHz_+2.8dB 5GHz_+15.1dB 5GHz_+5.7dB 5GHz_+12.7dB No_Peak_+9.22dB No_Peak_+4.53dB No_Peak_+1.76dB 5GHz_+3.14dB 
RxCtleLegalConstraints: Constraint=6875_8437.5_6.5dB_DFE LegalValues=5GHz_+13.4dB 5GHz_+8.4dB 5GHz_+2.8dB 5GHz_+15.1dB 5GHz_+5.7dB 5GHz_+12.7dB No_Peak_+9.22dB No_Peak_+4.53dB No_Peak_+1.76dB 5GHz_+3.14dB 
RxCtleLegalConstraints: Constraint=8437.5_10312.5_17.0dB_CDR LegalValues=5GHz_+9.8dB 5GHz_+12.4dB 5GHz_+9.6dB 5GHz_+10.6dB No_Peak_+9.22dB No_Peak_+4.53dB No_Peak_+1.76dB 5GHz_+3.14dB 5GHz_+7.3dB 5GHz_+13.4dB 5GHz_+8.4dB 5GHz_+15.1dB 
RxCtleLegalConstraints: Constraint=8437.5_10312.5_17.0dB_CDR-Auto LegalValues=5GHz_+9.8dB 5GHz_+12.4dB 5GHz_+9.6dB 5GHz_+10.6dB No_Peak_+9.22dB No_Peak_+4.53dB No_Peak_+1.76dB 5GHz_+3.14dB 5GHz_+7.3dB 5GHz_+13.4dB 5GHz_+8.4dB 5GHz_+15.1dB 
RxCtleLegalConstraints: Constraint=8437.5_10312.5_17.0dB_DFE LegalValues=5GHz_+9.8dB 5GHz_+12.4dB 5GHz_+9.6dB 5GHz_+10.6dB No_Peak_+9.22dB No_Peak_+4.53dB No_Peak_+1.76dB 5GHz_+3.14dB 5GHz_+7.3dB 5GHz_+13.4dB 5GHz_+8.4dB 5GHz_+15.1dB 
RxCtleLegalConstraints: Constraint=8437.5_10312.5_25.0dB_CDR LegalValues=5GHz_+9.8dB 5GHz_+12.4dB 5GHz_+9.6dB 5GHz_+10.6dB 5GHz_+7.3dB 5GHz_+13.4dB 5GHz_+8.4dB 5GHz_+15.1dB 
RxCtleLegalConstraints: Constraint=8437.5_10312.5_25.0dB_CDR-Auto LegalValues=5GHz_+9.8dB 5GHz_+12.4dB 5GHz_+9.6dB 5GHz_+10.6dB 5GHz_+7.3dB 5GHz_+13.4dB 5GHz_+8.4dB 5GHz_+15.1dB 
RxCtleLegalConstraints: Constraint=8437.5_10312.5_25.0dB_DFE LegalValues=5GHz_+9.8dB 5GHz_+12.4dB 5GHz_+9.6dB 5GHz_+10.6dB 5GHz_+7.3dB 5GHz_+13.4dB 5GHz_+8.4dB 5GHz_+15.1dB 
RxCtleLegalConstraints: Constraint=8437.5_10312.5_6.5dB_CDR LegalValues=5GHz_+9.8dB 5GHz_+12.4dB 5GHz_+9.6dB 5GHz_+10.6dB No_Peak_+9.22dB No_Peak_+4.53dB No_Peak_+1.76dB 5GHz_+3.14dB 5GHz_+1.8dB 5GHz_+7.3dB 5GHz_+13.4dB 5GHz_+8.4dB 5GHz_+2.8dB 5GHz_+15.1dB 
RxCtleLegalConstraints: Constraint=8437.5_10312.5_6.5dB_CDR-Auto LegalValues=5GHz_+9.8dB 5GHz_+12.4dB 5GHz_+9.6dB 5GHz_+10.6dB No_Peak_+9.22dB No_Peak_+4.53dB No_Peak_+1.76dB 5GHz_+3.14dB 5GHz_+1.8dB 5GHz_+7.3dB 5GHz_+13.4dB 5GHz_+8.4dB 5GHz_+2.8dB 5GHz_+15.1dB 
RxCtleLegalConstraints: Constraint=8437.5_10312.5_6.5dB_DFE LegalValues=5GHz_+9.8dB 5GHz_+12.4dB 5GHz_+9.6dB 5GHz_+10.6dB No_Peak_+9.22dB No_Peak_+4.53dB No_Peak_+1.76dB 5GHz_+3.14dB 5GHz_+1.8dB 5GHz_+7.3dB 5GHz_+13.4dB 5GHz_+8.4dB 5GHz_+2.8dB 5GHz_+15.1dB 
Design_Constraints: Location=Q0_LANE3 Type=TX port_name=PCIESS_LANE_TXD3_P pin_name=AB33 TX_EMPHASIS_AMPLITUDE=400mV_with_-3.5dB TX_IMPEDANCE=100 TX_TRANSMIT_COMMON_MODE_ADJUSTMENT=50 DIRECTION=OUTPUT
Design_Constraints: Location=Q0_LANE1 Type=TX port_name=PCIESS_LANE_TXD1_P pin_name=Y33 TX_EMPHASIS_AMPLITUDE=400mV_with_-3.5dB TX_IMPEDANCE=100 TX_TRANSMIT_COMMON_MODE_ADJUSTMENT=50 DIRECTION=OUTPUT
Design_Constraints: Location=Q0_LANE0 Type=TX port_name=PCIESS_LANE_TXD0_P pin_name=V33 TX_EMPHASIS_AMPLITUDE=400mV_with_-3.5dB TX_IMPEDANCE=100 TX_TRANSMIT_COMMON_MODE_ADJUSTMENT=50 DIRECTION=OUTPUT
Design_Constraints: Location=Q0_LANE2 Type=TX port_name=PCIESS_LANE_TXD2_P pin_name=AA31 TX_EMPHASIS_AMPLITUDE=400mV_with_-3.5dB TX_IMPEDANCE=100 TX_TRANSMIT_COMMON_MODE_ADJUSTMENT=50 DIRECTION=OUTPUT
Design_Constraints: Location=Q0_LANE3 Type=RX port_name=PCIESS_LANE_RXD3_P pin_name=AB29 RX_INSERTION_LOSS=6.5dB RX_CALIBRATION=None_CDR RX_CTLE=No_Peak_+2.8dB RX_CDR_GAIN=Low RX_TERMINATION=100 RX_PN_BOARD_CONNECTION=AC_COUPLED_WITH_EXT_CAP RX_LOSS_OF_SIGNAL_DETECTOR_LOW=PCIE RX_LOSS_OF_SIGNAL_DETECTOR_HIGH=PCIE RX_DFE_COEFFICIENT_H1=None RX_DFE_COEFFICIENT_H2=None RX_DFE_COEFFICIENT_H3=None RX_DFE_COEFFICIENT_H4=None RX_DFE_COEFFICIENT_H5=None RX_POLARITY=Normal DIRECTION=INPUT LANE_MODE=CDR
Design_Constraints: Location=Q0_LANE1 Type=RX port_name=PCIESS_LANE_RXD1_P pin_name=W31 RX_INSERTION_LOSS=6.5dB RX_CALIBRATION=None_CDR RX_CTLE=No_Peak_+2.8dB RX_CDR_GAIN=Low RX_TERMINATION=100 RX_PN_BOARD_CONNECTION=AC_COUPLED_WITH_EXT_CAP RX_LOSS_OF_SIGNAL_DETECTOR_LOW=PCIE RX_LOSS_OF_SIGNAL_DETECTOR_HIGH=PCIE RX_DFE_COEFFICIENT_H1=None RX_DFE_COEFFICIENT_H2=None RX_DFE_COEFFICIENT_H3=None RX_DFE_COEFFICIENT_H4=None RX_DFE_COEFFICIENT_H5=None RX_POLARITY=Normal DIRECTION=INPUT LANE_MODE=CDR
Design_Constraints: Location=Q0_LANE0 Type=RX port_name=PCIESS_LANE_RXD0_P pin_name=V29 RX_INSERTION_LOSS=6.5dB RX_CALIBRATION=None_CDR RX_CTLE=No_Peak_+2.8dB RX_CDR_GAIN=Low RX_TERMINATION=100 RX_PN_BOARD_CONNECTION=AC_COUPLED_WITH_EXT_CAP RX_LOSS_OF_SIGNAL_DETECTOR_LOW=PCIE RX_LOSS_OF_SIGNAL_DETECTOR_HIGH=PCIE RX_DFE_COEFFICIENT_H1=None RX_DFE_COEFFICIENT_H2=None RX_DFE_COEFFICIENT_H3=None RX_DFE_COEFFICIENT_H4=None RX_DFE_COEFFICIENT_H5=None RX_POLARITY=Normal DIRECTION=INPUT LANE_MODE=CDR
Design_Constraints: Location=Q0_LANE2 Type=RX port_name=PCIESS_LANE_RXD2_P pin_name=Y29 RX_INSERTION_LOSS=6.5dB RX_CALIBRATION=None_CDR RX_CTLE=No_Peak_+2.8dB RX_CDR_GAIN=Low RX_TERMINATION=100 RX_PN_BOARD_CONNECTION=AC_COUPLED_WITH_EXT_CAP RX_LOSS_OF_SIGNAL_DETECTOR_LOW=PCIE RX_LOSS_OF_SIGNAL_DETECTOR_HIGH=PCIE RX_DFE_COEFFICIENT_H1=None RX_DFE_COEFFICIENT_H2=None RX_DFE_COEFFICIENT_H3=None RX_DFE_COEFFICIENT_H4=None RX_DFE_COEFFICIENT_H5=None RX_POLARITY=Normal DIRECTION=INPUT LANE_MODE=CDR

Ndb Instance data needed for XCVR UTIL

Lane: PCIe_EP_0/PCIex4_0/PCIESS_LANE0_Pipe_AXI0 Proto: ADLIB:XCVR_PIPE_AXI0 SilModule: LANE_PCIESS_0
DATA_RATE 5000.000000
GPSSMAIN_SOFT_RESET_NV_MAP 1'b0
GPSSMAIN_SOFT_RESET_PERIPH 1'b0
GPSSMAIN_SOFT_RESET_V_MAP 1'b0
GPSSMAIN_SPARE_SCRATCHPAD 8'b00000000
GPSSMAIN_SPARE_SPARE_CTRL 24'b000000000000000000000000
INTERFACE_LEVEL 3'b000
JA_REF_CLK_SEL 
MAIN_CLK_CTRL_AXI0_CLKENA 1'b0
MAIN_CLK_CTRL_AXI1_CLKENA 1'b0
MAIN_DLL_CTRL0_ALU_UPD 2'b00
MAIN_DLL_CTRL0_DIV_SEL 1'b0
MAIN_DLL_CTRL0_FB_SEL 1'b0
MAIN_DLL_CTRL0_LOCK_FLT 2'b00
MAIN_DLL_CTRL0_LOCK_FRC 1'b0
MAIN_DLL_CTRL0_LOCK_HIGH 4'b1000
MAIN_DLL_CTRL0_LOCK_LOW 4'b1000
MAIN_DLL_CTRL0_PHASE_P 2'b11
MAIN_DLL_CTRL0_PHASE_S 2'b11
MAIN_DLL_CTRL0_REF_SEL 1'b0
MAIN_DLL_CTRL0_SEL_P 2'b00
MAIN_DLL_CTRL0_SEL_S 2'b00
MAIN_DLL_CTRL1_ADJ_DEL4 7'b0000000
MAIN_DLL_CTRL1_INIT_CODE 6'b000000
MAIN_DLL_CTRL1_RELOCK_FAST 1'b0
MAIN_DLL_CTRL1_SET_ALU 8'b00000000
MAIN_DLL_CTRL1_TEST_RING 1'b0
MAIN_DLL_CTRL1_TEST_S 1'b0
MAIN_DLL_STAT0_LOCK_INT 1'b0
MAIN_DLL_STAT0_LOCK_INT_EN 1'b0
MAIN_DLL_STAT0_PHASE_MOVE_CLK 1'b0
MAIN_DLL_STAT0_RESET 1'b0
MAIN_DLL_STAT0_UNLOCK_INT 1'b1
MAIN_DLL_STAT0_UNLOCK_INT_EN 1'b0
MAIN_EXT_PIPE_CLK_CTRL_PCLK_EXT_LN0_SEL 1'b0
MAIN_EXT_PIPE_CLK_CTRL_PCLK_EXT_LN1_SEL 1'b0
MAIN_EXT_PIPE_CLK_CTRL_PCLK_EXT_LN2_SEL 1'b0
MAIN_EXT_PIPE_CLK_CTRL_PCLK_EXT_LN3_SEL 1'b0
MAIN_INT_PIPE_CLK_CTRL_PCIE_0_PCLK_SEL 3'b110
MAIN_INT_PIPE_CLK_CTRL_PCIE_1_PCLK_SEL 3'b000
MAIN_INT_PIPE_CLK_CTRL_PCLK_INT_LN0_SEL 2'b01
MAIN_INT_PIPE_CLK_CTRL_PCLK_INT_LN1_SEL 2'b01
MAIN_INT_PIPE_CLK_CTRL_PCLK_INT_LN2_SEL 1'b0
MAIN_INT_PIPE_CLK_CTRL_PCLK_INT_LN3_SEL 1'b0
MAIN_MAJOR_PCIE_USAGE_MODE 4'b1011
MAIN_OVRLY_AXI0_IFC_MODE 2'b01
MAIN_OVRLY_AXI1_IFC_MODE 2'b01
MAIN_QMUX_R0_PCIE_DBG_SEL 3'b111
MAIN_QMUX_R0_QRST0_SRC 3'b001
MAIN_QMUX_R0_QRST1_SRC 3'b011
MAIN_QMUX_R0_QRST2_SRC 3'b000
MAIN_QMUX_R0_QRST3_SRC 3'b000
MAIN_SOFT_RESET_NV_MAP 1'b0
MAIN_SOFT_RESET_PERIPH 1'b0
MAIN_SOFT_RESET_V_MAP 1'b0
MAIN_SPARE_SCRATCHPAD 8'b00000000
MAIN_SPARE_SPARE_CTRL 24'b000000000000000000000000
MAIN_TEST_DLL_REF_ENABLE 1'b0
MAIN_TEST_DLL_RING_OSC_ENABLE 1'b0
MSC_UNIQUE 
PCSCMN_GSSCLK_CTRL_MCLK_GSSCLK_0_SEL 5'b00000
PCSCMN_GSSCLK_CTRL_MCLK_GSSCLK_1_SEL 5'b00000
PCSCMN_GSSCLK_CTRL_MCLK_GSSCLK_2_SEL 5'b00000
PCSCMN_QDBG_R0_PCS_DBG_LANE_X 2'b00
PCSCMN_QDBG_R0_PCS_DBG_LANE_Y 2'b01
PCSCMN_QDBG_R0_PCS_DBG_MODE 3'b000
PCSCMN_QRST_R0_QRST0_LANE 2'b00
PCSCMN_QRST_R0_QRST0_RST_SEL 4'b0000
PCSCMN_QRST_R0_QRST1_LANE 2'b00
PCSCMN_QRST_R0_QRST1_RST_SEL 4'b0000
PCSCMN_SOFT_RESET_NV_MAP 1'b0
PCSCMN_SOFT_RESET_PERIPH 1'b0
PCSCMN_SOFT_RESET_V_MAP 1'b0
PCS_L64_R0_L64_CFG_BER_1US_TIMER_VAL 11'b00000000000
PCS_L64_R0_L64_CFG_BER_MON_EN 1'b1
PCS_L64_R0_L64_CFG_BYPASS_8B_MODE 1'b0
PCS_L64_R0_L64_CFG_BYPASS_DISPARITY 1'b1
PCS_L64_R0_L64_CFG_BYPASS_GEARBOX 1'b0
PCS_L64_R0_L64_CFG_BYPASS_SCRAMBLER 1'b0
PCS_L64_R0_L64_CFG_GRBX_64B67B 1'b0
PCS_L64_R0_L64_CFG_GRBX_SM_C49 1'b0
PCS_L64_R0_L64_CFG_GRBX_SM_C82 1'b0
PCS_L64_R1_L64_BYPASS_TEST 1'b1
PCS_L64_R1_L64_CFG_TEST_PATTERN_EN 1'b0
PCS_L64_R1_L64_CFG_TEST_PATT_DATA_SEL 1'b0
PCS_L64_R1_L64_CFG_TEST_PATT_TYPE_SEL 1'b0
PCS_L64_R1_L64_CFG_TEST_PRBS31_EN 1'b0
PCS_L64_R2_L64_SEED_A_VALUE_LO32 32'b00000000000000000000000000000000
PCS_L64_R3_L64_SEED_A_VALUE_HI26 26'b00000000000000000000000000
PCS_L64_R4_L64_SEED_B_VALUE_LO32 32'b00000000000000000000000000000000
PCS_L64_R5_L64_SEED_B_VALUE_HI26 26'b00000000000000000000000000
PCS_L64_R6_L64_TX_ADD_UI 16'b0000000000000000
PCS_L64_R6_L64_TX_ADV_CYC_DLY 5'b00000
PCS_L64_R7_L64_RX_ADD_UI 16'b0000000000000000
PCS_L64_R7_L64_RX_ADV_CYC_DLY 5'b00000
PCS_L8_R0_L8_GEARMODE 2'b00
PCS_L8_R0_L8_TXENCSWAPSEL 1'b0
PCS_LCLK_R0_LCLK_EPCS_RX_CLK_SEL 2'b00
PCS_LCLK_R0_LCLK_EPCS_TX_CLK_SEL 2'b00
PCS_LCLK_R0_LCLK_PCS_RX_CLK_SEL 2'b11
PCS_LCLK_R0_LCLK_PCS_TX_CLK_SEL 2'b11
PCS_LCLK_R0_LCLK_RXFWF_WCLK_PIPE 1'b0
PCS_LCLK_R0_LCLK_RXFWF_WCLK_SEL 2'b00
PCS_LCLK_R0_LCLK_TXFWF_RCLK_SEL 2'b00
PCS_LCLK_R0_LCLK_TXFWF_TMG_MODE 1'b0
PCS_LCLK_R1_LCLK_ENA_64B6XB_RX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_64B6XB_RX_CLK_DIV2 1'b0
PCS_LCLK_R1_LCLK_ENA_64B6XB_TX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_64B6XB_TX_CLK_DIV2 1'b0
PCS_LCLK_R1_LCLK_ENA_8B10B_RXFWF_WCLK 1'b0
PCS_LCLK_R1_LCLK_ENA_8B10B_RX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_8B10B_TXFWF_RCLK 1'b0
PCS_LCLK_R1_LCLK_ENA_8B10B_TX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_NATIVE_RXFWF_WCLK 1'b0
PCS_LCLK_R1_LCLK_ENA_NATIVE_RX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_NATIVE_TXFWF_RCLK 1'b0
PCS_LCLK_R1_LCLK_ENA_NATIVE_TX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_PIPE_LCL 1'b1
PCS_LCLK_R1_LCLK_ENA_PIPE_OUT 1'b1
PCS_LFWF_R0_RXFWF_RATIO 2'b00
PCS_LFWF_R0_RXFWF_WMARK 1'b0
PCS_LFWF_R0_TXFWF_RATIO 2'b00
PCS_LFWF_R0_TXFWF_WMARK 1'b0
PCS_LNTV_R0_LNTV_RX_GEAR 1'b0
PCS_LNTV_R0_LNTV_RX_IN_WIDTH 3'b111
PCS_LNTV_R0_LNTV_RX_MODE 1'b0
PCS_LNTV_R0_LNTV_TX_GEAR 1'b0
PCS_LNTV_R0_LNTV_TX_MODE 1'b0
PCS_LNTV_R0_LNTV_TX_OUT_WIDTH 3'b111
PCS_LOVR_R0_FAB_IFC_MODE 4'b0000
PCS_LOVR_R0_PCSPMA_IFC_MODE 4'b0001
PCS_LPIP_R0_PIPEENABLE 1'b1
PCS_LPIP_R0_PIPEMODE 1'b0
PCS_LPIP_R0_PIPE_INITIALIZATION_DONE 1'b1
PCS_LPIP_R0_PIPE_OOB_IDLEBURST_TIMING 2'b10
PCS_LPIP_R0_PIPE_PCIE_HC 1'b1
PCS_LPIP_R0_PIPE_SHAREDPLL 1'b1
PCS_LRST_OPT_LRST_DISABLE_FAB_PCS_RESET_FOR_RX 1'b0
PCS_LRST_OPT_LRST_DISABLE_FAB_PCS_RESET_FOR_TX 1'b0
PCS_LRST_R0_LRST_SOFT_PCS_RX_DIV2_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_PCS_RX_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_PCS_TX_DIV2_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_PCS_TX_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_PIPE_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_RXFWF_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_TXFWF_RESET 1'b0
PCS_LRST_R0_LRST_ULCKD_CDR_RESETS_PCS_RX 1'b1
PCS_LRST_R0_LRST_ULCKD_PLL_RESETS_PCS_TX 1'b0
PCS_MSTR_CTRL_LANE_MSTR 2'b00
PCS_OOB_R0_OOB_BURST_MAX_CYCLE 8'b00010001
PCS_OOB_R0_OOB_BURST_MIN_CYCLE 8'b00001111
PCS_OOB_R0_OOB_WAKE_MAX_CYCLE 8'b00010001
PCS_OOB_R0_OOB_WAKE_MIN_CYCLE 8'b00001111
PCS_OOB_R1_OOB_RST_INIT_MAX_CYCLE 8'b00110011
PCS_OOB_R1_OOB_RST_INIT_MIN_CYCLE 8'b00101101
PCS_OOB_R1_OOB_SAS_MAX_CYCLE 8'b10011000
PCS_OOB_R1_OOB_SAS_MIN_CYCLE 8'b10001000
PCS_OOB_R2_TXOOB_PROG_DATA_L32B 32'b00000000000000000000000000000000
PCS_OOB_R3_TXOOB_PROG_DATA_H8B 8'b00000000
PCS_PMA_CTRL_R0_FAB_EPCS_PMA_RESET_B_EN 1'b1
PCS_PMA_CTRL_R0_FLASH_FREEZE_P0S_EN 1'b0
PCS_PMA_CTRL_R0_FLASH_FREEZE_P1_EN 1'b0
PCS_PMA_CTRL_R0_FLASH_FREEZE_P2_EN 1'b0
PCS_PMA_CTRL_R0_PIPE_P0S_EN 1'b1
PCS_PMA_CTRL_R0_PIPE_P1_EN 1'b1
PCS_PMA_CTRL_R0_PIPE_P2_EN 1'b1
PCS_PMA_CTRL_R0_PMA_P2_ENTER_INT 1'b0
PCS_PMA_CTRL_R0_PMA_P2_ENTER_INT_MASK 1'b1
PCS_PMA_CTRL_R0_PMA_P2_EXIT_INT 1'b0
PCS_PMA_CTRL_R0_PMA_P2_EXIT_INT_MASK 1'b1
PCS_PMA_CTRL_R0_PMA_RXPLL_FLOCK_SEL 1'b0
PCS_PMA_CTRL_R0_PMA_RXPLL_LOCK_INT 1'b0
PCS_PMA_CTRL_R0_PMA_RXPLL_LOCK_INT_MASK 1'b1
PCS_PMA_CTRL_R0_PMA_RXPLL_UNLOCK_INT 1'b0
PCS_PMA_CTRL_R0_PMA_RXPLL_UNLOCK_INT_MASK 1'b1
PCS_PMA_CTRL_R0_PMA_TXPLL_LOCK_INT 1'b0
PCS_PMA_CTRL_R0_PMA_TXPLL_LOCK_INT_MASK 1'b1
PCS_PMA_CTRL_R0_PMA_TXPLL_UNLOCK_INT 1'b0
PCS_PMA_CTRL_R0_PMA_TXPLL_UNLOCK_INT_MASK 1'b1
PCS_PMA_CTRL_R1_RXBEACON_MAX_PULSE_WIDTH 12'b011001000000
PCS_PMA_CTRL_R1_TXBEACON_PULSE_WIDTH 12'b000000001010
PCS_PMA_CTRL_R2_FAB_DRIVES_TXPADS 1'b0
PCS_PMA_CTRL_R2_PD_PLL_CNT 8'b10100110
PCS_PMA_CTRL_R2_PIPE_RATE_INIT 2'b00
PCS_SOFT_RESET_NV_MAP 1'b0
PCS_SOFT_RESET_PERIPH 1'b0
PCS_SOFT_RESET_V_MAP 1'b0
PMA_CMN_SERDES_RTERM_RTERMCAL100 4'b0111
PMA_CMN_SERDES_RTERM_RTERMCAL150 4'b1101
PMA_CMN_SERDES_RTERM_RTERMCAL85 4'b0011
PMA_CMN_SERDES_RTT_RTT_CAL_TERM 4'b0000
PMA_CMN_SERDES_RTT_RTT_CURRENT_PROG 2'b00
PMA_CMN_SERDES_SSMOD_RN_FILTER 1'b0
PMA_CMN_SERDES_SSMOD_RN_SEL 2'b00
PMA_CMN_SERDES_SSMOD_SSMOD_DISABLE_SSCG 1'b1
PMA_CMN_SERDES_SSMOD_SSMOD_DIVVAL 6'b000001
PMA_CMN_SERDES_SSMOD_SSMOD_DOWNSPREAD 1'b0
PMA_CMN_SERDES_SSMOD_SSMOD_EXT_MAXADDR 8'b01111111
PMA_CMN_SERDES_SSMOD_SSMOD_SEL_EXTWAVE 2'b00
PMA_CMN_SERDES_SSMOD_SSMOD_SPREAD 5'b00000
PMA_CMN_SOFT_RESET_NV_MAP 1'b0
PMA_CMN_SOFT_RESET_PERIPH 1'b0
PMA_CMN_SOFT_RESET_V_MAP 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_CLKBUF_EN_APAD 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_CLKBUF_EN_PULLUP 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_CLKBUF_EN_RDIFF 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_CLKBUF_EN_UDRIVE_N 1'b1
PMA_CMN_TXPLL_CLKBUF_TXPLL_CLKBUF_EN_UDRIVE_P 1'b1
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK0_ENTERM 2'b00
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK0_EN_HYST 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK0_MODE 2'b10
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK1_ENTERM 2'b00
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK1_EN_HYST 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK1_MODE 2'b00
PMA_CMN_TXPLL_CLK_SEL_CASCADE_CLK_SEL_HM 2'b00
PMA_CMN_TXPLL_CLK_SEL_CASCADE_CLK_SEL_SM 3'b111
PMA_CMN_TXPLL_CLK_SEL_CDRCLK_LN01_INT_SEL 3'b111
PMA_CMN_TXPLL_CLK_SEL_CDRCLK_LN23_INT_SEL 3'b111
PMA_CMN_TXPLL_CLK_SEL_CDRCLK_OUT_DN_SEL 3'b111
PMA_CMN_TXPLL_CLK_SEL_CDRCLK_OUT_UP_SEL 3'b111
PMA_CMN_TXPLL_CLK_SEL_TXPLL_JA_FREF_SEL 3'b000
PMA_CMN_TXPLL_CLK_SEL_TXPLL_REFCLK_SEL_HM 2'b11
PMA_CMN_TXPLL_CLK_SEL_TXPLL_REFCLK_SEL_SM 3'b000
PMA_CMN_TXPLL_CTRL_RESET_RTL 1'b0
PMA_CMN_TXPLL_CTRL_RESET_RTL_TXPLL 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_AUXDIVPD 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_BWSEL 1'b1
PMA_CMN_TXPLL_CTRL_TXPLL_CLKRESET 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_CLKRESETEN 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_DSMPD 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_FBDIV_SEL 2'b00
PMA_CMN_TXPLL_CTRL_TXPLL_FOUTAUXDIV2_SEL 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_PD 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_PHASESTEPAMOUNT 8'b00000110
PMA_CMN_TXPLL_CTRL_TXPLL_STEP_PHASE 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_VBGREF_SEL 1'b0
PMA_CMN_TXPLL_DIV_1_TXPLL_AUXDIV 12'b000000011001
PMA_CMN_TXPLL_DIV_1_TXPLL_FBDIV 12'b000000011001
PMA_CMN_TXPLL_DIV_2_TXPLL_FRAC 24'b000000000000000000000001
PMA_CMN_TXPLL_DIV_2_TXPLL_REFDIV 6'b000001
PMA_CMN_TXPLL_JA_1_TXPLL_JA_DIVFFB 16'b0000000001100100
PMA_CMN_TXPLL_JA_1_TXPLL_JA_DIVFIN 16'b0000000001100100
PMA_CMN_TXPLL_JA_2_TXPLL_JA_SYNCCNTMAX 32'b00000000000000000000000001100100
PMA_CMN_TXPLL_JA_3_TXPLL_JA_CNTOFFSET 16'b0000000001100100
PMA_CMN_TXPLL_JA_3_TXPLL_JA_TARGETCNT 16'b0000000001100100
PMA_CMN_TXPLL_JA_4_TXPLL_JA_FKI 5'b00001
PMA_CMN_TXPLL_JA_4_TXPLL_JA_FMI 8'b00000001
PMA_CMN_TXPLL_JA_4_TXPLL_JA_OTDLY 16'b0000000000000001
PMA_CMN_TXPLL_JA_5_TXPLL_JA_PMI1 8'b00000001
PMA_CMN_TXPLL_JA_5_TXPLL_JA_PMI2 8'b00000001
PMA_CMN_TXPLL_JA_5_TXPLL_JA_PMP1 8'b00000001
PMA_CMN_TXPLL_JA_5_TXPLL_JA_PMP2 8'b00000001
PMA_CMN_TXPLL_JA_6_TXPLL_JA_PKI1 5'b00001
PMA_CMN_TXPLL_JA_6_TXPLL_JA_PKI2 5'b00001
PMA_CMN_TXPLL_JA_6_TXPLL_JA_PKP1 5'b00001
PMA_CMN_TXPLL_JA_6_TXPLL_JA_PKP2 5'b00001
PMA_CMN_TXPLL_JA_7_TXPLL_JA_DELAYK 24'b000000000000000000000001
PMA_CMN_TXPLL_JA_7_TXPLL_JA_FDONLY 1'b1
PMA_CMN_TXPLL_JA_7_TXPLL_JA_ONTARGETOV 1'b1
PMA_CMN_TXPLL_JA_7_TXPLL_JA_PROGRAM 1'b1
PMA_CMN_TXPLL_JA_8_TXPLL_JA_FRAC_PRESET 24'b000000000000000000000000
PMA_CMN_TXPLL_JA_8_TXPLL_JA_HOLD 1'b0
PMA_CMN_TXPLL_JA_8_TXPLL_JA_PRESET_EN 1'b0
PMA_CMN_TXPLL_JA_9_TXPLL_JA_INT_PRESET 12'b000000010100
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET 1'b1
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_CLKS_EXT 1'b1
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_CLKS_OVERRIDE 1'b0
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_FFB_EXT 1'b1
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_FFB_OVERRIDE 1'b0
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_FIN_EXT 1'b1
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_FIN_OVERRIDE 1'b0
PMA_DES_CDR_CTRL_1_CMRTRIM_CDR 3'b000
PMA_DES_CDR_CTRL_1_DCFBEN_CDR 1'b0
PMA_DES_CDR_CTRL_1_H0CDR0 5'b00000
PMA_DES_CDR_CTRL_1_H0CDR1 5'b00000
PMA_DES_CDR_CTRL_1_H0CDR2 5'b00000
PMA_DES_CDR_CTRL_1_H0CDR3 5'b00000
PMA_DES_CDR_CTRL_2_CSENT1_CDR 2'b01
PMA_DES_CDR_CTRL_2_CSENT2_CDR 2'b01
PMA_DES_CDR_CTRL_2_CSENT3_CDR 2'b01
PMA_DES_CDR_CTRL_3_CST1_CDR 2'b00
PMA_DES_CDR_CTRL_3_CST2_CDR 2'b00
PMA_DES_CDR_CTRL_3_RST1_CDR 2'b00
PMA_DES_CDR_CTRL_3_RST2_CDR 2'b00
PMA_DES_CDR_CTRL_3_RXDRV_CDR 2'b00
PMA_DES_CDR_CTRL_3_SLIP_DES_CDR 1'b0
PMA_DES_CDR_CTRL_3_SLIP_DES_CDR_EN 1'b0
PMA_DES_CDR_CTRL_3_SLIP_DES_CDR_SEL 1'b0
PMA_DES_CLK_CTRL_DATALOCKDIVEN 1'b0
PMA_DES_CLK_CTRL_DATALOCKEN 1'b0
PMA_DES_CLK_CTRL_DESMODE 3'b111
PMA_DES_CLK_CTRL_RXBYPASSEN 1'b0
PMA_DES_CLK_CTRL_RXREFCLK_SEL 3'b100
PMA_DES_DFEEM_CTRL_1_CMRTRIM_DFEEM 3'b000
PMA_DES_DFEEM_CTRL_1_CSENT1_DFEEM 2'b01
PMA_DES_DFEEM_CTRL_1_CSENT2_DFEEM 2'b01
PMA_DES_DFEEM_CTRL_1_CSENT3_DFEEM 2'b01
PMA_DES_DFEEM_CTRL_2_H1 5'b00000
PMA_DES_DFEEM_CTRL_2_H2 5'b00000
PMA_DES_DFEEM_CTRL_2_H3 5'b00000
PMA_DES_DFEEM_CTRL_2_H4 5'b00000
PMA_DES_DFEEM_CTRL_3_CST1_DFEEM 2'b00
PMA_DES_DFEEM_CTRL_3_CST2_DFEEM 2'b00
PMA_DES_DFEEM_CTRL_3_H5 5'b00000
PMA_DES_DFEEM_CTRL_3_RST1_DFEEM 2'b00
PMA_DES_DFEEM_CTRL_3_RST2_DFEEM 2'b00
PMA_DES_DFE_CAL_BYPASS_SEL_CALIBRATION_CLK_EN 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_CDRCTLE 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_CST1_DFEEM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_CST2_DFEEM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_CTLEEN_DFE 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_CTLEEN_EM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H0CDR 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H0DFE 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H0EM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H1 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H2 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H3 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H4 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H5 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_LOCK_OVERRIDE 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_PHICTRL_DFE 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_PHICTRL_EM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_RCVEN 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_RST1_DFEEM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_RST2_DFEEM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_RUN_EYEMONITOR_COMPARISON 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_SLIP_DES_EM 1'b0
PMA_DES_DFE_CAL_CMD_RUN_AREA_COMPUTE_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CENTER_HORIZONTAL_EM_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CENTER_HORIZONTAL_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CHANNEL_ALIGN_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL0_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL1_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL2_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL3_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL4_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL5_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL6_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL7_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_DFECAL_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_FE_CALIBRATION_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_FULL_CAL_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_GOOD_LOCK_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_HORIZONTAL_EM_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_HORIZONTAL_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_STEP_PHASE_DFE_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_STEP_PHASE_EM_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_VERTICAL_EM_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_VERTICAL_USER 1'b0
PMA_DES_DFE_CAL_CTRL_0_DFE_CAL_CEN 1'b0
PMA_DES_DFE_CAL_CTRL_0_DFE_CAL_RESET 1'b1
PMA_DES_DFE_CAL_CTRL_0_EN_DFE_CAL 1'b0
PMA_DES_DFE_CAL_CTRL_0_EN_FE_CAL 1'b0
PMA_DES_DFE_CAL_CTRL_0_EN_OFFSET_CAL 1'b0
PMA_DES_DFE_CAL_CTRL_0_NUM_SAMPLES_CTLE_OFFSET_CAL 6'b010000
PMA_DES_DFE_CAL_CTRL_0_NUM_SAMPLES_GOOD_LOCK 8'b01100100
PMA_DES_DFE_CAL_CTRL_0_WAIT_PERIOD_GOOD_LOCK 3'b111
PMA_DES_DFE_CAL_CTRL_1_BYPASS_DFECAL_USER 1'b0
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_CLKDIV 4'b0001
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_EM_ONLY 1'b0
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_FORCEH 1'b0
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_FORCE_CDR_COEFFS 1'b0
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_FREQUENCY 3'b000
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_NUM_COEFFS 3'b100
PMA_DES_DFE_CAL_CTRL_1_MAX_AREA_CYCLES 2'b01
PMA_DES_DFE_CAL_CTRL_1_MAX_DFE_CYCLES 5'b00011
PMA_DES_DFE_CAL_CTRL_1_PHASE_DIRECTION_USER 1'b1
PMA_DES_DFE_CAL_CTRL_2_ERROR_THR_CHANNEL_ALIGN 12'b000010000000
PMA_DES_DFE_CAL_CTRL_2_SETALT_OFFSET_DFE0 1'b0
PMA_DES_DFE_CAL_CTRL_2_SETALT_OFFSET_DFE1 1'b0
PMA_DES_DFE_CAL_CTRL_2_SETALT_OFFSET_EM0 1'b0
PMA_DES_DFE_CAL_CTRL_2_SETALT_OFFSET_EM1 1'b0
PMA_DES_DFE_CAL_CTRL_2_SET_DFE_COEFFS_USER 1'b0
PMA_DES_DFE_CTRL_1_DCFBEN_DFE 1'b0
PMA_DES_DFE_CTRL_1_H0DFE0 5'b00000
PMA_DES_DFE_CTRL_1_H0DFE1 5'b00000
PMA_DES_DFE_CTRL_2_CTLEEN_DFE 1'b0
PMA_DES_DFE_CTRL_2_PHICTRL_GRAY_DFE 3'b000
PMA_DES_DFE_CTRL_2_PHICTRL_TH_DFE 8'b00000000
PMA_DES_DFE_CTRL_2_RXDRV_DFE 2'b00
PMA_DES_DFE_CTRL_2_SLIP_DES_DFE 1'b0
PMA_DES_DFE_CTRL_2_SLIP_DES_DFE_EN 1'b0
PMA_DES_DFE_CTRL_2_SLIP_DES_DFE_SEL 1'b0
PMA_DES_EM_CTRL_1_CALIBRATION_CLK_EN 1'b0
PMA_DES_EM_CTRL_1_DCFBEN_EM 1'b0
PMA_DES_EM_CTRL_1_H0EM0 5'b00000
PMA_DES_EM_CTRL_1_H0EM1 5'b00000
PMA_DES_EM_CTRL_2_CTLEEN_EM 1'b0
PMA_DES_EM_CTRL_2_PHICTRL_GRAY_EM 3'b000
PMA_DES_EM_CTRL_2_PHICTRL_TH_EM 8'b00000000
PMA_DES_EM_CTRL_2_RXDRV_EM 2'b00
PMA_DES_EM_CTRL_2_SLIP_DES_EM 1'b0
PMA_DES_EM_CTRL_2_SLIP_DES_EM_EN 1'b0
PMA_DES_EM_CTRL_2_SLIP_DES_EM_SEL 1'b0
PMA_DES_IN_TERM_ACCOUPLE_RXVCM_EN 1'b1
PMA_DES_IN_TERM_RXRTRIM 4'b0111
PMA_DES_IN_TERM_RXRTRIM_SEL 2'b01
PMA_DES_IN_TERM_RXTEN 1'b0
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE1_RXPLL_FBDIV 8'b00011001
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE1_RXPLL_RANGE 2'b01
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE1_RXPLL_REFDIV 5'b00010
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE2_RXPLL_FBDIV 8'b00110010
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE2_RXPLL_RANGE 2'b00
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE2_RXPLL_REFDIV 5'b00010
PMA_DES_PKDET_RXPKDETEN 1'b1
PMA_DES_PKDET_RXPKDETRANGE 1'b0
PMA_DES_PKDET_RXPKDET_HIGH_THRESHOLD 3'b010
PMA_DES_PKDET_RXPKDET_LOW_THRESHOLD 3'b001
PMA_DES_RSTPD_PDDFE 1'b1
PMA_DES_RSTPD_PDEM 1'b1
PMA_DES_RSTPD_RCVEN 1'b1
PMA_DES_RSTPD_RESETDES 1'b0
PMA_DES_RSTPD_RESET_FIFO 1'b0
PMA_DES_RSTPD_RXPD 1'b0
PMA_DES_RTL_EM_EYEMONITOR_SAMPLE_COUNT 12'b000001100100
PMA_DES_RTL_EM_RUN_EYEMONITOR_COMPARISON 1'b0
PMA_DES_RTL_ERR_CHK_READ_ERROR 1'b0
PMA_DES_RTL_LOCK_CTRL_FDET_SAMPLE_PERIODS 5'b00001
PMA_DES_RTL_LOCK_CTRL_LOCK_MODE 1'b0
PMA_DES_RTL_LOCK_CTRL_LOCK_OVERRIDE 2'b00
PMA_DES_RTL_LOCK_CTRL_LOCK_OVERRIDE_FROMFAB 1'b0
PMA_DES_RXPLL_DIV_CDR_GAIN 1'b0
PMA_DES_RXPLL_DIV_RXPLL_FBDIV 8'b00110010
PMA_DES_RXPLL_DIV_RXPLL_RANGE 2'b00
PMA_DES_RXPLL_DIV_RXPLL_REFDIV 5'b00010
PMA_DES_SATA1_2_RXPLL_DIV_SATA1_RXPLL_FBDIV 8'b00011000
PMA_DES_SATA1_2_RXPLL_DIV_SATA1_RXPLL_RANGE 2'b10
PMA_DES_SATA1_2_RXPLL_DIV_SATA1_RXPLL_REFDIV 5'b00100
PMA_DES_SATA1_2_RXPLL_DIV_SATA2_RXPLL_FBDIV 8'b00011000
PMA_DES_SATA1_2_RXPLL_DIV_SATA2_RXPLL_RANGE 2'b01
PMA_DES_SATA1_2_RXPLL_DIV_SATA2_RXPLL_REFDIV 5'b00010
PMA_DES_SATA3_RXPLL_DIV_SATA3_RXPLL_FBDIV 8'b00110000
PMA_DES_SATA3_RXPLL_DIV_SATA3_RXPLL_RANGE 2'b00
PMA_DES_SATA3_RXPLL_DIV_SATA3_RXPLL_REFDIV 5'b00010
PMA_DES_TEST_BUS_RXATESTEN 1'b0
PMA_DES_TEST_BUS_RXATESTSEL 3'b000
PMA_DES_TEST_BUS_RXDTESTEN 1'b0
PMA_DES_TEST_BUS_RXDTESTSEL 3'b000
PMA_SERDES_RTL_CTRL_RESET_RTL 1'b0
PMA_SERDES_RTL_CTRL_RX_DATA_SELECT 2'b00
PMA_SERDES_RTL_CTRL_RX_EYEMONITOR_COMPARISON_DATA_SEL 1'b0
PMA_SERDES_RTL_CTRL_RX_FIFO_INPUT_SELECT_NEIGHBOR 1'b0
PMA_SERDES_RTL_CTRL_RX_HALF_RATE10BIT 1'b0
PMA_SERDES_RTL_CTRL_TX_DATA_SELECT 3'b000
PMA_SERDES_RTL_CTRL_TX_HALF_RATE10BIT 1'b0
PMA_SERDES_RTL_CTRL_TX_PRBSMODE 3'b000
PMA_SER_CLK_CTRL_SERMODE 3'b111
PMA_SER_CLK_CTRL_TXBITCLKSEL 1'b0
PMA_SER_CLK_CTRL_TXPOSTDIV 2'b00
PMA_SER_CLK_CTRL_TXPOSTDIVEN 1'b0
PMA_SER_CTRL_CMSTEP 1'b0
PMA_SER_CTRL_CMSTEP_VALUE 1'b0
PMA_SER_CTRL_HSLPBKEN 1'b0
PMA_SER_CTRL_HSLPBK_SEL 3'b000
PMA_SER_CTRL_NLPBK_EN 1'b0
PMA_SER_CTRL_TXVBGREF_SEL 1'b0
PMA_SER_DRV_BYP_BYPASSSER 1'b0
PMA_SER_DRV_BYP_BYPASS_VALUE 8'b00000000
PMA_SER_DRV_BYP_TX_BYPASS_SELECT 1'b0
PMA_SER_DRV_BYP_TX_BYPASS_SELECT_RTL 2'b00
PMA_SER_DRV_CTRL_M0_TXDRVTRIM_FS_3P5DB_M0 6'b100011
PMA_SER_DRV_CTRL_M0_TXDRVTRIM_FS_6P0DB_M0 6'b110100
PMA_SER_DRV_CTRL_M0_TXDRVTRIM_HS_0DB_M0 6'b011011
PMA_SER_DRV_CTRL_M1_TXDRVTRIM_FS_3P5DB_M1 6'b100111
PMA_SER_DRV_CTRL_M1_TXDRVTRIM_FS_6P0DB_M1 6'b101100
PMA_SER_DRV_CTRL_M1_TXDRVTRIM_HS_0DB_M1 6'b100011
PMA_SER_DRV_CTRL_M2_TXDRVTRIM_FS_3P5DB_M2 6'b011011
PMA_SER_DRV_CTRL_M2_TXDRVTRIM_FS_6P0DB_M2 6'b011011
PMA_SER_DRV_CTRL_M2_TXDRVTRIM_HS_0DB_M2 6'b011011
PMA_SER_DRV_CTRL_M3_TXDRVTRIM_FS_3P5DB_M3 6'b010100
PMA_SER_DRV_CTRL_M3_TXDRVTRIM_FS_6P0DB_M3 6'b011011
PMA_SER_DRV_CTRL_M3_TXDRVTRIM_HS_0DB_M3 6'b011011
PMA_SER_DRV_CTRL_M4_TXDRVTRIM_FS_3P5DB_M4 6'b001010
PMA_SER_DRV_CTRL_M4_TXDRVTRIM_FS_6P0DB_M4 6'b001100
PMA_SER_DRV_CTRL_M4_TXDRVTRIM_HS_0DB_M4 6'b100100
PMA_SER_DRV_CTRL_M5_TXDRVTRIM_BEACON_3P5DB_0 6'b111000
PMA_SER_DRV_CTRL_M5_TXDRVTRIM_BEACON_3P5DB_1 6'b111011
PMA_SER_DRV_CTRL_M5_TXDRVTRIM_BEACON_6P0DB_0 6'b111000
PMA_SER_DRV_CTRL_M5_TXDRVTRIM_BEACON_6P0DB_1 6'b011011
PMA_SER_DRV_CTRL_SEL_TXDEEMPHASIS 1'b0
PMA_SER_DRV_CTRL_SEL_TXDEEMPHASIS_BEACON 1'b0
PMA_SER_DRV_CTRL_SEL_TXDRV_CTRL_SEL 1'b0
PMA_SER_DRV_CTRL_SEL_TXMARGIN 3'b000
PMA_SER_DRV_CTRL_SEL_TXODRV_BOOSTER 1'b0
PMA_SER_DRV_CTRL_SEL_TXSWING 1'b0
PMA_SER_DRV_CTRL_TXDRV 3'b001
PMA_SER_DRV_CTRL_TXDRVTRIM 24'b000000000000000000000000
PMA_SER_DRV_CTRL_TXITRIM 2'b10
PMA_SER_DRV_CTRL_TXODRV 2'b00
PMA_SER_DRV_DATA_CTRL_TXDATA_INV 8'b00000000
PMA_SER_DRV_DATA_CTRL_TXDEL 16'b0000000000000000
PMA_SER_RSTPD_RESETSER 1'b0
PMA_SER_RSTPD_RESETSEREN 1'b1
PMA_SER_RSTPD_TXPD 1'b0
PMA_SER_RXDET_CTRL_RXDETECT_COUNT_THRESHOLD 14'b00000000000001
PMA_SER_RXDET_CTRL_RXDETECT_START 1'b0
PMA_SER_RXDET_CTRL_RXDETECT_STEP_WAIT_COUNT 5'b10000
PMA_SER_RXDET_CTRL_RX_DETECT_EN 1'b0
PMA_SER_STATIC_LSB_STATIC_PATTERN_LSB 20'b00000000000000000000
PMA_SER_STATIC_MSB_STATIC_PATTERN_MSB 20'b00000000000000000000
PMA_SER_TERM_CTRL_TXCM_LEVEL 2'b00
PMA_SER_TERM_CTRL_TXRTRIM 4'b0111
PMA_SER_TERM_CTRL_TXRTRIM_SEL 2'b01
PMA_SER_TERM_CTRL_TXTEN 1'b0
PMA_SER_TEST_BUS_DTESTEN_RTL 1'b0
PMA_SER_TEST_BUS_DTESTSEL_RTL 4'b0000
PMA_SER_TEST_BUS_JTAG_TO_DTEST_SEL 3'b000
PMA_SER_TEST_BUS_PRBSERR_TO_DTEST_SEL 2'b00
PMA_SER_TEST_BUS_RXPKDETOUT_TO_DTEST_SEL 3'b111
PMA_SER_TEST_BUS_TXATESTEN 1'b0
PMA_SER_TEST_BUS_TXATESTSEL 3'b000
PMA_SOFT_RESET_NV_MAP 1'b0
PMA_SOFT_RESET_PERIPH 1'b0
PMA_SOFT_RESET_V_MAP 1'b0
REG_FILE 

Lane: PCIe_EP_0/PCIex4_0/PCIESS_LANE1_Pipe_AXI1 Proto: ADLIB:XCVR_PIPE_AXI1 SilModule: LANE_PCIESS_1
DATA_RATE 5000.000000
GPSSMAIN_SOFT_RESET_NV_MAP 1'b0
GPSSMAIN_SOFT_RESET_PERIPH 1'b0
GPSSMAIN_SOFT_RESET_V_MAP 1'b0
GPSSMAIN_SPARE_SCRATCHPAD 8'b00000000
GPSSMAIN_SPARE_SPARE_CTRL 24'b000000000000000000000000
INTERFACE_LEVEL 3'b000
JA_REF_CLK_SEL 
MAIN_CLK_CTRL_AXI0_CLKENA 1'b0
MAIN_CLK_CTRL_AXI1_CLKENA 1'b0
MAIN_DLL_CTRL0_ALU_UPD 2'b00
MAIN_DLL_CTRL0_DIV_SEL 1'b0
MAIN_DLL_CTRL0_FB_SEL 1'b0
MAIN_DLL_CTRL0_LOCK_FLT 2'b00
MAIN_DLL_CTRL0_LOCK_FRC 1'b0
MAIN_DLL_CTRL0_LOCK_HIGH 4'b1000
MAIN_DLL_CTRL0_LOCK_LOW 4'b1000
MAIN_DLL_CTRL0_PHASE_P 2'b11
MAIN_DLL_CTRL0_PHASE_S 2'b11
MAIN_DLL_CTRL0_REF_SEL 1'b0
MAIN_DLL_CTRL0_SEL_P 2'b00
MAIN_DLL_CTRL0_SEL_S 2'b00
MAIN_DLL_CTRL1_ADJ_DEL4 7'b0000000
MAIN_DLL_CTRL1_INIT_CODE 6'b000000
MAIN_DLL_CTRL1_RELOCK_FAST 1'b0
MAIN_DLL_CTRL1_SET_ALU 8'b00000000
MAIN_DLL_CTRL1_TEST_RING 1'b0
MAIN_DLL_CTRL1_TEST_S 1'b0
MAIN_DLL_STAT0_LOCK_INT 1'b0
MAIN_DLL_STAT0_LOCK_INT_EN 1'b0
MAIN_DLL_STAT0_PHASE_MOVE_CLK 1'b0
MAIN_DLL_STAT0_RESET 1'b0
MAIN_DLL_STAT0_UNLOCK_INT 1'b1
MAIN_DLL_STAT0_UNLOCK_INT_EN 1'b0
MAIN_EXT_PIPE_CLK_CTRL_PCLK_EXT_LN0_SEL 1'b0
MAIN_EXT_PIPE_CLK_CTRL_PCLK_EXT_LN1_SEL 1'b0
MAIN_EXT_PIPE_CLK_CTRL_PCLK_EXT_LN2_SEL 1'b0
MAIN_EXT_PIPE_CLK_CTRL_PCLK_EXT_LN3_SEL 1'b0
MAIN_INT_PIPE_CLK_CTRL_PCIE_0_PCLK_SEL 3'b110
MAIN_INT_PIPE_CLK_CTRL_PCIE_1_PCLK_SEL 3'b000
MAIN_INT_PIPE_CLK_CTRL_PCLK_INT_LN0_SEL 2'b01
MAIN_INT_PIPE_CLK_CTRL_PCLK_INT_LN1_SEL 2'b01
MAIN_INT_PIPE_CLK_CTRL_PCLK_INT_LN2_SEL 1'b0
MAIN_INT_PIPE_CLK_CTRL_PCLK_INT_LN3_SEL 1'b0
MAIN_MAJOR_PCIE_USAGE_MODE 4'b1011
MAIN_OVRLY_AXI0_IFC_MODE 2'b01
MAIN_OVRLY_AXI1_IFC_MODE 2'b01
MAIN_QMUX_R0_PCIE_DBG_SEL 3'b111
MAIN_QMUX_R0_QRST0_SRC 3'b001
MAIN_QMUX_R0_QRST1_SRC 3'b011
MAIN_QMUX_R0_QRST2_SRC 3'b000
MAIN_QMUX_R0_QRST3_SRC 3'b000
MAIN_SOFT_RESET_NV_MAP 1'b0
MAIN_SOFT_RESET_PERIPH 1'b0
MAIN_SOFT_RESET_V_MAP 1'b0
MAIN_SPARE_SCRATCHPAD 8'b00000000
MAIN_SPARE_SPARE_CTRL 24'b000000000000000000000000
MAIN_TEST_DLL_REF_ENABLE 1'b0
MAIN_TEST_DLL_RING_OSC_ENABLE 1'b0
MSC_UNIQUE 
PCSCMN_GSSCLK_CTRL_MCLK_GSSCLK_0_SEL 5'b00000
PCSCMN_GSSCLK_CTRL_MCLK_GSSCLK_1_SEL 5'b00000
PCSCMN_GSSCLK_CTRL_MCLK_GSSCLK_2_SEL 5'b00000
PCSCMN_QDBG_R0_PCS_DBG_LANE_X 2'b00
PCSCMN_QDBG_R0_PCS_DBG_LANE_Y 2'b01
PCSCMN_QDBG_R0_PCS_DBG_MODE 3'b000
PCSCMN_QRST_R0_QRST0_LANE 2'b00
PCSCMN_QRST_R0_QRST0_RST_SEL 4'b0000
PCSCMN_QRST_R0_QRST1_LANE 2'b00
PCSCMN_QRST_R0_QRST1_RST_SEL 4'b0000
PCSCMN_SOFT_RESET_NV_MAP 1'b0
PCSCMN_SOFT_RESET_PERIPH 1'b0
PCSCMN_SOFT_RESET_V_MAP 1'b0
PCS_L64_R0_L64_CFG_BER_1US_TIMER_VAL 11'b00000000000
PCS_L64_R0_L64_CFG_BER_MON_EN 1'b1
PCS_L64_R0_L64_CFG_BYPASS_8B_MODE 1'b0
PCS_L64_R0_L64_CFG_BYPASS_DISPARITY 1'b1
PCS_L64_R0_L64_CFG_BYPASS_GEARBOX 1'b0
PCS_L64_R0_L64_CFG_BYPASS_SCRAMBLER 1'b0
PCS_L64_R0_L64_CFG_GRBX_64B67B 1'b0
PCS_L64_R0_L64_CFG_GRBX_SM_C49 1'b0
PCS_L64_R0_L64_CFG_GRBX_SM_C82 1'b0
PCS_L64_R1_L64_BYPASS_TEST 1'b1
PCS_L64_R1_L64_CFG_TEST_PATTERN_EN 1'b0
PCS_L64_R1_L64_CFG_TEST_PATT_DATA_SEL 1'b0
PCS_L64_R1_L64_CFG_TEST_PATT_TYPE_SEL 1'b0
PCS_L64_R1_L64_CFG_TEST_PRBS31_EN 1'b0
PCS_L64_R2_L64_SEED_A_VALUE_LO32 32'b00000000000000000000000000000000
PCS_L64_R3_L64_SEED_A_VALUE_HI26 26'b00000000000000000000000000
PCS_L64_R4_L64_SEED_B_VALUE_LO32 32'b00000000000000000000000000000000
PCS_L64_R5_L64_SEED_B_VALUE_HI26 26'b00000000000000000000000000
PCS_L64_R6_L64_TX_ADD_UI 16'b0000000000000000
PCS_L64_R6_L64_TX_ADV_CYC_DLY 5'b00000
PCS_L64_R7_L64_RX_ADD_UI 16'b0000000000000000
PCS_L64_R7_L64_RX_ADV_CYC_DLY 5'b00000
PCS_L8_R0_L8_GEARMODE 2'b00
PCS_L8_R0_L8_TXENCSWAPSEL 1'b0
PCS_LCLK_R0_LCLK_EPCS_RX_CLK_SEL 2'b00
PCS_LCLK_R0_LCLK_EPCS_TX_CLK_SEL 2'b00
PCS_LCLK_R0_LCLK_PCS_RX_CLK_SEL 2'b11
PCS_LCLK_R0_LCLK_PCS_TX_CLK_SEL 2'b11
PCS_LCLK_R0_LCLK_RXFWF_WCLK_PIPE 1'b0
PCS_LCLK_R0_LCLK_RXFWF_WCLK_SEL 2'b00
PCS_LCLK_R0_LCLK_TXFWF_RCLK_SEL 2'b00
PCS_LCLK_R0_LCLK_TXFWF_TMG_MODE 1'b0
PCS_LCLK_R1_LCLK_ENA_64B6XB_RX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_64B6XB_RX_CLK_DIV2 1'b0
PCS_LCLK_R1_LCLK_ENA_64B6XB_TX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_64B6XB_TX_CLK_DIV2 1'b0
PCS_LCLK_R1_LCLK_ENA_8B10B_RXFWF_WCLK 1'b0
PCS_LCLK_R1_LCLK_ENA_8B10B_RX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_8B10B_TXFWF_RCLK 1'b0
PCS_LCLK_R1_LCLK_ENA_8B10B_TX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_NATIVE_RXFWF_WCLK 1'b0
PCS_LCLK_R1_LCLK_ENA_NATIVE_RX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_NATIVE_TXFWF_RCLK 1'b0
PCS_LCLK_R1_LCLK_ENA_NATIVE_TX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_PIPE_LCL 1'b1
PCS_LCLK_R1_LCLK_ENA_PIPE_OUT 1'b1
PCS_LFWF_R0_RXFWF_RATIO 2'b00
PCS_LFWF_R0_RXFWF_WMARK 1'b0
PCS_LFWF_R0_TXFWF_RATIO 2'b00
PCS_LFWF_R0_TXFWF_WMARK 1'b0
PCS_LNTV_R0_LNTV_RX_GEAR 1'b0
PCS_LNTV_R0_LNTV_RX_IN_WIDTH 3'b111
PCS_LNTV_R0_LNTV_RX_MODE 1'b0
PCS_LNTV_R0_LNTV_TX_GEAR 1'b0
PCS_LNTV_R0_LNTV_TX_MODE 1'b0
PCS_LNTV_R0_LNTV_TX_OUT_WIDTH 3'b111
PCS_LOVR_R0_FAB_IFC_MODE 4'b0000
PCS_LOVR_R0_PCSPMA_IFC_MODE 4'b0001
PCS_LPIP_R0_PIPEENABLE 1'b1
PCS_LPIP_R0_PIPEMODE 1'b0
PCS_LPIP_R0_PIPE_INITIALIZATION_DONE 1'b1
PCS_LPIP_R0_PIPE_OOB_IDLEBURST_TIMING 2'b10
PCS_LPIP_R0_PIPE_PCIE_HC 1'b1
PCS_LPIP_R0_PIPE_SHAREDPLL 1'b1
PCS_LRST_OPT_LRST_DISABLE_FAB_PCS_RESET_FOR_RX 1'b0
PCS_LRST_OPT_LRST_DISABLE_FAB_PCS_RESET_FOR_TX 1'b0
PCS_LRST_R0_LRST_SOFT_PCS_RX_DIV2_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_PCS_RX_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_PCS_TX_DIV2_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_PCS_TX_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_PIPE_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_RXFWF_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_TXFWF_RESET 1'b0
PCS_LRST_R0_LRST_ULCKD_CDR_RESETS_PCS_RX 1'b1
PCS_LRST_R0_LRST_ULCKD_PLL_RESETS_PCS_TX 1'b0
PCS_MSTR_CTRL_LANE_MSTR 2'b00
PCS_OOB_R0_OOB_BURST_MAX_CYCLE 8'b00010001
PCS_OOB_R0_OOB_BURST_MIN_CYCLE 8'b00001111
PCS_OOB_R0_OOB_WAKE_MAX_CYCLE 8'b00010001
PCS_OOB_R0_OOB_WAKE_MIN_CYCLE 8'b00001111
PCS_OOB_R1_OOB_RST_INIT_MAX_CYCLE 8'b00110011
PCS_OOB_R1_OOB_RST_INIT_MIN_CYCLE 8'b00101101
PCS_OOB_R1_OOB_SAS_MAX_CYCLE 8'b10011000
PCS_OOB_R1_OOB_SAS_MIN_CYCLE 8'b10001000
PCS_OOB_R2_TXOOB_PROG_DATA_L32B 32'b00000000000000000000000000000000
PCS_OOB_R3_TXOOB_PROG_DATA_H8B 8'b00000000
PCS_PMA_CTRL_R0_FAB_EPCS_PMA_RESET_B_EN 1'b1
PCS_PMA_CTRL_R0_FLASH_FREEZE_P0S_EN 1'b0
PCS_PMA_CTRL_R0_FLASH_FREEZE_P1_EN 1'b0
PCS_PMA_CTRL_R0_FLASH_FREEZE_P2_EN 1'b0
PCS_PMA_CTRL_R0_PIPE_P0S_EN 1'b1
PCS_PMA_CTRL_R0_PIPE_P1_EN 1'b1
PCS_PMA_CTRL_R0_PIPE_P2_EN 1'b1
PCS_PMA_CTRL_R0_PMA_P2_ENTER_INT 1'b0
PCS_PMA_CTRL_R0_PMA_P2_ENTER_INT_MASK 1'b1
PCS_PMA_CTRL_R0_PMA_P2_EXIT_INT 1'b0
PCS_PMA_CTRL_R0_PMA_P2_EXIT_INT_MASK 1'b1
PCS_PMA_CTRL_R0_PMA_RXPLL_FLOCK_SEL 1'b0
PCS_PMA_CTRL_R0_PMA_RXPLL_LOCK_INT 1'b0
PCS_PMA_CTRL_R0_PMA_RXPLL_LOCK_INT_MASK 1'b1
PCS_PMA_CTRL_R0_PMA_RXPLL_UNLOCK_INT 1'b0
PCS_PMA_CTRL_R0_PMA_RXPLL_UNLOCK_INT_MASK 1'b1
PCS_PMA_CTRL_R0_PMA_TXPLL_LOCK_INT 1'b0
PCS_PMA_CTRL_R0_PMA_TXPLL_LOCK_INT_MASK 1'b1
PCS_PMA_CTRL_R0_PMA_TXPLL_UNLOCK_INT 1'b0
PCS_PMA_CTRL_R0_PMA_TXPLL_UNLOCK_INT_MASK 1'b1
PCS_PMA_CTRL_R1_RXBEACON_MAX_PULSE_WIDTH 12'b011001000000
PCS_PMA_CTRL_R1_TXBEACON_PULSE_WIDTH 12'b000000001010
PCS_PMA_CTRL_R2_FAB_DRIVES_TXPADS 1'b0
PCS_PMA_CTRL_R2_PD_PLL_CNT 8'b10100110
PCS_PMA_CTRL_R2_PIPE_RATE_INIT 2'b00
PCS_SOFT_RESET_NV_MAP 1'b0
PCS_SOFT_RESET_PERIPH 1'b0
PCS_SOFT_RESET_V_MAP 1'b0
PMA_CMN_SERDES_RTERM_RTERMCAL100 4'b0111
PMA_CMN_SERDES_RTERM_RTERMCAL150 4'b1101
PMA_CMN_SERDES_RTERM_RTERMCAL85 4'b0011
PMA_CMN_SERDES_RTT_RTT_CAL_TERM 4'b0000
PMA_CMN_SERDES_RTT_RTT_CURRENT_PROG 2'b00
PMA_CMN_SERDES_SSMOD_RN_FILTER 1'b0
PMA_CMN_SERDES_SSMOD_RN_SEL 2'b00
PMA_CMN_SERDES_SSMOD_SSMOD_DISABLE_SSCG 1'b1
PMA_CMN_SERDES_SSMOD_SSMOD_DIVVAL 6'b000001
PMA_CMN_SERDES_SSMOD_SSMOD_DOWNSPREAD 1'b0
PMA_CMN_SERDES_SSMOD_SSMOD_EXT_MAXADDR 8'b01111111
PMA_CMN_SERDES_SSMOD_SSMOD_SEL_EXTWAVE 2'b00
PMA_CMN_SERDES_SSMOD_SSMOD_SPREAD 5'b00000
PMA_CMN_SOFT_RESET_NV_MAP 1'b0
PMA_CMN_SOFT_RESET_PERIPH 1'b0
PMA_CMN_SOFT_RESET_V_MAP 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_CLKBUF_EN_APAD 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_CLKBUF_EN_PULLUP 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_CLKBUF_EN_RDIFF 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_CLKBUF_EN_UDRIVE_N 1'b1
PMA_CMN_TXPLL_CLKBUF_TXPLL_CLKBUF_EN_UDRIVE_P 1'b1
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK0_ENTERM 2'b00
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK0_EN_HYST 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK0_MODE 2'b10
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK1_ENTERM 2'b00
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK1_EN_HYST 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK1_MODE 2'b00
PMA_CMN_TXPLL_CLK_SEL_CASCADE_CLK_SEL_HM 2'b00
PMA_CMN_TXPLL_CLK_SEL_CASCADE_CLK_SEL_SM 3'b111
PMA_CMN_TXPLL_CLK_SEL_CDRCLK_LN01_INT_SEL 3'b111
PMA_CMN_TXPLL_CLK_SEL_CDRCLK_LN23_INT_SEL 3'b111
PMA_CMN_TXPLL_CLK_SEL_CDRCLK_OUT_DN_SEL 3'b111
PMA_CMN_TXPLL_CLK_SEL_CDRCLK_OUT_UP_SEL 3'b111
PMA_CMN_TXPLL_CLK_SEL_TXPLL_JA_FREF_SEL 3'b000
PMA_CMN_TXPLL_CLK_SEL_TXPLL_REFCLK_SEL_HM 2'b11
PMA_CMN_TXPLL_CLK_SEL_TXPLL_REFCLK_SEL_SM 3'b000
PMA_CMN_TXPLL_CTRL_RESET_RTL 1'b0
PMA_CMN_TXPLL_CTRL_RESET_RTL_TXPLL 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_AUXDIVPD 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_BWSEL 1'b1
PMA_CMN_TXPLL_CTRL_TXPLL_CLKRESET 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_CLKRESETEN 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_DSMPD 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_FBDIV_SEL 2'b00
PMA_CMN_TXPLL_CTRL_TXPLL_FOUTAUXDIV2_SEL 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_PD 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_PHASESTEPAMOUNT 8'b00000110
PMA_CMN_TXPLL_CTRL_TXPLL_STEP_PHASE 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_VBGREF_SEL 1'b0
PMA_CMN_TXPLL_DIV_1_TXPLL_AUXDIV 12'b000000011001
PMA_CMN_TXPLL_DIV_1_TXPLL_FBDIV 12'b000000011001
PMA_CMN_TXPLL_DIV_2_TXPLL_FRAC 24'b000000000000000000000001
PMA_CMN_TXPLL_DIV_2_TXPLL_REFDIV 6'b000001
PMA_CMN_TXPLL_JA_1_TXPLL_JA_DIVFFB 16'b0000000001100100
PMA_CMN_TXPLL_JA_1_TXPLL_JA_DIVFIN 16'b0000000001100100
PMA_CMN_TXPLL_JA_2_TXPLL_JA_SYNCCNTMAX 32'b00000000000000000000000001100100
PMA_CMN_TXPLL_JA_3_TXPLL_JA_CNTOFFSET 16'b0000000001100100
PMA_CMN_TXPLL_JA_3_TXPLL_JA_TARGETCNT 16'b0000000001100100
PMA_CMN_TXPLL_JA_4_TXPLL_JA_FKI 5'b00001
PMA_CMN_TXPLL_JA_4_TXPLL_JA_FMI 8'b00000001
PMA_CMN_TXPLL_JA_4_TXPLL_JA_OTDLY 16'b0000000000000001
PMA_CMN_TXPLL_JA_5_TXPLL_JA_PMI1 8'b00000001
PMA_CMN_TXPLL_JA_5_TXPLL_JA_PMI2 8'b00000001
PMA_CMN_TXPLL_JA_5_TXPLL_JA_PMP1 8'b00000001
PMA_CMN_TXPLL_JA_5_TXPLL_JA_PMP2 8'b00000001
PMA_CMN_TXPLL_JA_6_TXPLL_JA_PKI1 5'b00001
PMA_CMN_TXPLL_JA_6_TXPLL_JA_PKI2 5'b00001
PMA_CMN_TXPLL_JA_6_TXPLL_JA_PKP1 5'b00001
PMA_CMN_TXPLL_JA_6_TXPLL_JA_PKP2 5'b00001
PMA_CMN_TXPLL_JA_7_TXPLL_JA_DELAYK 24'b000000000000000000000001
PMA_CMN_TXPLL_JA_7_TXPLL_JA_FDONLY 1'b1
PMA_CMN_TXPLL_JA_7_TXPLL_JA_ONTARGETOV 1'b1
PMA_CMN_TXPLL_JA_7_TXPLL_JA_PROGRAM 1'b1
PMA_CMN_TXPLL_JA_8_TXPLL_JA_FRAC_PRESET 24'b000000000000000000000000
PMA_CMN_TXPLL_JA_8_TXPLL_JA_HOLD 1'b0
PMA_CMN_TXPLL_JA_8_TXPLL_JA_PRESET_EN 1'b0
PMA_CMN_TXPLL_JA_9_TXPLL_JA_INT_PRESET 12'b000000010100
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET 1'b1
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_CLKS_EXT 1'b1
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_CLKS_OVERRIDE 1'b0
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_FFB_EXT 1'b1
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_FFB_OVERRIDE 1'b0
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_FIN_EXT 1'b1
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_FIN_OVERRIDE 1'b0
PMA_DES_CDR_CTRL_1_CMRTRIM_CDR 3'b000
PMA_DES_CDR_CTRL_1_DCFBEN_CDR 1'b0
PMA_DES_CDR_CTRL_1_H0CDR0 5'b00000
PMA_DES_CDR_CTRL_1_H0CDR1 5'b00000
PMA_DES_CDR_CTRL_1_H0CDR2 5'b00000
PMA_DES_CDR_CTRL_1_H0CDR3 5'b00000
PMA_DES_CDR_CTRL_2_CSENT1_CDR 2'b01
PMA_DES_CDR_CTRL_2_CSENT2_CDR 2'b01
PMA_DES_CDR_CTRL_2_CSENT3_CDR 2'b01
PMA_DES_CDR_CTRL_3_CST1_CDR 2'b00
PMA_DES_CDR_CTRL_3_CST2_CDR 2'b00
PMA_DES_CDR_CTRL_3_RST1_CDR 2'b00
PMA_DES_CDR_CTRL_3_RST2_CDR 2'b00
PMA_DES_CDR_CTRL_3_RXDRV_CDR 2'b00
PMA_DES_CDR_CTRL_3_SLIP_DES_CDR 1'b0
PMA_DES_CDR_CTRL_3_SLIP_DES_CDR_EN 1'b0
PMA_DES_CDR_CTRL_3_SLIP_DES_CDR_SEL 1'b0
PMA_DES_CLK_CTRL_DATALOCKDIVEN 1'b0
PMA_DES_CLK_CTRL_DATALOCKEN 1'b0
PMA_DES_CLK_CTRL_DESMODE 3'b111
PMA_DES_CLK_CTRL_RXBYPASSEN 1'b0
PMA_DES_CLK_CTRL_RXREFCLK_SEL 3'b100
PMA_DES_DFEEM_CTRL_1_CMRTRIM_DFEEM 3'b000
PMA_DES_DFEEM_CTRL_1_CSENT1_DFEEM 2'b01
PMA_DES_DFEEM_CTRL_1_CSENT2_DFEEM 2'b01
PMA_DES_DFEEM_CTRL_1_CSENT3_DFEEM 2'b01
PMA_DES_DFEEM_CTRL_2_H1 5'b00000
PMA_DES_DFEEM_CTRL_2_H2 5'b00000
PMA_DES_DFEEM_CTRL_2_H3 5'b00000
PMA_DES_DFEEM_CTRL_2_H4 5'b00000
PMA_DES_DFEEM_CTRL_3_CST1_DFEEM 2'b00
PMA_DES_DFEEM_CTRL_3_CST2_DFEEM 2'b00
PMA_DES_DFEEM_CTRL_3_H5 5'b00000
PMA_DES_DFEEM_CTRL_3_RST1_DFEEM 2'b00
PMA_DES_DFEEM_CTRL_3_RST2_DFEEM 2'b00
PMA_DES_DFE_CAL_BYPASS_SEL_CALIBRATION_CLK_EN 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_CDRCTLE 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_CST1_DFEEM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_CST2_DFEEM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_CTLEEN_DFE 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_CTLEEN_EM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H0CDR 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H0DFE 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H0EM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H1 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H2 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H3 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H4 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H5 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_LOCK_OVERRIDE 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_PHICTRL_DFE 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_PHICTRL_EM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_RCVEN 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_RST1_DFEEM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_RST2_DFEEM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_RUN_EYEMONITOR_COMPARISON 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_SLIP_DES_EM 1'b0
PMA_DES_DFE_CAL_CMD_RUN_AREA_COMPUTE_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CENTER_HORIZONTAL_EM_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CENTER_HORIZONTAL_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CHANNEL_ALIGN_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL0_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL1_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL2_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL3_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL4_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL5_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL6_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL7_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_DFECAL_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_FE_CALIBRATION_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_FULL_CAL_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_GOOD_LOCK_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_HORIZONTAL_EM_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_HORIZONTAL_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_STEP_PHASE_DFE_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_STEP_PHASE_EM_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_VERTICAL_EM_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_VERTICAL_USER 1'b0
PMA_DES_DFE_CAL_CTRL_0_DFE_CAL_CEN 1'b0
PMA_DES_DFE_CAL_CTRL_0_DFE_CAL_RESET 1'b1
PMA_DES_DFE_CAL_CTRL_0_EN_DFE_CAL 1'b0
PMA_DES_DFE_CAL_CTRL_0_EN_FE_CAL 1'b0
PMA_DES_DFE_CAL_CTRL_0_EN_OFFSET_CAL 1'b0
PMA_DES_DFE_CAL_CTRL_0_NUM_SAMPLES_CTLE_OFFSET_CAL 6'b010000
PMA_DES_DFE_CAL_CTRL_0_NUM_SAMPLES_GOOD_LOCK 8'b01100100
PMA_DES_DFE_CAL_CTRL_0_WAIT_PERIOD_GOOD_LOCK 3'b111
PMA_DES_DFE_CAL_CTRL_1_BYPASS_DFECAL_USER 1'b0
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_CLKDIV 4'b0001
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_EM_ONLY 1'b0
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_FORCEH 1'b0
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_FORCE_CDR_COEFFS 1'b0
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_FREQUENCY 3'b000
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_NUM_COEFFS 3'b100
PMA_DES_DFE_CAL_CTRL_1_MAX_AREA_CYCLES 2'b01
PMA_DES_DFE_CAL_CTRL_1_MAX_DFE_CYCLES 5'b00011
PMA_DES_DFE_CAL_CTRL_1_PHASE_DIRECTION_USER 1'b1
PMA_DES_DFE_CAL_CTRL_2_ERROR_THR_CHANNEL_ALIGN 12'b000010000000
PMA_DES_DFE_CAL_CTRL_2_SETALT_OFFSET_DFE0 1'b0
PMA_DES_DFE_CAL_CTRL_2_SETALT_OFFSET_DFE1 1'b0
PMA_DES_DFE_CAL_CTRL_2_SETALT_OFFSET_EM0 1'b0
PMA_DES_DFE_CAL_CTRL_2_SETALT_OFFSET_EM1 1'b0
PMA_DES_DFE_CAL_CTRL_2_SET_DFE_COEFFS_USER 1'b0
PMA_DES_DFE_CTRL_1_DCFBEN_DFE 1'b0
PMA_DES_DFE_CTRL_1_H0DFE0 5'b00000
PMA_DES_DFE_CTRL_1_H0DFE1 5'b00000
PMA_DES_DFE_CTRL_2_CTLEEN_DFE 1'b0
PMA_DES_DFE_CTRL_2_PHICTRL_GRAY_DFE 3'b000
PMA_DES_DFE_CTRL_2_PHICTRL_TH_DFE 8'b00000000
PMA_DES_DFE_CTRL_2_RXDRV_DFE 2'b00
PMA_DES_DFE_CTRL_2_SLIP_DES_DFE 1'b0
PMA_DES_DFE_CTRL_2_SLIP_DES_DFE_EN 1'b0
PMA_DES_DFE_CTRL_2_SLIP_DES_DFE_SEL 1'b0
PMA_DES_EM_CTRL_1_CALIBRATION_CLK_EN 1'b0
PMA_DES_EM_CTRL_1_DCFBEN_EM 1'b0
PMA_DES_EM_CTRL_1_H0EM0 5'b00000
PMA_DES_EM_CTRL_1_H0EM1 5'b00000
PMA_DES_EM_CTRL_2_CTLEEN_EM 1'b0
PMA_DES_EM_CTRL_2_PHICTRL_GRAY_EM 3'b000
PMA_DES_EM_CTRL_2_PHICTRL_TH_EM 8'b00000000
PMA_DES_EM_CTRL_2_RXDRV_EM 2'b00
PMA_DES_EM_CTRL_2_SLIP_DES_EM 1'b0
PMA_DES_EM_CTRL_2_SLIP_DES_EM_EN 1'b0
PMA_DES_EM_CTRL_2_SLIP_DES_EM_SEL 1'b0
PMA_DES_IN_TERM_ACCOUPLE_RXVCM_EN 1'b1
PMA_DES_IN_TERM_RXRTRIM 4'b0111
PMA_DES_IN_TERM_RXRTRIM_SEL 2'b01
PMA_DES_IN_TERM_RXTEN 1'b0
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE1_RXPLL_FBDIV 8'b00011001
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE1_RXPLL_RANGE 2'b01
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE1_RXPLL_REFDIV 5'b00010
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE2_RXPLL_FBDIV 8'b00110010
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE2_RXPLL_RANGE 2'b00
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE2_RXPLL_REFDIV 5'b00010
PMA_DES_PKDET_RXPKDETEN 1'b1
PMA_DES_PKDET_RXPKDETRANGE 1'b0
PMA_DES_PKDET_RXPKDET_HIGH_THRESHOLD 3'b010
PMA_DES_PKDET_RXPKDET_LOW_THRESHOLD 3'b001
PMA_DES_RSTPD_PDDFE 1'b1
PMA_DES_RSTPD_PDEM 1'b1
PMA_DES_RSTPD_RCVEN 1'b1
PMA_DES_RSTPD_RESETDES 1'b0
PMA_DES_RSTPD_RESET_FIFO 1'b0
PMA_DES_RSTPD_RXPD 1'b0
PMA_DES_RTL_EM_EYEMONITOR_SAMPLE_COUNT 12'b000001100100
PMA_DES_RTL_EM_RUN_EYEMONITOR_COMPARISON 1'b0
PMA_DES_RTL_ERR_CHK_READ_ERROR 1'b0
PMA_DES_RTL_LOCK_CTRL_FDET_SAMPLE_PERIODS 5'b00001
PMA_DES_RTL_LOCK_CTRL_LOCK_MODE 1'b0
PMA_DES_RTL_LOCK_CTRL_LOCK_OVERRIDE 2'b00
PMA_DES_RTL_LOCK_CTRL_LOCK_OVERRIDE_FROMFAB 1'b0
PMA_DES_RXPLL_DIV_CDR_GAIN 1'b0
PMA_DES_RXPLL_DIV_RXPLL_FBDIV 8'b00110010
PMA_DES_RXPLL_DIV_RXPLL_RANGE 2'b00
PMA_DES_RXPLL_DIV_RXPLL_REFDIV 5'b00010
PMA_DES_SATA1_2_RXPLL_DIV_SATA1_RXPLL_FBDIV 8'b00011000
PMA_DES_SATA1_2_RXPLL_DIV_SATA1_RXPLL_RANGE 2'b10
PMA_DES_SATA1_2_RXPLL_DIV_SATA1_RXPLL_REFDIV 5'b00100
PMA_DES_SATA1_2_RXPLL_DIV_SATA2_RXPLL_FBDIV 8'b00011000
PMA_DES_SATA1_2_RXPLL_DIV_SATA2_RXPLL_RANGE 2'b01
PMA_DES_SATA1_2_RXPLL_DIV_SATA2_RXPLL_REFDIV 5'b00010
PMA_DES_SATA3_RXPLL_DIV_SATA3_RXPLL_FBDIV 8'b00110000
PMA_DES_SATA3_RXPLL_DIV_SATA3_RXPLL_RANGE 2'b00
PMA_DES_SATA3_RXPLL_DIV_SATA3_RXPLL_REFDIV 5'b00010
PMA_DES_TEST_BUS_RXATESTEN 1'b0
PMA_DES_TEST_BUS_RXATESTSEL 3'b000
PMA_DES_TEST_BUS_RXDTESTEN 1'b0
PMA_DES_TEST_BUS_RXDTESTSEL 3'b000
PMA_SERDES_RTL_CTRL_RESET_RTL 1'b0
PMA_SERDES_RTL_CTRL_RX_DATA_SELECT 2'b00
PMA_SERDES_RTL_CTRL_RX_EYEMONITOR_COMPARISON_DATA_SEL 1'b0
PMA_SERDES_RTL_CTRL_RX_FIFO_INPUT_SELECT_NEIGHBOR 1'b0
PMA_SERDES_RTL_CTRL_RX_HALF_RATE10BIT 1'b0
PMA_SERDES_RTL_CTRL_TX_DATA_SELECT 3'b000
PMA_SERDES_RTL_CTRL_TX_HALF_RATE10BIT 1'b0
PMA_SERDES_RTL_CTRL_TX_PRBSMODE 3'b000
PMA_SER_CLK_CTRL_SERMODE 3'b111
PMA_SER_CLK_CTRL_TXBITCLKSEL 1'b0
PMA_SER_CLK_CTRL_TXPOSTDIV 2'b00
PMA_SER_CLK_CTRL_TXPOSTDIVEN 1'b0
PMA_SER_CTRL_CMSTEP 1'b0
PMA_SER_CTRL_CMSTEP_VALUE 1'b0
PMA_SER_CTRL_HSLPBKEN 1'b0
PMA_SER_CTRL_HSLPBK_SEL 3'b000
PMA_SER_CTRL_NLPBK_EN 1'b0
PMA_SER_CTRL_TXVBGREF_SEL 1'b0
PMA_SER_DRV_BYP_BYPASSSER 1'b0
PMA_SER_DRV_BYP_BYPASS_VALUE 8'b00000000
PMA_SER_DRV_BYP_TX_BYPASS_SELECT 1'b0
PMA_SER_DRV_BYP_TX_BYPASS_SELECT_RTL 2'b00
PMA_SER_DRV_CTRL_M0_TXDRVTRIM_FS_3P5DB_M0 6'b100011
PMA_SER_DRV_CTRL_M0_TXDRVTRIM_FS_6P0DB_M0 6'b110100
PMA_SER_DRV_CTRL_M0_TXDRVTRIM_HS_0DB_M0 6'b011011
PMA_SER_DRV_CTRL_M1_TXDRVTRIM_FS_3P5DB_M1 6'b100111
PMA_SER_DRV_CTRL_M1_TXDRVTRIM_FS_6P0DB_M1 6'b101100
PMA_SER_DRV_CTRL_M1_TXDRVTRIM_HS_0DB_M1 6'b100011
PMA_SER_DRV_CTRL_M2_TXDRVTRIM_FS_3P5DB_M2 6'b011011
PMA_SER_DRV_CTRL_M2_TXDRVTRIM_FS_6P0DB_M2 6'b011011
PMA_SER_DRV_CTRL_M2_TXDRVTRIM_HS_0DB_M2 6'b011011
PMA_SER_DRV_CTRL_M3_TXDRVTRIM_FS_3P5DB_M3 6'b010100
PMA_SER_DRV_CTRL_M3_TXDRVTRIM_FS_6P0DB_M3 6'b011011
PMA_SER_DRV_CTRL_M3_TXDRVTRIM_HS_0DB_M3 6'b011011
PMA_SER_DRV_CTRL_M4_TXDRVTRIM_FS_3P5DB_M4 6'b001010
PMA_SER_DRV_CTRL_M4_TXDRVTRIM_FS_6P0DB_M4 6'b001100
PMA_SER_DRV_CTRL_M4_TXDRVTRIM_HS_0DB_M4 6'b100100
PMA_SER_DRV_CTRL_M5_TXDRVTRIM_BEACON_3P5DB_0 6'b111000
PMA_SER_DRV_CTRL_M5_TXDRVTRIM_BEACON_3P5DB_1 6'b111011
PMA_SER_DRV_CTRL_M5_TXDRVTRIM_BEACON_6P0DB_0 6'b111000
PMA_SER_DRV_CTRL_M5_TXDRVTRIM_BEACON_6P0DB_1 6'b011011
PMA_SER_DRV_CTRL_SEL_TXDEEMPHASIS 1'b0
PMA_SER_DRV_CTRL_SEL_TXDEEMPHASIS_BEACON 1'b0
PMA_SER_DRV_CTRL_SEL_TXDRV_CTRL_SEL 1'b0
PMA_SER_DRV_CTRL_SEL_TXMARGIN 3'b000
PMA_SER_DRV_CTRL_SEL_TXODRV_BOOSTER 1'b0
PMA_SER_DRV_CTRL_SEL_TXSWING 1'b0
PMA_SER_DRV_CTRL_TXDRV 3'b001
PMA_SER_DRV_CTRL_TXDRVTRIM 24'b000000000000000000000000
PMA_SER_DRV_CTRL_TXITRIM 2'b10
PMA_SER_DRV_CTRL_TXODRV 2'b00
PMA_SER_DRV_DATA_CTRL_TXDATA_INV 8'b00000000
PMA_SER_DRV_DATA_CTRL_TXDEL 16'b0000000000000000
PMA_SER_RSTPD_RESETSER 1'b0
PMA_SER_RSTPD_RESETSEREN 1'b1
PMA_SER_RSTPD_TXPD 1'b0
PMA_SER_RXDET_CTRL_RXDETECT_COUNT_THRESHOLD 14'b00000000000001
PMA_SER_RXDET_CTRL_RXDETECT_START 1'b0
PMA_SER_RXDET_CTRL_RXDETECT_STEP_WAIT_COUNT 5'b10000
PMA_SER_RXDET_CTRL_RX_DETECT_EN 1'b0
PMA_SER_STATIC_LSB_STATIC_PATTERN_LSB 20'b00000000000000000000
PMA_SER_STATIC_MSB_STATIC_PATTERN_MSB 20'b00000000000000000000
PMA_SER_TERM_CTRL_TXCM_LEVEL 2'b00
PMA_SER_TERM_CTRL_TXRTRIM 4'b0111
PMA_SER_TERM_CTRL_TXRTRIM_SEL 2'b01
PMA_SER_TERM_CTRL_TXTEN 1'b0
PMA_SER_TEST_BUS_DTESTEN_RTL 1'b0
PMA_SER_TEST_BUS_DTESTSEL_RTL 4'b0000
PMA_SER_TEST_BUS_JTAG_TO_DTEST_SEL 3'b000
PMA_SER_TEST_BUS_PRBSERR_TO_DTEST_SEL 2'b00
PMA_SER_TEST_BUS_RXPKDETOUT_TO_DTEST_SEL 3'b111
PMA_SER_TEST_BUS_TXATESTEN 1'b0
PMA_SER_TEST_BUS_TXATESTSEL 3'b000
PMA_SOFT_RESET_NV_MAP 1'b0
PMA_SOFT_RESET_PERIPH 1'b0
PMA_SOFT_RESET_V_MAP 1'b0
REG_FILE 

Lane: PCIe_EP_0/PCIex4_0/PCIESS_LANE2_Pipe_AXI1 Proto: ADLIB:XCVR_PIPE_AXI1 SilModule: LANE_PCIESS_2
DATA_RATE 5000.000000
GPSSMAIN_SOFT_RESET_NV_MAP 1'b0
GPSSMAIN_SOFT_RESET_PERIPH 1'b0
GPSSMAIN_SOFT_RESET_V_MAP 1'b0
GPSSMAIN_SPARE_SCRATCHPAD 8'b00000000
GPSSMAIN_SPARE_SPARE_CTRL 24'b000000000000000000000000
INTERFACE_LEVEL 3'b000
JA_REF_CLK_SEL 
MAIN_CLK_CTRL_AXI0_CLKENA 1'b0
MAIN_CLK_CTRL_AXI1_CLKENA 1'b0
MAIN_DLL_CTRL0_ALU_UPD 2'b00
MAIN_DLL_CTRL0_DIV_SEL 1'b0
MAIN_DLL_CTRL0_FB_SEL 1'b0
MAIN_DLL_CTRL0_LOCK_FLT 2'b00
MAIN_DLL_CTRL0_LOCK_FRC 1'b0
MAIN_DLL_CTRL0_LOCK_HIGH 4'b1000
MAIN_DLL_CTRL0_LOCK_LOW 4'b1000
MAIN_DLL_CTRL0_PHASE_P 2'b11
MAIN_DLL_CTRL0_PHASE_S 2'b11
MAIN_DLL_CTRL0_REF_SEL 1'b0
MAIN_DLL_CTRL0_SEL_P 2'b00
MAIN_DLL_CTRL0_SEL_S 2'b00
MAIN_DLL_CTRL1_ADJ_DEL4 7'b0000000
MAIN_DLL_CTRL1_INIT_CODE 6'b000000
MAIN_DLL_CTRL1_RELOCK_FAST 1'b0
MAIN_DLL_CTRL1_SET_ALU 8'b00000000
MAIN_DLL_CTRL1_TEST_RING 1'b0
MAIN_DLL_CTRL1_TEST_S 1'b0
MAIN_DLL_STAT0_LOCK_INT 1'b0
MAIN_DLL_STAT0_LOCK_INT_EN 1'b0
MAIN_DLL_STAT0_PHASE_MOVE_CLK 1'b0
MAIN_DLL_STAT0_RESET 1'b0
MAIN_DLL_STAT0_UNLOCK_INT 1'b1
MAIN_DLL_STAT0_UNLOCK_INT_EN 1'b0
MAIN_EXT_PIPE_CLK_CTRL_PCLK_EXT_LN0_SEL 1'b0
MAIN_EXT_PIPE_CLK_CTRL_PCLK_EXT_LN1_SEL 1'b0
MAIN_EXT_PIPE_CLK_CTRL_PCLK_EXT_LN2_SEL 1'b0
MAIN_EXT_PIPE_CLK_CTRL_PCLK_EXT_LN3_SEL 1'b0
MAIN_INT_PIPE_CLK_CTRL_PCIE_0_PCLK_SEL 3'b110
MAIN_INT_PIPE_CLK_CTRL_PCIE_1_PCLK_SEL 3'b000
MAIN_INT_PIPE_CLK_CTRL_PCLK_INT_LN0_SEL 2'b01
MAIN_INT_PIPE_CLK_CTRL_PCLK_INT_LN1_SEL 2'b01
MAIN_INT_PIPE_CLK_CTRL_PCLK_INT_LN2_SEL 1'b0
MAIN_INT_PIPE_CLK_CTRL_PCLK_INT_LN3_SEL 1'b0
MAIN_MAJOR_PCIE_USAGE_MODE 4'b1011
MAIN_OVRLY_AXI0_IFC_MODE 2'b01
MAIN_OVRLY_AXI1_IFC_MODE 2'b01
MAIN_QMUX_R0_PCIE_DBG_SEL 3'b111
MAIN_QMUX_R0_QRST0_SRC 3'b001
MAIN_QMUX_R0_QRST1_SRC 3'b011
MAIN_QMUX_R0_QRST2_SRC 3'b000
MAIN_QMUX_R0_QRST3_SRC 3'b000
MAIN_SOFT_RESET_NV_MAP 1'b0
MAIN_SOFT_RESET_PERIPH 1'b0
MAIN_SOFT_RESET_V_MAP 1'b0
MAIN_SPARE_SCRATCHPAD 8'b00000000
MAIN_SPARE_SPARE_CTRL 24'b000000000000000000000000
MAIN_TEST_DLL_REF_ENABLE 1'b0
MAIN_TEST_DLL_RING_OSC_ENABLE 1'b0
MSC_UNIQUE 
PCSCMN_GSSCLK_CTRL_MCLK_GSSCLK_0_SEL 5'b00000
PCSCMN_GSSCLK_CTRL_MCLK_GSSCLK_1_SEL 5'b00000
PCSCMN_GSSCLK_CTRL_MCLK_GSSCLK_2_SEL 5'b00000
PCSCMN_QDBG_R0_PCS_DBG_LANE_X 2'b00
PCSCMN_QDBG_R0_PCS_DBG_LANE_Y 2'b01
PCSCMN_QDBG_R0_PCS_DBG_MODE 3'b000
PCSCMN_QRST_R0_QRST0_LANE 2'b00
PCSCMN_QRST_R0_QRST0_RST_SEL 4'b0000
PCSCMN_QRST_R0_QRST1_LANE 2'b00
PCSCMN_QRST_R0_QRST1_RST_SEL 4'b0000
PCSCMN_SOFT_RESET_NV_MAP 1'b0
PCSCMN_SOFT_RESET_PERIPH 1'b0
PCSCMN_SOFT_RESET_V_MAP 1'b0
PCS_L64_R0_L64_CFG_BER_1US_TIMER_VAL 11'b00000000000
PCS_L64_R0_L64_CFG_BER_MON_EN 1'b1
PCS_L64_R0_L64_CFG_BYPASS_8B_MODE 1'b0
PCS_L64_R0_L64_CFG_BYPASS_DISPARITY 1'b1
PCS_L64_R0_L64_CFG_BYPASS_GEARBOX 1'b0
PCS_L64_R0_L64_CFG_BYPASS_SCRAMBLER 1'b0
PCS_L64_R0_L64_CFG_GRBX_64B67B 1'b0
PCS_L64_R0_L64_CFG_GRBX_SM_C49 1'b0
PCS_L64_R0_L64_CFG_GRBX_SM_C82 1'b0
PCS_L64_R1_L64_BYPASS_TEST 1'b1
PCS_L64_R1_L64_CFG_TEST_PATTERN_EN 1'b0
PCS_L64_R1_L64_CFG_TEST_PATT_DATA_SEL 1'b0
PCS_L64_R1_L64_CFG_TEST_PATT_TYPE_SEL 1'b0
PCS_L64_R1_L64_CFG_TEST_PRBS31_EN 1'b0
PCS_L64_R2_L64_SEED_A_VALUE_LO32 32'b00000000000000000000000000000000
PCS_L64_R3_L64_SEED_A_VALUE_HI26 26'b00000000000000000000000000
PCS_L64_R4_L64_SEED_B_VALUE_LO32 32'b00000000000000000000000000000000
PCS_L64_R5_L64_SEED_B_VALUE_HI26 26'b00000000000000000000000000
PCS_L64_R6_L64_TX_ADD_UI 16'b0000000000000000
PCS_L64_R6_L64_TX_ADV_CYC_DLY 5'b00000
PCS_L64_R7_L64_RX_ADD_UI 16'b0000000000000000
PCS_L64_R7_L64_RX_ADV_CYC_DLY 5'b00000
PCS_L8_R0_L8_GEARMODE 2'b00
PCS_L8_R0_L8_TXENCSWAPSEL 1'b0
PCS_LCLK_R0_LCLK_EPCS_RX_CLK_SEL 2'b00
PCS_LCLK_R0_LCLK_EPCS_TX_CLK_SEL 2'b00
PCS_LCLK_R0_LCLK_PCS_RX_CLK_SEL 2'b11
PCS_LCLK_R0_LCLK_PCS_TX_CLK_SEL 2'b11
PCS_LCLK_R0_LCLK_RXFWF_WCLK_PIPE 1'b0
PCS_LCLK_R0_LCLK_RXFWF_WCLK_SEL 2'b00
PCS_LCLK_R0_LCLK_TXFWF_RCLK_SEL 2'b00
PCS_LCLK_R0_LCLK_TXFWF_TMG_MODE 1'b0
PCS_LCLK_R1_LCLK_ENA_64B6XB_RX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_64B6XB_RX_CLK_DIV2 1'b0
PCS_LCLK_R1_LCLK_ENA_64B6XB_TX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_64B6XB_TX_CLK_DIV2 1'b0
PCS_LCLK_R1_LCLK_ENA_8B10B_RXFWF_WCLK 1'b0
PCS_LCLK_R1_LCLK_ENA_8B10B_RX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_8B10B_TXFWF_RCLK 1'b0
PCS_LCLK_R1_LCLK_ENA_8B10B_TX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_NATIVE_RXFWF_WCLK 1'b0
PCS_LCLK_R1_LCLK_ENA_NATIVE_RX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_NATIVE_TXFWF_RCLK 1'b0
PCS_LCLK_R1_LCLK_ENA_NATIVE_TX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_PIPE_LCL 1'b1
PCS_LCLK_R1_LCLK_ENA_PIPE_OUT 1'b1
PCS_LFWF_R0_RXFWF_RATIO 2'b00
PCS_LFWF_R0_RXFWF_WMARK 1'b0
PCS_LFWF_R0_TXFWF_RATIO 2'b00
PCS_LFWF_R0_TXFWF_WMARK 1'b0
PCS_LNTV_R0_LNTV_RX_GEAR 1'b0
PCS_LNTV_R0_LNTV_RX_IN_WIDTH 3'b111
PCS_LNTV_R0_LNTV_RX_MODE 1'b0
PCS_LNTV_R0_LNTV_TX_GEAR 1'b0
PCS_LNTV_R0_LNTV_TX_MODE 1'b0
PCS_LNTV_R0_LNTV_TX_OUT_WIDTH 3'b111
PCS_LOVR_R0_FAB_IFC_MODE 4'b0000
PCS_LOVR_R0_PCSPMA_IFC_MODE 4'b0001
PCS_LPIP_R0_PIPEENABLE 1'b1
PCS_LPIP_R0_PIPEMODE 1'b0
PCS_LPIP_R0_PIPE_INITIALIZATION_DONE 1'b1
PCS_LPIP_R0_PIPE_OOB_IDLEBURST_TIMING 2'b10
PCS_LPIP_R0_PIPE_PCIE_HC 1'b1
PCS_LPIP_R0_PIPE_SHAREDPLL 1'b1
PCS_LRST_OPT_LRST_DISABLE_FAB_PCS_RESET_FOR_RX 1'b0
PCS_LRST_OPT_LRST_DISABLE_FAB_PCS_RESET_FOR_TX 1'b0
PCS_LRST_R0_LRST_SOFT_PCS_RX_DIV2_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_PCS_RX_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_PCS_TX_DIV2_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_PCS_TX_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_PIPE_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_RXFWF_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_TXFWF_RESET 1'b0
PCS_LRST_R0_LRST_ULCKD_CDR_RESETS_PCS_RX 1'b1
PCS_LRST_R0_LRST_ULCKD_PLL_RESETS_PCS_TX 1'b0
PCS_MSTR_CTRL_LANE_MSTR 2'b00
PCS_OOB_R0_OOB_BURST_MAX_CYCLE 8'b00010001
PCS_OOB_R0_OOB_BURST_MIN_CYCLE 8'b00001111
PCS_OOB_R0_OOB_WAKE_MAX_CYCLE 8'b00010001
PCS_OOB_R0_OOB_WAKE_MIN_CYCLE 8'b00001111
PCS_OOB_R1_OOB_RST_INIT_MAX_CYCLE 8'b00110011
PCS_OOB_R1_OOB_RST_INIT_MIN_CYCLE 8'b00101101
PCS_OOB_R1_OOB_SAS_MAX_CYCLE 8'b10011000
PCS_OOB_R1_OOB_SAS_MIN_CYCLE 8'b10001000
PCS_OOB_R2_TXOOB_PROG_DATA_L32B 32'b00000000000000000000000000000000
PCS_OOB_R3_TXOOB_PROG_DATA_H8B 8'b00000000
PCS_PMA_CTRL_R0_FAB_EPCS_PMA_RESET_B_EN 1'b1
PCS_PMA_CTRL_R0_FLASH_FREEZE_P0S_EN 1'b0
PCS_PMA_CTRL_R0_FLASH_FREEZE_P1_EN 1'b0
PCS_PMA_CTRL_R0_FLASH_FREEZE_P2_EN 1'b0
PCS_PMA_CTRL_R0_PIPE_P0S_EN 1'b1
PCS_PMA_CTRL_R0_PIPE_P1_EN 1'b1
PCS_PMA_CTRL_R0_PIPE_P2_EN 1'b1
PCS_PMA_CTRL_R0_PMA_P2_ENTER_INT 1'b0
PCS_PMA_CTRL_R0_PMA_P2_ENTER_INT_MASK 1'b1
PCS_PMA_CTRL_R0_PMA_P2_EXIT_INT 1'b0
PCS_PMA_CTRL_R0_PMA_P2_EXIT_INT_MASK 1'b1
PCS_PMA_CTRL_R0_PMA_RXPLL_FLOCK_SEL 1'b0
PCS_PMA_CTRL_R0_PMA_RXPLL_LOCK_INT 1'b0
PCS_PMA_CTRL_R0_PMA_RXPLL_LOCK_INT_MASK 1'b1
PCS_PMA_CTRL_R0_PMA_RXPLL_UNLOCK_INT 1'b0
PCS_PMA_CTRL_R0_PMA_RXPLL_UNLOCK_INT_MASK 1'b1
PCS_PMA_CTRL_R0_PMA_TXPLL_LOCK_INT 1'b0
PCS_PMA_CTRL_R0_PMA_TXPLL_LOCK_INT_MASK 1'b1
PCS_PMA_CTRL_R0_PMA_TXPLL_UNLOCK_INT 1'b0
PCS_PMA_CTRL_R0_PMA_TXPLL_UNLOCK_INT_MASK 1'b1
PCS_PMA_CTRL_R1_RXBEACON_MAX_PULSE_WIDTH 12'b011001000000
PCS_PMA_CTRL_R1_TXBEACON_PULSE_WIDTH 12'b000000001010
PCS_PMA_CTRL_R2_FAB_DRIVES_TXPADS 1'b0
PCS_PMA_CTRL_R2_PD_PLL_CNT 8'b10100110
PCS_PMA_CTRL_R2_PIPE_RATE_INIT 2'b00
PCS_SOFT_RESET_NV_MAP 1'b0
PCS_SOFT_RESET_PERIPH 1'b0
PCS_SOFT_RESET_V_MAP 1'b0
PMA_CMN_SERDES_RTERM_RTERMCAL100 4'b0111
PMA_CMN_SERDES_RTERM_RTERMCAL150 4'b1101
PMA_CMN_SERDES_RTERM_RTERMCAL85 4'b0011
PMA_CMN_SERDES_RTT_RTT_CAL_TERM 4'b0000
PMA_CMN_SERDES_RTT_RTT_CURRENT_PROG 2'b00
PMA_CMN_SERDES_SSMOD_RN_FILTER 1'b0
PMA_CMN_SERDES_SSMOD_RN_SEL 2'b00
PMA_CMN_SERDES_SSMOD_SSMOD_DISABLE_SSCG 1'b1
PMA_CMN_SERDES_SSMOD_SSMOD_DIVVAL 6'b000001
PMA_CMN_SERDES_SSMOD_SSMOD_DOWNSPREAD 1'b0
PMA_CMN_SERDES_SSMOD_SSMOD_EXT_MAXADDR 8'b01111111
PMA_CMN_SERDES_SSMOD_SSMOD_SEL_EXTWAVE 2'b00
PMA_CMN_SERDES_SSMOD_SSMOD_SPREAD 5'b00000
PMA_CMN_SOFT_RESET_NV_MAP 1'b0
PMA_CMN_SOFT_RESET_PERIPH 1'b0
PMA_CMN_SOFT_RESET_V_MAP 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_CLKBUF_EN_APAD 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_CLKBUF_EN_PULLUP 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_CLKBUF_EN_RDIFF 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_CLKBUF_EN_UDRIVE_N 1'b1
PMA_CMN_TXPLL_CLKBUF_TXPLL_CLKBUF_EN_UDRIVE_P 1'b1
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK0_ENTERM 2'b00
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK0_EN_HYST 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK0_MODE 2'b10
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK1_ENTERM 2'b00
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK1_EN_HYST 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK1_MODE 2'b00
PMA_CMN_TXPLL_CLK_SEL_CASCADE_CLK_SEL_HM 2'b00
PMA_CMN_TXPLL_CLK_SEL_CASCADE_CLK_SEL_SM 3'b111
PMA_CMN_TXPLL_CLK_SEL_CDRCLK_LN01_INT_SEL 3'b111
PMA_CMN_TXPLL_CLK_SEL_CDRCLK_LN23_INT_SEL 3'b111
PMA_CMN_TXPLL_CLK_SEL_CDRCLK_OUT_DN_SEL 3'b111
PMA_CMN_TXPLL_CLK_SEL_CDRCLK_OUT_UP_SEL 3'b111
PMA_CMN_TXPLL_CLK_SEL_TXPLL_JA_FREF_SEL 3'b000
PMA_CMN_TXPLL_CLK_SEL_TXPLL_REFCLK_SEL_HM 2'b11
PMA_CMN_TXPLL_CLK_SEL_TXPLL_REFCLK_SEL_SM 3'b000
PMA_CMN_TXPLL_CTRL_RESET_RTL 1'b0
PMA_CMN_TXPLL_CTRL_RESET_RTL_TXPLL 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_AUXDIVPD 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_BWSEL 1'b1
PMA_CMN_TXPLL_CTRL_TXPLL_CLKRESET 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_CLKRESETEN 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_DSMPD 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_FBDIV_SEL 2'b00
PMA_CMN_TXPLL_CTRL_TXPLL_FOUTAUXDIV2_SEL 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_PD 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_PHASESTEPAMOUNT 8'b00000110
PMA_CMN_TXPLL_CTRL_TXPLL_STEP_PHASE 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_VBGREF_SEL 1'b0
PMA_CMN_TXPLL_DIV_1_TXPLL_AUXDIV 12'b000000011001
PMA_CMN_TXPLL_DIV_1_TXPLL_FBDIV 12'b000000011001
PMA_CMN_TXPLL_DIV_2_TXPLL_FRAC 24'b000000000000000000000001
PMA_CMN_TXPLL_DIV_2_TXPLL_REFDIV 6'b000001
PMA_CMN_TXPLL_JA_1_TXPLL_JA_DIVFFB 16'b0000000001100100
PMA_CMN_TXPLL_JA_1_TXPLL_JA_DIVFIN 16'b0000000001100100
PMA_CMN_TXPLL_JA_2_TXPLL_JA_SYNCCNTMAX 32'b00000000000000000000000001100100
PMA_CMN_TXPLL_JA_3_TXPLL_JA_CNTOFFSET 16'b0000000001100100
PMA_CMN_TXPLL_JA_3_TXPLL_JA_TARGETCNT 16'b0000000001100100
PMA_CMN_TXPLL_JA_4_TXPLL_JA_FKI 5'b00001
PMA_CMN_TXPLL_JA_4_TXPLL_JA_FMI 8'b00000001
PMA_CMN_TXPLL_JA_4_TXPLL_JA_OTDLY 16'b0000000000000001
PMA_CMN_TXPLL_JA_5_TXPLL_JA_PMI1 8'b00000001
PMA_CMN_TXPLL_JA_5_TXPLL_JA_PMI2 8'b00000001
PMA_CMN_TXPLL_JA_5_TXPLL_JA_PMP1 8'b00000001
PMA_CMN_TXPLL_JA_5_TXPLL_JA_PMP2 8'b00000001
PMA_CMN_TXPLL_JA_6_TXPLL_JA_PKI1 5'b00001
PMA_CMN_TXPLL_JA_6_TXPLL_JA_PKI2 5'b00001
PMA_CMN_TXPLL_JA_6_TXPLL_JA_PKP1 5'b00001
PMA_CMN_TXPLL_JA_6_TXPLL_JA_PKP2 5'b00001
PMA_CMN_TXPLL_JA_7_TXPLL_JA_DELAYK 24'b000000000000000000000001
PMA_CMN_TXPLL_JA_7_TXPLL_JA_FDONLY 1'b1
PMA_CMN_TXPLL_JA_7_TXPLL_JA_ONTARGETOV 1'b1
PMA_CMN_TXPLL_JA_7_TXPLL_JA_PROGRAM 1'b1
PMA_CMN_TXPLL_JA_8_TXPLL_JA_FRAC_PRESET 24'b000000000000000000000000
PMA_CMN_TXPLL_JA_8_TXPLL_JA_HOLD 1'b0
PMA_CMN_TXPLL_JA_8_TXPLL_JA_PRESET_EN 1'b0
PMA_CMN_TXPLL_JA_9_TXPLL_JA_INT_PRESET 12'b000000010100
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET 1'b1
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_CLKS_EXT 1'b1
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_CLKS_OVERRIDE 1'b0
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_FFB_EXT 1'b1
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_FFB_OVERRIDE 1'b0
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_FIN_EXT 1'b1
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_FIN_OVERRIDE 1'b0
PMA_DES_CDR_CTRL_1_CMRTRIM_CDR 3'b000
PMA_DES_CDR_CTRL_1_DCFBEN_CDR 1'b0
PMA_DES_CDR_CTRL_1_H0CDR0 5'b00000
PMA_DES_CDR_CTRL_1_H0CDR1 5'b00000
PMA_DES_CDR_CTRL_1_H0CDR2 5'b00000
PMA_DES_CDR_CTRL_1_H0CDR3 5'b00000
PMA_DES_CDR_CTRL_2_CSENT1_CDR 2'b01
PMA_DES_CDR_CTRL_2_CSENT2_CDR 2'b01
PMA_DES_CDR_CTRL_2_CSENT3_CDR 2'b01
PMA_DES_CDR_CTRL_3_CST1_CDR 2'b00
PMA_DES_CDR_CTRL_3_CST2_CDR 2'b00
PMA_DES_CDR_CTRL_3_RST1_CDR 2'b00
PMA_DES_CDR_CTRL_3_RST2_CDR 2'b00
PMA_DES_CDR_CTRL_3_RXDRV_CDR 2'b00
PMA_DES_CDR_CTRL_3_SLIP_DES_CDR 1'b0
PMA_DES_CDR_CTRL_3_SLIP_DES_CDR_EN 1'b0
PMA_DES_CDR_CTRL_3_SLIP_DES_CDR_SEL 1'b0
PMA_DES_CLK_CTRL_DATALOCKDIVEN 1'b0
PMA_DES_CLK_CTRL_DATALOCKEN 1'b0
PMA_DES_CLK_CTRL_DESMODE 3'b111
PMA_DES_CLK_CTRL_RXBYPASSEN 1'b0
PMA_DES_CLK_CTRL_RXREFCLK_SEL 3'b100
PMA_DES_DFEEM_CTRL_1_CMRTRIM_DFEEM 3'b000
PMA_DES_DFEEM_CTRL_1_CSENT1_DFEEM 2'b01
PMA_DES_DFEEM_CTRL_1_CSENT2_DFEEM 2'b01
PMA_DES_DFEEM_CTRL_1_CSENT3_DFEEM 2'b01
PMA_DES_DFEEM_CTRL_2_H1 5'b00000
PMA_DES_DFEEM_CTRL_2_H2 5'b00000
PMA_DES_DFEEM_CTRL_2_H3 5'b00000
PMA_DES_DFEEM_CTRL_2_H4 5'b00000
PMA_DES_DFEEM_CTRL_3_CST1_DFEEM 2'b00
PMA_DES_DFEEM_CTRL_3_CST2_DFEEM 2'b00
PMA_DES_DFEEM_CTRL_3_H5 5'b00000
PMA_DES_DFEEM_CTRL_3_RST1_DFEEM 2'b00
PMA_DES_DFEEM_CTRL_3_RST2_DFEEM 2'b00
PMA_DES_DFE_CAL_BYPASS_SEL_CALIBRATION_CLK_EN 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_CDRCTLE 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_CST1_DFEEM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_CST2_DFEEM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_CTLEEN_DFE 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_CTLEEN_EM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H0CDR 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H0DFE 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H0EM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H1 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H2 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H3 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H4 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H5 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_LOCK_OVERRIDE 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_PHICTRL_DFE 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_PHICTRL_EM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_RCVEN 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_RST1_DFEEM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_RST2_DFEEM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_RUN_EYEMONITOR_COMPARISON 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_SLIP_DES_EM 1'b0
PMA_DES_DFE_CAL_CMD_RUN_AREA_COMPUTE_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CENTER_HORIZONTAL_EM_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CENTER_HORIZONTAL_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CHANNEL_ALIGN_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL0_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL1_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL2_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL3_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL4_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL5_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL6_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL7_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_DFECAL_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_FE_CALIBRATION_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_FULL_CAL_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_GOOD_LOCK_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_HORIZONTAL_EM_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_HORIZONTAL_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_STEP_PHASE_DFE_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_STEP_PHASE_EM_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_VERTICAL_EM_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_VERTICAL_USER 1'b0
PMA_DES_DFE_CAL_CTRL_0_DFE_CAL_CEN 1'b0
PMA_DES_DFE_CAL_CTRL_0_DFE_CAL_RESET 1'b1
PMA_DES_DFE_CAL_CTRL_0_EN_DFE_CAL 1'b0
PMA_DES_DFE_CAL_CTRL_0_EN_FE_CAL 1'b0
PMA_DES_DFE_CAL_CTRL_0_EN_OFFSET_CAL 1'b0
PMA_DES_DFE_CAL_CTRL_0_NUM_SAMPLES_CTLE_OFFSET_CAL 6'b010000
PMA_DES_DFE_CAL_CTRL_0_NUM_SAMPLES_GOOD_LOCK 8'b01100100
PMA_DES_DFE_CAL_CTRL_0_WAIT_PERIOD_GOOD_LOCK 3'b111
PMA_DES_DFE_CAL_CTRL_1_BYPASS_DFECAL_USER 1'b0
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_CLKDIV 4'b0001
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_EM_ONLY 1'b0
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_FORCEH 1'b0
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_FORCE_CDR_COEFFS 1'b0
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_FREQUENCY 3'b000
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_NUM_COEFFS 3'b100
PMA_DES_DFE_CAL_CTRL_1_MAX_AREA_CYCLES 2'b01
PMA_DES_DFE_CAL_CTRL_1_MAX_DFE_CYCLES 5'b00011
PMA_DES_DFE_CAL_CTRL_1_PHASE_DIRECTION_USER 1'b1
PMA_DES_DFE_CAL_CTRL_2_ERROR_THR_CHANNEL_ALIGN 12'b000010000000
PMA_DES_DFE_CAL_CTRL_2_SETALT_OFFSET_DFE0 1'b0
PMA_DES_DFE_CAL_CTRL_2_SETALT_OFFSET_DFE1 1'b0
PMA_DES_DFE_CAL_CTRL_2_SETALT_OFFSET_EM0 1'b0
PMA_DES_DFE_CAL_CTRL_2_SETALT_OFFSET_EM1 1'b0
PMA_DES_DFE_CAL_CTRL_2_SET_DFE_COEFFS_USER 1'b0
PMA_DES_DFE_CTRL_1_DCFBEN_DFE 1'b0
PMA_DES_DFE_CTRL_1_H0DFE0 5'b00000
PMA_DES_DFE_CTRL_1_H0DFE1 5'b00000
PMA_DES_DFE_CTRL_2_CTLEEN_DFE 1'b0
PMA_DES_DFE_CTRL_2_PHICTRL_GRAY_DFE 3'b000
PMA_DES_DFE_CTRL_2_PHICTRL_TH_DFE 8'b00000000
PMA_DES_DFE_CTRL_2_RXDRV_DFE 2'b00
PMA_DES_DFE_CTRL_2_SLIP_DES_DFE 1'b0
PMA_DES_DFE_CTRL_2_SLIP_DES_DFE_EN 1'b0
PMA_DES_DFE_CTRL_2_SLIP_DES_DFE_SEL 1'b0
PMA_DES_EM_CTRL_1_CALIBRATION_CLK_EN 1'b0
PMA_DES_EM_CTRL_1_DCFBEN_EM 1'b0
PMA_DES_EM_CTRL_1_H0EM0 5'b00000
PMA_DES_EM_CTRL_1_H0EM1 5'b00000
PMA_DES_EM_CTRL_2_CTLEEN_EM 1'b0
PMA_DES_EM_CTRL_2_PHICTRL_GRAY_EM 3'b000
PMA_DES_EM_CTRL_2_PHICTRL_TH_EM 8'b00000000
PMA_DES_EM_CTRL_2_RXDRV_EM 2'b00
PMA_DES_EM_CTRL_2_SLIP_DES_EM 1'b0
PMA_DES_EM_CTRL_2_SLIP_DES_EM_EN 1'b0
PMA_DES_EM_CTRL_2_SLIP_DES_EM_SEL 1'b0
PMA_DES_IN_TERM_ACCOUPLE_RXVCM_EN 1'b1
PMA_DES_IN_TERM_RXRTRIM 4'b0111
PMA_DES_IN_TERM_RXRTRIM_SEL 2'b01
PMA_DES_IN_TERM_RXTEN 1'b0
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE1_RXPLL_FBDIV 8'b00011001
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE1_RXPLL_RANGE 2'b01
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE1_RXPLL_REFDIV 5'b00010
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE2_RXPLL_FBDIV 8'b00110010
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE2_RXPLL_RANGE 2'b00
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE2_RXPLL_REFDIV 5'b00010
PMA_DES_PKDET_RXPKDETEN 1'b1
PMA_DES_PKDET_RXPKDETRANGE 1'b0
PMA_DES_PKDET_RXPKDET_HIGH_THRESHOLD 3'b010
PMA_DES_PKDET_RXPKDET_LOW_THRESHOLD 3'b001
PMA_DES_RSTPD_PDDFE 1'b1
PMA_DES_RSTPD_PDEM 1'b1
PMA_DES_RSTPD_RCVEN 1'b1
PMA_DES_RSTPD_RESETDES 1'b0
PMA_DES_RSTPD_RESET_FIFO 1'b0
PMA_DES_RSTPD_RXPD 1'b0
PMA_DES_RTL_EM_EYEMONITOR_SAMPLE_COUNT 12'b000001100100
PMA_DES_RTL_EM_RUN_EYEMONITOR_COMPARISON 1'b0
PMA_DES_RTL_ERR_CHK_READ_ERROR 1'b0
PMA_DES_RTL_LOCK_CTRL_FDET_SAMPLE_PERIODS 5'b00001
PMA_DES_RTL_LOCK_CTRL_LOCK_MODE 1'b0
PMA_DES_RTL_LOCK_CTRL_LOCK_OVERRIDE 2'b00
PMA_DES_RTL_LOCK_CTRL_LOCK_OVERRIDE_FROMFAB 1'b0
PMA_DES_RXPLL_DIV_CDR_GAIN 1'b0
PMA_DES_RXPLL_DIV_RXPLL_FBDIV 8'b00110010
PMA_DES_RXPLL_DIV_RXPLL_RANGE 2'b00
PMA_DES_RXPLL_DIV_RXPLL_REFDIV 5'b00010
PMA_DES_SATA1_2_RXPLL_DIV_SATA1_RXPLL_FBDIV 8'b00011000
PMA_DES_SATA1_2_RXPLL_DIV_SATA1_RXPLL_RANGE 2'b10
PMA_DES_SATA1_2_RXPLL_DIV_SATA1_RXPLL_REFDIV 5'b00100
PMA_DES_SATA1_2_RXPLL_DIV_SATA2_RXPLL_FBDIV 8'b00011000
PMA_DES_SATA1_2_RXPLL_DIV_SATA2_RXPLL_RANGE 2'b01
PMA_DES_SATA1_2_RXPLL_DIV_SATA2_RXPLL_REFDIV 5'b00010
PMA_DES_SATA3_RXPLL_DIV_SATA3_RXPLL_FBDIV 8'b00110000
PMA_DES_SATA3_RXPLL_DIV_SATA3_RXPLL_RANGE 2'b00
PMA_DES_SATA3_RXPLL_DIV_SATA3_RXPLL_REFDIV 5'b00010
PMA_DES_TEST_BUS_RXATESTEN 1'b0
PMA_DES_TEST_BUS_RXATESTSEL 3'b000
PMA_DES_TEST_BUS_RXDTESTEN 1'b0
PMA_DES_TEST_BUS_RXDTESTSEL 3'b000
PMA_SERDES_RTL_CTRL_RESET_RTL 1'b0
PMA_SERDES_RTL_CTRL_RX_DATA_SELECT 2'b00
PMA_SERDES_RTL_CTRL_RX_EYEMONITOR_COMPARISON_DATA_SEL 1'b0
PMA_SERDES_RTL_CTRL_RX_FIFO_INPUT_SELECT_NEIGHBOR 1'b0
PMA_SERDES_RTL_CTRL_RX_HALF_RATE10BIT 1'b0
PMA_SERDES_RTL_CTRL_TX_DATA_SELECT 3'b000
PMA_SERDES_RTL_CTRL_TX_HALF_RATE10BIT 1'b0
PMA_SERDES_RTL_CTRL_TX_PRBSMODE 3'b000
PMA_SER_CLK_CTRL_SERMODE 3'b111
PMA_SER_CLK_CTRL_TXBITCLKSEL 1'b0
PMA_SER_CLK_CTRL_TXPOSTDIV 2'b00
PMA_SER_CLK_CTRL_TXPOSTDIVEN 1'b0
PMA_SER_CTRL_CMSTEP 1'b0
PMA_SER_CTRL_CMSTEP_VALUE 1'b0
PMA_SER_CTRL_HSLPBKEN 1'b0
PMA_SER_CTRL_HSLPBK_SEL 3'b000
PMA_SER_CTRL_NLPBK_EN 1'b0
PMA_SER_CTRL_TXVBGREF_SEL 1'b0
PMA_SER_DRV_BYP_BYPASSSER 1'b0
PMA_SER_DRV_BYP_BYPASS_VALUE 8'b00000000
PMA_SER_DRV_BYP_TX_BYPASS_SELECT 1'b0
PMA_SER_DRV_BYP_TX_BYPASS_SELECT_RTL 2'b00
PMA_SER_DRV_CTRL_M0_TXDRVTRIM_FS_3P5DB_M0 6'b100011
PMA_SER_DRV_CTRL_M0_TXDRVTRIM_FS_6P0DB_M0 6'b110100
PMA_SER_DRV_CTRL_M0_TXDRVTRIM_HS_0DB_M0 6'b011011
PMA_SER_DRV_CTRL_M1_TXDRVTRIM_FS_3P5DB_M1 6'b100111
PMA_SER_DRV_CTRL_M1_TXDRVTRIM_FS_6P0DB_M1 6'b101100
PMA_SER_DRV_CTRL_M1_TXDRVTRIM_HS_0DB_M1 6'b100011
PMA_SER_DRV_CTRL_M2_TXDRVTRIM_FS_3P5DB_M2 6'b011011
PMA_SER_DRV_CTRL_M2_TXDRVTRIM_FS_6P0DB_M2 6'b011011
PMA_SER_DRV_CTRL_M2_TXDRVTRIM_HS_0DB_M2 6'b011011
PMA_SER_DRV_CTRL_M3_TXDRVTRIM_FS_3P5DB_M3 6'b010100
PMA_SER_DRV_CTRL_M3_TXDRVTRIM_FS_6P0DB_M3 6'b011011
PMA_SER_DRV_CTRL_M3_TXDRVTRIM_HS_0DB_M3 6'b011011
PMA_SER_DRV_CTRL_M4_TXDRVTRIM_FS_3P5DB_M4 6'b001010
PMA_SER_DRV_CTRL_M4_TXDRVTRIM_FS_6P0DB_M4 6'b001100
PMA_SER_DRV_CTRL_M4_TXDRVTRIM_HS_0DB_M4 6'b100100
PMA_SER_DRV_CTRL_M5_TXDRVTRIM_BEACON_3P5DB_0 6'b111000
PMA_SER_DRV_CTRL_M5_TXDRVTRIM_BEACON_3P5DB_1 6'b111011
PMA_SER_DRV_CTRL_M5_TXDRVTRIM_BEACON_6P0DB_0 6'b111000
PMA_SER_DRV_CTRL_M5_TXDRVTRIM_BEACON_6P0DB_1 6'b011011
PMA_SER_DRV_CTRL_SEL_TXDEEMPHASIS 1'b0
PMA_SER_DRV_CTRL_SEL_TXDEEMPHASIS_BEACON 1'b0
PMA_SER_DRV_CTRL_SEL_TXDRV_CTRL_SEL 1'b0
PMA_SER_DRV_CTRL_SEL_TXMARGIN 3'b000
PMA_SER_DRV_CTRL_SEL_TXODRV_BOOSTER 1'b0
PMA_SER_DRV_CTRL_SEL_TXSWING 1'b0
PMA_SER_DRV_CTRL_TXDRV 3'b001
PMA_SER_DRV_CTRL_TXDRVTRIM 24'b000000000000000000000000
PMA_SER_DRV_CTRL_TXITRIM 2'b10
PMA_SER_DRV_CTRL_TXODRV 2'b00
PMA_SER_DRV_DATA_CTRL_TXDATA_INV 8'b00000000
PMA_SER_DRV_DATA_CTRL_TXDEL 16'b0000000000000000
PMA_SER_RSTPD_RESETSER 1'b0
PMA_SER_RSTPD_RESETSEREN 1'b1
PMA_SER_RSTPD_TXPD 1'b0
PMA_SER_RXDET_CTRL_RXDETECT_COUNT_THRESHOLD 14'b00000000000001
PMA_SER_RXDET_CTRL_RXDETECT_START 1'b0
PMA_SER_RXDET_CTRL_RXDETECT_STEP_WAIT_COUNT 5'b10000
PMA_SER_RXDET_CTRL_RX_DETECT_EN 1'b0
PMA_SER_STATIC_LSB_STATIC_PATTERN_LSB 20'b00000000000000000000
PMA_SER_STATIC_MSB_STATIC_PATTERN_MSB 20'b00000000000000000000
PMA_SER_TERM_CTRL_TXCM_LEVEL 2'b00
PMA_SER_TERM_CTRL_TXRTRIM 4'b0111
PMA_SER_TERM_CTRL_TXRTRIM_SEL 2'b01
PMA_SER_TERM_CTRL_TXTEN 1'b0
PMA_SER_TEST_BUS_DTESTEN_RTL 1'b0
PMA_SER_TEST_BUS_DTESTSEL_RTL 4'b0000
PMA_SER_TEST_BUS_JTAG_TO_DTEST_SEL 3'b000
PMA_SER_TEST_BUS_PRBSERR_TO_DTEST_SEL 2'b00
PMA_SER_TEST_BUS_RXPKDETOUT_TO_DTEST_SEL 3'b111
PMA_SER_TEST_BUS_TXATESTEN 1'b0
PMA_SER_TEST_BUS_TXATESTSEL 3'b000
PMA_SOFT_RESET_NV_MAP 1'b0
PMA_SOFT_RESET_PERIPH 1'b0
PMA_SOFT_RESET_V_MAP 1'b0
REG_FILE 

Lane: PCIe_EP_0/PCIex4_0/PCIESS_LANE3_Pipe_AXI0 Proto: ADLIB:XCVR_PIPE_AXI0 SilModule: LANE_PCIESS_3
DATA_RATE 5000.000000
GPSSMAIN_SOFT_RESET_NV_MAP 1'b0
GPSSMAIN_SOFT_RESET_PERIPH 1'b0
GPSSMAIN_SOFT_RESET_V_MAP 1'b0
GPSSMAIN_SPARE_SCRATCHPAD 8'b00000000
GPSSMAIN_SPARE_SPARE_CTRL 24'b000000000000000000000000
INTERFACE_LEVEL 3'b000
JA_REF_CLK_SEL 
MAIN_CLK_CTRL_AXI0_CLKENA 1'b0
MAIN_CLK_CTRL_AXI1_CLKENA 1'b0
MAIN_DLL_CTRL0_ALU_UPD 2'b00
MAIN_DLL_CTRL0_DIV_SEL 1'b0
MAIN_DLL_CTRL0_FB_SEL 1'b0
MAIN_DLL_CTRL0_LOCK_FLT 2'b00
MAIN_DLL_CTRL0_LOCK_FRC 1'b0
MAIN_DLL_CTRL0_LOCK_HIGH 4'b1000
MAIN_DLL_CTRL0_LOCK_LOW 4'b1000
MAIN_DLL_CTRL0_PHASE_P 2'b11
MAIN_DLL_CTRL0_PHASE_S 2'b11
MAIN_DLL_CTRL0_REF_SEL 1'b0
MAIN_DLL_CTRL0_SEL_P 2'b00
MAIN_DLL_CTRL0_SEL_S 2'b00
MAIN_DLL_CTRL1_ADJ_DEL4 7'b0000000
MAIN_DLL_CTRL1_INIT_CODE 6'b000000
MAIN_DLL_CTRL1_RELOCK_FAST 1'b0
MAIN_DLL_CTRL1_SET_ALU 8'b00000000
MAIN_DLL_CTRL1_TEST_RING 1'b0
MAIN_DLL_CTRL1_TEST_S 1'b0
MAIN_DLL_STAT0_LOCK_INT 1'b0
MAIN_DLL_STAT0_LOCK_INT_EN 1'b0
MAIN_DLL_STAT0_PHASE_MOVE_CLK 1'b0
MAIN_DLL_STAT0_RESET 1'b0
MAIN_DLL_STAT0_UNLOCK_INT 1'b1
MAIN_DLL_STAT0_UNLOCK_INT_EN 1'b0
MAIN_EXT_PIPE_CLK_CTRL_PCLK_EXT_LN0_SEL 1'b0
MAIN_EXT_PIPE_CLK_CTRL_PCLK_EXT_LN1_SEL 1'b0
MAIN_EXT_PIPE_CLK_CTRL_PCLK_EXT_LN2_SEL 1'b0
MAIN_EXT_PIPE_CLK_CTRL_PCLK_EXT_LN3_SEL 1'b0
MAIN_INT_PIPE_CLK_CTRL_PCIE_0_PCLK_SEL 3'b110
MAIN_INT_PIPE_CLK_CTRL_PCIE_1_PCLK_SEL 3'b000
MAIN_INT_PIPE_CLK_CTRL_PCLK_INT_LN0_SEL 2'b01
MAIN_INT_PIPE_CLK_CTRL_PCLK_INT_LN1_SEL 2'b01
MAIN_INT_PIPE_CLK_CTRL_PCLK_INT_LN2_SEL 1'b0
MAIN_INT_PIPE_CLK_CTRL_PCLK_INT_LN3_SEL 1'b0
MAIN_MAJOR_PCIE_USAGE_MODE 4'b1011
MAIN_OVRLY_AXI0_IFC_MODE 2'b01
MAIN_OVRLY_AXI1_IFC_MODE 2'b01
MAIN_QMUX_R0_PCIE_DBG_SEL 3'b111
MAIN_QMUX_R0_QRST0_SRC 3'b001
MAIN_QMUX_R0_QRST1_SRC 3'b011
MAIN_QMUX_R0_QRST2_SRC 3'b000
MAIN_QMUX_R0_QRST3_SRC 3'b000
MAIN_SOFT_RESET_NV_MAP 1'b0
MAIN_SOFT_RESET_PERIPH 1'b0
MAIN_SOFT_RESET_V_MAP 1'b0
MAIN_SPARE_SCRATCHPAD 8'b00000000
MAIN_SPARE_SPARE_CTRL 24'b000000000000000000000000
MAIN_TEST_DLL_REF_ENABLE 1'b0
MAIN_TEST_DLL_RING_OSC_ENABLE 1'b0
MSC_UNIQUE 
PCSCMN_GSSCLK_CTRL_MCLK_GSSCLK_0_SEL 5'b00000
PCSCMN_GSSCLK_CTRL_MCLK_GSSCLK_1_SEL 5'b00000
PCSCMN_GSSCLK_CTRL_MCLK_GSSCLK_2_SEL 5'b00000
PCSCMN_QDBG_R0_PCS_DBG_LANE_X 2'b00
PCSCMN_QDBG_R0_PCS_DBG_LANE_Y 2'b01
PCSCMN_QDBG_R0_PCS_DBG_MODE 3'b000
PCSCMN_QRST_R0_QRST0_LANE 2'b00
PCSCMN_QRST_R0_QRST0_RST_SEL 4'b0000
PCSCMN_QRST_R0_QRST1_LANE 2'b00
PCSCMN_QRST_R0_QRST1_RST_SEL 4'b0000
PCSCMN_SOFT_RESET_NV_MAP 1'b0
PCSCMN_SOFT_RESET_PERIPH 1'b0
PCSCMN_SOFT_RESET_V_MAP 1'b0
PCS_L64_R0_L64_CFG_BER_1US_TIMER_VAL 11'b00000000000
PCS_L64_R0_L64_CFG_BER_MON_EN 1'b1
PCS_L64_R0_L64_CFG_BYPASS_8B_MODE 1'b0
PCS_L64_R0_L64_CFG_BYPASS_DISPARITY 1'b1
PCS_L64_R0_L64_CFG_BYPASS_GEARBOX 1'b0
PCS_L64_R0_L64_CFG_BYPASS_SCRAMBLER 1'b0
PCS_L64_R0_L64_CFG_GRBX_64B67B 1'b0
PCS_L64_R0_L64_CFG_GRBX_SM_C49 1'b0
PCS_L64_R0_L64_CFG_GRBX_SM_C82 1'b0
PCS_L64_R1_L64_BYPASS_TEST 1'b1
PCS_L64_R1_L64_CFG_TEST_PATTERN_EN 1'b0
PCS_L64_R1_L64_CFG_TEST_PATT_DATA_SEL 1'b0
PCS_L64_R1_L64_CFG_TEST_PATT_TYPE_SEL 1'b0
PCS_L64_R1_L64_CFG_TEST_PRBS31_EN 1'b0
PCS_L64_R2_L64_SEED_A_VALUE_LO32 32'b00000000000000000000000000000000
PCS_L64_R3_L64_SEED_A_VALUE_HI26 26'b00000000000000000000000000
PCS_L64_R4_L64_SEED_B_VALUE_LO32 32'b00000000000000000000000000000000
PCS_L64_R5_L64_SEED_B_VALUE_HI26 26'b00000000000000000000000000
PCS_L64_R6_L64_TX_ADD_UI 16'b0000000000000000
PCS_L64_R6_L64_TX_ADV_CYC_DLY 5'b00000
PCS_L64_R7_L64_RX_ADD_UI 16'b0000000000000000
PCS_L64_R7_L64_RX_ADV_CYC_DLY 5'b00000
PCS_L8_R0_L8_GEARMODE 2'b00
PCS_L8_R0_L8_TXENCSWAPSEL 1'b0
PCS_LCLK_R0_LCLK_EPCS_RX_CLK_SEL 2'b00
PCS_LCLK_R0_LCLK_EPCS_TX_CLK_SEL 2'b00
PCS_LCLK_R0_LCLK_PCS_RX_CLK_SEL 2'b11
PCS_LCLK_R0_LCLK_PCS_TX_CLK_SEL 2'b11
PCS_LCLK_R0_LCLK_RXFWF_WCLK_PIPE 1'b0
PCS_LCLK_R0_LCLK_RXFWF_WCLK_SEL 2'b00
PCS_LCLK_R0_LCLK_TXFWF_RCLK_SEL 2'b00
PCS_LCLK_R0_LCLK_TXFWF_TMG_MODE 1'b0
PCS_LCLK_R1_LCLK_ENA_64B6XB_RX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_64B6XB_RX_CLK_DIV2 1'b0
PCS_LCLK_R1_LCLK_ENA_64B6XB_TX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_64B6XB_TX_CLK_DIV2 1'b0
PCS_LCLK_R1_LCLK_ENA_8B10B_RXFWF_WCLK 1'b0
PCS_LCLK_R1_LCLK_ENA_8B10B_RX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_8B10B_TXFWF_RCLK 1'b0
PCS_LCLK_R1_LCLK_ENA_8B10B_TX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_NATIVE_RXFWF_WCLK 1'b0
PCS_LCLK_R1_LCLK_ENA_NATIVE_RX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_NATIVE_TXFWF_RCLK 1'b0
PCS_LCLK_R1_LCLK_ENA_NATIVE_TX_CLK 1'b0
PCS_LCLK_R1_LCLK_ENA_PIPE_LCL 1'b1
PCS_LCLK_R1_LCLK_ENA_PIPE_OUT 1'b1
PCS_LFWF_R0_RXFWF_RATIO 2'b00
PCS_LFWF_R0_RXFWF_WMARK 1'b0
PCS_LFWF_R0_TXFWF_RATIO 2'b00
PCS_LFWF_R0_TXFWF_WMARK 1'b0
PCS_LNTV_R0_LNTV_RX_GEAR 1'b0
PCS_LNTV_R0_LNTV_RX_IN_WIDTH 3'b111
PCS_LNTV_R0_LNTV_RX_MODE 1'b0
PCS_LNTV_R0_LNTV_TX_GEAR 1'b0
PCS_LNTV_R0_LNTV_TX_MODE 1'b0
PCS_LNTV_R0_LNTV_TX_OUT_WIDTH 3'b111
PCS_LOVR_R0_FAB_IFC_MODE 4'b0000
PCS_LOVR_R0_PCSPMA_IFC_MODE 4'b0001
PCS_LPIP_R0_PIPEENABLE 1'b1
PCS_LPIP_R0_PIPEMODE 1'b0
PCS_LPIP_R0_PIPE_INITIALIZATION_DONE 1'b1
PCS_LPIP_R0_PIPE_OOB_IDLEBURST_TIMING 2'b10
PCS_LPIP_R0_PIPE_PCIE_HC 1'b1
PCS_LPIP_R0_PIPE_SHAREDPLL 1'b1
PCS_LRST_OPT_LRST_DISABLE_FAB_PCS_RESET_FOR_RX 1'b0
PCS_LRST_OPT_LRST_DISABLE_FAB_PCS_RESET_FOR_TX 1'b0
PCS_LRST_R0_LRST_SOFT_PCS_RX_DIV2_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_PCS_RX_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_PCS_TX_DIV2_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_PCS_TX_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_PIPE_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_RXFWF_RESET 1'b0
PCS_LRST_R0_LRST_SOFT_TXFWF_RESET 1'b0
PCS_LRST_R0_LRST_ULCKD_CDR_RESETS_PCS_RX 1'b1
PCS_LRST_R0_LRST_ULCKD_PLL_RESETS_PCS_TX 1'b0
PCS_MSTR_CTRL_LANE_MSTR 2'b00
PCS_OOB_R0_OOB_BURST_MAX_CYCLE 8'b00010001
PCS_OOB_R0_OOB_BURST_MIN_CYCLE 8'b00001111
PCS_OOB_R0_OOB_WAKE_MAX_CYCLE 8'b00010001
PCS_OOB_R0_OOB_WAKE_MIN_CYCLE 8'b00001111
PCS_OOB_R1_OOB_RST_INIT_MAX_CYCLE 8'b00110011
PCS_OOB_R1_OOB_RST_INIT_MIN_CYCLE 8'b00101101
PCS_OOB_R1_OOB_SAS_MAX_CYCLE 8'b10011000
PCS_OOB_R1_OOB_SAS_MIN_CYCLE 8'b10001000
PCS_OOB_R2_TXOOB_PROG_DATA_L32B 32'b00000000000000000000000000000000
PCS_OOB_R3_TXOOB_PROG_DATA_H8B 8'b00000000
PCS_PMA_CTRL_R0_FAB_EPCS_PMA_RESET_B_EN 1'b1
PCS_PMA_CTRL_R0_FLASH_FREEZE_P0S_EN 1'b0
PCS_PMA_CTRL_R0_FLASH_FREEZE_P1_EN 1'b0
PCS_PMA_CTRL_R0_FLASH_FREEZE_P2_EN 1'b0
PCS_PMA_CTRL_R0_PIPE_P0S_EN 1'b1
PCS_PMA_CTRL_R0_PIPE_P1_EN 1'b1
PCS_PMA_CTRL_R0_PIPE_P2_EN 1'b1
PCS_PMA_CTRL_R0_PMA_P2_ENTER_INT 1'b0
PCS_PMA_CTRL_R0_PMA_P2_ENTER_INT_MASK 1'b1
PCS_PMA_CTRL_R0_PMA_P2_EXIT_INT 1'b0
PCS_PMA_CTRL_R0_PMA_P2_EXIT_INT_MASK 1'b1
PCS_PMA_CTRL_R0_PMA_RXPLL_FLOCK_SEL 1'b0
PCS_PMA_CTRL_R0_PMA_RXPLL_LOCK_INT 1'b0
PCS_PMA_CTRL_R0_PMA_RXPLL_LOCK_INT_MASK 1'b1
PCS_PMA_CTRL_R0_PMA_RXPLL_UNLOCK_INT 1'b0
PCS_PMA_CTRL_R0_PMA_RXPLL_UNLOCK_INT_MASK 1'b1
PCS_PMA_CTRL_R0_PMA_TXPLL_LOCK_INT 1'b0
PCS_PMA_CTRL_R0_PMA_TXPLL_LOCK_INT_MASK 1'b1
PCS_PMA_CTRL_R0_PMA_TXPLL_UNLOCK_INT 1'b0
PCS_PMA_CTRL_R0_PMA_TXPLL_UNLOCK_INT_MASK 1'b1
PCS_PMA_CTRL_R1_RXBEACON_MAX_PULSE_WIDTH 12'b011001000000
PCS_PMA_CTRL_R1_TXBEACON_PULSE_WIDTH 12'b000000001010
PCS_PMA_CTRL_R2_FAB_DRIVES_TXPADS 1'b0
PCS_PMA_CTRL_R2_PD_PLL_CNT 8'b10100110
PCS_PMA_CTRL_R2_PIPE_RATE_INIT 2'b00
PCS_SOFT_RESET_NV_MAP 1'b0
PCS_SOFT_RESET_PERIPH 1'b0
PCS_SOFT_RESET_V_MAP 1'b0
PMA_CMN_SERDES_RTERM_RTERMCAL100 4'b0111
PMA_CMN_SERDES_RTERM_RTERMCAL150 4'b1101
PMA_CMN_SERDES_RTERM_RTERMCAL85 4'b0011
PMA_CMN_SERDES_RTT_RTT_CAL_TERM 4'b0000
PMA_CMN_SERDES_RTT_RTT_CURRENT_PROG 2'b00
PMA_CMN_SERDES_SSMOD_RN_FILTER 1'b0
PMA_CMN_SERDES_SSMOD_RN_SEL 2'b00
PMA_CMN_SERDES_SSMOD_SSMOD_DISABLE_SSCG 1'b1
PMA_CMN_SERDES_SSMOD_SSMOD_DIVVAL 6'b000001
PMA_CMN_SERDES_SSMOD_SSMOD_DOWNSPREAD 1'b0
PMA_CMN_SERDES_SSMOD_SSMOD_EXT_MAXADDR 8'b01111111
PMA_CMN_SERDES_SSMOD_SSMOD_SEL_EXTWAVE 2'b00
PMA_CMN_SERDES_SSMOD_SSMOD_SPREAD 5'b00000
PMA_CMN_SOFT_RESET_NV_MAP 1'b0
PMA_CMN_SOFT_RESET_PERIPH 1'b0
PMA_CMN_SOFT_RESET_V_MAP 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_CLKBUF_EN_APAD 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_CLKBUF_EN_PULLUP 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_CLKBUF_EN_RDIFF 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_CLKBUF_EN_UDRIVE_N 1'b1
PMA_CMN_TXPLL_CLKBUF_TXPLL_CLKBUF_EN_UDRIVE_P 1'b1
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK0_ENTERM 2'b00
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK0_EN_HYST 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK0_MODE 2'b10
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK1_ENTERM 2'b00
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK1_EN_HYST 1'b0
PMA_CMN_TXPLL_CLKBUF_TXPLL_DUALCLK1_MODE 2'b00
PMA_CMN_TXPLL_CLK_SEL_CASCADE_CLK_SEL_HM 2'b00
PMA_CMN_TXPLL_CLK_SEL_CASCADE_CLK_SEL_SM 3'b111
PMA_CMN_TXPLL_CLK_SEL_CDRCLK_LN01_INT_SEL 3'b111
PMA_CMN_TXPLL_CLK_SEL_CDRCLK_LN23_INT_SEL 3'b111
PMA_CMN_TXPLL_CLK_SEL_CDRCLK_OUT_DN_SEL 3'b111
PMA_CMN_TXPLL_CLK_SEL_CDRCLK_OUT_UP_SEL 3'b111
PMA_CMN_TXPLL_CLK_SEL_TXPLL_JA_FREF_SEL 3'b000
PMA_CMN_TXPLL_CLK_SEL_TXPLL_REFCLK_SEL_HM 2'b11
PMA_CMN_TXPLL_CLK_SEL_TXPLL_REFCLK_SEL_SM 3'b000
PMA_CMN_TXPLL_CTRL_RESET_RTL 1'b0
PMA_CMN_TXPLL_CTRL_RESET_RTL_TXPLL 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_AUXDIVPD 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_BWSEL 1'b1
PMA_CMN_TXPLL_CTRL_TXPLL_CLKRESET 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_CLKRESETEN 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_DSMPD 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_FBDIV_SEL 2'b00
PMA_CMN_TXPLL_CTRL_TXPLL_FOUTAUXDIV2_SEL 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_PD 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_PHASESTEPAMOUNT 8'b00000110
PMA_CMN_TXPLL_CTRL_TXPLL_STEP_PHASE 1'b0
PMA_CMN_TXPLL_CTRL_TXPLL_VBGREF_SEL 1'b0
PMA_CMN_TXPLL_DIV_1_TXPLL_AUXDIV 12'b000000011001
PMA_CMN_TXPLL_DIV_1_TXPLL_FBDIV 12'b000000011001
PMA_CMN_TXPLL_DIV_2_TXPLL_FRAC 24'b000000000000000000000001
PMA_CMN_TXPLL_DIV_2_TXPLL_REFDIV 6'b000001
PMA_CMN_TXPLL_JA_1_TXPLL_JA_DIVFFB 16'b0000000001100100
PMA_CMN_TXPLL_JA_1_TXPLL_JA_DIVFIN 16'b0000000001100100
PMA_CMN_TXPLL_JA_2_TXPLL_JA_SYNCCNTMAX 32'b00000000000000000000000001100100
PMA_CMN_TXPLL_JA_3_TXPLL_JA_CNTOFFSET 16'b0000000001100100
PMA_CMN_TXPLL_JA_3_TXPLL_JA_TARGETCNT 16'b0000000001100100
PMA_CMN_TXPLL_JA_4_TXPLL_JA_FKI 5'b00001
PMA_CMN_TXPLL_JA_4_TXPLL_JA_FMI 8'b00000001
PMA_CMN_TXPLL_JA_4_TXPLL_JA_OTDLY 16'b0000000000000001
PMA_CMN_TXPLL_JA_5_TXPLL_JA_PMI1 8'b00000001
PMA_CMN_TXPLL_JA_5_TXPLL_JA_PMI2 8'b00000001
PMA_CMN_TXPLL_JA_5_TXPLL_JA_PMP1 8'b00000001
PMA_CMN_TXPLL_JA_5_TXPLL_JA_PMP2 8'b00000001
PMA_CMN_TXPLL_JA_6_TXPLL_JA_PKI1 5'b00001
PMA_CMN_TXPLL_JA_6_TXPLL_JA_PKI2 5'b00001
PMA_CMN_TXPLL_JA_6_TXPLL_JA_PKP1 5'b00001
PMA_CMN_TXPLL_JA_6_TXPLL_JA_PKP2 5'b00001
PMA_CMN_TXPLL_JA_7_TXPLL_JA_DELAYK 24'b000000000000000000000001
PMA_CMN_TXPLL_JA_7_TXPLL_JA_FDONLY 1'b1
PMA_CMN_TXPLL_JA_7_TXPLL_JA_ONTARGETOV 1'b1
PMA_CMN_TXPLL_JA_7_TXPLL_JA_PROGRAM 1'b1
PMA_CMN_TXPLL_JA_8_TXPLL_JA_FRAC_PRESET 24'b000000000000000000000000
PMA_CMN_TXPLL_JA_8_TXPLL_JA_HOLD 1'b0
PMA_CMN_TXPLL_JA_8_TXPLL_JA_PRESET_EN 1'b0
PMA_CMN_TXPLL_JA_9_TXPLL_JA_INT_PRESET 12'b000000010100
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET 1'b1
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_CLKS_EXT 1'b1
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_CLKS_OVERRIDE 1'b0
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_FFB_EXT 1'b1
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_FFB_OVERRIDE 1'b0
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_FIN_EXT 1'b1
PMA_CMN_TXPLL_JA_RST_TXPLL_JA_RESET_FIN_OVERRIDE 1'b0
PMA_DES_CDR_CTRL_1_CMRTRIM_CDR 3'b000
PMA_DES_CDR_CTRL_1_DCFBEN_CDR 1'b0
PMA_DES_CDR_CTRL_1_H0CDR0 5'b00000
PMA_DES_CDR_CTRL_1_H0CDR1 5'b00000
PMA_DES_CDR_CTRL_1_H0CDR2 5'b00000
PMA_DES_CDR_CTRL_1_H0CDR3 5'b00000
PMA_DES_CDR_CTRL_2_CSENT1_CDR 2'b01
PMA_DES_CDR_CTRL_2_CSENT2_CDR 2'b01
PMA_DES_CDR_CTRL_2_CSENT3_CDR 2'b01
PMA_DES_CDR_CTRL_3_CST1_CDR 2'b00
PMA_DES_CDR_CTRL_3_CST2_CDR 2'b00
PMA_DES_CDR_CTRL_3_RST1_CDR 2'b00
PMA_DES_CDR_CTRL_3_RST2_CDR 2'b00
PMA_DES_CDR_CTRL_3_RXDRV_CDR 2'b00
PMA_DES_CDR_CTRL_3_SLIP_DES_CDR 1'b0
PMA_DES_CDR_CTRL_3_SLIP_DES_CDR_EN 1'b0
PMA_DES_CDR_CTRL_3_SLIP_DES_CDR_SEL 1'b0
PMA_DES_CLK_CTRL_DATALOCKDIVEN 1'b0
PMA_DES_CLK_CTRL_DATALOCKEN 1'b0
PMA_DES_CLK_CTRL_DESMODE 3'b111
PMA_DES_CLK_CTRL_RXBYPASSEN 1'b0
PMA_DES_CLK_CTRL_RXREFCLK_SEL 3'b100
PMA_DES_DFEEM_CTRL_1_CMRTRIM_DFEEM 3'b000
PMA_DES_DFEEM_CTRL_1_CSENT1_DFEEM 2'b01
PMA_DES_DFEEM_CTRL_1_CSENT2_DFEEM 2'b01
PMA_DES_DFEEM_CTRL_1_CSENT3_DFEEM 2'b01
PMA_DES_DFEEM_CTRL_2_H1 5'b00000
PMA_DES_DFEEM_CTRL_2_H2 5'b00000
PMA_DES_DFEEM_CTRL_2_H3 5'b00000
PMA_DES_DFEEM_CTRL_2_H4 5'b00000
PMA_DES_DFEEM_CTRL_3_CST1_DFEEM 2'b00
PMA_DES_DFEEM_CTRL_3_CST2_DFEEM 2'b00
PMA_DES_DFEEM_CTRL_3_H5 5'b00000
PMA_DES_DFEEM_CTRL_3_RST1_DFEEM 2'b00
PMA_DES_DFEEM_CTRL_3_RST2_DFEEM 2'b00
PMA_DES_DFE_CAL_BYPASS_SEL_CALIBRATION_CLK_EN 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_CDRCTLE 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_CST1_DFEEM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_CST2_DFEEM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_CTLEEN_DFE 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_CTLEEN_EM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H0CDR 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H0DFE 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H0EM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H1 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H2 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H3 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H4 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_H5 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_LOCK_OVERRIDE 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_PHICTRL_DFE 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_PHICTRL_EM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_RCVEN 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_RST1_DFEEM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_RST2_DFEEM 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_RUN_EYEMONITOR_COMPARISON 1'b0
PMA_DES_DFE_CAL_BYPASS_SEL_SLIP_DES_EM 1'b0
PMA_DES_DFE_CAL_CMD_RUN_AREA_COMPUTE_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CENTER_HORIZONTAL_EM_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CENTER_HORIZONTAL_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CHANNEL_ALIGN_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL0_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL1_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL2_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL3_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL4_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL5_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL6_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_CTLE_OFFSET_CAL7_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_DFECAL_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_FE_CALIBRATION_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_FULL_CAL_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_GOOD_LOCK_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_HORIZONTAL_EM_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_HORIZONTAL_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_STEP_PHASE_DFE_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_STEP_PHASE_EM_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_VERTICAL_EM_USER 1'b0
PMA_DES_DFE_CAL_CMD_RUN_VERTICAL_USER 1'b0
PMA_DES_DFE_CAL_CTRL_0_DFE_CAL_CEN 1'b0
PMA_DES_DFE_CAL_CTRL_0_DFE_CAL_RESET 1'b1
PMA_DES_DFE_CAL_CTRL_0_EN_DFE_CAL 1'b0
PMA_DES_DFE_CAL_CTRL_0_EN_FE_CAL 1'b0
PMA_DES_DFE_CAL_CTRL_0_EN_OFFSET_CAL 1'b0
PMA_DES_DFE_CAL_CTRL_0_NUM_SAMPLES_CTLE_OFFSET_CAL 6'b010000
PMA_DES_DFE_CAL_CTRL_0_NUM_SAMPLES_GOOD_LOCK 8'b01100100
PMA_DES_DFE_CAL_CTRL_0_WAIT_PERIOD_GOOD_LOCK 3'b111
PMA_DES_DFE_CAL_CTRL_1_BYPASS_DFECAL_USER 1'b0
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_CLKDIV 4'b0001
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_EM_ONLY 1'b0
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_FORCEH 1'b0
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_FORCE_CDR_COEFFS 1'b0
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_FREQUENCY 3'b000
PMA_DES_DFE_CAL_CTRL_1_DFE_CAL_NUM_COEFFS 3'b100
PMA_DES_DFE_CAL_CTRL_1_MAX_AREA_CYCLES 2'b01
PMA_DES_DFE_CAL_CTRL_1_MAX_DFE_CYCLES 5'b00011
PMA_DES_DFE_CAL_CTRL_1_PHASE_DIRECTION_USER 1'b1
PMA_DES_DFE_CAL_CTRL_2_ERROR_THR_CHANNEL_ALIGN 12'b000010000000
PMA_DES_DFE_CAL_CTRL_2_SETALT_OFFSET_DFE0 1'b0
PMA_DES_DFE_CAL_CTRL_2_SETALT_OFFSET_DFE1 1'b0
PMA_DES_DFE_CAL_CTRL_2_SETALT_OFFSET_EM0 1'b0
PMA_DES_DFE_CAL_CTRL_2_SETALT_OFFSET_EM1 1'b0
PMA_DES_DFE_CAL_CTRL_2_SET_DFE_COEFFS_USER 1'b0
PMA_DES_DFE_CTRL_1_DCFBEN_DFE 1'b0
PMA_DES_DFE_CTRL_1_H0DFE0 5'b00000
PMA_DES_DFE_CTRL_1_H0DFE1 5'b00000
PMA_DES_DFE_CTRL_2_CTLEEN_DFE 1'b0
PMA_DES_DFE_CTRL_2_PHICTRL_GRAY_DFE 3'b000
PMA_DES_DFE_CTRL_2_PHICTRL_TH_DFE 8'b00000000
PMA_DES_DFE_CTRL_2_RXDRV_DFE 2'b00
PMA_DES_DFE_CTRL_2_SLIP_DES_DFE 1'b0
PMA_DES_DFE_CTRL_2_SLIP_DES_DFE_EN 1'b0
PMA_DES_DFE_CTRL_2_SLIP_DES_DFE_SEL 1'b0
PMA_DES_EM_CTRL_1_CALIBRATION_CLK_EN 1'b0
PMA_DES_EM_CTRL_1_DCFBEN_EM 1'b0
PMA_DES_EM_CTRL_1_H0EM0 5'b00000
PMA_DES_EM_CTRL_1_H0EM1 5'b00000
PMA_DES_EM_CTRL_2_CTLEEN_EM 1'b0
PMA_DES_EM_CTRL_2_PHICTRL_GRAY_EM 3'b000
PMA_DES_EM_CTRL_2_PHICTRL_TH_EM 8'b00000000
PMA_DES_EM_CTRL_2_RXDRV_EM 2'b00
PMA_DES_EM_CTRL_2_SLIP_DES_EM 1'b0
PMA_DES_EM_CTRL_2_SLIP_DES_EM_EN 1'b0
PMA_DES_EM_CTRL_2_SLIP_DES_EM_SEL 1'b0
PMA_DES_IN_TERM_ACCOUPLE_RXVCM_EN 1'b1
PMA_DES_IN_TERM_RXRTRIM 4'b0111
PMA_DES_IN_TERM_RXRTRIM_SEL 2'b01
PMA_DES_IN_TERM_RXTEN 1'b0
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE1_RXPLL_FBDIV 8'b00011001
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE1_RXPLL_RANGE 2'b01
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE1_RXPLL_REFDIV 5'b00010
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE2_RXPLL_FBDIV 8'b00110010
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE2_RXPLL_RANGE 2'b00
PMA_DES_PCIE1_2_RXPLL_DIV_PCIE2_RXPLL_REFDIV 5'b00010
PMA_DES_PKDET_RXPKDETEN 1'b1
PMA_DES_PKDET_RXPKDETRANGE 1'b0
PMA_DES_PKDET_RXPKDET_HIGH_THRESHOLD 3'b010
PMA_DES_PKDET_RXPKDET_LOW_THRESHOLD 3'b001
PMA_DES_RSTPD_PDDFE 1'b1
PMA_DES_RSTPD_PDEM 1'b1
PMA_DES_RSTPD_RCVEN 1'b1
PMA_DES_RSTPD_RESETDES 1'b0
PMA_DES_RSTPD_RESET_FIFO 1'b0
PMA_DES_RSTPD_RXPD 1'b0
PMA_DES_RTL_EM_EYEMONITOR_SAMPLE_COUNT 12'b000001100100
PMA_DES_RTL_EM_RUN_EYEMONITOR_COMPARISON 1'b0
PMA_DES_RTL_ERR_CHK_READ_ERROR 1'b0
PMA_DES_RTL_LOCK_CTRL_FDET_SAMPLE_PERIODS 5'b00001
PMA_DES_RTL_LOCK_CTRL_LOCK_MODE 1'b0
PMA_DES_RTL_LOCK_CTRL_LOCK_OVERRIDE 2'b00
PMA_DES_RTL_LOCK_CTRL_LOCK_OVERRIDE_FROMFAB 1'b0
PMA_DES_RXPLL_DIV_CDR_GAIN 1'b0
PMA_DES_RXPLL_DIV_RXPLL_FBDIV 8'b00110010
PMA_DES_RXPLL_DIV_RXPLL_RANGE 2'b00
PMA_DES_RXPLL_DIV_RXPLL_REFDIV 5'b00010
PMA_DES_SATA1_2_RXPLL_DIV_SATA1_RXPLL_FBDIV 8'b00011000
PMA_DES_SATA1_2_RXPLL_DIV_SATA1_RXPLL_RANGE 2'b10
PMA_DES_SATA1_2_RXPLL_DIV_SATA1_RXPLL_REFDIV 5'b00100
PMA_DES_SATA1_2_RXPLL_DIV_SATA2_RXPLL_FBDIV 8'b00011000
PMA_DES_SATA1_2_RXPLL_DIV_SATA2_RXPLL_RANGE 2'b01
PMA_DES_SATA1_2_RXPLL_DIV_SATA2_RXPLL_REFDIV 5'b00010
PMA_DES_SATA3_RXPLL_DIV_SATA3_RXPLL_FBDIV 8'b00110000
PMA_DES_SATA3_RXPLL_DIV_SATA3_RXPLL_RANGE 2'b00
PMA_DES_SATA3_RXPLL_DIV_SATA3_RXPLL_REFDIV 5'b00010
PMA_DES_TEST_BUS_RXATESTEN 1'b0
PMA_DES_TEST_BUS_RXATESTSEL 3'b000
PMA_DES_TEST_BUS_RXDTESTEN 1'b0
PMA_DES_TEST_BUS_RXDTESTSEL 3'b000
PMA_SERDES_RTL_CTRL_RESET_RTL 1'b0
PMA_SERDES_RTL_CTRL_RX_DATA_SELECT 2'b00
PMA_SERDES_RTL_CTRL_RX_EYEMONITOR_COMPARISON_DATA_SEL 1'b0
PMA_SERDES_RTL_CTRL_RX_FIFO_INPUT_SELECT_NEIGHBOR 1'b0
PMA_SERDES_RTL_CTRL_RX_HALF_RATE10BIT 1'b0
PMA_SERDES_RTL_CTRL_TX_DATA_SELECT 3'b000
PMA_SERDES_RTL_CTRL_TX_HALF_RATE10BIT 1'b0
PMA_SERDES_RTL_CTRL_TX_PRBSMODE 3'b000
PMA_SER_CLK_CTRL_SERMODE 3'b111
PMA_SER_CLK_CTRL_TXBITCLKSEL 1'b0
PMA_SER_CLK_CTRL_TXPOSTDIV 2'b00
PMA_SER_CLK_CTRL_TXPOSTDIVEN 1'b0
PMA_SER_CTRL_CMSTEP 1'b0
PMA_SER_CTRL_CMSTEP_VALUE 1'b0
PMA_SER_CTRL_HSLPBKEN 1'b0
PMA_SER_CTRL_HSLPBK_SEL 3'b000
PMA_SER_CTRL_NLPBK_EN 1'b0
PMA_SER_CTRL_TXVBGREF_SEL 1'b0
PMA_SER_DRV_BYP_BYPASSSER 1'b0
PMA_SER_DRV_BYP_BYPASS_VALUE 8'b00000000
PMA_SER_DRV_BYP_TX_BYPASS_SELECT 1'b0
PMA_SER_DRV_BYP_TX_BYPASS_SELECT_RTL 2'b00
PMA_SER_DRV_CTRL_M0_TXDRVTRIM_FS_3P5DB_M0 6'b100011
PMA_SER_DRV_CTRL_M0_TXDRVTRIM_FS_6P0DB_M0 6'b110100
PMA_SER_DRV_CTRL_M0_TXDRVTRIM_HS_0DB_M0 6'b011011
PMA_SER_DRV_CTRL_M1_TXDRVTRIM_FS_3P5DB_M1 6'b100111
PMA_SER_DRV_CTRL_M1_TXDRVTRIM_FS_6P0DB_M1 6'b101100
PMA_SER_DRV_CTRL_M1_TXDRVTRIM_HS_0DB_M1 6'b100011
PMA_SER_DRV_CTRL_M2_TXDRVTRIM_FS_3P5DB_M2 6'b011011
PMA_SER_DRV_CTRL_M2_TXDRVTRIM_FS_6P0DB_M2 6'b011011
PMA_SER_DRV_CTRL_M2_TXDRVTRIM_HS_0DB_M2 6'b011011
PMA_SER_DRV_CTRL_M3_TXDRVTRIM_FS_3P5DB_M3 6'b010100
PMA_SER_DRV_CTRL_M3_TXDRVTRIM_FS_6P0DB_M3 6'b011011
PMA_SER_DRV_CTRL_M3_TXDRVTRIM_HS_0DB_M3 6'b011011
PMA_SER_DRV_CTRL_M4_TXDRVTRIM_FS_3P5DB_M4 6'b001010
PMA_SER_DRV_CTRL_M4_TXDRVTRIM_FS_6P0DB_M4 6'b001100
PMA_SER_DRV_CTRL_M4_TXDRVTRIM_HS_0DB_M4 6'b100100
PMA_SER_DRV_CTRL_M5_TXDRVTRIM_BEACON_3P5DB_0 6'b111000
PMA_SER_DRV_CTRL_M5_TXDRVTRIM_BEACON_3P5DB_1 6'b111011
PMA_SER_DRV_CTRL_M5_TXDRVTRIM_BEACON_6P0DB_0 6'b111000
PMA_SER_DRV_CTRL_M5_TXDRVTRIM_BEACON_6P0DB_1 6'b011011
PMA_SER_DRV_CTRL_SEL_TXDEEMPHASIS 1'b0
PMA_SER_DRV_CTRL_SEL_TXDEEMPHASIS_BEACON 1'b0
PMA_SER_DRV_CTRL_SEL_TXDRV_CTRL_SEL 1'b0
PMA_SER_DRV_CTRL_SEL_TXMARGIN 3'b000
PMA_SER_DRV_CTRL_SEL_TXODRV_BOOSTER 1'b0
PMA_SER_DRV_CTRL_SEL_TXSWING 1'b0
PMA_SER_DRV_CTRL_TXDRV 3'b001
PMA_SER_DRV_CTRL_TXDRVTRIM 24'b000000000000000000000000
PMA_SER_DRV_CTRL_TXITRIM 2'b10
PMA_SER_DRV_CTRL_TXODRV 2'b00
PMA_SER_DRV_DATA_CTRL_TXDATA_INV 8'b00000000
PMA_SER_DRV_DATA_CTRL_TXDEL 16'b0000000000000000
PMA_SER_RSTPD_RESETSER 1'b0
PMA_SER_RSTPD_RESETSEREN 1'b1
PMA_SER_RSTPD_TXPD 1'b0
PMA_SER_RXDET_CTRL_RXDETECT_COUNT_THRESHOLD 14'b00000000000001
PMA_SER_RXDET_CTRL_RXDETECT_START 1'b0
PMA_SER_RXDET_CTRL_RXDETECT_STEP_WAIT_COUNT 5'b10000
PMA_SER_RXDET_CTRL_RX_DETECT_EN 1'b0
PMA_SER_STATIC_LSB_STATIC_PATTERN_LSB 20'b00000000000000000000
PMA_SER_STATIC_MSB_STATIC_PATTERN_MSB 20'b00000000000000000000
PMA_SER_TERM_CTRL_TXCM_LEVEL 2'b00
PMA_SER_TERM_CTRL_TXRTRIM 4'b0111
PMA_SER_TERM_CTRL_TXRTRIM_SEL 2'b01
PMA_SER_TERM_CTRL_TXTEN 1'b0
PMA_SER_TEST_BUS_DTESTEN_RTL 1'b0
PMA_SER_TEST_BUS_DTESTSEL_RTL 4'b0000
PMA_SER_TEST_BUS_JTAG_TO_DTEST_SEL 3'b000
PMA_SER_TEST_BUS_PRBSERR_TO_DTEST_SEL 2'b00
PMA_SER_TEST_BUS_RXPKDETOUT_TO_DTEST_SEL 3'b111
PMA_SER_TEST_BUS_TXATESTEN 1'b0
PMA_SER_TEST_BUS_TXATESTSEL 3'b000
PMA_SOFT_RESET_NV_MAP 1'b0
PMA_SOFT_RESET_PERIPH 1'b0
PMA_SOFT_RESET_V_MAP 1'b0
REG_FILE 
