--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml SSD_display.twx SSD_display.ncd -o SSD_display.twr
SSD_display.pcf

Design file:              SSD_display.ncd
Physical constraint file: SSD_display.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Product<0>  |    3.296(R)|      SLOW  |   -1.589(R)|      FAST  |clk_BUFGP         |   0.000|
Product<1>  |    3.551(R)|      SLOW  |   -1.761(R)|      FAST  |clk_BUFGP         |   0.000|
Product<2>  |    3.780(R)|      SLOW  |   -1.885(R)|      FAST  |clk_BUFGP         |   0.000|
Product<3>  |    4.194(R)|      SLOW  |   -2.141(R)|      FAST  |clk_BUFGP         |   0.000|
Product<4>  |    4.184(R)|      SLOW  |   -2.200(R)|      FAST  |clk_BUFGP         |   0.000|
Product<5>  |    4.300(R)|      SLOW  |   -2.276(R)|      FAST  |clk_BUFGP         |   0.000|
Product<6>  |    4.618(R)|      SLOW  |   -2.489(R)|      FAST  |clk_BUFGP         |   0.000|
Product<7>  |    4.336(R)|      SLOW  |   -2.131(R)|      FAST  |clk_BUFGP         |   0.000|
Product<8>  |    4.301(R)|      SLOW  |   -2.268(R)|      FAST  |clk_BUFGP         |   0.000|
Product<9>  |    4.461(R)|      SLOW  |   -2.311(R)|      FAST  |clk_BUFGP         |   0.000|
Product<10> |    4.783(R)|      SLOW  |   -2.568(R)|      FAST  |clk_BUFGP         |   0.000|
Product<11> |    5.354(R)|      SLOW  |   -2.850(R)|      FAST  |clk_BUFGP         |   0.000|
Product<12> |    4.424(R)|      SLOW  |   -2.333(R)|      FAST  |clk_BUFGP         |   0.000|
Product<13> |    4.868(R)|      SLOW  |   -2.613(R)|      FAST  |clk_BUFGP         |   0.000|
Product<14> |    5.044(R)|      SLOW  |   -2.753(R)|      FAST  |clk_BUFGP         |   0.000|
Product<15> |    4.918(R)|      SLOW  |   -2.556(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
io_seg<0>   |        10.113(R)|      SLOW  |         5.290(R)|      FAST  |clk_BUFGP         |   0.000|
io_seg<1>   |        10.050(R)|      SLOW  |         5.313(R)|      FAST  |clk_BUFGP         |   0.000|
io_seg<2>   |        10.014(R)|      SLOW  |         5.397(R)|      FAST  |clk_BUFGP         |   0.000|
io_seg<3>   |        10.129(R)|      SLOW  |         5.396(R)|      FAST  |clk_BUFGP         |   0.000|
io_seg<4>   |         9.944(R)|      SLOW  |         5.270(R)|      FAST  |clk_BUFGP         |   0.000|
io_seg<5>   |         9.705(R)|      SLOW  |         5.190(R)|      FAST  |clk_BUFGP         |   0.000|
io_seg<6>   |        10.246(R)|      SLOW  |         5.354(R)|      FAST  |clk_BUFGP         |   0.000|
io_sel<0>   |         9.170(R)|      SLOW  |         5.045(R)|      FAST  |clk_BUFGP         |   0.000|
io_sel<1>   |         9.128(R)|      SLOW  |         5.003(R)|      FAST  |clk_BUFGP         |   0.000|
io_sel<2>   |         8.757(R)|      SLOW  |         4.766(R)|      FAST  |clk_BUFGP         |   0.000|
io_sel<3>   |         7.729(R)|      SLOW  |         4.143(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.666|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue May 15 09:55:46 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



