cocci_test_suite() {
	const struct msm_function cocci_id/* drivers/pinctrl/qcom/pinctrl-apq8084.c 909 */[];
	const char *const cocci_id/* drivers/pinctrl/qcom/pinctrl-apq8084.c 548 */[];
	enum apq8084_functions{APQ_MUX_adsp_ext, APQ_MUX_audio_ref, APQ_MUX_blsp_i2c1, APQ_MUX_blsp_i2c2, APQ_MUX_blsp_i2c3, APQ_MUX_blsp_i2c4, APQ_MUX_blsp_i2c5, APQ_MUX_blsp_i2c6, APQ_MUX_blsp_i2c7, APQ_MUX_blsp_i2c8, APQ_MUX_blsp_i2c9, APQ_MUX_blsp_i2c10, APQ_MUX_blsp_i2c11, APQ_MUX_blsp_i2c12, APQ_MUX_blsp_spi1, APQ_MUX_blsp_spi1_cs1, APQ_MUX_blsp_spi1_cs2, APQ_MUX_blsp_spi1_cs3, APQ_MUX_blsp_spi2, APQ_MUX_blsp_spi3, APQ_MUX_blsp_spi3_cs1, APQ_MUX_blsp_spi3_cs2, APQ_MUX_blsp_spi3_cs3, APQ_MUX_blsp_spi4, APQ_MUX_blsp_spi5, APQ_MUX_blsp_spi6, APQ_MUX_blsp_spi7, APQ_MUX_blsp_spi8, APQ_MUX_blsp_spi9, APQ_MUX_blsp_spi10, APQ_MUX_blsp_spi10_cs1, APQ_MUX_blsp_spi10_cs2, APQ_MUX_blsp_spi10_cs3, APQ_MUX_blsp_spi11, APQ_MUX_blsp_spi12, APQ_MUX_blsp_uart1, APQ_MUX_blsp_uart2, APQ_MUX_blsp_uart3, APQ_MUX_blsp_uart4, APQ_MUX_blsp_uart5, APQ_MUX_blsp_uart6, APQ_MUX_blsp_uart7, APQ_MUX_blsp_uart8, APQ_MUX_blsp_uart9, APQ_MUX_blsp_uart10, APQ_MUX_blsp_uart11, APQ_MUX_blsp_uart12, APQ_MUX_blsp_uim1, APQ_MUX_blsp_uim2, APQ_MUX_blsp_uim3, APQ_MUX_blsp_uim4, APQ_MUX_blsp_uim5, APQ_MUX_blsp_uim6, APQ_MUX_blsp_uim7, APQ_MUX_blsp_uim8, APQ_MUX_blsp_uim9, APQ_MUX_blsp_uim10, APQ_MUX_blsp_uim11, APQ_MUX_blsp_uim12, APQ_MUX_cam_mclk0, APQ_MUX_cam_mclk1, APQ_MUX_cam_mclk2, APQ_MUX_cam_mclk3, APQ_MUX_cci_async, APQ_MUX_cci_async_in0, APQ_MUX_cci_i2c0, APQ_MUX_cci_i2c1, APQ_MUX_cci_timer0, APQ_MUX_cci_timer1, APQ_MUX_cci_timer2, APQ_MUX_cci_timer3, APQ_MUX_cci_timer4, APQ_MUX_edp_hpd, APQ_MUX_gcc_gp1, APQ_MUX_gcc_gp2, APQ_MUX_gcc_gp3, APQ_MUX_gcc_obt, APQ_MUX_gcc_vtt, APQ_MUX_gp_mn, APQ_MUX_gp_pdm0, APQ_MUX_gp_pdm1, APQ_MUX_gp_pdm2, APQ_MUX_gp0_clk, APQ_MUX_gp1_clk, APQ_MUX_gpio, APQ_MUX_hdmi_cec, APQ_MUX_hdmi_ddc, APQ_MUX_hdmi_dtest, APQ_MUX_hdmi_hpd, APQ_MUX_hdmi_rcv, APQ_MUX_hsic, APQ_MUX_ldo_en, APQ_MUX_ldo_update, APQ_MUX_mdp_vsync, APQ_MUX_pci_e0, APQ_MUX_pci_e0_n, APQ_MUX_pci_e0_rst, APQ_MUX_pci_e1, APQ_MUX_pci_e1_rst, APQ_MUX_pci_e1_rst_n, APQ_MUX_pci_e1_clkreq_n, APQ_MUX_pri_mi2s, APQ_MUX_qua_mi2s, APQ_MUX_sata_act, APQ_MUX_sata_devsleep, APQ_MUX_sata_devsleep_n, APQ_MUX_sd_write, APQ_MUX_sdc_emmc_mode, APQ_MUX_sdc3, APQ_MUX_sdc4, APQ_MUX_sec_mi2s, APQ_MUX_slimbus, APQ_MUX_spdif_tx, APQ_MUX_spkr_i2s, APQ_MUX_spkr_i2s_ws, APQ_MUX_spss_geni, APQ_MUX_ter_mi2s, APQ_MUX_tsif1, APQ_MUX_tsif2, APQ_MUX_uim, APQ_MUX_uim_batt_alarm, APQ_MUX_NA,} cocci_id/* drivers/pinctrl/qcom/pinctrl-apq8084.c 398 */;
	int cocci_id/* drivers/pinctrl/qcom/pinctrl-apq8084.c 339 */[];
	const unsigned int cocci_id/* drivers/pinctrl/qcom/pinctrl-apq8084.c 320 */[];
	const struct pinctrl_pin_desc cocci_id/* drivers/pinctrl/qcom/pinctrl-apq8084.c 13 */[];
	void __exit cocci_id/* drivers/pinctrl/qcom/pinctrl-apq8084.c 1227 */;
	void cocci_id/* drivers/pinctrl/qcom/pinctrl-apq8084.c 1227 */;
	int __init cocci_id/* drivers/pinctrl/qcom/pinctrl-apq8084.c 1221 */;
	struct platform_driver cocci_id/* drivers/pinctrl/qcom/pinctrl-apq8084.c 1212 */;
	const struct of_device_id cocci_id/* drivers/pinctrl/qcom/pinctrl-apq8084.c 1207 */[];
	struct platform_device *cocci_id/* drivers/pinctrl/qcom/pinctrl-apq8084.c 1202 */;
	int cocci_id/* drivers/pinctrl/qcom/pinctrl-apq8084.c 1202 */;
	const struct msm_pinctrl_soc_data cocci_id/* drivers/pinctrl/qcom/pinctrl-apq8084.c 1192 */;
	const struct msm_pingroup cocci_id/* drivers/pinctrl/qcom/pinctrl-apq8084.c 1033 */[];
}
