#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Jun 05 21:01:53 2020
# Process ID: 7732
# Log file: C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.runs/synth_1/avg_pooling_input_tensor.vds
# Journal file: C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source avg_pooling_input_tensor.tcl -notrace
