Analysis & Synthesis report for cpu_prj
Fri Jul 21 22:30:20 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |RISCV_SOC_TOP|uart:u_uart|uart_rx_state
 11. State Machine - |RISCV_SOC_TOP|uart:u_uart|uart_tx_state
 12. State Machine - |RISCV_SOC_TOP|uart_debug:u_uart_debug|uart_state
 13. State Machine - |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Added for RAM Pass-Through Logic
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_ilc1:auto_generated
 23. Source assignments for rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_ilc1:auto_generated
 24. Source assignments for rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_ilc1:auto_generated
 25. Parameter Settings for User Entity Instance: uart_debug:u_uart_debug
 26. Parameter Settings for User Entity Instance: uart_debug:u_uart_debug|delay_buffer:u_delay_buffer
 27. Parameter Settings for User Entity Instance: rib:u_rib
 28. Parameter Settings for User Entity Instance: uart:u_uart
 29. Parameter Settings for User Entity Instance: uart:u_uart|delay_buffer:u_delay_buffer
 30. Parameter Settings for Inferred Entity Instance: ram:u_ram|altsyncram:_ram_rtl_0
 31. Parameter Settings for Inferred Entity Instance: rom:u_rom|altsyncram:_rom_rtl_0
 32. Parameter Settings for Inferred Entity Instance: rom:u_rom|altsyncram:_rom_rtl_1
 33. Parameter Settings for Inferred Entity Instance: RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mul:u_mul|lpm_mult:Mult0
 34. altsyncram Parameter Settings by Entity Instance
 35. lpm_mult Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "rib:u_rib"
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 21 22:30:20 2023            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; cpu_prj                                          ;
; Top-level Entity Name              ; RISCV_SOC_TOP                                    ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 5,840                                            ;
;     Total combinational functions  ; 4,713                                            ;
;     Dedicated logic registers      ; 1,958                                            ;
; Total registers                    ; 1958                                             ;
; Total pins                         ; 9                                                ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 98,304                                           ;
; Embedded Multiplier 9-bit elements ; 8                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; RISCV_SOC_TOP      ; cpu_prj            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-20        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; ../rtl/perips/gpio.v             ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/gpio.v                  ;         ;
; ../rtl/core/div.v                ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/div.v                     ;         ;
; ../rtl/core/mul.v                ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/mul.v                     ;         ;
; ../rtl/debug/uart_debug.v        ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/debug/uart_debug.v             ;         ;
; ../rtl/core/rib.v                ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/rib.v                     ;         ;
; ../rtl/utils/delay_buffer.v      ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/utils/delay_buffer.v           ;         ;
; ../rtl/top/RISCV_SOC_TOP.v       ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v            ;         ;
; ../rtl/top/RISCV.v               ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV.v                    ;         ;
; ../rtl/top/RF_UNIT.v             ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RF_UNIT.v                  ;         ;
; ../rtl/top/IF_UNIT.v             ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/IF_UNIT.v                  ;         ;
; ../rtl/top/ID_UNIT.v             ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/ID_UNIT.v                  ;         ;
; ../rtl/top/EX_UNIT.v             ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/EX_UNIT.v                  ;         ;
; ../rtl/perips/uart.v             ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/uart.v                  ;         ;
; ../rtl/perips/rom.v              ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/rom.v                   ;         ;
; ../rtl/perips/ram.v              ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v                   ;         ;
; ../rtl/core/pc.v                 ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/pc.v                      ;         ;
; ../rtl/core/if_id.v              ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/if_id.v                   ;         ;
; ../rtl/core/id_ex.v              ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v                   ;         ;
; ../rtl/core/id.v                 ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v                      ;         ;
; ../rtl/core/defines.v            ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/defines.v                 ;         ;
; ../rtl/core/cu.v                 ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v                      ;         ;
; ../rtl/core/alu.v                ; yes             ; User Verilog HDL File        ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/alu.v                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/software/quartus/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/software/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/software/quartus/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/software/quartus/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; d:/software/quartus/quartus/libraries/megafunctions/aglobal130.inc                  ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/software/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/software/quartus/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/software/quartus/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/software/quartus/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_ilc1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_ilc1.tdf ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/software/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                    ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                 ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/software/quartus/quartus/libraries/megafunctions/multcore.inc                    ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/software/quartus/quartus/libraries/megafunctions/bypassff.inc                    ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/software/quartus/quartus/libraries/megafunctions/altshift.inc                    ;         ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/mult_7dt.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 5,840     ;
;                                             ;           ;
; Total combinational functions               ; 4713      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 3017      ;
;     -- 3 input functions                    ; 1105      ;
;     -- <=2 input functions                  ; 591       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 4042      ;
;     -- arithmetic mode                      ; 671       ;
;                                             ;           ;
; Total registers                             ; 1958      ;
;     -- Dedicated logic registers            ; 1958      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 9         ;
; Total memory bits                           ; 98304     ;
; Embedded Multiplier 9-bit elements          ; 8         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2054      ;
; Total fan-out                               ; 25201     ;
; Average fan-out                             ; 3.71      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
; |RISCV_SOC_TOP                            ; 4713 (0)          ; 1958 (0)     ; 98304       ; 8            ; 0       ; 4         ; 9    ; 0            ; |RISCV_SOC_TOP                                                                                     ; work         ;
;    |RISCV:u_RISCV|                        ; 3850 (0)          ; 1406 (0)     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |RISCV_SOC_TOP|RISCV:u_RISCV                                                                       ; work         ;
;       |EX_UNIT:INST_EX_UNIT|              ; 1900 (0)          ; 167 (20)     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT                                                  ; work         ;
;          |alu:u_alu|                      ; 727 (727)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|alu:u_alu                                        ; work         ;
;          |cu:u_cu|                        ; 560 (560)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu                                          ; work         ;
;          |div:u_div|                      ; 338 (338)         ; 147 (147)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div                                        ; work         ;
;          |mul:u_mul|                      ; 275 (196)         ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mul:u_mul                                        ; work         ;
;             |lpm_mult:Mult0|              ; 79 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mul:u_mul|lpm_mult:Mult0                         ; work         ;
;                |mult_7dt:auto_generated|  ; 79 (79)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mul:u_mul|lpm_mult:Mult0|mult_7dt:auto_generated ; work         ;
;       |ID_UNIT:INST_ID_UNIT|              ; 347 (0)           ; 150 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT                                                  ; work         ;
;          |id:u_id|                        ; 140 (140)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id                                          ; work         ;
;          |id_ex:u_id_ex|                  ; 207 (207)         ; 150 (150)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex                                    ; work         ;
;       |IF_UNIT:INST_IF_UNIT|              ; 189 (0)           ; 65 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT                                                  ; work         ;
;          |if_id:u_if_id|                  ; 59 (59)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id                                    ; work         ;
;          |pc:u_pc|                        ; 130 (130)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc                                          ; work         ;
;       |RF_UNIT:INST_RF_UNIT|              ; 1414 (1414)       ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT                                                  ; work         ;
;    |gpio:u_gpio|                          ; 104 (104)         ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|gpio:u_gpio                                                                         ; work         ;
;    |ram:u_ram|                            ; 7 (7)             ; 53 (53)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|ram:u_ram                                                                           ; work         ;
;       |altsyncram:_ram_rtl_0|             ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|ram:u_ram|altsyncram:_ram_rtl_0                                                     ; work         ;
;          |altsyncram_ilc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_ilc1:auto_generated                      ; work         ;
;    |rib:u_rib|                            ; 424 (424)         ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|rib:u_rib                                                                           ; work         ;
;    |rom:u_rom|                            ; 14 (14)           ; 106 (106)    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|rom:u_rom                                                                           ; work         ;
;       |altsyncram:_rom_rtl_0|             ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|rom:u_rom|altsyncram:_rom_rtl_0                                                     ; work         ;
;          |altsyncram_ilc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_ilc1:auto_generated                      ; work         ;
;       |altsyncram:_rom_rtl_1|             ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|rom:u_rom|altsyncram:_rom_rtl_1                                                     ; work         ;
;          |altsyncram_ilc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_ilc1:auto_generated                      ; work         ;
;    |uart:u_uart|                          ; 195 (195)         ; 161 (157)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|uart:u_uart                                                                         ; work         ;
;       |delay_buffer:u_delay_buffer|       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|uart:u_uart|delay_buffer:u_delay_buffer                                             ; work         ;
;    |uart_debug:u_uart_debug|              ; 119 (119)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_SOC_TOP|uart_debug:u_uart_debug                                                             ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                               ;
+---------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_ilc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_ilc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_ilc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
+---------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |RISCV_SOC_TOP|uart:u_uart|uart_rx_state                                                     ;
+-----------------------+--------------------+-------------------+-----------------------+---------------------+
; Name                  ; uart_rx_state.IDLE ; uart_rx_state.END ; uart_rx_state.RX_BYTE ; uart_rx_state.BEGIN ;
+-----------------------+--------------------+-------------------+-----------------------+---------------------+
; uart_rx_state.IDLE    ; 0                  ; 0                 ; 0                     ; 0                   ;
; uart_rx_state.BEGIN   ; 1                  ; 0                 ; 0                     ; 1                   ;
; uart_rx_state.RX_BYTE ; 1                  ; 0                 ; 1                     ; 0                   ;
; uart_rx_state.END     ; 1                  ; 1                 ; 0                     ; 0                   ;
+-----------------------+--------------------+-------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |RISCV_SOC_TOP|uart:u_uart|uart_tx_state                                                     ;
+-----------------------+---------------------+--------------------+-------------------+-----------------------+
; Name                  ; uart_tx_state.BEGIN ; uart_tx_state.IDLE ; uart_tx_state.END ; uart_tx_state.TX_BYTE ;
+-----------------------+---------------------+--------------------+-------------------+-----------------------+
; uart_tx_state.IDLE    ; 0                   ; 0                  ; 0                 ; 0                     ;
; uart_tx_state.BEGIN   ; 1                   ; 1                  ; 0                 ; 0                     ;
; uart_tx_state.TX_BYTE ; 0                   ; 1                  ; 0                 ; 1                     ;
; uart_tx_state.END     ; 0                   ; 1                  ; 1                 ; 0                     ;
+-----------------------+---------------------+--------------------+-------------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |RISCV_SOC_TOP|uart_debug:u_uart_debug|uart_state                                 ;
+----------------------+----------------+----------------------+------------------+-----------------+
; Name                 ; uart_state.END ; uart_state.SEND_BYTE ; uart_state.BEGIN ; uart_state.IDLE ;
+----------------------+----------------+----------------------+------------------+-----------------+
; uart_state.IDLE      ; 0              ; 0                    ; 0                ; 0               ;
; uart_state.BEGIN     ; 0              ; 0                    ; 1                ; 1               ;
; uart_state.SEND_BYTE ; 0              ; 1                    ; 0                ; 1               ;
; uart_state.END       ; 1              ; 0                    ; 0                ; 1               ;
+----------------------+----------------+----------------------+------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state ;
+----------------+----------------------------------------------------------------------+
; Name           ; div_state.BUSY                                                       ;
+----------------+----------------------------------------------------------------------+
; div_state.IDLE ; 0                                                                    ;
; div_state.BUSY ; 1                                                                    ;
+----------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; rib:u_rib|s3_rd_addr_o[3]                          ; rib:u_rib|Decoder3  ; yes                    ;
; rib:u_rib|s3_rd_addr_o[2]                          ; rib:u_rib|Decoder3  ; yes                    ;
; rib:u_rib|s3_rd_addr_o[1]                          ; rib:u_rib|Decoder3  ; yes                    ;
; rib:u_rib|s3_rd_addr_o[0]                          ; rib:u_rib|Decoder3  ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                   ;
+-------------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                     ; Reason for Removal                                               ;
+-------------------------------------------------------------------+------------------------------------------------------------------+
; uart_debug:u_uart_debug|mem_wr_addr_o[0,1]                        ; Stuck at GND due to stuck port data_in                           ;
; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|hold_flag_reg[2] ; Stuck at GND due to stuck port data_in                           ;
; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data2[0..31]     ; Stuck at GND due to stuck port data_in                           ;
; uart_debug:u_uart_debug|uart_rx_delay                             ; Merged with uart:u_uart|uart_rx_delay                            ;
; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer|buffer[0][0]  ; Merged with uart:u_uart|delay_buffer:u_delay_buffer|buffer[0][0] ;
; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer|buffer[1][0]  ; Merged with uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0] ;
; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer|buffer[2][0]  ; Merged with uart:u_uart|delay_buffer:u_delay_buffer|buffer[2][0] ;
; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer|buffer[3][0]  ; Merged with uart:u_uart|delay_buffer:u_delay_buffer|buffer[3][0] ;
; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|hold_flag_reg[0] ; Lost fanout                                                      ;
; uart:u_uart|uart_rx_state~9                                       ; Lost fanout                                                      ;
; uart:u_uart|uart_tx_state~6                                       ; Lost fanout                                                      ;
; uart:u_uart|uart_tx_state~9                                       ; Lost fanout                                                      ;
; uart_debug:u_uart_debug|uart_state~6                              ; Lost fanout                                                      ;
; uart_debug:u_uart_debug|uart_state~7                              ; Lost fanout                                                      ;
; uart_debug:u_uart_debug|uart_state~8                              ; Lost fanout                                                      ;
; uart_debug:u_uart_debug|uart_state~9                              ; Lost fanout                                                      ;
; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state~5          ; Lost fanout                                                      ;
; uart_debug:u_uart_debug|rib_wr_req_o                              ; Merged with uart_debug:u_uart_debug|mem_wr_en_o                  ;
; Total Number of Removed Registers = 50                            ;                                                                  ;
+-------------------------------------------------------------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                       ;
+-------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+
; Register name                                                     ; Reason for Removal        ; Registers Removed due to This Register                            ;
+-------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+
; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|hold_flag_reg[2] ; Stuck at GND              ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|hold_flag_reg[0] ;
;                                                                   ; due to stuck port data_in ;                                                                   ;
+-------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1958  ;
; Number of registers using Synchronous Clear  ; 175   ;
; Number of registers using Synchronous Load   ; 127   ;
; Number of registers using Asynchronous Clear ; 592   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1362  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Inverted Register Statistics                                           ;
+--------------------------------------------------------------+---------+
; Inverted Register                                            ; Fan out ;
+--------------------------------------------------------------+---------+
; uart:u_uart|uart_tx                                          ; 2       ;
; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|opcode_o[4] ; 41      ;
; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|opcode_o[1] ; 13      ;
; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|opcode_o[0] ; 8       ;
; Total number of inverted registers = 4                       ;         ;
+--------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic             ;
+---------------------------------+----------------------+
; Register Name                   ; RAM Name             ;
+---------------------------------+----------------------+
; ram:u_ram|_ram_rtl_0_bypass[0]  ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[1]  ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[2]  ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[3]  ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[4]  ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[5]  ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[6]  ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[7]  ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[8]  ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[9]  ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[10] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[11] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[12] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[13] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[14] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[15] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[16] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[17] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[18] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[19] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[20] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[21] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[22] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[23] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[24] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[25] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[26] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[27] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[28] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[29] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[30] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[31] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[32] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[33] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[34] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[35] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[36] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[37] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[38] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[39] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[40] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[41] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[42] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[43] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[44] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[45] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[46] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[47] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[48] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[49] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[50] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[51] ; ram:u_ram|_ram_rtl_0 ;
; ram:u_ram|_ram_rtl_0_bypass[52] ; ram:u_ram|_ram_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[0]  ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[1]  ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[2]  ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[3]  ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[4]  ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[5]  ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[6]  ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[7]  ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[8]  ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[9]  ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[10] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[11] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[12] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[13] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[14] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[15] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[16] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[17] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[18] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[19] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[20] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[21] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[22] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[23] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[24] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[25] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[26] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[27] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[28] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[29] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[30] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[31] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[32] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[33] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[34] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[35] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[36] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[37] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[38] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[39] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[40] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[41] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[42] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[43] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[44] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[45] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[46] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[47] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[48] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[49] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[50] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[51] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_0_bypass[52] ; rom:u_rom|_rom_rtl_0 ;
; rom:u_rom|_rom_rtl_1_bypass[0]  ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[1]  ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[2]  ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[3]  ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[4]  ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[5]  ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[6]  ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[7]  ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[8]  ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[9]  ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[10] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[11] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[12] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[13] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[14] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[15] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[16] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[17] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[18] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[19] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[20] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[21] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[22] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[23] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[24] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[25] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[26] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[27] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[28] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[29] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[30] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[31] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[32] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[33] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[34] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[35] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[36] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[37] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[38] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[39] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[40] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[41] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[42] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[43] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[44] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[45] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[46] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[47] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[48] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[49] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[50] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[51] ; rom:u_rom|_rom_rtl_1 ;
; rom:u_rom|_rom_rtl_1_bypass[52] ; rom:u_rom|_rom_rtl_1 ;
+---------------------------------+----------------------+


+----------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions             ;
+----------------------------+----------------------+------+
; Register Name              ; Megafunction         ; Type ;
+----------------------------+----------------------+------+
; ram:u_ram|rd_data_o[0..31] ; ram:u_ram|_ram_rtl_0 ; RAM  ;
; rom:u_rom|rd_data_o[0..31] ; rom:u_rom|_rom_rtl_0 ; RAM  ;
; rom:u_rom|ins_o[0..31]     ; rom:u_rom|_rom_rtl_1 ; RAM  ;
+----------------------------+----------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RISCV_SOC_TOP|uart:u_uart|tx_bit_cnt[3]                                           ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |RISCV_SOC_TOP|uart_debug:u_uart_debug|baud_cnt[12]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISCV_SOC_TOP|uart_debug:u_uart_debug|mem_wr_data_o[16]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISCV_SOC_TOP|uart_debug:u_uart_debug|wr_data_reg[31]                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[4]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RISCV_SOC_TOP|uart:u_uart|rx_bit_cnt[0]                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[19] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RISCV_SOC_TOP|uart_debug:u_uart_debug|byte_cnt[1]                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |RISCV_SOC_TOP|uart_debug:u_uart_debug|byte_data[5]                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[11]          ;
; 16:1               ; 16 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |RISCV_SOC_TOP|uart:u_uart|rd_data_o[31]                                           ;
; 16:1               ; 16 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |RISCV_SOC_TOP|uart:u_uart|rd_data_o[6]                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[63]          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |RISCV_SOC_TOP|uart_debug:u_uart_debug|bit_cnt[1]                                  ;
; 11:1               ; 32 bits   ; 224 LEs       ; 96 LEs               ; 128 LEs                ; Yes        ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_o[27]          ;
; 139:1              ; 29 bits   ; 2668 LEs      ; 87 LEs               ; 2581 LEs               ; Yes        ; |RISCV_SOC_TOP|RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_out[9]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |RISCV_SOC_TOP|gpio:u_gpio|gpio_data                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id|Selector0                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id|Selector0                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id|Selector0                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |RISCV_SOC_TOP|uart:u_uart|uart_tx_data_buf                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mul:u_mul|Mux23                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|reg1_rd_data[13]                 ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |RISCV_SOC_TOP|uart:u_uart|uart_ctrl                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |RISCV_SOC_TOP|gpio:u_gpio|gpio_ctrl                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |RISCV_SOC_TOP|rib:u_rib|s1_rd_addr_o                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |RISCV_SOC_TOP|rib:u_rib|s0_rd_addr_o                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_o[6]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISCV_SOC_TOP|uart:u_uart|uart_rx_state                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISCV_SOC_TOP|uart_debug:u_uart_debug|uart_state                                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |RISCV_SOC_TOP|rib:u_rib|Selector50                                                ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |RISCV_SOC_TOP|rib:u_rib|Selector86                                                ;
; 16:1               ; 32 bits   ; 320 LEs       ; 96 LEs               ; 224 LEs                ; No         ; |RISCV_SOC_TOP|rib:u_rib|Mux29                                                     ;
; 6:1                ; 43 bits   ; 172 LEs       ; 86 LEs               ; 86 LEs                 ; No         ; |RISCV_SOC_TOP|rib:u_rib|Selector176                                               ;
; 6:1                ; 43 bits   ; 172 LEs       ; 86 LEs               ; 86 LEs                 ; No         ; |RISCV_SOC_TOP|rib:u_rib|Selector166                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 24 LEs               ; 32 LEs                 ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu|mem_wr_data_o[25]        ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu|mem_wr_data_o[18]        ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu|mem_wr_data_o[13]        ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu|mem_wr_data_o[5]         ;
; 129:1              ; 30 bits   ; 2580 LEs      ; 60 LEs               ; 2520 LEs               ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu|Selector99               ;
; 129:1              ; 32 bits   ; 2752 LEs      ; 64 LEs               ; 2688 LEs               ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu|Selector149              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id|Selector12               ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id|Selector27               ;
; 64:1               ; 2 bits    ; 84 LEs        ; 4 LEs                ; 80 LEs                 ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu|Selector126              ;
; 22:1               ; 7 bits    ; 98 LEs        ; 56 LEs               ; 42 LEs                 ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|alu:u_alu|Mux21                  ;
; 23:1               ; 7 bits    ; 105 LEs       ; 56 LEs               ; 49 LEs                 ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|alu:u_alu|Mux8                   ;
; 13:1               ; 6 bits    ; 48 LEs        ; 18 LEs               ; 30 LEs                 ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id|Selector22               ;
; 23:1               ; 4 bits    ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|alu:u_alu|Mux24                  ;
; 24:1               ; 4 bits    ; 64 LEs        ; 36 LEs               ; 28 LEs                 ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|alu:u_alu|Mux7                   ;
; 24:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|alu:u_alu|Mux29                  ;
; 25:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|alu:u_alu|Mux2                   ;
; 18:1               ; 16 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu|Selector66               ;
; 20:1               ; 7 bits    ; 91 LEs        ; 42 LEs               ; 49 LEs                 ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu|Selector81               ;
; 24:1               ; 5 bits    ; 80 LEs        ; 35 LEs               ; 45 LEs                 ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu|Selector92               ;
; 23:1               ; 2 bits    ; 30 LEs        ; 14 LEs               ; 16 LEs                 ; No         ; |RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu|Selector94               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_ilc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_ilc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_ilc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_debug:u_uart_debug ;
+----------------+----------------------------------+------------------+
; Parameter Name ; Value                            ; Type             ;
+----------------+----------------------------------+------------------+
; BAUD_CNT_MAX   ; 00000000000000000000101000101100 ; Unsigned Binary  ;
; IDLE           ; 0000                             ; Unsigned Binary  ;
; BEGIN          ; 0001                             ; Unsigned Binary  ;
; SEND_BYTE      ; 0010                             ; Unsigned Binary  ;
; END            ; 0011                             ; Unsigned Binary  ;
+----------------+----------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_debug:u_uart_debug|delay_buffer:u_delay_buffer ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DEPTH          ; 4     ; Signed Integer                                                          ;
; DATA_WIDTH     ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: rib:u_rib ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; slave_mem      ; 0000  ; Unsigned Binary               ;
; slave_2        ; 0001  ; Unsigned Binary               ;
; slave_3        ; 0010  ; Unsigned Binary               ;
; grant_master_0 ; 00    ; Unsigned Binary               ;
; grant_master_1 ; 01    ; Unsigned Binary               ;
; grant_master_2 ; 10    ; Unsigned Binary               ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:u_uart              ;
+------------------+----------------------------------+-----------------+
; Parameter Name   ; Value                            ; Type            ;
+------------------+----------------------------------+-----------------+
; UART_CTRL        ; 0000                             ; Unsigned Binary ;
; UART_TX_DATA_BUF ; 0100                             ; Unsigned Binary ;
; UART_RX_DATA_BUF ; 1000                             ; Unsigned Binary ;
; BAUD_CNT_MAX     ; 00000000000000000000101000101100 ; Unsigned Binary ;
; IDLE             ; 0000                             ; Unsigned Binary ;
; BEGIN            ; 0001                             ; Unsigned Binary ;
; RX_BYTE          ; 0010                             ; Unsigned Binary ;
; TX_BYTE          ; 0011                             ; Unsigned Binary ;
; END              ; 0100                             ; Unsigned Binary ;
+------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:u_uart|delay_buffer:u_delay_buffer ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DEPTH          ; 4     ; Signed Integer                                              ;
; DATA_WIDTH     ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram:u_ram|altsyncram:_ram_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped              ;
; WIDTH_A                            ; 32                   ; Untyped              ;
; WIDTHAD_A                          ; 10                   ; Untyped              ;
; NUMWORDS_A                         ; 1024                 ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 32                   ; Untyped              ;
; WIDTHAD_B                          ; 10                   ; Untyped              ;
; NUMWORDS_B                         ; 1024                 ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; UNUSED               ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_ilc1      ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rom:u_rom|altsyncram:_rom_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped              ;
; WIDTH_A                            ; 32                   ; Untyped              ;
; WIDTHAD_A                          ; 10                   ; Untyped              ;
; NUMWORDS_A                         ; 1024                 ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 32                   ; Untyped              ;
; WIDTHAD_B                          ; 10                   ; Untyped              ;
; NUMWORDS_B                         ; 1024                 ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; UNUSED               ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_ilc1      ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rom:u_rom|altsyncram:_rom_rtl_1 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped              ;
; WIDTH_A                            ; 32                   ; Untyped              ;
; WIDTHAD_A                          ; 10                   ; Untyped              ;
; NUMWORDS_A                         ; 1024                 ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 32                   ; Untyped              ;
; WIDTHAD_B                          ; 10                   ; Untyped              ;
; NUMWORDS_B                         ; 1024                 ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; UNUSED               ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_ilc1      ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mul:u_mul|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                      ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                      ;
; LPM_WIDTHP                                     ; 64           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 64           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                            ;
+-------------------------------------------+---------------------------------+
; Name                                      ; Value                           ;
+-------------------------------------------+---------------------------------+
; Number of entity instances                ; 3                               ;
; Entity Instance                           ; ram:u_ram|altsyncram:_ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                       ;
;     -- WIDTH_A                            ; 32                              ;
;     -- NUMWORDS_A                         ; 1024                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 32                              ;
;     -- NUMWORDS_B                         ; 1024                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
; Entity Instance                           ; rom:u_rom|altsyncram:_rom_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                       ;
;     -- WIDTH_A                            ; 32                              ;
;     -- NUMWORDS_A                         ; 1024                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 32                              ;
;     -- NUMWORDS_B                         ; 1024                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
; Entity Instance                           ; rom:u_rom|altsyncram:_rom_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                       ;
;     -- WIDTH_A                            ; 32                              ;
;     -- NUMWORDS_A                         ; 1024                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 32                              ;
;     -- NUMWORDS_B                         ; 1024                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
+-------------------------------------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                      ;
+---------------------------------------+-------------------------------------------------------------+
; Name                                  ; Value                                                       ;
+---------------------------------------+-------------------------------------------------------------+
; Number of entity instances            ; 1                                                           ;
; Entity Instance                       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mul:u_mul|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                          ;
;     -- LPM_WIDTHB                     ; 32                                                          ;
;     -- LPM_WIDTHP                     ; 64                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
+---------------------------------------+-------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "rib:u_rib"                     ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; m1_rd_req_i  ; Input  ; Info     ; Explicitly unconnected ;
; m1_rd_addr_i ; Input  ; Info     ; Explicitly unconnected ;
; m1_rd_data_o ; Output ; Info     ; Explicitly unconnected ;
; m2_wr_req_i  ; Input  ; Info     ; Explicitly unconnected ;
; m2_wr_en_i   ; Input  ; Info     ; Explicitly unconnected ;
; m2_wr_addr_i ; Input  ; Info     ; Explicitly unconnected ;
; m2_wr_data_i ; Input  ; Info     ; Explicitly unconnected ;
; m2_rd_req_i  ; Input  ; Info     ; Explicitly unconnected ;
; m2_rd_addr_i ; Input  ; Info     ; Explicitly unconnected ;
; m2_rd_data_o ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Jul 21 22:30:07 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_prj -c cpu_prj
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/perips/gpio.v
    Info (12023): Found entity 1: gpio
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/div.v
    Info (12023): Found entity 1: div
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/mul.v
    Info (12023): Found entity 1: mul
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/debug/uart_debug.v
    Info (12023): Found entity 1: uart_debug
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/rib.v
    Info (12023): Found entity 1: rib
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/sim/tb_riscv_top.v
    Info (12023): Found entity 1: tb_riscv_top
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/utils/delay_buffer.v
    Info (12023): Found entity 1: delay_buffer
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/riscv_soc_top.v
    Info (12023): Found entity 1: RISCV_SOC_TOP
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/riscv.v
    Info (12023): Found entity 1: RISCV
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/rf_unit.v
    Info (12023): Found entity 1: RF_UNIT
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/if_unit.v
    Info (12023): Found entity 1: IF_UNIT
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/id_unit.v
    Info (12023): Found entity 1: ID_UNIT
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/ex_unit.v
    Info (12023): Found entity 1: EX_UNIT
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/perips/uart.v
    Info (12023): Found entity 1: uart
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/perips/rom.v
    Info (12023): Found entity 1: rom
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/perips/ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/pc.v
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/if_id.v
    Info (12023): Found entity 1: if_id
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/id_ex.v
    Info (12023): Found entity 1: id_ex
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/id.v
    Info (12023): Found entity 1: id
Info (12021): Found 0 design units, including 0 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/defines.v
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/cu.v
    Info (12023): Found entity 1: cu
Info (12021): Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/alu.v
    Info (12023): Found entity 1: alu
Info (12127): Elaborating entity "RISCV_SOC_TOP" for the top level hierarchy
Info (12128): Elaborating entity "RISCV" for hierarchy "RISCV:u_RISCV"
Info (12128): Elaborating entity "IF_UNIT" for hierarchy "RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT"
Info (12128): Elaborating entity "pc" for hierarchy "RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc"
Info (12128): Elaborating entity "if_id" for hierarchy "RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id"
Info (12128): Elaborating entity "ID_UNIT" for hierarchy "RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT"
Info (12128): Elaborating entity "id" for hierarchy "RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"
Info (12128): Elaborating entity "id_ex" for hierarchy "RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex"
Info (12128): Elaborating entity "RF_UNIT" for hierarchy "RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT"
Info (12128): Elaborating entity "EX_UNIT" for hierarchy "RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT"
Info (12128): Elaborating entity "cu" for hierarchy "RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"
Info (12128): Elaborating entity "alu" for hierarchy "RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|alu:u_alu"
Info (12128): Elaborating entity "mul" for hierarchy "RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mul:u_mul"
Info (12128): Elaborating entity "div" for hierarchy "RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div"
Info (12128): Elaborating entity "uart_debug" for hierarchy "uart_debug:u_uart_debug"
Info (12128): Elaborating entity "delay_buffer" for hierarchy "uart_debug:u_uart_debug|delay_buffer:u_delay_buffer"
Info (12128): Elaborating entity "rib" for hierarchy "rib:u_rib"
Warning (10240): Verilog HDL Always Construct warning at rib.v(346): inferring latch(es) for variable "s3_rd_addr_o", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "s3_rd_addr_o[0]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[1]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[2]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[3]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[4]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[5]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[6]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[7]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[8]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[9]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[10]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[11]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[12]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[13]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[14]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[15]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[16]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[17]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[18]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[19]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[20]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[21]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[22]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[23]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[24]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[25]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[26]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[27]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[28]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[29]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[30]" at rib.v(346)
Info (10041): Inferred latch for "s3_rd_addr_o[31]" at rib.v(346)
Info (12128): Elaborating entity "rom" for hierarchy "rom:u_rom"
Info (12128): Elaborating entity "ram" for hierarchy "ram:u_ram"
Info (12128): Elaborating entity "uart" for hierarchy "uart:u_uart"
Warning (10027): Verilog HDL or VHDL warning at the uart.v(187): index expression is not wide enough to address all of the elements in the array
Warning (10240): Verilog HDL Always Construct warning at uart.v(239): inferring latch(es) for variable "uart_rx_data_buf", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "uart_rx_data_buf[16]" at uart.v(239)
Info (10041): Inferred latch for "uart_rx_data_buf[17]" at uart.v(239)
Info (10041): Inferred latch for "uart_rx_data_buf[18]" at uart.v(239)
Info (10041): Inferred latch for "uart_rx_data_buf[19]" at uart.v(239)
Info (10041): Inferred latch for "uart_rx_data_buf[20]" at uart.v(239)
Info (10041): Inferred latch for "uart_rx_data_buf[21]" at uart.v(239)
Info (10041): Inferred latch for "uart_rx_data_buf[22]" at uart.v(239)
Info (10041): Inferred latch for "uart_rx_data_buf[23]" at uart.v(239)
Info (10041): Inferred latch for "uart_rx_data_buf[24]" at uart.v(239)
Info (10041): Inferred latch for "uart_rx_data_buf[25]" at uart.v(239)
Info (10041): Inferred latch for "uart_rx_data_buf[26]" at uart.v(239)
Info (10041): Inferred latch for "uart_rx_data_buf[27]" at uart.v(239)
Info (10041): Inferred latch for "uart_rx_data_buf[28]" at uart.v(239)
Info (10041): Inferred latch for "uart_rx_data_buf[29]" at uart.v(239)
Info (10041): Inferred latch for "uart_rx_data_buf[30]" at uart.v(239)
Info (10041): Inferred latch for "uart_rx_data_buf[31]" at uart.v(239)
Info (12128): Elaborating entity "gpio" for hierarchy "gpio:u_gpio"
Warning (276020): Inferred RAM node "ram:u_ram|_ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "rom:u_rom|_rom_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "rom:u_rom|_rom_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|regs" is uninferred due to asynchronous read logic
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram:u_ram|_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rom:u_rom|_rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rom:u_rom|_rom_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mul:u_mul|Mult0"
Info (12130): Elaborated megafunction instantiation "ram:u_ram|altsyncram:_ram_rtl_0"
Info (12133): Instantiated megafunction "ram:u_ram|altsyncram:_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ilc1.tdf
    Info (12023): Found entity 1: altsyncram_ilc1
Info (12130): Elaborated megafunction instantiation "RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mul:u_mul|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mul:u_mul|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt
Info (13014): Ignored 222 buffer(s)
    Info (13019): Ignored 222 SOFT buffer(s)
Warning (13012): Latch rib:u_rib|s3_rd_addr_o[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|hold_flag_reg[1]
Warning (13012): Latch rib:u_rib|s3_rd_addr_o[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|hold_flag_reg[1]
Warning (13012): Latch rib:u_rib|s3_rd_addr_o[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|hold_flag_reg[1]
Warning (13012): Latch rib:u_rib|s3_rd_addr_o[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|hold_flag_reg[1]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/cpu_prj.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6236 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 6123 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4701 megabytes
    Info: Processing ended: Fri Jul 21 22:30:20 2023
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/cpu_prj.map.smsg.


