PPA Report for xor_gate_level.v (Module: xor_gate_level)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 6
FF Count: 6
IO Count: 3
Cell Count: 21

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 522.17 MHz
Reg-to-Reg Critical Path Delay: 3.400 ns

POWER METRICS:
-------------
Total Power Consumption: 0.728 W
