
*** Running vivado
    with args -log design_1_module_commande_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_module_commande_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_module_commande_0_0.tcl -notrace
Command: synth_design -top design_1_module_commande_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_module_commande_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9156
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1133.816 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_module_commande_0_0' [f:/Xilinx/Projects/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_module_commande_0_0/synth/design_1_module_commande_0_0.vhd:68]
	Parameter nbtn bound to: 4 - type: integer 
	Parameter mode_simulation bound to: 1'b0 
INFO: [Synth 8-3491] module 'module_commande' declared at 'F:/Xilinx/Projects/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd:13' bound to instance 'U0' of component 'module_commande' [f:/Xilinx/Projects/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_module_commande_0_0/synth/design_1_module_commande_0_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'module_commande' [F:/Xilinx/Projects/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd:26]
	Parameter nbtn bound to: 4 - type: integer 
	Parameter mode_simulation bound to: 1'b0 
	Parameter nbtn bound to: 4 - type: integer 
	Parameter mode_simul bound to: 1'b0 
INFO: [Synth 8-3491] module 'conditionne_btn_v7' declared at 'F:/Xilinx/Projects/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/conditionne_btn_v7.vhd:28' bound to instance 'inst_cond_btn' of component 'conditionne_btn_v7' [F:/Xilinx/Projects/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd:52]
INFO: [Synth 8-638] synthesizing module 'conditionne_btn_v7' [F:/Xilinx/Projects/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/conditionne_btn_v7.vhd:42]
	Parameter nbtn bound to: 4 - type: integer 
	Parameter mode_simul bound to: 1'b0 
INFO: [Synth 8-3491] module 'strb_gen' declared at 'F:/Xilinx/Projects/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/strb_gen_v3.vhd:30' bound to instance 'inst_strb_bit' of component 'strb_gen' [F:/Xilinx/Projects/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/conditionne_btn_v7.vhd:88]
INFO: [Synth 8-638] synthesizing module 'strb_gen' [F:/Xilinx/Projects/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/strb_gen_v3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'strb_gen' (1#1) [F:/Xilinx/Projects/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/strb_gen_v3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'conditionne_btn_v7' (2#1) [F:/Xilinx/Projects/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/conditionne_btn_v7.vhd:42]
WARNING: [Synth 8-614] signal 'd_reset' is read in the process but is not in the sensitivity list [F:/Xilinx/Projects/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'module_commande' (3#1) [F:/Xilinx/Projects/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'design_1_module_commande_0_0' (4#1) [f:/Xilinx/Projects/S4_APP2/pb_logique_seq.gen/sources_1/bd/design_1/ip/design_1_module_commande_0_0/synth/design_1_module_commande_0_0.vhd:68]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1133.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1133.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1133.816 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1133.816 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1133.816 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1133.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1133.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1133.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1133.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1133.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1133.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1133.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1133.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     1|
|3     |LUT2   |     2|
|4     |LUT4   |     1|
|5     |LUT6   |     3|
|6     |FDCE   |     4|
|7     |FDRE   |    34|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-------------------+------+
|      |Instance            |Module             |Cells |
+------+--------------------+-------------------+------+
|1     |top                 |                   |    50|
|2     |  U0                |module_commande    |    50|
|3     |    inst_cond_btn   |conditionne_btn_v7 |    44|
|4     |      inst_strb_bit |strb_gen           |     2|
+------+--------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1133.816 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1133.816 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1133.816 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1133.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1134.254 ; gain = 0.438
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'F:/Xilinx/Projects/S4_APP2/pb_logique_seq.runs/design_1_module_commande_0_0_synth_1/design_1_module_commande_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1503.203 ; gain = 368.949
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/Xilinx/Projects/S4_APP2/pb_logique_seq.runs/design_1_module_commande_0_0_synth_1/design_1_module_commande_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_module_commande_0_0_utilization_synth.rpt -pb design_1_module_commande_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 30 14:27:35 2024...
