// Seed: 3412368319
module module_0;
  wire id_1;
endmodule
module module_1 (
    output uwire   id_0,
    output supply0 id_1
);
  wire id_3;
  logic [7:0] id_4;
  wire id_5;
  assign id_1 = id_5;
  id_6 :
  assert property (@(posedge id_4[1 : 1]) id_3 + 1)
  else $display(id_6, id_3);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  always @(negedge id_2) begin
    id_1 <= 1'b0;
    if (id_1) begin
      id_2 <= 1;
    end else begin
      if ((1)) $display;
    end
  end
  module_0();
  assign id_2 = 1 ? 0 : id_2;
  generate
    assign id_2 = 1'b0;
  endgenerate
endmodule
