@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_29.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_27.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_26.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_mul_div.v":405:2:405:7|Removing sequential instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.div.divisor_rep[32:0] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.div.divisor[32:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA239 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\corei2c\7.2.101\rtl\vlog\core\corei2creal.v":785:9:785:12|ROM sersta_write_proc\.sersta_2[4:0] (in view: work.COREI2C_COREI2CREAL_Z11(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\corei2c\7.2.101\rtl\vlog\core\corei2creal.v":785:9:785:12|ROM sersta_write_proc\.sersta_2[4:0] (in view: work.COREI2C_COREI2CREAL_Z11(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.debugInterrupts.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_31.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_30.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_28.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_25.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_24.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_23.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_22.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_21.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_20.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_19.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_18.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_17.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_16.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_15.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_14.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_13.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_12.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_11.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_10.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_9.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_8.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_7.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_6.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_5.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_4.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_3.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_2.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_1.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_1.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. 
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit AHB_MEM_0.AHB_MEM_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Removing sequential instance AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.PWRITE because it is equivalent to instance AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[2] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram1_[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram0_[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[8] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[7] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[8] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[7] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_2.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_3.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_4.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_5.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_6.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_7.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_8.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_9.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_10.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_11.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_12.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_13.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_14.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_15.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[11] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[11] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_3[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_2[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_1[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v":90:2:90:7|RAM MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.ram[20:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Register bit s1_req_cmd[4] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Register bit s1_req_tag[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Register bit pstore1_cmd[4] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v":91:2:91:7|RAM MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v":91:2:91:7|RAM MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.ram[19:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_4_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_4_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_3_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_3_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_2_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_2_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_1_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_1_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_0_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Register bit elts_0_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|RAM _T_1151_1[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|RAM _T_1151[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[30] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[29] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[28] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[27] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[26] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[25] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[24] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[23] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[22] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[21] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[20] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[19] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[18] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[17] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[16] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[15] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[14] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[13] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[12] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[11] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[10] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[9] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[8] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[7] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[6] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[5] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Register bit ex_cause[4] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Register bit CORECONFIGP_0.paddr[16] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[31] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[30] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[29] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[28] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[27] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[26] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[25] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[24] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[23] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[22] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[21] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[20] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[19] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[6] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[4] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[2] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[0] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[6] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[4] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[2] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[0] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Removing instance MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[18] because it is equivalent to instance MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreconfigmaster\2.1.102\rtl\vlog\core\coreconfigmaster.v":723:4:723:9|Register bit HSIZE[2] (in view view:work.CoreConfigMaster_Z13(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.ex_reg_pc[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket.v":2835:2:2835:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.mem_reg_pc[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_size[0] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_source. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Removing instance AHBtoAPB3_0.AHBtoAPB3_0.U_PenableScheduler.PENABLE because it is equivalent to instance AHBtoAPB3_0.AHBtoAPB3_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[9] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[15] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[14] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[13] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[12] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[11] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[10] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram1_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v":555:59:555:64|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v":555:59:555:64|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v":555:59:555:64|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v":555:59:555:64|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v":555:59:555:64|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[17] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[16] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[15] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[14] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[13] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[12] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[11] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[9] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[8] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[7] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[6] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[30] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[29] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[28] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[27] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[26] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[25] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[24] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[23] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[22] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[21] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[20] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[19] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_csrfile.v":1556:2:1556:7|Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[18] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW150 :|Clock COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W: MT246 :"c:\users\cheec\desktop\master\igl2_miv_freertos_demo\component\work\mss_subsystem_sb\ccc_0\mss_subsystem_sb_ccc_0_fccc.v":23:36:23:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK.
@W: MT447 :"c:/users/cheec/desktop/master/igl2_miv_freertos_demo/designer/top_level/synthesis.fdc":14:0:14:0|Timing constraint (from [get_cells { MSS_SubSystem_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_rcosc MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/cheec/desktop/master/igl2_miv_freertos_demo/designer/top_level/synthesis.fdc":15:0:15:0|Timing constraint (from [get_cells { MSS_SubSystem_sb_0.CORERESETP_0.MSS_HPMS_READY_int MSS_SubSystem_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { MSS_SubSystem_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/cheec/desktop/master/igl2_miv_freertos_demo/designer/top_level/synthesis.fdc":17:0:17:0|Timing constraint (through [get_pins { MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/cheec/desktop/master/igl2_miv_freertos_demo/designer/top_level/synthesis.fdc":18:0:18:0|Timing constraint (through [get_pins { MSS_SubSystem_sb_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/cheec/desktop/master/igl2_miv_freertos_demo/designer/top_level/synthesis.fdc":19:0:19:0|Timing constraint (from [get_clocks { TCK }] to [get_clocks { MSS_SubSystem_sb_0/CCC_0/GL0 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/cheec/desktop/master/igl2_miv_freertos_demo/designer/top_level/synthesis.fdc":20:0:20:0|Timing constraint (from [get_clocks { MSS_SubSystem_sb_0/CCC_0/GL0 }] to [get_clocks { TCK }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT443 :"c:/users/cheec/desktop/master/igl2_miv_freertos_demo/designer/top_level/synthesis.fdc":21:0:21:0|Timing constraint (through [get_nets { MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSEL MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }] to [get_cells { MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY* MSS_SubSystem_sb_0.CORECONFIGP_0.state[0] }]) (max delay 0.000000) was not applied to the design because none of the paths specified by the constraint exist in the design 
