/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [14:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  reg [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [5:0] celloutsig_0_43z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_68z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_93z;
  wire celloutsig_0_94z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [16:0] celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~in_data[34];
  assign celloutsig_0_10z = ~celloutsig_0_8z;
  assign celloutsig_0_93z = ~celloutsig_0_37z;
  assign celloutsig_1_3z = ~celloutsig_1_0z;
  assign celloutsig_1_11z = ~celloutsig_1_17z;
  assign celloutsig_0_23z = ~celloutsig_0_13z;
  assign celloutsig_0_37z = in_data[13] | ~(celloutsig_0_15z);
  assign celloutsig_0_7z = celloutsig_0_1z | ~(celloutsig_0_2z);
  assign celloutsig_0_8z = celloutsig_0_1z | ~(in_data[34]);
  assign celloutsig_1_2z = celloutsig_1_0z | ~(in_data[120]);
  assign celloutsig_1_7z = celloutsig_1_0z | ~(celloutsig_1_17z);
  assign celloutsig_1_10z = in_data[163] | ~(celloutsig_1_6z);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(in_data[41]);
  assign celloutsig_0_19z = celloutsig_0_17z | ~(celloutsig_0_0z);
  assign celloutsig_0_22z = celloutsig_0_3z[3] | ~(celloutsig_0_18z);
  assign celloutsig_0_2z = celloutsig_0_1z | ~(celloutsig_0_0z);
  assign celloutsig_0_20z = celloutsig_0_2z | celloutsig_0_7z;
  assign celloutsig_0_4z = in_data[58] | in_data[26];
  assign celloutsig_0_48z = celloutsig_0_12z | celloutsig_0_17z;
  assign celloutsig_0_9z = celloutsig_0_2z | celloutsig_0_5z;
  assign celloutsig_1_6z = in_data[118] | in_data[151];
  assign celloutsig_1_8z = celloutsig_1_2z | in_data[127];
  assign celloutsig_1_9z = in_data[171] | celloutsig_1_0z;
  assign celloutsig_0_15z = celloutsig_0_8z | celloutsig_0_11z[5];
  assign celloutsig_0_32z = celloutsig_0_20z | celloutsig_0_12z;
  assign celloutsig_0_36z = ! { celloutsig_0_27z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_32z, celloutsig_0_16z, celloutsig_0_33z, celloutsig_0_16z, celloutsig_0_20z };
  assign celloutsig_0_40z = ! { in_data[20:9], celloutsig_0_18z, celloutsig_0_5z };
  assign celloutsig_0_42z = ! { celloutsig_0_3z[3:1], celloutsig_0_3z[1], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_20z };
  assign celloutsig_0_49z = ! { celloutsig_0_0z, celloutsig_0_42z, celloutsig_0_5z, celloutsig_0_40z, celloutsig_0_1z, celloutsig_0_36z, celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_1_0z = ! in_data[159:143];
  assign celloutsig_0_18z = ! { celloutsig_0_3z[3:1], celloutsig_0_3z[1], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_13z, in_data[34], celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_0_21z = ! { celloutsig_0_3z[3:1], celloutsig_0_3z[1], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_25z = ! { in_data[36:11], celloutsig_0_18z };
  assign celloutsig_0_33z = ! { celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_17z };
  assign celloutsig_0_0z = in_data[90:88] < in_data[60:58];
  assign celloutsig_0_94z = { celloutsig_0_68z[0], celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z } < { celloutsig_0_43z[4:1], celloutsig_0_25z };
  assign celloutsig_0_43z = ~ { in_data[89:87], celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_12z };
  assign celloutsig_0_68z = ~ { in_data[29:27], celloutsig_0_4z, celloutsig_0_59z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_37z };
  assign celloutsig_0_51z = celloutsig_0_49z & celloutsig_0_48z;
  assign celloutsig_0_59z = celloutsig_0_51z & in_data[34];
  assign celloutsig_1_1z = in_data[162] & in_data[161];
  assign celloutsig_1_17z = celloutsig_1_3z & in_data[172];
  assign celloutsig_1_18z = celloutsig_1_13z[12] & celloutsig_1_8z;
  assign celloutsig_1_19z = in_data[153] & celloutsig_1_9z;
  assign celloutsig_0_12z = celloutsig_0_9z & celloutsig_0_10z;
  assign celloutsig_0_13z = in_data[34] & celloutsig_0_10z;
  assign celloutsig_0_14z = celloutsig_0_13z & in_data[16];
  assign celloutsig_0_16z = celloutsig_0_4z & celloutsig_0_2z;
  assign celloutsig_0_17z = celloutsig_0_16z & celloutsig_0_11z[1];
  assign celloutsig_0_26z = celloutsig_0_18z & celloutsig_0_3z[2];
  assign celloutsig_0_27z = celloutsig_0_20z & celloutsig_0_8z;
  always_latch
    if (celloutsig_1_19z) celloutsig_0_11z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_11z = in_data[46:32];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_29z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_29z = { celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_17z };
  assign { celloutsig_0_3z[1], celloutsig_0_3z[3:2] } = ~ { celloutsig_0_1z, in_data[66:65] };
  assign { celloutsig_1_13z[12], celloutsig_1_13z[16], celloutsig_1_13z[6], celloutsig_1_13z[8], celloutsig_1_13z[11], celloutsig_1_13z[14], celloutsig_1_13z[15], celloutsig_1_13z[2], celloutsig_1_13z[5], celloutsig_1_13z[13] } = ~ { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_3z[0] = celloutsig_0_3z[1];
  assign { celloutsig_1_13z[10:9], celloutsig_1_13z[7], celloutsig_1_13z[4:3], celloutsig_1_13z[1:0] } = { celloutsig_1_13z[12], celloutsig_1_13z[14], celloutsig_1_13z[11], celloutsig_1_13z[13], celloutsig_1_13z[13], celloutsig_1_13z[16], celloutsig_1_13z[14] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_94z };
endmodule
