<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li><li class="navelem"><a class="el" href="dir_6afb80854b358a1199136b8d045fe4e9.html">SelectionDAG</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">ScheduleDAGRRList.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ArrayRef_8h_source.html">llvm/ADT/ArrayRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DenseMap_8h_source.html">llvm/ADT/DenseMap.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallVector_8h_source.html">llvm/ADT/SmallVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ISDOpcodes_8h_source.html">llvm/CodeGen/ISDOpcodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineOperand_8h_source.html">llvm/CodeGen/MachineOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ScheduleDAG_8h_source.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ScheduleHazardRecognizer_8h_source.html">llvm/CodeGen/ScheduleHazardRecognizer.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SchedulerRegistry_8h_source.html">llvm/CodeGen/SchedulerRegistry.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SelectionDAGISel_8h_source.html">llvm/CodeGen/SelectionDAGISel.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SelectionDAGNodes_8h_source.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetLowering_8h_source.html">llvm/CodeGen/TargetLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOpcodes_8h_source.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetSubtargetInfo_8h_source.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</code><br />
<code>#include &quot;llvm/Config/llvm-config.h&quot;</code><br />
<code>#include &quot;<a class="el" href="InlineAsm_8h_source.html">llvm/IR/InlineAsm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCInstrDesc_8h_source.html">llvm/MC/MCInstrDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCRegisterInfo_8h_source.html">llvm/MC/MCRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Casting_8h_source.html">llvm/Support/Casting.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CodeGen_8h_source.html">llvm/Support/CodeGen.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Compiler_8h_source.html">llvm/Support/Compiler.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineValueType_8h_source.html">llvm/Support/MachineValueType.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &lt;algorithm&gt;</code><br />
<code>#include &lt;cassert&gt;</code><br />
<code>#include &lt;cstdint&gt;</code><br />
<code>#include &lt;cstdlib&gt;</code><br />
<code>#include &lt;iterator&gt;</code><br />
<code>#include &lt;limits&gt;</code><br />
<code>#include &lt;memory&gt;</code><br />
<code>#include &lt;utility&gt;</code><br />
<code>#include &lt;vector&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for ScheduleDAGRRList.cpp:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="ScheduleDAGRRList_8cpp__incl.svg" width="6843" height="798"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="ScheduleDAGRRList_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;pre-<a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>-sched&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:af005d4804776b4284edb6300f6ba8506"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#af005d4804776b4284edb6300f6ba8506">STATISTIC</a> (NumBacktracks, &quot;Number of times scheduler backtracked&quot;)</td></tr>
<tr class="separator:af005d4804776b4284edb6300f6ba8506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b77f4f1f942ed0138e336de653df2c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a72b77f4f1f942ed0138e336de653df2c">STATISTIC</a> (NumUnfolds, &quot;Number of <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> unfolded&quot;)</td></tr>
<tr class="separator:a72b77f4f1f942ed0138e336de653df2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b20a6ac491a56865c4719f23882aa13"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a0b20a6ac491a56865c4719f23882aa13">STATISTIC</a> (NumDups, &quot;Number of duplicated <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a>&quot;)</td></tr>
<tr class="separator:a0b20a6ac491a56865c4719f23882aa13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19cae8740dfee526277bdc4f3315ffb0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a19cae8740dfee526277bdc4f3315ffb0">STATISTIC</a> (NumPRCopies, &quot;Number of physical register <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a>&quot;)</td></tr>
<tr class="separator:a19cae8740dfee526277bdc4f3315ffb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75eb4d99ebf26777f16034567505166b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a75eb4d99ebf26777f16034567505166b">GetCostForDef</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html">ScheduleDAGSDNodes::RegDefIter</a> &amp;RegDefPos, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *TLI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;RegClass, <a class="el" href="classunsigned.html">unsigned</a> &amp;Cost, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)</td></tr>
<tr class="memdesc:a75eb4d99ebf26777f16034567505166b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GetCostForDef - Looks up the register class and cost for a given definition.  <a href="#a75eb4d99ebf26777f16034567505166b">More...</a><br /></td></tr>
<tr class="separator:a75eb4d99ebf26777f16034567505166b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf4053dbca77629ac65f4039a774fae"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a1bf4053dbca77629ac65f4039a774fae">IsChainDependent</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Outer, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Inner, <a class="el" href="classunsigned.html">unsigned</a> NestLevel, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="memdesc:a1bf4053dbca77629ac65f4039a774fae"><td class="mdescLeft">&#160;</td><td class="mdescRight">IsChainDependent - Test if Outer is reachable from Inner through chain dependencies.  <a href="#a1bf4053dbca77629ac65f4039a774fae">More...</a><br /></td></tr>
<tr class="separator:a1bf4053dbca77629ac65f4039a774fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b52e2dd5ab911c1f8d335fbd16e7efc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a8b52e2dd5ab911c1f8d335fbd16e7efc">FindCallSeqStart</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;NestLevel, <a class="el" href="classunsigned.html">unsigned</a> &amp;MaxNest, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="memdesc:a8b52e2dd5ab911c1f8d335fbd16e7efc"><td class="mdescLeft">&#160;</td><td class="mdescRight">FindCallSeqStart - Starting from the (lowered) CALLSEQ_END node, locate the corresponding (lowered) CALLSEQ_BEGIN node.  <a href="#a8b52e2dd5ab911c1f8d335fbd16e7efc">More...</a><br /></td></tr>
<tr class="separator:a8b52e2dd5ab911c1f8d335fbd16e7efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420129a3b8db368bc6768ddb7293255d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a420129a3b8db368bc6768ddb7293255d">resetVRegCycle</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a420129a3b8db368bc6768ddb7293255d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa405be8f26bc0ffcd089589d15327400"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#aa405be8f26bc0ffcd089589d15327400">isOperandOf</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:aa405be8f26bc0ffcd089589d15327400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28587903fe646efc2cdcbab03d1dae6f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a28587903fe646efc2cdcbab03d1dae6f">getPhysicalRegisterVT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="memdesc:a28587903fe646efc2cdcbab03d1dae6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">getPhysicalRegisterVT - Returns the ValueType of the physical register definition of the specified node.  <a href="#a28587903fe646efc2cdcbab03d1dae6f">More...</a><br /></td></tr>
<tr class="separator:a28587903fe646efc2cdcbab03d1dae6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a011aad37b1717a4d3b996d36772fb222"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a011aad37b1717a4d3b996d36772fb222">CheckForLiveRegDef</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> **LiveRegDefs, <a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, 4 &gt; &amp;RegAdded, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;LRegs, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a011aad37b1717a4d3b996d36772fb222"><td class="mdescLeft">&#160;</td><td class="mdescRight">CheckForLiveRegDef - Return true and update live register vector if the specified register def of the specified SUnit clobbers any "live" registers.  <a href="#a011aad37b1717a4d3b996d36772fb222">More...</a><br /></td></tr>
<tr class="separator:a011aad37b1717a4d3b996d36772fb222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa57d7bf0cbe9cf8f9a98db9363ec17cb"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#aa57d7bf0cbe9cf8f9a98db9363ec17cb">CheckForLiveRegDefMasked</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *RegMask, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt; LiveRegDefs, <a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, 4 &gt; &amp;RegAdded, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;LRegs)</td></tr>
<tr class="memdesc:aa57d7bf0cbe9cf8f9a98db9363ec17cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CheckForLiveRegDefMasked - Check for any live physregs that are clobbered by RegMask, and add them to LRegs.  <a href="#aa57d7bf0cbe9cf8f9a98db9363ec17cb">More...</a><br /></td></tr>
<tr class="separator:aa57d7bf0cbe9cf8f9a98db9363ec17cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef20d4ef80e5b83336663bd196754e33"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#aef20d4ef80e5b83336663bd196754e33">getNodeRegMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:aef20d4ef80e5b83336663bd196754e33"><td class="mdescLeft">&#160;</td><td class="mdescRight">getNodeRegMask - Returns the register mask attached to an SDNode, if any.  <a href="#aef20d4ef80e5b83336663bd196754e33">More...</a><br /></td></tr>
<tr class="separator:aef20d4ef80e5b83336663bd196754e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49ea8879ebf41e521f4f48838e17b6c"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#ac49ea8879ebf41e521f4f48838e17b6c">checkSpecialNodes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *left, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *right)</td></tr>
<tr class="separator:ac49ea8879ebf41e521f4f48838e17b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1dbaf0e42fc61259e10468caeb7f4b5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#af1dbaf0e42fc61259e10468caeb7f4b5">CalcNodeSethiUllmanNumber</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;SUNumbers)</td></tr>
<tr class="memdesc:af1dbaf0e42fc61259e10468caeb7f4b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CalcNodeSethiUllmanNumber - Compute Sethi Ullman number.  <a href="#af1dbaf0e42fc61259e10468caeb7f4b5">More...</a><br /></td></tr>
<tr class="separator:af1dbaf0e42fc61259e10468caeb7f4b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addc8ecda6f7aec38ce2769862c04eb0f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#addc8ecda6f7aec38ce2769862c04eb0f">closestSucc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:addc8ecda6f7aec38ce2769862c04eb0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">closestSucc - Returns the scheduled cycle of the successor which is closest to the current cycle.  <a href="#addc8ecda6f7aec38ce2769862c04eb0f">More...</a><br /></td></tr>
<tr class="separator:addc8ecda6f7aec38ce2769862c04eb0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af07e92d835d198619f6f5c1afd59bd8a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#af07e92d835d198619f6f5c1afd59bd8a">calcMaxScratches</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:af07e92d835d198619f6f5c1afd59bd8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">calcMaxScratches - Returns an cost estimate of the worse case requirement for scratch registers, i.e.  <a href="#af07e92d835d198619f6f5c1afd59bd8a">More...</a><br /></td></tr>
<tr class="separator:af07e92d835d198619f6f5c1afd59bd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16fdb3e37daf197199709a37540402d0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a16fdb3e37daf197199709a37540402d0">hasOnlyLiveInOpers</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:a16fdb3e37daf197199709a37540402d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">hasOnlyLiveInOpers - Return true if SU has only value predecessors that are CopyFromReg from a virtual register.  <a href="#a16fdb3e37daf197199709a37540402d0">More...</a><br /></td></tr>
<tr class="separator:a16fdb3e37daf197199709a37540402d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c99596004378b139e9ab48fae048dc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a22c99596004378b139e9ab48fae048dc">hasOnlyLiveOutUses</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:a22c99596004378b139e9ab48fae048dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">hasOnlyLiveOutUses - Return true if SU has only value successors that are CopyToReg to a virtual register.  <a href="#a22c99596004378b139e9ab48fae048dc">More...</a><br /></td></tr>
<tr class="separator:a22c99596004378b139e9ab48fae048dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91d04d52105b5c8ba8626a9a64bffc61"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a91d04d52105b5c8ba8626a9a64bffc61">initVRegCycle</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a91d04d52105b5c8ba8626a9a64bffc61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9a23658447d6c412d2a47f78b465016"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#ae9a23658447d6c412d2a47f78b465016">hasVRegCycleUse</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:ae9a23658447d6c412d2a47f78b465016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8127bf55bc75e880ae5830edbebf065d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a8127bf55bc75e880ae5830edbebf065d">BUHasStall</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, int Height, RegReductionPQBase *SPQ)</td></tr>
<tr class="separator:a8127bf55bc75e880ae5830edbebf065d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af872650583e3ccb09205d6a9832026b2"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#af872650583e3ccb09205d6a9832026b2">BUCompareLatency</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *left, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *right, <a class="el" href="classbool.html">bool</a> checkPref, RegReductionPQBase *SPQ)</td></tr>
<tr class="separator:af872650583e3ccb09205d6a9832026b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c9777fccc67ab82fb3d6067611ba1c2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a7c9777fccc67ab82fb3d6067611ba1c2">BURRSort</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *left, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *right, RegReductionPQBase *SPQ)</td></tr>
<tr class="separator:a7c9777fccc67ab82fb3d6067611ba1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07e9d7ff453553fd3e5e64c9d93d5d07"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a07e9d7ff453553fd3e5e64c9d93d5d07">canEnableCoalescing</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a07e9d7ff453553fd3e5e64c9d93d5d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a533e8228c87838f5c738d087a8512fa1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a533e8228c87838f5c738d087a8512fa1">canClobberReachingPhysRegUse</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *DepSU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, ScheduleDAGRRList *scheduleDAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a533e8228c87838f5c738d087a8512fa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">canClobberReachingPhysRegUse - True if SU would clobber one of it's successor's explicit physregs whose definition can reach DepSU.  <a href="#a533e8228c87838f5c738d087a8512fa1">More...</a><br /></td></tr>
<tr class="separator:a533e8228c87838f5c738d087a8512fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a91ff524836d3fca6cabe37c8fb7dc5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a6a91ff524836d3fca6cabe37c8fb7dc5">canClobberPhysRegDefs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a6a91ff524836d3fca6cabe37c8fb7dc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">canClobberPhysRegDefs - True if SU would clobber one of SuccSU's physical register defs.  <a href="#a6a91ff524836d3fca6cabe37c8fb7dc5">More...</a><br /></td></tr>
<tr class="separator:a6a91ff524836d3fca6cabe37c8fb7dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:aef208d923fb408a250bd3f286f02633d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#aef208d923fb408a250bd3f286f02633d">burrListDAGScheduler</a> (&quot;list-burr&quot;, &quot;Bottom-up register <a class="el" href="StraightLineStrengthReduce_8cpp.html#a7b51b9df5e7db582597e8556087c71ce">reduction</a> list scheduling&quot;, createBURRListDAGScheduler)</td></tr>
<tr class="separator:aef208d923fb408a250bd3f286f02633d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b38fd7393ab3066460b1223af36eb3d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a0b38fd7393ab3066460b1223af36eb3d">sourceListDAGScheduler</a> (&quot;source&quot;, &quot;Similar to list-burr but schedules in source &quot; &quot;order when possible&quot;, createSourceListDAGScheduler)</td></tr>
<tr class="separator:a0b38fd7393ab3066460b1223af36eb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d109c39570a54b879a3bcd539df9da"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a43d109c39570a54b879a3bcd539df9da">hybridListDAGScheduler</a> (&quot;list-hybrid&quot;, &quot;Bottom-up register pressure aware list scheduling &quot; &quot;which tries to balance latency and register pressure&quot;, createHybridListDAGScheduler)</td></tr>
<tr class="separator:a43d109c39570a54b879a3bcd539df9da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a80798af28a7ae056be4fc683e94fb7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a3a80798af28a7ae056be4fc683e94fb7">ILPListDAGScheduler</a> (&quot;list-ilp&quot;, &quot;Bottom-up register pressure aware list scheduling &quot; &quot;which tries to balance ILP and register pressure&quot;, createILPListDAGScheduler)</td></tr>
<tr class="separator:a3a80798af28a7ae056be4fc683e94fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9f86f38dcf5ed3a21d4d0574c468eb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#aba9f86f38dcf5ed3a21d4d0574c468eb">DisableSchedCycles</a> (&quot;disable-sched-cycles&quot;, cl::Hidden, cl::init(<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable cycle-level precision during preRA scheduling&quot;))</td></tr>
<tr class="separator:aba9f86f38dcf5ed3a21d4d0574c468eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e3abf3dd5834c82a26255b17ff13aa4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a8e3abf3dd5834c82a26255b17ff13aa4">DisableSchedRegPressure</a> (&quot;disable-sched-reg-pressure&quot;, cl::Hidden, cl::init(<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable regpressure priority in sched=list-ilp&quot;))</td></tr>
<tr class="separator:a8e3abf3dd5834c82a26255b17ff13aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c324c0df33f17173f929db182c106f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a03c324c0df33f17173f929db182c106f">DisableSchedLiveUses</a> (&quot;disable-sched-live-uses&quot;, cl::Hidden, cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable live <a class="el" href="PGOInstrumentation_8cpp.html#a72bccf07dbc39aa2557bf2298d0024a7">use</a> priority in sched=list-ilp&quot;))</td></tr>
<tr class="separator:a03c324c0df33f17173f929db182c106f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad459318e5f05feb310655a5a52ddcf07"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#ad459318e5f05feb310655a5a52ddcf07">DisableSchedVRegCycle</a> (&quot;disable-sched-vrcycle&quot;, cl::Hidden, cl::init(<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable virtual register cycle interference <a class="el" href="ImplicitNullChecks_8cpp.html#a9a4776a2cfc0bcc3774690aef4b43196">checks</a>&quot;))</td></tr>
<tr class="separator:ad459318e5f05feb310655a5a52ddcf07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af49b96c6cca1c8f1378366ab5c4e2efb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#af49b96c6cca1c8f1378366ab5c4e2efb">DisableSchedPhysRegJoin</a> (&quot;disable-sched-physreg-join&quot;, cl::Hidden, cl::init(<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable physreg def-<a class="el" href="PGOInstrumentation_8cpp.html#a72bccf07dbc39aa2557bf2298d0024a7">use</a> affinity&quot;))</td></tr>
<tr class="separator:af49b96c6cca1c8f1378366ab5c4e2efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5a6e8aa23b184657052b6b1747cb22"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#add5a6e8aa23b184657052b6b1747cb22">DisableSchedStalls</a> (&quot;disable-sched-stalls&quot;, cl::Hidden, cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable no-stall priority in sched=list-ilp&quot;))</td></tr>
<tr class="separator:add5a6e8aa23b184657052b6b1747cb22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af309d3baca21a07e883cb8e6daa1fccc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#af309d3baca21a07e883cb8e6daa1fccc">DisableSchedCriticalPath</a> (&quot;disable-sched-critical-path&quot;, cl::Hidden, cl::init(<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable critical path priority in sched=list-ilp&quot;))</td></tr>
<tr class="separator:af309d3baca21a07e883cb8e6daa1fccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d782823a03fa1138d9f5b427721c868"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a5d782823a03fa1138d9f5b427721c868">DisableSchedHeight</a> (&quot;disable-sched-height&quot;, cl::Hidden, cl::init(<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable scheduled-height priority in sched=list-ilp&quot;))</td></tr>
<tr class="separator:a5d782823a03fa1138d9f5b427721c868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3710fd8a30c5e1ac35c80af278dd1677"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a3710fd8a30c5e1ac35c80af278dd1677">Disable2AddrHack</a> (&quot;disable-2addr-hack&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Disable scheduler's two-address hack&quot;))</td></tr>
<tr class="separator:a3710fd8a30c5e1ac35c80af278dd1677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc5b6f52fdd38b823cacc5fc95bf95c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a9cc5b6f52fdd38b823cacc5fc95bf95c">MaxReorderWindow</a> (&quot;max-sched-reorder&quot;, cl::Hidden, cl::init(6), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Number of <a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a> to allow ahead of the critical path &quot; &quot;in sched=list-ilp&quot;))</td></tr>
<tr class="separator:a9cc5b6f52fdd38b823cacc5fc95bf95c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b893be58b99aa6a21d18351761159f0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a6b893be58b99aa6a21d18351761159f0">AvgIPC</a> (&quot;sched-avg-ipc&quot;, cl::Hidden, cl::init(1), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Average inst/cycle whan no target itinerary exists.&quot;))</td></tr>
<tr class="separator:a6b893be58b99aa6a21d18351761159f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;pre-<a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>-sched&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00062">62</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="af872650583e3ccb09205d6a9832026b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af872650583e3ccb09205d6a9832026b2">&#9670;&nbsp;</a></span>BUCompareLatency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int BUCompareLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>left</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>right</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>checkPref</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegReductionPQBase *&#160;</td>
          <td class="paramname"><em>SPQ</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02471">2471</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02461">BUHasStall()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00398">llvm::SUnit::getDepth()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getHeight()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02442">hasVRegCycleUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l00103">llvm::Sched::ILP</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00273">llvm::SUnit::Latency</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00290">llvm::SUnit::SchedulingPref</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02522">BURRSort()</a>.</p>

</div>
</div>
<a id="a8127bf55bc75e880ae5830edbebf065d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8127bf55bc75e880ae5830edbebf065d">&#9670;&nbsp;</a></span>BUHasStall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> BUHasStall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Height</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegReductionPQBase *&#160;</td>
          <td class="paramname"><em>SPQ</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02461">2461</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleHazardRecognizer_8h_source.html#l00038">llvm::ScheduleHazardRecognizer::NoHazard</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02471">BUCompareLatency()</a>, and <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canEnableCoalescing()</a>.</p>

</div>
</div>
<a id="a7c9777fccc67ab82fb3d6067611ba1c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c9777fccc67ab82fb3d6067611ba1c2">&#9670;&nbsp;</a></span>BURRSort()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> BURRSort </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>left</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>right</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegReductionPQBase *&#160;</td>
          <td class="paramname"><em>SPQ</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02522">2522</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02471">BUCompareLatency()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02345">calcMaxScratches()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01931">checkSpecialNodes()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02327">closestSucc()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp.html#aba9f86f38dcf5ed3a21d4d0574c468eb">DisableSchedCycles</a>, <a class="el" href="ScheduleDAGRRList_8cpp.html#af49b96c6cca1c8f1378366ab5c4e2efb">DisableSchedPhysRegJoin</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00398">llvm::SUnit::getDepth()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getHeight()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00998">llvm::SDNode::getNumValues()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00280">llvm::SUnit::hasPhysRegDefs</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::isCall</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00276">llvm::SUnit::isCallOp</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00265">llvm::SUnit::NodeQueueId</a>, and <a class="el" href="ScheduleHazardRecognizer_8h_source.html#l00038">llvm::ScheduleHazardRecognizer::NoHazard</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canEnableCoalescing()</a>.</p>

</div>
</div>
<a id="af07e92d835d198619f6f5c1afd59bd8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af07e92d835d198619f6f5c1afd59bd8a">&#9670;&nbsp;</a></span>calcMaxScratches()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> calcMaxScratches </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>calcMaxScratches - Returns an cost estimate of the worse case requirement for scratch registers, i.e. </p>
<p>number of data dependencies. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02345">2345</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00161">llvm::SDep::isCtrl()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02522">BURRSort()</a>.</p>

</div>
</div>
<a id="af1dbaf0e42fc61259e10468caeb7f4b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1dbaf0e42fc61259e10468caeb7f4b5">&#9670;&nbsp;</a></span>CalcNodeSethiUllmanNumber()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> CalcNodeSethiUllmanNumber </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>SUNumbers</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CalcNodeSethiUllmanNumber - Compute Sethi Ullman number. </p>
<p>Smaller number is the higher priority. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01942">1942</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00166">llvm::SmallVectorTemplateCommon&lt; T &gt;::back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00176">llvm::ISD::CopyFromReg</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00171">llvm::ISD::CopyToReg</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="SmallVector_8h_source.html#l00055">llvm::SmallVectorBase::empty()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00095">for()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00309">GetCostForDef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00998">llvm::SDNode::getNumValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="MachineValueType_8h_source.html#l00212">llvm::MVT::Glue</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09049">llvm::SDNode::hasAnyUseOfValue()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00276">llvm::SUnit::isCallOp</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00161">llvm::SDep::isCtrl()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00713">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00148">llvm::ScheduleDAGSDNodes::RegDefIter::IsValid()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="Compiler_8h_source.html#l00492">LLVM_DUMP_METHOD</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00266">llvm::SUnit::NumPreds</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00272">llvm::SUnit::NumRegDefsLeft</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00267">llvm::SUnit::NumSuccs</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00269">llvm::SUnit::NumSuccsLeft</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="SmallVector_8h_source.html#l00225">llvm::SmallVectorTemplateBase&lt; T &gt;::pop_back()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="TargetLowering_8h_source.html#l00101">llvm::Sched::RegPressure</a>, <a class="el" href="NVPTX_8h_source.html#l00121">llvm::NVPTX::PTXCvtMode::RP</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00051">llvm::ISD::TokenFactor</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

</div>
</div>
<a id="a6a91ff524836d3fca6cabe37c8fb7dc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a91ff524836d3fca6cabe37c8fb7dc5">&#9670;&nbsp;</a></span>canClobberPhysRegDefs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canClobberPhysRegDefs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SuccSU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>canClobberPhysRegDefs - True if SU would clobber one of SuccSU's physical register defs. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02873">2873</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00615">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00176">llvm::ISD::CopyFromReg</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00171">llvm::ISD::CopyToReg</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00044">llvm::MCInstrInfo::get()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00973">llvm::SDNode::getGluedNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01334">getNodeRegMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00998">llvm::SDNode::getNumValues()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00580">getReg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="MachineValueType_8h_source.html#l00212">llvm::MVT::Glue</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09049">llvm::SDNode::hasAnyUseOfValue()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00281">llvm::SUnit::hasPhysRegClobbers</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00280">llvm::SUnit::hasPhysRegDefs</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00211">llvm::SDep::isAssignedRegDep()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00161">llvm::SDep::isCtrl()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00713">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00277">llvm::SUnit::isTwoAddress</a>, <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00266">llvm::SUnit::NumPreds</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00267">llvm::SUnit::NumSuccs</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00380">llvm::TargetRegisterInfo::regsOverlap()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00483">llvm::SDep::setSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

</div>
</div>
<a id="a533e8228c87838f5c738d087a8512fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a533e8228c87838f5c738d087a8512fa1">&#9670;&nbsp;</a></span>canClobberReachingPhysRegUse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canClobberReachingPhysRegUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>DepSU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ScheduleDAGRRList *&#160;</td>
          <td class="paramname"><em>scheduleDAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>canClobberReachingPhysRegUse - True if SU would clobber one of it's successor's explicit physregs whose definition can reach DepSU. </p>
<p>i.e. DepSU should not be scheduled above SU. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02837">2837</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00615">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00044">llvm::MCInstrInfo::get()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01334">getNodeRegMask()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00218">llvm::SDep::getReg()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00211">llvm::SDep::isAssignedRegDep()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00380">llvm::TargetRegisterInfo::regsOverlap()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>.</p>

</div>
</div>
<a id="a07e9d7ff453553fd3e5e64c9d93d5d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07e9d7ff453553fd3e5e64c9d93d5d07">&#9670;&nbsp;</a></span>canEnableCoalescing()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canEnableCoalescing </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">2710</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="APFloat_8h_source.html#l01233">llvm::abs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02461">BUHasStall()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02522">BURRSort()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01931">checkSpecialNodes()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00171">llvm::ISD::CopyToReg</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp.html#a3710fd8a30c5e1ac35c80af278dd1677">Disable2AddrHack</a>, <a class="el" href="ScheduleDAGRRList_8cpp.html#af309d3baca21a07e883cb8e6daa1fccc">DisableSchedCriticalPath</a>, <a class="el" href="ScheduleDAGRRList_8cpp.html#a5d782823a03fa1138d9f5b427721c868">DisableSchedHeight</a>, <a class="el" href="ScheduleDAGRRList_8cpp.html#a03c324c0df33f17173f929db182c106f">DisableSchedLiveUses</a>, <a class="el" href="ScheduleDAGRRList_8cpp.html#a8e3abf3dd5834c82a26255b17ff13aa4">DisableSchedRegPressure</a>, <a class="el" href="ScheduleDAGRRList_8cpp.html#add5a6e8aa23b184657052b6b1747cb22">DisableSchedStalls</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00398">llvm::SUnit::getDepth()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getHeight()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00741">llvm::SDNode::getNodeId()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00250">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00235">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00212">llvm::MCInstrDesc::getOperandConstraint()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02406">initVRegCycle()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::isCall</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00277">llvm::SUnit::isTwoAddress</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAGRRList_8cpp.html#a9cc5b6f52fdd38b823cacc5fc95bf95c">MaxReorderWindow</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00266">llvm::SUnit::NumPreds</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00267">llvm::SUnit::NumSuccs</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00250">llvm::SUnit::OrigNode</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00033">llvm::MCOI::TIED_TO</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00051">llvm::ISD::TokenFactor</a>.</p>

</div>
</div>
<a id="a011aad37b1717a4d3b996d36772fb222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a011aad37b1717a4d3b996d36772fb222">&#9670;&nbsp;</a></span>CheckForLiveRegDef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void CheckForLiveRegDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> **&#160;</td>
          <td class="paramname"><em>LiveRegDefs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, 4 &gt; &amp;&#160;</td>
          <td class="paramname"><em>RegAdded</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>LRegs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CheckForLiveRegDef - Return true and update live register vector if the specified register def of the specified SUnit clobbers any "live" registers. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01297">1297</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallSet_8h_source.html#l00180">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00797">llvm::MCRegAliasIterator::isValid()</a>, and <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01334">getNodeRegMask()</a>.</p>

</div>
</div>
<a id="aa57d7bf0cbe9cf8f9a98db9363ec17cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa57d7bf0cbe9cf8f9a98db9363ec17cb">&#9670;&nbsp;</a></span>CheckForLiveRegDefMasked()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void CheckForLiveRegDefMasked </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>RegMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt;&#160;</td>
          <td class="paramname"><em>LiveRegDefs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, 4 &gt; &amp;&#160;</td>
          <td class="paramname"><em>RegAdded</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>LRegs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CheckForLiveRegDefMasked - Check for any live physregs that are clobbered by RegMask, and add them to LRegs. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01319">1319</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00615">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="SmallSet_8h_source.html#l00180">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

</div>
</div>
<a id="ac49ea8879ebf41e521f4f48838e17b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac49ea8879ebf41e521f4f48838e17b6c">&#9670;&nbsp;</a></span>checkSpecialNodes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int checkSpecialNodes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>left</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>right</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01931">1931</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00286">llvm::SUnit::isScheduleLow</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02522">BURRSort()</a>, and <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canEnableCoalescing()</a>.</p>

</div>
</div>
<a id="addc8ecda6f7aec38ce2769862c04eb0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addc8ecda6f7aec38ce2769862c04eb0f">&#9670;&nbsp;</a></span>closestSucc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> closestSucc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>closestSucc - Returns the scheduled cycle of the successor which is closest to the current cycle. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02327">2327</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00171">llvm::ISD::CopyToReg</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getHeight()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00161">llvm::SDep::isCtrl()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02522">BURRSort()</a>.</p>

</div>
</div>
<a id="a8b52e2dd5ab911c1f8d335fbd16e7efc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b52e2dd5ab911c1f8d335fbd16e7efc">&#9670;&nbsp;</a></span>FindCallSeqStart()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDNode.html">SDNode</a>* FindCallSeqStart </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>NestLevel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>MaxNest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>FindCallSeqStart - Starting from the (lowered) CALLSEQ_END node, locate the corresponding (lowered) CALLSEQ_BEGIN node. </p>
<p>NestLevel and MaxNested are used in recursion to indcate the current level of nesting of CALLSEQ_BEGIN and CALLSEQ_END pairs, as well as the maximum level seen so far.</p>
<p>TODO: It would be better to give CALLSEQ_END an explicit operand to point to the corresponding CALLSEQ_BEGIN to avoid needing to search for it. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00489">489</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00046">llvm::ISD::EntryToken</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00185">llvm::TargetInstrInfo::getCallFrameDestroyOpcode()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00184">llvm::TargetInstrInfo::getCallFrameSetupOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00218">llvm::SDep::getReg()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00211">llvm::SDep::isAssignedRegDep()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00713">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00961">llvm::SDNode::op_values()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00051">llvm::ISD::TokenFactor</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

</div>
</div>
<a id="a75eb4d99ebf26777f16034567505166b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75eb4d99ebf26777f16034567505166b">&#9670;&nbsp;</a></span>GetCostForDef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void GetCostForDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html">ScheduleDAGSDNodes::RegDefIter</a> &amp;&#160;</td>
          <td class="paramname"><em>RegDefPos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *&#160;</td>
          <td class="paramname"><em>TLI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>RegClass</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Cost</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>GetCostForDef - Looks up the register class and cost for a given definition. </p>
<p>Typically this just means looking up the representative register class, but for untyped values (MVT::Untyped) it means inspecting the node's opcode to determine what register class is being generated. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00309">309</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00150">llvm::ScheduleDAGSDNodes::RegDefIter::GetValue()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00216">llvm::MVT::Untyped</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01942">CalcNodeSethiUllmanNumber()</a>.</p>

</div>
</div>
<a id="aef20d4ef80e5b83336663bd196754e33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef20d4ef80e5b83336663bd196754e33">&#9670;&nbsp;</a></span>getNodeRegMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a>* getNodeRegMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getNodeRegMask - Returns the register mask attached to an SDNode, if any. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01334">1334</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01297">CheckForLiveRegDef()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00218">llvm::SDep::getReg()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00211">llvm::SDep::isAssignedRegDep()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00961">llvm::SDNode::op_values()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02873">canClobberPhysRegDefs()</a>, and <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02837">canClobberReachingPhysRegUse()</a>.</p>

</div>
</div>
<a id="a28587903fe646efc2cdcbab03d1dae6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28587903fe646efc2cdcbab03d1dae6f">&#9670;&nbsp;</a></span>getPhysicalRegisterVT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MVT.html">MVT</a> getPhysicalRegisterVT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getPhysicalRegisterVT - Returns the ValueType of the physical register definition of the specified node. </p>
<p>FIXME: Move to SelectionDAG? </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01276">1276</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00176">llvm::ISD::CopyFromReg</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00044">llvm::MCInstrInfo::get()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00588">llvm::MCInstrDesc::getImplicitDefs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00250">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00198">llvm::MCInstrDesc::ImplicitDefs</a>.</p>

</div>
</div>
<a id="a16fdb3e37daf197199709a37540402d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16fdb3e37daf197199709a37540402d0">&#9670;&nbsp;</a></span>hasOnlyLiveInOpers()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasOnlyLiveInOpers </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>hasOnlyLiveInOpers - Return true if SU has only value predecessors that are CopyFromReg from a virtual register. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02356">2356</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00176">llvm::ISD::CopyFromReg</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00580">getReg()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00161">llvm::SDep::isCtrl()</a>, <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02406">initVRegCycle()</a>.</p>

</div>
</div>
<a id="a22c99596004378b139e9ab48fae048dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22c99596004378b139e9ab48fae048dc">&#9670;&nbsp;</a></span>hasOnlyLiveOutUses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasOnlyLiveOutUses </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>hasOnlyLiveOutUses - Return true if SU has only value successors that are CopyToReg to a virtual register. </p>
<p>This SU def is probably a liveout and it has no other use. It should be scheduled closer to the terminator. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02378">2378</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00171">llvm::ISD::CopyToReg</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00580">getReg()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00161">llvm::SDep::isCtrl()</a>, <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02406">initVRegCycle()</a>.</p>

</div>
</div>
<a id="ae9a23658447d6c412d2a47f78b465016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9a23658447d6c412d2a47f78b465016">&#9670;&nbsp;</a></span>hasVRegCycleUse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasVRegCycleUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02442">2442</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00176">llvm::ISD::CopyFromReg</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00161">llvm::SDep::isCtrl()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00274">llvm::SUnit::isVRegCycle</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02471">BUCompareLatency()</a>.</p>

</div>
</div>
<a id="a91d04d52105b5c8ba8626a9a64bffc61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91d04d52105b5c8ba8626a9a64bffc61">&#9670;&nbsp;</a></span>initVRegCycle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void initVRegCycle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02406">2406</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp.html#ad459318e5f05feb310655a5a52ddcf07">DisableSchedVRegCycle</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02356">hasOnlyLiveInOpers()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02378">hasOnlyLiveOutUses()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00161">llvm::SDep::isCtrl()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00274">llvm::SUnit::isVRegCycle</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canEnableCoalescing()</a>.</p>

</div>
</div>
<a id="a1bf4053dbca77629ac65f4039a774fae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bf4053dbca77629ac65f4039a774fae">&#9670;&nbsp;</a></span>IsChainDependent()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> IsChainDependent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Outer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Inner</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NestLevel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>IsChainDependent - Test if Outer is reachable from Inner through chain dependencies. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00440">440</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00046">llvm::ISD::EntryToken</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00185">llvm::TargetInstrInfo::getCallFrameDestroyOpcode()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00184">llvm::TargetInstrInfo::getCallFrameSetupOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00713">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00961">llvm::SDNode::op_values()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00051">llvm::ISD::TokenFactor</a>.</p>

</div>
</div>
<a id="aa405be8f26bc0ffcd089589d15327400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa405be8f26bc0ffcd089589d15327400">&#9670;&nbsp;</a></span>isOperandOf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isOperandOf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00970">970</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1SchedulingPriorityQueue.html#ad3004ef364238e718cb706252ae0fe15">llvm::SchedulingPriorityQueue::addNode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00072">llvm::SDep::Artificial</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00417">Copies</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00302">llvm::SUnit::CopyDstRC</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00304">llvm::SUnit::CopySrcRC</a>, <a class="el" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00053">llvm::SDep::Data</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00973">llvm::SDNode::getGluedNode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00741">llvm::SDNode::getNodeId()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00235">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00998">llvm::SDNode::getNumValues()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00212">llvm::MCInstrDesc::getOperandConstraint()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="MachineValueType_8h_source.html#l00212">llvm::MVT::Glue</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00200">llvm::SDep::isArtificial()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00283">llvm::SUnit::isAvailable</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00278">llvm::SUnit::isCommutable</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00479">llvm::MCInstrDesc::isCommutable()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00161">llvm::SDep::isCtrl()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00284">llvm::SUnit::isScheduled</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00277">llvm::SUnit::isTwoAddress</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00273">llvm::SUnit::Latency</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00272">llvm::SUnit::NumRegDefsLeft</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00269">llvm::SUnit::NumSuccsLeft</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00961">llvm::SDNode::op_values()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00147">llvm::SDep::setLatency()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00744">llvm::SDNode::setNodeId()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00483">llvm::SDep::setSUnit()</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00033">llvm::MCOI::TIED_TO</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00518">llvm::SchedulingPriorityQueue::tracksRegPressure()</a>, and <a class="el" href="classllvm_1_1SchedulingPriorityQueue.html#ae786b608765a20cdd6d9c9e3b40195f1">llvm::SchedulingPriorityQueue::updateNode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SelectionDAGNodes_8h_source.html#l00158">llvm::SDValue::getValue()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00826">llvm::SDNode::uses()</a>.</p>

</div>
</div>
<a id="a420129a3b8db368bc6768ddb7293255d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a420129a3b8db368bc6768ddb7293255d">&#9670;&nbsp;</a></span>resetVRegCycle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void resetVRegCycle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02425">2425</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00176">llvm::ISD::CopyFromReg</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00161">llvm::SDep::isCtrl()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00274">llvm::SUnit::isVRegCycle</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>.</p>

</div>
</div>
<a id="af005d4804776b4284edb6300f6ba8506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af005d4804776b4284edb6300f6ba8506">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumBacktracks&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of times scheduler backtracked&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72b77f4f1f942ed0138e336de653df2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72b77f4f1f942ed0138e336de653df2c">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumUnfolds&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> unfolded&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b20a6ac491a56865c4719f23882aa13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b20a6ac491a56865c4719f23882aa13">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumDups&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of duplicated <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a>&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19cae8740dfee526277bdc4f3315ffb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19cae8740dfee526277bdc4f3315ffb0">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumPRCopies&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of physical register <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a>&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a6b893be58b99aa6a21d18351761159f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b893be58b99aa6a21d18351761159f0">&#9670;&nbsp;</a></span>AvgIPC</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classunsigned.html">unsigned</a>&gt; AvgIPC(&quot;sched-avg-ipc&quot;, cl::Hidden, cl::init(1), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Average inst/cycle whan no target itinerary exists.&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aef208d923fb408a250bd3f286f02633d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef208d923fb408a250bd3f286f02633d">&#9670;&nbsp;</a></span>burrListDAGScheduler</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> burrListDAGScheduler(&quot;list-burr&quot;, &quot;Bottom-up register <a class="el" href="StraightLineStrengthReduce_8cpp.html#a7b51b9df5e7db582597e8556087c71ce">reduction</a> list scheduling&quot;, createBURRListDAGScheduler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3710fd8a30c5e1ac35c80af278dd1677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3710fd8a30c5e1ac35c80af278dd1677">&#9670;&nbsp;</a></span>Disable2AddrHack</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; Disable2AddrHack(&quot;disable-2addr-hack&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Disable scheduler's two-address hack&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canEnableCoalescing()</a>.</p>

</div>
</div>
<a id="af309d3baca21a07e883cb8e6daa1fccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af309d3baca21a07e883cb8e6daa1fccc">&#9670;&nbsp;</a></span>DisableSchedCriticalPath</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; DisableSchedCriticalPath(&quot;disable-sched-critical-path&quot;, cl::Hidden, cl::init(<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable critical path priority in sched=list-ilp&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="GCNILPSched_8cpp_source.html#l00133">BUCompareLatency()</a>, and <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canEnableCoalescing()</a>.</p>

</div>
</div>
<a id="aba9f86f38dcf5ed3a21d4d0574c468eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba9f86f38dcf5ed3a21d4d0574c468eb">&#9670;&nbsp;</a></span>DisableSchedCycles</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; DisableSchedCycles(&quot;disable-sched-cycles&quot;, cl::Hidden, cl::init(<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable cycle-level precision during preRA scheduling&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="GCNILPSched_8cpp_source.html#l00133">BUCompareLatency()</a>, and <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02522">BURRSort()</a>.</p>

</div>
</div>
<a id="a5d782823a03fa1138d9f5b427721c868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d782823a03fa1138d9f5b427721c868">&#9670;&nbsp;</a></span>DisableSchedHeight</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; DisableSchedHeight(&quot;disable-sched-height&quot;, cl::Hidden, cl::init(<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable scheduled-height priority in sched=list-ilp&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="GCNILPSched_8cpp_source.html#l00133">BUCompareLatency()</a>, and <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canEnableCoalescing()</a>.</p>

</div>
</div>
<a id="a03c324c0df33f17173f929db182c106f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03c324c0df33f17173f929db182c106f">&#9670;&nbsp;</a></span>DisableSchedLiveUses</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; DisableSchedLiveUses(&quot;disable-sched-live-uses&quot;, cl::Hidden, cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable live <a class="el" href="PGOInstrumentation_8cpp.html#a72bccf07dbc39aa2557bf2298d0024a7">use</a> priority in sched=list-ilp&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canEnableCoalescing()</a>.</p>

</div>
</div>
<a id="af49b96c6cca1c8f1378366ab5c4e2efb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af49b96c6cca1c8f1378366ab5c4e2efb">&#9670;&nbsp;</a></span>DisableSchedPhysRegJoin</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; DisableSchedPhysRegJoin(&quot;disable-sched-physreg-join&quot;, cl::Hidden, cl::init(<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable physreg def-<a class="el" href="PGOInstrumentation_8cpp.html#a72bccf07dbc39aa2557bf2298d0024a7">use</a> affinity&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02522">BURRSort()</a>.</p>

</div>
</div>
<a id="a8e3abf3dd5834c82a26255b17ff13aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e3abf3dd5834c82a26255b17ff13aa4">&#9670;&nbsp;</a></span>DisableSchedRegPressure</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; DisableSchedRegPressure(&quot;disable-sched-reg-pressure&quot;, cl::Hidden, cl::init(<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable regpressure priority in sched=list-ilp&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canEnableCoalescing()</a>.</p>

</div>
</div>
<a id="add5a6e8aa23b184657052b6b1747cb22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add5a6e8aa23b184657052b6b1747cb22">&#9670;&nbsp;</a></span>DisableSchedStalls</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; DisableSchedStalls(&quot;disable-sched-stalls&quot;, cl::Hidden, cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable no-stall priority in sched=list-ilp&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canEnableCoalescing()</a>.</p>

</div>
</div>
<a id="ad459318e5f05feb310655a5a52ddcf07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad459318e5f05feb310655a5a52ddcf07">&#9670;&nbsp;</a></span>DisableSchedVRegCycle</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; DisableSchedVRegCycle(&quot;disable-sched-vrcycle&quot;, cl::Hidden, cl::init(<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable virtual register cycle interference <a class="el" href="ImplicitNullChecks_8cpp.html#a9a4776a2cfc0bcc3774690aef4b43196">checks</a>&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02406">initVRegCycle()</a>.</p>

</div>
</div>
<a id="a43d109c39570a54b879a3bcd539df9da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43d109c39570a54b879a3bcd539df9da">&#9670;&nbsp;</a></span>hybridListDAGScheduler</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> hybridListDAGScheduler(&quot;list-hybrid&quot;, &quot;Bottom-up register pressure aware list scheduling &quot; &quot;which tries to balance latency and register pressure&quot;, createHybridListDAGScheduler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a80798af28a7ae056be4fc683e94fb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a80798af28a7ae056be4fc683e94fb7">&#9670;&nbsp;</a></span>ILPListDAGScheduler</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> ILPListDAGScheduler(&quot;list-ilp&quot;, &quot;Bottom-up register pressure aware list scheduling &quot; &quot;which tries to balance ILP and register pressure&quot;, createILPListDAGScheduler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cc5b6f52fdd38b823cacc5fc95bf95c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cc5b6f52fdd38b823cacc5fc95bf95c">&#9670;&nbsp;</a></span>MaxReorderWindow</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;int&gt; MaxReorderWindow(&quot;max-sched-reorder&quot;, cl::Hidden, cl::init(6), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Number of <a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a> to allow ahead of the critical path &quot; &quot;in sched=list-ilp&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="GCNILPSched_8cpp_source.html#l00133">BUCompareLatency()</a>, and <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canEnableCoalescing()</a>.</p>

</div>
</div>
<a id="a0b38fd7393ab3066460b1223af36eb3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b38fd7393ab3066460b1223af36eb3d">&#9670;&nbsp;</a></span>sourceListDAGScheduler</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> sourceListDAGScheduler(&quot;source&quot;, &quot;Similar to list-burr but schedules in source &quot; &quot;order when possible&quot;, createSourceListDAGScheduler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:15:56 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
