f | atl1c_hw.h | s | 35K | 908 | Huang, Xiong | xiong@qca.qualcomm.com | 1335836654 |  | atl1c: enlarge L1 response waiting timer  The hardware incorrectly process L0S/L1 entrance if the chipset/root response after specific/shorter timer and cause system hang. Enlarge the timeout value to avoid this issue.  Signed-off-by: xiong <xiong@qca.qualcomm.com> Tested-by: Liu David <dwliu@qca.qualcomm.com> Signed-off-by: David S. Miller <davem@davemloft.net>
f | atl1c_main.c | s | 75K | 2383 | Huang, Xiong | xiong@qca.qualcomm.com | 1335836656 |  | atl1c: remove PHY polling from atl1c_change_mtu  PHY polling code for FPGA is considered in every MDIO R/W API. no need to add additional code to atl1c_change_mtu.  Signed-off-by: xiong <xiong@qca.qualcomm.com> Tested-by: David Liu <dwliu@qca.qaulcomm.com> Signed-off-by: David S. Miller <davem@davemloft.net>
f | atl1c.h | s | 20K | 523 | Huang, Xiong | xiong@qca.qualcomm.com | 1335836653 |  | atl1c: add PHY link event(up/down) patch  On some platforms the PHY settings need to change depending on the cable link status to get better stability.  Signed-off-by: xiong <xiong@qca.qualcomm.com> Tested-by: Liu David <dwliu@qca.qualcomm.com> Signed-off-by: David S. Miller <davem@davemloft.net>
f | Makefile | g | 85B |  | Jeff Kirsher | jeffrey.t.kirsher@intel.com | 1313105399 |  | atl*: Move the Atheros drivers  Move the Atheros drivers into drivers/net/ethernet/atheros/ and make the necessary Kconfig and Makefile changes.  CC: Jay Cliburn <jcliburn@gmail.com> CC: Chris Snook <chris.snook@gmail.com> CC: Jie Yang <jie.yang@atheros.com> Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
f | atl1c_hw.c | s | 23K | 757 | Huang, Xiong | xiong@qca.qualcomm.com | 1335836654 |  | atl1c: refine mac address related code  On some platform with EEPROM/OTP existing, the BIOS could overwrite a new MAC address for the NIC. so, the permanent mac address should be from BIOS. the address is restored when driver removing. Voltage raising isn't applicable for l1d. Replace swab32 with htonl for big/little endian platform. related Registers are refined as well.  Signed-off-by: xiong <xiong@qca.qualcomm.com> Tested-by: Liu David <dwliu@qca.qualcomm.com> Signed-off-by: David S. Miller <davem@davemloft.net>
f | atl1c_ethtool.c | s | 8.7K | 265 | Huang, Xiong | xiong@qca.qualcomm.com | 1335431012 |  | atl1c: refine SERDES-clock related code  bit 17/18 of reg1424 must be clear for l2cb 1.x, or it will cause the write-reg operation fail without cable connected. so, please do connect the cable when apply this patch to the driver to make sure these 2bits are cleared by new driver. The revised code is move to al1c_reset_mac. SERDES register definition is refined as well.  when do reset MAC, speed/duplex control right should be transferred to software before do PHY auto-neg -- by bit MASTER_CTRL_SPEED_MODE_SW. SERDES register definition is refined as well.  Signed-off-by: xiong <xiong@qca.qualcomm.com> Tested-by: Liu David <dwliu@qca.qualcomm.com> Signed-off-by: David S. Miller <davem@davemloft.net>
