strict digraph "" {
	NAND_4_	[logic=NAND,
		type=gate];
	_2_	[port=_2_,
		type=wire];
	NAND_4_ -> _2_;
	NAND_5_	[logic=NAND,
		type=gate];
	_2_ -> NAND_5_;
	NAND_6_	[logic=NAND,
		type=gate];
	_2_ -> NAND_6_;
	N6	[port=N6,
		type=input];
	N6 -> NAND_4_;
	"module#anitsat_2"	[init_name=anitsat_2,
		module_name=antisat,
		type=module];
	N6 -> "module#anitsat_2";
	N3	[port=N3,
		type=input];
	N3 -> NAND_4_;
	NAND_8_	[logic=NAND,
		type=gate];
	N3 -> NAND_8_;
	N3 -> "module#anitsat_2";
	_3_	[port=_3_,
		type=wire];
	NAND_5_ -> _3_;
	NAND_7_	[logic=NAND,
		type=gate];
	_3_ -> NAND_7_;
	NAND_9_	[logic=NAND,
		type=gate];
	_3_ -> NAND_9_;
	"tin[1]"	[port=tin,
		type=input];
	"tin[1]" -> NAND_5_;
	"tin[1]" -> "module#anitsat_2";
	_0_	[port=_0_,
		type=wire];
	NAND_6_ -> _0_;
	_0_ -> NAND_7_;
	N7	[port=N7,
		type=input];
	N7 -> NAND_6_;
	N7 -> "module#anitsat_2";
	N23	[type=output];
	NAND_7_ -> N23;
	"module#c17"	[type=module];
	N23 -> "module#c17";
	_1_	[port=_1_,
		type=wire];
	NAND_8_ -> _1_;
	_1_ -> NAND_9_;
	"tin[0]"	[port=tin,
		type=input];
	"tin[0]" -> NAND_8_;
	"tin[0]" -> "module#anitsat_2";
	N22	[type=output];
	NAND_9_ -> N22;
	N22 -> "module#c17";
	"module#c17" -> N6;
	"module#c17" -> N3;
	"module#c17" -> "tin[1]";
	"module#c17" -> N7;
	"module#c17" -> "tin[0]";
	Q_int	[port=Q_int,
		type=wire];
	"module#anitsat_2" -> Q_int;
}
