spectre_golden_spm_registers	,	V_33
status_reg	,	V_1176
cik_pciep_wreg	,	F_9
QUEUEID	,	F_25
crtc_vblank_int	,	V_967
MCB_BUSY	,	V_566
cik_enter_rlc_safe_mode	,	F_213
"  CP_STALLED_STAT2 = 0x%08x\n"	,	L_68
cp_hqd_pq_rptr_report_addr_hi	,	V_506
"KABINI"	,	L_10
IH_RB_WPTR	,	V_897
devices	,	V_1088
other_heads_data_return_time	,	V_1140
scratch	,	V_289
PQ_VOLATILE	,	V_494
cik_init_gfx_cgpg	,	F_253
ENABLE_L2_FRAGMENT_PROCESSING	,	V_655
CP_ME2_PIPE0_INT_CNTL	,	V_904
size	,	V_78
"(%d) pin HDP EOP bo failed\n"	,	L_51
PA_SC_LINE_STIPPLE_STATE	,	V_281
dce8_available_bandwidth	,	F_377
RADEON_FMT_DITHER_ENABLE	,	V_1093
TRAIN_DONE_D1	,	V_95
TRAIN_DONE_D0	,	V_94
IRQ_NONE	,	V_1032
MC_SEQ_SUP_CNTL	,	V_83
CP_MEC_ME2_UCODE_DATA	,	V_438
RADEON_WB_SCRATCH_OFFSET	,	V_407
"disabling GPU acceleration\n"	,	L_163
cik_enable_hdp_ls	,	F_237
"%s: %zu bytes\n"	,	L_29
a	,	V_1117
b	,	V_1124
LC_REDO_EQ	,	V_1240
c	,	V_1147
CP_RB0_CNTL	,	V_411
real_vram_size	,	V_421
i	,	V_64
j	,	V_205
CONTEXT1_IDENTITY_ACCESS_MODE	,	F_193
k	,	V_725
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_317
"radeon: failed initializing VCE (%d).\n"	,	L_155
CP_RB0_RPTR_ADDR_HI	,	V_416
r	,	V_10
ADDR_SURF_SAMPLE_SPLIT_2	,	V_163
cp_hqd_pq_base_hi	,	V_485
cik_enable_mc_ls	,	F_226
v	,	V_14
kv_restore_regs_for_reset	,	F_168
"force priority to high\n"	,	L_166
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_79
LB_VBLANK_STATUS	,	V_996
cik_mc_init	,	F_180
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_910
dither	,	V_1085
"unknown num pipe config: 0x%x\n"	,	L_35
max_texture_channel_caches	,	V_222
IH_WPTR_OVERFLOW_CLEAR	,	V_934
"PCIE gen 2 link speeds already enabled\n"	,	L_169
cs_section_def	,	V_878
IH_WPTR_WRITEBACK_ENABLE	,	V_935
WAIT_REG_MEM_OPERATION	,	F_85
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_686
CP_BUSY	,	V_548
CIK_ME_UCODE_SIZE	,	V_111
PCI_EXP_LNKCTL	,	V_1220
CAYMAN_RING_TYPE_CP2_INDEX	,	V_301
WRITE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_695
cik_ib_test	,	F_109
reg_list_size	,	V_866
CP_ME1_PIPE1_INT_CNTL	,	V_901
hawaii_golden_spm_registers	,	V_38
"  CP_CPC_STATUS = 0x%08x\n"	,	L_75
"radeon/%s_mec.bin"	,	L_20
spin_unlock_irqrestore	,	F_8
CP_PFP_HALT	,	V_371
cik	,	V_144
IH_BUSY	,	V_558
wm_mask	,	V_1159
PACKET3_DMA_DATA	,	V_345
"cik_irq_set: vblank 1\n"	,	L_101
line_time	,	V_1129
le32_to_cpu	,	F_28
root	,	V_1199
CG_DCLK_STATUS	,	V_1190
R600_RING_TYPE_UVD_INDEX	,	V_1041
SLV_MEM_AGGRESSIVE_LS_EN	,	V_804
TN_RING_TYPE_VCE2_INDEX	,	V_1044
radeon_ttm_set_active_vram_size	,	F_115
DB_DEBUG2	,	V_269
CP_PQ_WPTR_POLL_CNTL	,	V_466
DB_DEBUG3	,	V_270
"IH: D1 vblank\n"	,	L_114
SDMA0_CLK_CTRL	,	V_792
GRBM_STATUS2	,	V_516
GPU_HDP_FLUSH_REQ	,	V_307
CP_MQD_BASE_ADDR_HI	,	V_480
dev_private	,	V_1077
atom_context	,	V_1067
VGT_CACHE_INVALIDATION	,	V_277
RADEON_RESET_IH	,	V_559
CIK_CE_UCODE_SIZE	,	V_112
cik_init_cp_pg_table	,	F_245
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_680
num_doorbells	,	V_49
SDMA1_BUSY	,	V_557
pci_pcie_cap	,	F_400
queue_state	,	V_468
CP_MEQ_THRESHOLDS	,	V_263
tmp	,	V_61
"kabini"	,	L_11
"radeon/%s_mc2.bin"	,	L_27
evergreen_mc_save	,	V_572
block	,	V_713
CP_ME_CNTL	,	V_366
bytes_per_pixel	,	V_1133
GB_MACROTILE_MODE0	,	V_181
HAWAII_RB_BITMAP_WIDTH_PER_SH	,	V_208
spectre_golden_common_registers	,	V_32
IA_BUSY	,	V_545
UVD_UDEC_DB_ADDR_CONFIG	,	V_260
IRQ_HANDLED	,	V_1052
active_time	,	V_1131
radeon_ib_get	,	F_110
cik_enable_cp_pg	,	F_243
gmcon_reng_execute	,	V_595
reservation_object	,	V_331
RADEON_CG_SUPPORT_UVD_MGCG	,	V_795
SMU_CLK_SLOWDOWN_ON_PD_ENABLE	,	V_822
DRM_INFO	,	F_36
"cik startup failed on resume\n"	,	L_158
CAYMAN_RING_TYPE_DMA1_INDEX	,	V_966
max_cu_per_sh	,	V_220
save	,	V_573
"IH: D%d flip\n"	,	L_127
ON_MONITOR_ADD	,	F_225
GMCON_PGFSM_WRITE	,	V_604
RLC_LB_CNTR_MAX	,	V_746
sh_per_se	,	V_200
enabled_rbs	,	V_207
cik_vm_init	,	F_204
current_sclk	,	V_1162
dpm_enabled	,	V_1054
ROW_SIZE_SHIFT	,	V_253
multi_gpu_tile_size	,	V_246
RADEON_RESET_GRBM	,	V_563
LB_VLINE_STATUS	,	V_999
RADEON_GEM_DOMAIN_GTT	,	V_448
SDMA_OPCODE_NOP	,	V_1062
radeon_fence_emit	,	F_104
blit_ring_index	,	V_338
bonaire_golden_common_registers	,	V_20
cik_compute_get_wptr	,	F_130
new_fw_data	,	V_58
cik_pcie_init_compute_vmid	,	F_186
RADEON_RESET_DMA1	,	V_555
cp_table_size	,	V_1058
"cik_fw: validation failed for firmware \"%s\"\n"	,	L_17
PACKET3_INDIRECT_BUFFER_CONST	,	V_355
disabled_rbs	,	V_206
GRBM_REG_SGIT	,	F_255
new_io_mc_regs	,	V_63
CHANSIZE_MASK	,	V_628
MST_MEM_LS_EN	,	V_802
HDP_NONSURFACE_INFO	,	V_620
CP_MEC_TABLE_OFFSET	,	V_837
"si_irq_set: sw int cp2 invalid me %d\n"	,	L_97
max_pfn	,	V_678
cik_vm_fini	,	F_205
RADEON_RESET_CP	,	V_550
PCIE_DATA	,	V_13
bonaire_golden_registers	,	V_19
ADDR_SURF_THIN_MICRO_TILING	,	V_166
"kaveri"	,	L_9
cp_int_cntl	,	V_941
pipe	,	V_52
use_doorbell	,	V_450
radeon_crtc_handle_vblank	,	F_283
"IH: D2 vline\n"	,	L_118
hawaii_io_mc_regs	,	V_81
"failed initializing DMA fences (%d).\n"	,	L_150
crtc_htotal	,	V_1160
WREG32_P	,	F_286
PIPE_INTERLEAVE_SIZE_SHIFT	,	V_252
cik_resume	,	F_312
spectre_golden_registers	,	V_31
CP_CPC_BUSY_STAT	,	V_531
BUF_SWAP_32BIT	,	V_410
cp_hqd_active	,	V_514
DAC_AUTODETECT_INT_CONTROL	,	V_918
ADDR_SURF_P4_16x16	,	V_186
accel_working	,	V_1070
latency	,	V_1142
"  SDMA1_STATUS_REG   = 0x%08X\n"	,	L_65
IH_RB_CNTL	,	V_892
tmp1	,	V_845
VCE_CMD_NO_OP	,	V_1065
"SRBM_SOFT_RESET=0x%08X\n"	,	L_82
tmp2	,	V_755
drm_pcie_get_speed_cap_mask	,	F_399
kv_save_regs_for_reset	,	F_167
emit_wait	,	V_322
"radeon/%s_pfp.bin"	,	L_15
GC_USER_RB_BACKEND_DISABLE	,	V_203
LB_D3_VBLANK_INTERRUPT	,	V_1003
DC_HPD1_INT_CONTROL	,	V_919
radeon_crtc_handle_flip	,	F_284
mc_shared_chmap	,	V_217
DC_HPD5_INT_CONTROL	,	V_924
radeon_ib	,	V_346
sc_earlyz_tile_fifo_size	,	V_229
RADEON_RESET_GFX	,	V_547
DEEP_SLEEP_CLK_SEL_MASK	,	V_1281
VM_CONTEXT1_PROTECTION_FAULT_ADDR	,	V_576
PACKET3_SET_CONTEXT_REG_START	,	V_888
"radeon: cp failed to lock ring (%d).\n"	,	L_47
DOORBELL_OFFSET_MASK	,	V_509
DCLK_STATUS	,	V_1183
LB_MEMORY_SIZE	,	F_366
cik_rlc_stop	,	F_163
stat_regs	,	V_971
CGTS_SM_CTRL_REG	,	V_775
DB_DEBUG	,	V_268
cik_enable_mgcg	,	F_223
FB_READ_EN	,	V_236
GDS_BUSY	,	V_543
cik_copy_cpdma	,	F_97
cp_mqd_base_addr_hi	,	V_478
r600_set_bios_scratch_engine_hung	,	F_173
RADEON_CG_SUPPORT_GFX_CGCG	,	V_757
cik_get_csb_buffer	,	F_258
rmx_type	,	V_1164
cik_enable_gfx_static_mgpg	,	F_251
gpu_pos	,	V_1203
radeon_ring_lockup_update	,	F_175
RADEON_WB_CP_RPTR_OFFSET	,	V_415
"(%d) map MQD bo failed\n"	,	L_55
"radeon/%s_mec2.bin"	,	L_21
radeon_update_bandwidth_info	,	F_184
yclk	,	V_1114
mode_config_initialized	,	V_1169
cp_hqd_pq_rptr_report_addr	,	V_505
mc_fw	,	V_67
dce8_wm_params	,	V_1111
SC_HIZ_TILE_FIFO_SIZE	,	F_68
VMID	,	F_24
cp_mqd_base_addr	,	V_477
CG_ECLK_STATUS	,	V_1193
CP_STALLED_STAT3	,	V_527
CP_STALLED_STAT2	,	V_526
CP_STALLED_STAT1	,	V_525
NOOFCOLS_MASK	,	V_242
mc_id	,	V_707
"IH: HPD3\n"	,	L_130
VBLANK_ACK	,	V_997
"cik_irq_set: vblank 5\n"	,	L_105
CP_HPD_EOP_VMID	,	V_461
d3grph_int	,	V_989
BUG	,	F_35
RREG32_SMC	,	F_2
radeon_surface_init	,	F_330
be32_to_cpup	,	F_30
HDP_NONSURFACE_BASE	,	V_619
macrotile_mode_array	,	V_180
"radeon: MC ucode required for NI+.\n"	,	L_164
CHIP_KABINI	,	V_22
CP_RB0_BASE_HI	,	V_420
hpd_eop_gpu_addr	,	V_449
NOOFCOLS_SHIFT	,	V_243
DRM_UDELAY	,	F_83
fw_data	,	V_57
cik_cp_compute_start	,	F_135
PCIE_CNTL2	,	V_799
num_fw	,	V_109
ATOM_DEVICE_LCD_SUPPORT	,	V_1089
kv_reset_save_regs	,	V_594
RLC_GPR_REG2	,	V_740
DRM_PCIE_SPEED_50	,	V_1209
FMT_SPATIAL_DITHER_EN	,	V_1096
ecclk	,	V_1192
RADEON_CG_SUPPORT_BIF_LS	,	V_800
reference_clock	,	V_39
mec_hdr	,	V_433
cik_sdma_enable	,	F_320
CIK_RB_BITMAP_WIDTH_PER_SH	,	V_209
fw_size	,	V_378
CP_MEC_ME1_UCODE_DATA	,	V_435
cu_bitmap	,	V_850
"  GRBM_STATUS_SE0=0x%08X\n"	,	L_58
RPTR_BLOCK_SIZE_MASK	,	V_491
cik_get_rb_disabled	,	F_55
PCIE_INDEX	,	V_12
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_614
STCTRL_STUTTER_EN	,	V_603
INVALIDATE_L2_CACHE	,	V_660
new_fw	,	V_69
CP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_508
sh_mem_config	,	V_638
dce8_latency_watermark	,	F_380
"enabling PCIE gen 3 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_168
ES_AND_GS_AUTO	,	V_279
PCIE_LC_SPEED_CNTL	,	V_1211
PCIE_LC_N_FTS_CNTL	,	V_1250
full	,	V_1118
"Mode too big for LB!\n"	,	L_165
radeon_hard_reset	,	V_608
TA_CNTL_AUX	,	V_265
gpu_addr	,	V_313
LB_D4_VBLANK_INTERRUPT	,	V_1005
me_req_size	,	V_99
"radeon/%s_sdma.bin"	,	L_24
WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_694
BONAIRE_MC2_UCODE_SIZE	,	V_116
DOORBELL_SOURCE	,	V_510
FMT_RGB_RANDOM_ENABLE	,	V_1098
ptr	,	V_50
__le32	,	T_3
"  SDMA0_STATUS_REG   = 0x%08X\n"	,	L_64
radeon_kfd_suspend	,	F_316
"(%d) reserve MQD bo failed\n"	,	L_48
hdr	,	V_71
cik_wait_for_rlc_serdes	,	F_210
PACKET3_SET_UCONFIG_REG	,	V_296
next_rptr_gpu_addr	,	V_362
cik_set_uvd_clock	,	F_393
GC_USER_SHADER_ARRAY_CONFIG	,	V_847
CIK_SDMA_UCODE_SIZE	,	V_117
cik_ring_test	,	F_76
HAWAII_IO_MC_REGS_SIZE	,	V_82
"radeon: cp failed to get scratch reg (%d).\n"	,	L_36
PACKET3_PREAMBLE_CNTL	,	V_393
LC_N_FTS_MASK	,	V_1288
"Failed to load MC firmware!\n"	,	L_146
numchan	,	V_626
mc_arb_ramcfg	,	V_218
cp_m1p0	,	V_942
dce8_check_latency_hiding	,	F_383
VGT_GS_VERTEX_REUSE	,	V_280
disp_int	,	V_972
mc_client	,	V_706
has_uvd	,	V_815
ce_hdr	,	V_376
PAGE_TABLE_BLOCK_SIZE	,	F_197
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_635
PROTECTIONS_SHIFT	,	V_712
"(%d) create MQD bo failed\n"	,	L_53
HDP_LS_ENABLE	,	V_809
LB_INTERRUPT_MASK	,	V_909
GRPH_PFLIP_INT_MASK	,	V_970
rptr_offs	,	V_423
DPG_PIPE_LATENCY_CONTROL	,	V_1168
cik_irq_process	,	F_277
cik_compute_set_wptr	,	F_131
ARRAY_2D_TILED_THIN1	,	V_152
WRITE_DATA_DST_SEL	,	F_107
ptr_mask	,	V_1019
num_crtc	,	V_912
P_IGNORE_EDB_ERR	,	V_1256
ROQ_PQ_IB_FLIP	,	V_493
LC_XMIT_N_FTS_OVERRIDE_EN	,	V_1252
cp2_ring	,	V_1021
PLL_POWER_STATE_IN_OFF_0_MASK	,	V_1263
"IH: D6 vline\n"	,	L_126
ADDR_SURF_BANK_HEIGHT_1	,	V_175
cik_mm_rdoorbell	,	F_16
ADDR_SURF_BANK_HEIGHT_2	,	V_174
ADDR_SURF_BANK_HEIGHT_4	,	V_171
ADDR_SURF_2_BANK	,	V_179
pm_method	,	V_1068
vce_v2_0_enable_mgcg	,	F_239
buffer_alloc	,	V_1103
ADDR_SURF_BANK_HEIGHT_8	,	V_185
rb_bufsz	,	V_400
INTERRUPT_CNTL	,	V_929
"cik_irq_set: hpd 3\n"	,	L_108
SOFT_RESET_GFX	,	V_582
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_662
"cik_irq_set: sw int dma1\n"	,	L_99
cik_set_uvd_clocks	,	F_396
restart_ih	,	V_1033
SDMA0_ME_CNTL	,	V_578
HAWAII_MC_UCODE_SIZE	,	V_119
CP_SEM_WAIT_TIMER	,	V_402
GRBM_GFX_INDEX	,	V_196
CG_MULT_THERMAL_STATUS	,	V_5
RLC_LB_CNTL	,	V_723
CP_MEC_ME2_UCODE_ADDR	,	V_437
r600_ring_init	,	F_335
cik_update_cg	,	F_238
"IH: GUI idle\n"	,	L_144
sdma_fw	,	V_134
"Illegal instruction in command stream\n"	,	L_140
mec2_fw	,	V_132
latency_hiding	,	V_1153
mem_max_burst_length_bytes	,	V_241
CGTS_OVERRIDE	,	V_778
SRBM_INT_CNTL	,	V_233
SPI_CONFIG_CNTL_1	,	V_272
radeon_ring_write	,	F_80
cik_pcie_gen3_enable	,	F_291
cik_sdma_resume	,	F_305
RADEON_NUM_OF_VMIDS	,	V_702
DPG_WATERMARK_MASK_CONTROL	,	V_1167
radeon_bo_unref	,	F_142
clear_state_gpu_addr	,	V_862
DC_HPD6_INTERRUPT	,	V_1017
radeon_get_clock_info	,	F_331
gb_addr_config	,	V_215
"radeon: failed to get ib (%d).\n"	,	L_42
cik_print_gpu_status_regs	,	F_156
shutdown	,	V_1031
cik_cp_load_microcode	,	F_152
LC_GO_TO_RECOVERY	,	V_1254
disp_clk_request_efficiency	,	V_1122
bridge_cfg	,	V_1214
radeon_fence_wait	,	F_113
CP_ME1_PIPE2_INT_CNTL	,	V_902
"cik_smc: Bogus length %zu in firmware \"%s\"\n"	,	L_32
GRPH_INT_STATUS	,	V_987
gmcon_misc	,	V_597
CP_HQD_PQ_WPTR_POLL_ADDR_HI	,	V_502
PLL_POWER_STATE_IN_OFF_0	,	F_406
rlc_req_size	,	V_102
DRM_PCIE_SPEED_80	,	V_1210
PLL_POWER_STATE_IN_OFF_1	,	F_408
"SRBM_READ_ERROR: 0x%x\n"	,	L_134
temp	,	V_3
CB_BUSY	,	V_542
PIPEID	,	F_22
src_id	,	V_1022
cur_size_in_bytes	,	V_340
cik_semaphore_ring_emit	,	F_95
NOOFCHAN_MASK	,	V_629
atomic_xchg	,	F_278
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_667
MACRO_TILE_ASPECT	,	F_49
cik_enable_bif_mgls	,	F_233
RLC_GPM_SCRATCH_ADDR	,	V_859
MPLL_CLKOUT_SEL	,	F_416
RLC_SAVE_AND_RESTORE_BASE	,	V_868
SAMPLE_SPLIT	,	F_46
MQD_VMID_MASK	,	V_483
cik_srbm_select	,	F_21
upper_32_bits	,	F_91
GFX_POWER_STATUS	,	V_741
gpu_cfg	,	V_1215
ce_req_size	,	V_100
VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	,	V_681
dev	,	V_126
RLC_GPM_UCODE_ADDR	,	V_752
ADDR_SURF_ROTATED_MICRO_TILING	,	V_167
SPI_CONFIG_CNTL	,	V_266
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_663
ARRAY_SIZE	,	F_13
num_gpu_pages	,	V_330
ECLK_STATUS	,	V_1194
"(%d) pin MQD bo failed\n"	,	L_54
"IB initialization failed (%d).\n"	,	L_156
BANK_SELECT	,	F_194
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_78
crtc_offset	,	V_1100
RADEON_PG_SUPPORT_GDS	,	V_825
LB_D3_VLINE_INTERRUPT	,	V_1004
LB_D6_VLINE_INTERRUPT	,	V_1010
pci_read_config_word	,	F_401
"HAWAII"	,	L_6
MC_VM_FB_LOCATION	,	V_618
bios	,	V_1072
"cik_mc: Bogus length %zu in firmware \"%s\"\n"	,	L_28
INT_SEL	,	F_93
READ_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_692
IDLE_POLL_COUNT_MASK	,	V_873
active_cus	,	V_262
ALIGNMENT_MODE	,	F_187
"radeon: moving bo (%d).\n"	,	L_40
FORCE_EOV_MAX_REZ_CNT	,	F_71
mc_vram_size	,	V_634
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_650
hpd	,	V_442
cp_mqd_control	,	V_481
order_base_2	,	F_123
CB_CGTT_SCLK_CTRL	,	V_766
ROW_SIZE	,	F_60
SDMA0_REGISTER_OFFSET	,	V_257
"cik_irq_set: vblank 0\n"	,	L_100
ce_fw	,	V_130
RLC_CAPTURE_GPU_CLOCK_COUNT	,	V_1172
LB_D5_VBLANK_INTERRUPT	,	V_1007
PACKET3_SET_UCONFIG_REG_START	,	V_297
usepfp	,	V_719
radeon_fence_process	,	F_285
SDMA0_POWER_CNTL	,	V_794
GENERAL_PWRMGT	,	V_43
VC_AND_TC	,	V_278
radeon_scratch_get	,	F_77
"cik_irq_process start: rptr %d, wptr %d\n"	,	L_113
bonaire_io_mc_regs	,	V_79
BANK_WIDTH	,	F_47
CP_ME1_PIPE0_INT_CNTL	,	V_900
RADEON_RESET_SEM	,	V_561
RADEON_WB_CP2_RPTR_OFFSET	,	V_504
bonaire_golden_spm_registers	,	V_21
cik_enable_mc_mgcg	,	F_227
"  GRBM_STATUS2=0x%08X\n"	,	L_57
ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1	,	V_1091
ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2	,	V_1092
PCI_EXP_LNKCTL_HAWD	,	V_1221
CG_CLKPIN_CNTL_2	,	V_1284
kalindi_rlc_save_restore_register_list	,	V_1056
count	,	V_877
clear_state_size	,	V_863
FMT_TRUNCATE_DEPTH	,	F_362
LC_L0S_INACTIVITY_MASK	,	V_1258
PRIV_REG_INT_ENABLE	,	V_961
PCIE_LC_LINK_WIDTH_CNTL	,	V_1227
FMT_FRAME_RANDOM_ENABLE	,	V_1094
cik_gfx_is_lockup	,	F_174
"IH: D3 vline\n"	,	L_120
cp_hqd_pq_control	,	V_488
io_debug_array_offset_bytes	,	V_75
LC_UPCONFIGURE_DIS	,	V_1230
LC_L1_INACTIVITY_MASK	,	V_1259
SDMA0_CNTL	,	V_898
pipe_offset	,	V_1104
SC_BUSY	,	V_536
vclk	,	V_1185
SRBM_INT_ACK	,	V_234
asic	,	V_336
PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_688
radeon_gem_fini	,	F_350
AUTO_INVLD_EN	,	F_73
kalindi_golden_registers	,	V_24
RREG32_UVD_CTX	,	F_231
RLC_GPM_STAT	,	V_736
cik_init_ao_cu_mask	,	F_249
sc_prim_fifo_size_frontend	,	V_226
mc_req_size	,	V_103
PACKET3_BASE_INDEX	,	F_119
"Expecting atombios for cayman GPU\n"	,	L_159
fw_name	,	V_107
rptr	,	V_422
LC_RENEGOTIATION_SUPPORT	,	V_1228
radeon_ring_test_lockup	,	F_176
vm_id	,	V_348
SM_MODE_ENABLE	,	V_777
lock	,	V_1034
CP_HQD_PQ_BASE_HI	,	V_487
EOP_TCL1_ACTION_EN	,	V_315
EOP_SIZE_MASK	,	V_463
"IH: VCE int: 0x%08x\n"	,	L_137
DC_HPDx_INT_ACK	,	V_1012
vram_width	,	V_631
radeon_ib_pool_fini	,	F_344
RPTR_REARM	,	V_940
encoder	,	V_1075
dram_bandwidth	,	V_1125
DMIF_BUFFERS_ALLOCATED_COMPLETED	,	V_1110
TMON_CLK_SEL	,	F_413
CONFIG_MEMSIZE	,	V_607
PROTECTIONS_MASK	,	V_711
radeon_sync	,	V_333
SRBM_GFX_CNTL	,	V_56
status	,	V_705
SH_MEM_APE1_BASE	,	V_642
"  SRBM_STATUS2=0x%08X\n"	,	L_63
DISABLE_GDS_PG	,	V_826
RUN_MASK	,	V_84
cp_hqd_pq_wptr_poll_addr_hi	,	V_500
"radeon: failed initializing UVD (%d).\n"	,	L_154
num_mec	,	V_443
DYN_PER_CU_PG_ENABLE	,	V_857
PA_SC_FORCE_EOV_MAX_CNTS	,	V_276
size_in_bytes	,	V_339
pcie_capability_read_dword	,	F_411
HDP_NONSURFACE_SIZE	,	V_621
"  CP_CPF_STALLED_STAT1 = 0x%08x\n"	,	L_71
"IH: thermal low to high\n"	,	L_142
copy_ring_index	,	V_367
dpm	,	V_1045
CP0	,	V_305
CP_MEC_CNTL	,	V_430
CP2	,	V_302
CP6	,	V_303
"radeon: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_46
cik_cp_compute_resume	,	F_149
RLC_SERDES_WR_CU_MASTER_MASK	,	V_758
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_612
MSG_ENTER_RLC_SAFE_MODE	,	V_739
GRBM_CNTL	,	V_232
CP_ME_RAM_DATA	,	V_385
TC1_MASTER_BUSY	,	V_730
regs_size	,	V_65
cik_enable_hdp_mgcg	,	F_236
cik_irq_set	,	F_269
CC_RB_BACKEND_DISABLE	,	V_201
"IH ring buffer overflow (0x%08X, 0x%08X, 0x%08X)\n"	,	L_112
size_t	,	T_4
RADEON_PG_SUPPORT_GFX_SMG	,	V_854
radeon_uvd_resume	,	F_297
AUTO_PG_EN	,	V_841
RADEON_CG_BLOCK_GFX	,	V_810
eop_gpu_addr	,	V_453
DC_HPDx_INT_POLARITY	,	V_920
cik_cp_fini	,	F_153
IH_RB_ENABLE	,	V_894
cik_enable_gfx_cgpg	,	F_248
radeon_crtc	,	V_1079
radeon_vce_suspend	,	F_323
CP_PFP_UCODE_ADDR	,	V_379
GFX_PG_SRC	,	V_867
encoder_id	,	V_1090
cik_cp_compute_fini	,	F_136
"radeon: fence wait failed (%d).\n"	,	L_44
SC_EARLYZ_TILE_FIFO_SIZE	,	F_69
VALID_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_690
header	,	V_73
bo_offset	,	V_829
CGCG_EN	,	V_764
max_src_lines_per_dst_line	,	V_1143
cp_hqd_vmid	,	V_512
gtt_start	,	V_664
CHIP_BONAIRE	,	V_17
RLC_SERDES_CU_MASTER_BUSY	,	V_726
TMON_CLK_SEL_MASK	,	V_1279
MGCG_OVERRIDE_1	,	V_785
MGCG_OVERRIDE_0	,	V_773
mec	,	V_440
dividers	,	V_1178
d1grph_int	,	V_986
THM_CLK_CNTL	,	V_1277
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_913
RADEON_CG_SUPPORT_GFX_CGTS_LS	,	V_779
request_firmware	,	F_37
reg_base	,	V_291
HDP_HOST_PATH_CNTL	,	V_284
CHIP_MULLINS	,	V_27
DOORBELL_EN	,	V_471
"IH: D5 vline\n"	,	L_124
writel	,	F_20
ADDR_SURF_TILE_SPLIT_4KB	,	V_150
GRBM_READ_TIMEOUT	,	F_59
CP_CE_UCODE_ADDR	,	V_382
cik_fini_cg	,	F_162
DC_HPD1_INTERRUPT	,	V_1011
cik_irq_disable	,	F_273
LC_INITIATE_LINK_SPEED_CHANGE	,	V_1244
ENABLE_PA_SC_OUT_OF_ORDER	,	V_288
VM_INVALIDATE_REQUEST	,	V_636
CP_CPF_DEBUG	,	V_458
radeon_ib_pool_init	,	F_308
"  GRBM_STATUS=0x%08X\n"	,	L_56
R600_WB_IH_WPTR_OFFSET	,	V_937
fence	,	V_310
RADEON_CG_SUPPORT_MC_MGCG	,	V_789
aper_size	,	V_633
PIPE_INTERLEAVE_SIZE_MASK	,	V_251
cik_cp_gfx_enable	,	F_114
LC_L1_INACTIVITY	,	F_405
VM_CONTEXT1_PROTECTION_FAULT_MCCLIENT	,	V_1042
PACKET3_DMA_DATA_CP_SYNC	,	V_344
dclk	,	V_1186
RADEON_CG_SUPPORT_HDP_LS	,	V_808
doorbell	,	V_48
cs_extent_def	,	V_880
current_data_rate	,	V_1205
"IH: D4 vblank\n"	,	L_121
LC_XMIT_N_FTS_MASK	,	V_1251
FMT_TRUNCATE_EN	,	V_1097
RLC_MEM_LS_EN	,	V_784
PKR_MAP	,	F_57
LC_DYN_LANES_PWR_STATE_MASK	,	V_1270
jt_offset	,	V_833
BONAIRE_GB_ADDR_CONFIG_GOLDEN	,	V_230
cik_gfx_get_rptr	,	F_126
"  CP_CPC_BUSY_STAT = 0x%08x\n"	,	L_73
semaphore	,	V_321
gmcon_misc3	,	V_599
radeon_pci_config_reset	,	F_171
PACKET3_RELEASE_MEM	,	V_319
cik_get_gpu_clock_counter	,	F_392
"IH: D2 vblank\n"	,	L_117
radeon_sync_free	,	F_100
"Failed to init rlc BOs!\n"	,	L_147
min	,	F_378
MC_VM_AGP_BOT	,	V_624
"cik_irq_set: hpd 6\n"	,	L_111
BCLK_AS_XCLK	,	V_1283
rdev	,	V_2
FAULT_VMID_MASK	,	V_708
to_radeon_encoder	,	F_356
interlaced	,	V_1149
smc_req_size	,	V_105
d6grph_int	,	V_992
dmif_req_bandwidth	,	V_1127
RADEON_CG_SUPPORT_GFX_CP_LS	,	V_769
"IH: CP EOP\n"	,	L_138
LOAD_BALANCE_ENABLE	,	V_724
PACKET3_WAIT_REG_MEM	,	V_306
protections	,	V_710
radeon_vce_resume	,	F_299
reg_index	,	V_887
FORCE_BIF_REFCLK_EN	,	V_1285
SDMA_PACKET	,	F_304
ADDR_SURF_BANK_WIDTH_4	,	V_190
XTALIN_DIVIDE	,	V_46
queue_reset	,	V_1029
ADDR_SURF_BANK_WIDTH_2	,	V_188
ADDR_SURF_BANK_WIDTH_1	,	V_170
disp_priority	,	V_1166
CP_ME1_PIPE3_INT_CNTL	,	V_903
cik_fini_pg	,	F_161
radeon_use_pflipirq	,	V_1039
EOP_TC_ACTION_EN	,	V_316
radeon_bo_kmap	,	F_147
cik_pcie_gart_disable	,	F_198
PA_CL_ENHANCE	,	V_285
R600_WB_DMA_RPTR_OFFSET	,	V_1061
"mullins"	,	L_13
SH_MEM_BASES	,	V_644
RADEON_CG_SUPPORT_HDP_MGCG	,	V_805
PCI_EXP_DEVSTA	,	V_1235
RADEON_CG_SUPPORT_GFX_MGCG	,	V_767
"IH: UVD int: 0x%08x\n"	,	L_135
mode_info	,	V_1066
dmif_size	,	V_1146
ids	,	V_350
vce_v2_0_resume	,	F_300
idx	,	V_295
installed	,	V_959
CP_HQD_VMID	,	V_513
RLC_LB_CNTR_INIT	,	V_745
cik_enable_cgcg	,	F_222
CP_HQD_PQ_RPTR	,	V_426
GRPH_PFLIP_INT_OCCURRED	,	V_993
printk	,	F_38
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_656
"radeon/%s_smc.bin"	,	L_30
GMCON_PGFSM_CONFIG	,	V_605
PACKET3_WRITE_DATA	,	V_361
"si_irq_set: sw int cp2\n"	,	L_95
dev_err	,	F_190
"IH: D6 vblank\n"	,	L_125
CP_MQD_BASE_ADDR	,	V_479
cpu_to_le32	,	F_246
GRBM_REG_SGIT_MASK	,	V_876
PACKET3_PFP_SYNC_ME	,	V_327
CP_MEC_ME1_UCODE_ADDR	,	V_434
mask	,	V_198
disp_dram_allocation	,	V_1119
"smc: error loading firmware \"%s\"\n"	,	L_31
KV_RLC_UCODE_SIZE	,	V_122
GMCON_MISC	,	V_598
"IH: HPD4\n"	,	L_131
"radeon: IH init failed (%d).\n"	,	L_153
release_firmware	,	F_40
VM_CONTEXT0_CNTL2	,	V_671
LB_D4_VLINE_INTERRUPT	,	V_1006
CP_ME2_PIPE3_INT_CNTL	,	V_907
"IH: SDMA trap\n"	,	L_141
DMIF_BUFFERS_ALLOCATED	,	F_367
save_restore_gpu_addr	,	V_869
wake_up_all	,	F_288
num_queue	,	V_445
CP_RB_WPTR_DELAY	,	V_404
ARRAY_LINEAR_ALIGNED	,	V_161
cik_scratch_init	,	F_75
base	,	V_1106
SDMA1_REGISTER_OFFSET	,	V_258
SM_MODE	,	F_224
dce8_average_bandwidth_vs_dram_bandwidth_for_display	,	F_381
dce8_dram_bandwidth_for_display	,	F_374
LATENCY_WATERMARK_MASK	,	F_387
GMCON_MISC3	,	V_600
pipe_id	,	V_1026
enable	,	V_365
REPLAY_MEM_LS_EN	,	V_803
"MULLINS"	,	L_12
godavari_golden_registers	,	V_28
CP_HQD_PQ_BASE	,	V_486
LC_CURRENT_DATA_RATE_SHIFT	,	V_1213
pciep_idx_lock	,	V_11
RLC_LB_PARAMS	,	V_748
"No VRAM object for PCIE GART.\n"	,	L_85
work	,	V_1051
DISP_INTERRUPT_STATUS_CONTINUE2	,	V_977
DISP_INTERRUPT_STATUS_CONTINUE3	,	V_979
DISP_INTERRUPT_STATUS_CONTINUE4	,	V_981
DISP_INTERRUPT_STATUS_CONTINUE5	,	V_983
cp_table_ptr	,	V_832
DISP_INTERRUPT_STATUS_CONTINUE6	,	V_985
RADEON_CG_BLOCK_BIF	,	V_813
be32_to_cpu	,	F_247
cik_gpu_pci_config_reset	,	F_169
radeon_ring_unlock_commit	,	F_82
RB_RPTR_WR_ENA	,	V_412
"radeon: ring %d test failed (scratch(0x%04X)=0x%08X)\n"	,	L_39
KMD_QUEUE	,	V_496
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_911
mqd	,	V_457
dce8_average_bandwidth	,	F_379
LB_D5_VLINE_INTERRUPT	,	V_1008
LC_CURRENT_DATA_RATE_MASK	,	V_1212
MEC_ME1_HALT	,	V_431
cursor_line_pair_return_time	,	V_1138
SH_BROADCAST_WRITES	,	V_194
PIPE_CONFIG	,	F_44
CP_RB0_RPTR_ADDR	,	V_414
HAWAII_SMC_UCODE_SIZE	,	V_121
LB_D2_VBLANK_INTERRUPT	,	V_1001
ENABLE_ADVANCED_DRIVER_MODEL	,	V_651
LB_MEMORY_CONFIG	,	F_365
wm_low	,	V_1154
gtt_size	,	V_700
evergreen_mc_wait_for_idle	,	F_165
cik_cp_resume	,	F_154
max_shader_engines	,	V_146
max_rb_num_per_se	,	V_199
WRITE_DATA_ENGINE_SEL	,	F_208
VLINE_ACK	,	V_1000
radeon_dpm_get_mclk	,	F_385
hpd1	,	V_949
hpd2	,	V_950
hpd3	,	V_951
hpd4	,	V_952
hpd5	,	V_953
hpd6	,	V_954
SC_BACKEND_PRIM_FIFO_SIZE	,	F_67
RLC_CNTL	,	V_733
dce8_bandwidth_update	,	F_390
CP_RB0_WPTR	,	V_413
vm_manager	,	V_677
"ib test on ring %d succeeded in %u usecs\n"	,	L_45
IH_WPTR_OVERFLOW_ENABLE	,	V_933
udelay	,	F_31
high_to_low	,	V_1047
GPU_COUNTER_CLK	,	V_44
GFX_CLOCK_STATUS	,	V_742
RADEON_RESET_COMPUTE	,	V_580
RASTER_CONFIG_RB_MAP_3	,	V_211
RLC_PG_CNTL	,	V_818
dce8_dram_bandwidth	,	F_369
cik_halt_rlc	,	F_212
RASTER_CONFIG_RB_MAP_0	,	V_212
SRBM_STATUS2	,	V_522
RASTER_CONFIG_RB_MAP_2	,	V_213
LC_RECONFIG_NOW	,	V_1234
cik_disable_interrupt_state	,	F_261
CMON_CLK_SEL	,	F_412
radeon_ring_unlock_undo	,	F_105
GPU_HDP_FLUSH_DONE	,	V_308
CP_ME_RAM_RADDR	,	V_386
ADDR_SURF_TILE_SPLIT_512B	,	V_158
DCM	,	V_798
hpd_eop_obj	,	V_441
FMT_BIT_DEPTH_CONTROL	,	V_1099
vram_scratch	,	V_617
SEM_BUSY	,	V_560
RLC_GPM_SCRATCH_DATA	,	V_861
CG_VCLK_CNTL	,	V_1187
"ci_fw: mixing new and old firmware!\n"	,	L_33
ON_MONITOR_ADD_MASK	,	V_781
dfixed_const	,	F_370
radeon_sync_create	,	F_98
RADEON_CG_SUPPORT_MC_LS	,	V_787
available_bandwidth	,	V_1136
PCI_EXP_LNKCTL2	,	V_1237
schedule_work	,	F_287
PCI_EXP_DEVSTA_TRPND	,	V_1236
PLL_POWER_STATE_IN_TXS2_0_MASK	,	V_1264
sc_hiz_tile_fifo_size	,	V_228
pci_clear_master	,	F_170
ADDR_SURF_4_BANK	,	V_178
RLC_SERDES_WR_CTRL	,	V_763
reset_mask	,	V_534
VALID_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_691
"cik_irq_set: hpd 2\n"	,	L_107
rlc_firmware_header_v1_0	,	V_751
max_sh_per_se	,	V_221
pixel_period	,	V_1156
UVD_UDEC_ADDR_CONFIG	,	V_259
line_fill_time	,	V_1145
RADEON_PG_SUPPORT_CP	,	V_823
ucode_size_bytes	,	V_76
BYPASS_VM	,	V_697
cik_vm_decode_fault	,	F_206
"cik_irq_set: vblank 4\n"	,	L_104
vblank_queue	,	V_1038
cik_enable_interrupts	,	F_259
radeon_bo_unreserve	,	F_141
KERN_ERR	,	V_128
RADEON_CG_SUPPORT_GFX_MGLS	,	V_768
LATENCY_HIGH_WATERMARK	,	F_389
sclk	,	V_1121
SH_MEM_ALIGNMENT_MODE_UNALIGNED	,	V_639
fixed20_12	,	T_9
crtc_id	,	V_1105
LC_SET_QUIESCE	,	V_1239
ARRAY_PRT_2D_TILED_THIN1	,	V_160
GRBM_STATUS_SE3	,	V_520
CP_RB_VMID	,	V_405
GRBM_STATUS_SE2	,	V_519
GRBM_STATUS_SE1	,	V_518
GRBM_STATUS_SE0	,	V_517
"ring test on %d succeeded in %d usecs\n"	,	L_38
radeon_get_monitor_bpc	,	F_360
radeon_atom_get_clock_dividers	,	F_394
num_pipe_configs	,	V_141
RADEON_CG_BLOCK_SDMA	,	V_812
"  CP_STALLED_STAT1 = 0x%08x\n"	,	L_67
thermal	,	V_1046
SOFT_RESET_DC	,	V_586
RADEON_CG_SUPPORT_SDMA_MGCG	,	V_791
"  CP_STALLED_STAT3 = 0x%08x\n"	,	L_69
CP_HQD_PQ_WPTR_POLL_ADDR	,	V_501
dfixed_div	,	F_371
unlikely	,	F_138
CP_HQD_PQ_RPTR_REPORT_ADDR	,	V_507
cik_ring_ib_execute	,	F_106
gpu_clock_mutex	,	V_1171
ring_obj	,	V_1073
QUEUE_SIZE_MASK	,	V_490
CP_MEM_LS_EN	,	V_771
"VCE init error (%d).\n"	,	L_152
radeon_fence	,	V_309
dram_channels	,	V_1115
r600_vram_scratch_init	,	F_293
disable_plloff_in_l1	,	V_1247
"cik_irq_set: hpd 1\n"	,	L_106
r600_ih_ring_init	,	F_339
GC_MASTER_BUSY	,	V_728
"enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_170
sumo_rlc_fini	,	F_342
cik_setup_rb	,	F_56
cik_get_cu_active_bitmap	,	F_62
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_397
ASIC_IS_AVIVO	,	F_327
RREG32	,	F_7
MESSAGE	,	F_214
interrupt_cntl	,	V_927
LC_LINK_WIDTH_SHIFT	,	V_1231
reference_freq	,	V_41
num_tile_pipes	,	V_240
ucode_size	,	V_66
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_652
active_cu_number	,	V_848
PAGE_TABLE_DEPTH	,	F_196
dram_efficiency	,	V_1113
ADDR_SURF_P16_32x32_8x16	,	V_165
MC_SEQ_TRAIN_WAKEUP_CNTL	,	V_93
irq	,	V_958
ENOENT	,	V_1064
RLC_GPU_CLOCK_COUNT_MSB	,	V_1174
"IH: D5 vblank\n"	,	L_123
CP_HQD_PQ_CONTROL	,	V_489
cik_get_csb_size	,	F_257
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_914
cp_hqd_pq_rptr	,	V_473
RLC_GPM_BUSY	,	V_737
EVENT_TYPE	,	F_89
GRBM_SOFT_RESET	,	V_592
SCRATCH_UMSK	,	V_417
"reading beyond doorbell aperture: 0x%08x!\n"	,	L_1
hawaii_golden_registers	,	V_36
cik_gfx_set_wptr	,	F_128
reg	,	V_8
num_reg	,	V_290
LC_DYN_LANES_PWR_STATE	,	F_410
MC_VM_MX_L1_TLB_CNTL	,	V_647
ret	,	V_926
PCIE_LC_CNTL	,	V_1257
PLL_POWER_STATE_IN_OFF_1_MASK	,	V_1266
spll	,	V_40
LC_LINK_WIDTH_MASK	,	V_1229
mc2_req_size	,	V_106
PA_SC_FIFO_SIZE	,	V_273
MC_SEQ_IO_DEBUG_INDEX	,	V_86
SOFT_RESET_SDMA	,	V_584
SOFT_RESET_IH	,	V_589
SDMA0_GFX_VIRTUAL_ADDR	,	V_698
si_rlc_reset	,	F_218
RADEON_PG_SUPPORT_RLC_SMU_HS	,	V_820
"(%d) create HDP EOP bo failed\n"	,	L_50
VM_CONTEXT1_CNTL2	,	V_682
pci_write_config_word	,	F_402
HDP_REG_COHERENCY_FLUSH_CNTL	,	V_609
sh_mem_bases	,	V_637
is_atom_bios	,	V_1071
num_rbs	,	V_142
sc_prim_fifo_size_backend	,	V_227
RLC_PG_DELAY	,	V_874
"Wait for MC idle timedout !\n"	,	L_80
mc_latency	,	V_1135
RLC_GPM_UCODE_DATA	,	V_753
DC_HPD2_INT_CONTROL	,	V_921
atom_asic_init	,	F_313
RADEON_RESET_VMC	,	V_565
d5grph_int	,	V_991
cik_enable_gui_idle_interrupt	,	F_155
gtt_end	,	V_666
DC_HPD6_INT_CONTROL	,	V_925
"  CP_CPF_BUSY_STAT = 0x%08x\n"	,	L_70
MC_ARB_RAMCFG	,	V_239
DC_HPD4_INT_CONTROL	,	V_923
SE_MASTER_BUSY_MASK	,	V_727
lb_size	,	V_1151
cik_enable_lbpw	,	F_209
dce8_program_watermarks	,	F_384
DRM_DEBUG	,	F_33
family	,	V_16
"Loading %s Microcode\n"	,	L_14
mec_req_size	,	V_101
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_669
SOFT_RESET_MC	,	V_591
VM_L2_CNTL	,	V_653
num_gpus	,	V_245
CLOCK_GATING_DIS	,	V_806
pfp_fw	,	V_125
current_lw	,	V_1219
RLC_BUSY	,	V_551
RENG_EXECUTE_ON_REG_UPDATE	,	V_602
d2grph_int	,	V_988
latency_tolerant_lines	,	V_1152
RADEON_CG_BLOCK_HDP	,	V_816
ENABLE_L1_FRAGMENT_PROCESSING	,	V_649
DCLK_DIVIDER_MASK	,	V_1181
radeon_bo_create	,	F_145
"writing beyond doorbell aperture: 0x%08x!\n"	,	L_2
HAWAII_GB_ADDR_CONFIG_GOLDEN	,	V_231
VGA_MEMORY_DISABLE	,	V_611
ddev	,	V_1035
cp_hqd_pq_base	,	V_484
radeon_gart_table_vram_unpin	,	F_199
radeon_bo_kunmap	,	F_148
MC_SEQ_SUP_PGM	,	V_91
DC_HPD3_INTERRUPT	,	V_1014
INTERRUPT_CNTL2	,	V_928
INDIRECT_BUFFER_VALID	,	V_352
pg_flags	,	V_819
radeon_ucode_print_gfx_hdr	,	F_117
radeon_uvd_fini	,	F_347
connector	,	V_1082
FMT_SPATIAL_DITHER_DEPTH	,	F_361
ridx	,	V_298
radeon_audio_init	,	F_310
CHIP_KAVERI	,	V_29
vsc	,	V_1134
"BONAIRE"	,	L_4
src_width	,	V_1130
drm_handle_vblank	,	F_281
CP_RB0_RPTR	,	V_424
radeon_doorbell_get	,	F_336
CP_PFP_UCODE_DATA	,	V_380
MEC_HPD_SIZE	,	V_446
cik_select_se_sh	,	F_51
ENABLE_L1_TLB	,	V_648
saved_table_addr	,	V_679
new_chip_name	,	V_97
err	,	V_108
CP_HPD_EOP_CONTROL	,	V_462
rlc	,	V_732
LC_FORCE_DIS_HW_SPEED_CHANGE	,	V_1242
HAWAII_MEMORY_CLIENT_ID_MASK	,	V_714
cntl_reg	,	V_1175
DCLK_DIR_CNTL_EN	,	V_1180
srbm_gfx_cntl	,	V_55
SDMA0_GFX_APE1_CNTL	,	V_699
CGLS_ENABLE	,	V_762
PACKET3_SET_CONTEXT_REG	,	V_399
disable_l0s	,	V_1245
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_86
num_tile_mode_states	,	V_136
CP_MQD_CONTROL	,	V_482
TILE_SPLIT	,	F_45
"failed initializing CP fences (%d).\n"	,	L_149
radeon_audio_fini	,	F_318
"IH: HPD1\n"	,	L_128
rmb	,	F_279
BCI_BUSY	,	V_537
cik_cp_gfx_start	,	F_118
msi_enabled	,	V_939
cik_pcie_gart_tlb_flush	,	F_185
mode	,	V_1102
WREG32_PCIE_PORT	,	F_235
CP_HPD_EOP_BASE_ADDR_HI	,	V_460
PLL_POWER_STATE_IN_TXS2_1	,	F_409
RLC_AUTO_PG_CTRL	,	V_840
hawaii_golden_common_registers	,	V_37
DOORBELL_HIT	,	V_511
cik_rlc_start	,	F_216
radeon_fence_driver_start_ring	,	F_296
ML_RLC_UCODE_SIZE	,	V_124
buffer	,	V_886
PLL_POWER_STATE_IN_TXS2_0	,	F_407
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_616
queue_id	,	V_1027
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_162
vram_is_ddr	,	V_627
LB_D6_VBLANK_INTERRUPT	,	V_1009
shader_engine_tile_size	,	V_244
radeon_dpm_get_sclk	,	F_386
CP_CE_UCODE_DATA	,	V_383
cik_irq_ack	,	F_272
clk_req_support	,	V_1261
lb_partitions	,	V_1150
"radeon: failed to get scratch reg (%d).\n"	,	L_41
bonaire_mqd	,	V_456
"cik_cp: Failed to load firmware \"%s\"\n"	,	L_34
dst_ptr	,	V_827
running	,	V_59
cik_disable_interrupts	,	F_260
RLC_MAX_PG_CU	,	V_852
visible_vram_size	,	V_369
SDMA_BUSY	,	V_556
cik_init_pg	,	F_219
"si_irq_set: sw int cp1 invalid pipe %d\n"	,	L_93
mem_row_size_in_kb	,	V_147
pfp_req_size	,	V_98
se_num	,	V_191
BONAIRE_MC_UCODE_SIZE	,	V_115
"Failed to init MEC BOs!\n"	,	L_148
"  GRBM_STATUS_SE3=0x%08X\n"	,	L_61
bridge_cfg2	,	V_1216
IA_BUSY_NO_DMA	,	V_546
"UVD fences init error (%d).\n"	,	L_151
CP_PERFMON_CNTL	,	V_275
smc_fw	,	V_135
sumo_rlc_init	,	F_294
disp_int_cont5	,	V_982
cp1_ring	,	V_1020
disp_int_cont6	,	V_984
disp_int_cont3	,	V_978
disp_int_cont4	,	V_980
disp_int_cont2	,	V_976
SOFT_RESET_GRBM	,	V_583
RLC_SAVE_AND_RESTORE_STARTING_OFFSET	,	V_865
radeon_uvd_suspend	,	F_322
RLC_LB_INIT_CU_MASK	,	V_747
ADDR_SURF_TILE_SPLIT_256B	,	V_157
ring	,	V_294
DIV_ROUND_UP	,	F_99
return_efficiency	,	V_1120
ih_cntl	,	V_889
radeon_vce_fini	,	F_348
CP_CPF_STALLED_STAT1	,	V_529
"si_irq_set: sw int cp2 invalid pipe %d\n"	,	L_96
PACKET3	,	F_81
radeon_ucode_print_rlc_hdr	,	F_221
ext	,	V_881
vmid	,	V_54
CIK_PFP_UCODE_SIZE	,	V_110
RADEON_GPU_PAGE_SIZE	,	V_409
worst_chunk_return_time	,	V_1137
kalindi_mgcg_cgcg_init	,	V_23
FB_WRITE_EN	,	V_237
CIK_WB_CP2_WPTR_OFFSET	,	V_498
RLC_CGCG_CGLS_CTRL	,	V_744
DB_BUSY	,	V_541
max_backends_per_se	,	V_145
CG_VCLK_STATUS	,	V_1188
VM_CONTEXT0_CNTL	,	V_672
"Illegal instruction in SDMA command stream\n"	,	L_145
"  GRBM_STATUS_SE2=0x%08X\n"	,	L_60
radeon_wb_disable	,	F_324
cp_hqd_dequeue_request	,	V_472
cik_get_xclk	,	F_15
cik_enable_uvd_mgcg	,	F_230
IH_RB_RPTR	,	V_896
dst_offset	,	V_329
mutex_unlock	,	F_14
radeon_pcie_gen2	,	V_1207
BACKEND_DISABLE_MASK	,	V_202
SH_MEM_APE1_LIMIT	,	V_643
CHUB_CONTROL	,	V_696
disable_clkreq	,	V_1248
uvd_v1_0_init	,	F_306
sdma_req_size	,	V_104
bandwidth	,	V_1116
RLC_ENABLE	,	V_735
UVD_CGC_CTRL	,	V_797
kalindi_golden_spm_registers	,	V_26
r600_pcie_gart_init	,	F_340
"bonaire"	,	L_5
MICRO_TILE_MODE_NEW	,	F_43
mutex_lock	,	F_11
split_equal_to_row_size	,	V_140
LC_DETECTED_LINK_WIDTH_SHIFT	,	V_1224
cik_fini	,	F_345
disable_l1	,	V_1246
ERR_PTR	,	F_101
radeon_bo_init	,	F_333
RADEON_CP_PACKET2	,	V_1060
table_offset	,	V_830
SOFT_RESET_VMC	,	V_590
mdelay	,	F_124
ucode_version	,	V_381
ZCLK_SEL	,	F_415
CMON_CLK_SEL_MASK	,	V_1278
blackout	,	V_60
CG_DCLK_CNTL	,	V_1189
radeon_ring	,	V_293
MC_VM_FB_OFFSET	,	V_703
blank_time	,	V_1132
CC_GC_SHADER_ARRAY_CONFIG	,	V_846
IH_CNTL	,	V_890
PRIV_STATE	,	V_495
"radeon: failed to schedule ib (%d).\n"	,	L_43
r600_ih_ring_alloc	,	F_263
MC_LS_ENABLE	,	V_788
ci_mc_load_microcode	,	F_26
ADDR_SURF_TILE_SPLIT_128B	,	V_156
sync	,	V_334
WARN	,	F_270
ETIMEDOUT	,	V_1184
radeon_bo_unpin	,	F_140
"cik_irq_set: hpd 5\n"	,	L_110
pci_dev	,	V_1198
CAYMAN_WB_DMA1_RPTR_OFFSET	,	V_1063
GB_ADDR_CONFIG	,	V_216
UVD_UDEC_DBW_ADDR_CONFIG	,	V_261
radeon_vce_init	,	F_338
WREG32	,	F_6
VM_L2_CNTL2	,	V_658
VM_L2_CNTL3	,	V_661
nop	,	V_1053
cik_init	,	F_325
VGT_NUM_INSTANCES	,	V_274
"  CP_CPC_STALLED_STAT1 = 0x%08x\n"	,	L_74
evergreen_is_display_hung	,	F_159
"write"	,	L_88
RADEON_IS_IGP	,	V_42
dce8_average_bandwidth_vs_available_bandwidth	,	F_382
LB_D1_VLINE_INTERRUPT	,	V_998
MC_VM_AGP_TOP	,	V_623
TN_RING_TYPE_VCE1_INDEX	,	V_1043
HDP_FLUSH_INVALIDATE_CACHE	,	V_283
__BIG_ENDIAN	,	F_108
FORCE_EOV_MAX_CLK_CNT	,	F_70
me_fw	,	V_129
GRBM_STATUS	,	V_515
radeon_pm_suspend	,	F_317
DC_HPD4_INTERRUPT	,	V_1015
BPM_ADDR_MASK	,	V_760
dummy_page	,	V_670
"Can't enable IRQ/MSI because no handler is installed\n"	,	L_90
DRM_MODE_FLAG_INTERLACE	,	V_1163
uint64_t	,	T_7
gfx_firmware_header_v1_0	,	V_374
CP_HQD_PQ_DOORBELL_CONTROL	,	V_470
"(%d) map HDP EOP bo failed\n"	,	L_52
"IH: HPD5\n"	,	L_132
FMT_HIGHPASS_RANDOM_ENABLE	,	V_1095
"cik_irq_set: vblank 3\n"	,	L_103
me_id	,	V_1025
backend_enable_mask	,	V_210
cik_compute_get_rptr	,	F_129
radeon_kfd_interrupt	,	F_280
"GPU not posted. posting now...\n"	,	L_161
RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_685
"si_irq_set: sw int cp1\n"	,	L_92
atom_clock_dividers	,	V_1177
ci_get_temp	,	F_1
current_mclk	,	V_1161
drm_device	,	V_1076
CLIP_VTX_REORDER_ENA	,	V_286
ADDR_SURF_P16_32x32_16x16	,	V_154
CP_COHERENCY_BUSY	,	V_549
wm_high	,	V_1155
CP_HQD_PQ_WPTR	,	V_428
SDMA_HALT	,	V_579
RADEON_CG_BLOCK_MC	,	V_811
"cik_rlc: Bogus length %zu in firmware \"%s\"\n"	,	L_23
needs_reset	,	V_1049
wptr	,	V_358
MCC_BUSY	,	V_568
cik_cp_gfx_fini	,	F_120
reg_list	,	V_864
cik_init_microcode	,	F_32
DMIF_ADDR_CALC	,	V_255
RADEON_RESET_DISPLAY	,	V_571
crtc	,	V_1080
PAGE_SIZE	,	V_447
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_915
post_divider	,	V_1182
flags	,	V_9
LB_D2_VLINE_INTERRUPT	,	V_1002
mc_firmware_header_v1_0	,	V_70
"vm manager initialization failed (%d).\n"	,	L_157
enabled	,	V_360
ucode_array_offset_bytes	,	V_77
DC_HPD5_INTERRUPT	,	V_1016
"Illegal register access in command stream\n"	,	L_139
CHIP_HAWAII	,	V_34
TA_BUSY	,	V_539
DB_RENDER_CONTROL	,	V_842
jt_size	,	V_834
RLC_SERDES_WR_NONCU_MASTER_MASK	,	V_759
"IH: thermal high to low\n"	,	L_143
mc_cg_registers	,	V_786
NUM_CLIP_SEQ	,	F_74
CE_PARTITION_BASE	,	V_392
VGA_HDP_CONTROL	,	V_610
LC_UPCONFIGURE_SUPPORT	,	V_1232
CIK_MEC_UCODE_SIZE	,	V_113
ENABLE_INTR	,	V_893
DATA_SEL	,	F_92
cik_rlc_resume	,	F_217
"PCIE gen 3 link speeds already enabled\n"	,	L_167
"\n"	,	L_3
radeon_vm_block_size	,	V_684
table_size	,	V_831
CP_DEVICE_ID	,	V_389
CP_ME2_PIPE2_INT_CNTL	,	V_906
EVENT_INDEX	,	F_90
next_rptr	,	V_356
section	,	V_882
BONAIRE_IO_MC_REGS_SIZE	,	V_80
disp_int_cont	,	V_974
wptr_offs	,	V_427
CP_ME_TABLE_SIZE	,	V_835
GRPH_PFLIP_INT_CLEAR	,	V_994
cik_update_gfx_pg	,	F_256
MEMORY_CLIENT_RW_MASK	,	V_717
uvd_v1_0_fini	,	F_321
MTYPE_NONCACHED	,	V_640
cik_enable_sck_slowdown_on_pu	,	F_241
"cik_irq_set: sw int gfx\n"	,	L_91
num_secondary_tile_mode_states	,	V_137
pd_addr	,	V_718
RADEON_FMT_DITHER_DISABLE	,	V_1086
cik_cp_gfx_load_microcode	,	F_116
SE_BROADCAST_WRITES	,	V_195
cik_init_cg	,	F_220
nvm	,	V_701
CGTS_LS_OVERRIDE	,	V_780
DISP_INTERRUPT_STATUS	,	V_973
radeon_encoder	,	V_1078
cik_enable_sck_slowdown_on_pd	,	F_242
SDMA_IDLE	,	V_553
wb_gpu_addr	,	V_454
PA_BUSY	,	V_535
max_tile_pipes	,	V_151
grbm_int_cntl	,	V_955
CP_RB0_BASE	,	V_419
VBLANK_INTERRUPT_MASK	,	V_969
L2_CACHE_BIGK_FRAGMENT_SIZE	,	F_195
drm_connector	,	V_1081
WAIT_REG_MEM_ENGINE	,	F_87
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_687
rlc_fw	,	V_133
radeon_bo_fini	,	F_352
radeon_vm_manager_init	,	F_309
radeon_bo_reserve	,	F_137
r600_vram_scratch_fini	,	F_349
addr	,	V_311
SX_DEBUG_1	,	V_264
PACKET3_CONTEXT_CONTROL	,	V_395
resv	,	V_332
cik_default_state	,	V_396
CP_ME_TABLE_OFFSET	,	V_836
tmp16	,	V_1206
SOFT_RESET_CP	,	V_581
cik_gpu_check_soft_reset	,	F_158
IDLE_POLL_COUNT	,	F_254
dce8_line_buffer_adjust	,	F_363
radeon_scratch_free	,	F_79
cik_mm_wdoorbell	,	F_19
radeon_sync_resv	,	F_102
RADEON_RESET_RLC	,	V_552
cik_asic_reset	,	F_172
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_657
extent	,	V_883
atomic_set	,	F_289
lb_fill_bw	,	V_1144
vram_end	,	V_615
RADEON_CG_BLOCK_UVD	,	V_814
radeon_card_posted	,	F_329
INVALIDATE_ALL_L1_TLBS	,	V_659
uvd_v4_2_resume	,	F_298
ROW_SIZE_MASK	,	V_247
vtaps	,	V_1148
ih_rb_cntl	,	V_891
cik_sdma_fini	,	F_341
radeon_gart_table_vram_free	,	F_201
IH_RB_BASE	,	V_932
MSG_EXIT_RLC_SAFE_MODE	,	V_743
vce_v1_0_init	,	F_307
CP_CPF_STATUS	,	V_530
latency_watermark_b	,	V_1158
RLC_SERDES_NONCU_MASTER_BUSY	,	V_731
latency_watermark_a	,	V_1157
fence_drv	,	V_312
UVD_CGC_MEM_CTRL	,	V_796
rptr_save_reg	,	V_357
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_674
RADEON_CG_SUPPORT_GFX_CGTS	,	V_774
static_thread_mgmt23	,	V_465
EFFECTIVE_L2_QUEUE_SIZE	,	F_192
PB1_PIF_PWRDOWN_1	,	V_1269
"IH: D3 vblank\n"	,	L_119
PB1_PIF_PWRDOWN_0	,	V_1268
PACKET3_SWITCH_BUFFER	,	V_354
"GPU pci config reset\n"	,	L_83
SRBM_SOFT_RESET	,	V_593
GRPH_INT_CONTROL	,	V_917
PM_METHOD_DPM	,	V_1069
WDOORBELL32	,	F_132
RADEON_GPU_PAGE_SHIFT	,	V_343
GFX_PG_ENABLE	,	V_839
PCI_EXP_LNKCAP_CLKPM	,	V_1273
CG_ECLK_CNTL	,	V_1195
ARRAY_PRT_TILED_THIN1	,	V_164
cik_gfx_get_wptr	,	F_127
CP_HQD_DEQUEUE_REQUEST	,	V_476
"GPU softreset: 0x%08X\n"	,	L_77
"radeon/%s_mc.bin"	,	L_26
CACHE_INVALIDATION	,	F_72
LC_REVERSE_XMIT	,	V_1289
sel	,	V_323
seq	,	V_318
doorbell_index	,	V_429
"cik_irq_set: sw int dma\n"	,	L_98
me_hdr	,	V_377
pci_resource_len	,	F_182
SMU_CLK_SLOWDOWN_ON_PU_ENABLE	,	V_821
spectre_rlc_save_restore_register_list	,	V_1055
PCIE_LC_CNTL2	,	V_1274
mec_fw	,	V_131
ON_MONITOR_ADD_EN	,	V_782
PCIE_LC_CNTL3	,	V_1253
config	,	V_143
PCIE_LC_CNTL4	,	V_1238
REQ	,	V_738
DRM_DEBUG_KMS	,	F_364
CP_HQD_ACTIVE	,	V_475
radeon_vm_manager_fini	,	F_319
radeon_get_connector_for_encoder	,	F_358
MEQ2_START	,	F_64
"Card not posted and no BIOS - ignoring\n"	,	L_160
LB_MEMORY_CTRL	,	V_1108
cik_irq_suspend	,	F_274
MEID	,	F_23
queue_thermal	,	V_1030
"(%d) reserve HPD EOP bo failed\n"	,	L_49
SDMA0_TILING_CONFIG	,	V_256
ADDR_SURF_8_BANK	,	V_177
MAX_PU_CU	,	F_250
radeon_gart_table_vram_pin	,	F_191
radeon_gart_fini	,	F_202
CNTX_EMPTY_INT_ENABLE	,	V_722
ECLK_DIVIDER_MASK	,	V_1197
CP_CE_HALT	,	V_372
gart	,	V_645
LC_PMI_TO_L1_DIS	,	V_1260
"  GRBM_STATUS_SE1=0x%08X\n"	,	L_59
"  CP_CPF_STATUS = 0x%08x\n"	,	L_72
"cik_irq_set: vblank 2\n"	,	L_102
PACKET3_SEM_SEL_SIGNAL	,	V_325
radeon_connector	,	V_1087
RLC_GPU_CLOCK_COUNT_LSB	,	V_1173
is_const_ib	,	V_353
speed_cntl	,	V_1204
ZCLK_SEL_MASK	,	V_1282
DRM_ERROR	,	F_18
cs_data	,	V_858
radeon_ucode_print_mc_hdr	,	F_27
radeon_pm_resume	,	F_314
crtcs	,	V_1170
cik_get_ih_wptr	,	F_276
sh_num	,	V_192
CP_STAT	,	V_524
RADEON_CG_SUPPORT_SDMA_LS	,	V_793
HDP_ADDR_CONFIG	,	V_254
CP_CPC_STALLED_STAT1	,	V_532
cik_enable_sdma_mgcg	,	F_228
ADDR_SURF_16_BANK	,	V_173
PB0_PIF_PWRDOWN_0	,	V_1262
cik_fence_compute_ring_emit	,	F_94
PB0_PIF_PWRDOWN_1	,	V_1265
kv_save	,	V_606
RLC_CGTT_MGCG_OVERRIDE	,	V_772
RLC_PG_AO_CU_MASK	,	V_851
bonaire_mgcg_cgcg_init	,	V_18
spectre_mgcg_cgcg_init	,	V_30
radeon_program_register_sequence	,	F_12
CP_CPC_STATUS	,	V_533
VM_CONTEXT1_PAGE_TABLE_END_ADDR	,	V_676
counter	,	V_849
cik_mc_program	,	F_177
SQ_CONFIG	,	V_267
PIPE0_DMIF_BUFFER_CONTROL	,	V_1109
RREG32_PCIE_PORT	,	F_234
COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK	,	V_1179
static_thread_mgmt01	,	V_464
ci_cs_data	,	V_1057
cik_tiling_mode_table_init	,	F_41
NOOFBANK_MASK	,	V_249
cp_hqd_pq_doorbell_control	,	V_469
RLC_CP_TABLE_RESTORE	,	V_870
crtc_hdisplay	,	V_1107
RADEON_IS_PCIE	,	V_1208
MC_SEQ_IO_DEBUG_DATA	,	V_87
PCIE_LC_STATUS1	,	V_1222
max_hw_contexts	,	V_225
LC_XMIT_N_FTS	,	F_403
radeon_ucode_validate	,	F_39
ib	,	V_347
id	,	V_351
CB_HW_CONTROL	,	V_271
RADEON_RING_TYPE_GFX_INDEX	,	V_304
ENABLE_L2_CACHE	,	V_654
ih	,	V_895
BANK_HEIGHT	,	F_48
index	,	V_47
PACKET3_EVENT_WRITE_EOP	,	V_314
gb_tile_moden	,	V_139
cik_cp_gfx_resume	,	F_122
CP_ME_HALT	,	V_370
hdp_host_path_cntl	,	V_219
SCRATCH_REG0	,	V_292
radeon_ring_test	,	F_125
DC_HPD2_INTERRUPT	,	V_1013
max_gs_threads	,	V_224
MC_VM_AGP_BASE	,	V_622
ring_size	,	V_408
TC0_MASTER_BUSY	,	V_729
PACKET3_MEM_SEMAPHORE	,	V_326
ALIGN	,	F_34
LC_OPERATING_LINK_WIDTH_SHIFT	,	V_1226
u16	,	T_10
cp_hqd_pq_wptr	,	V_474
gpu_cfg2	,	V_1217
radeon_fence_driver_init	,	F_332
"Unhandled interrupt: %d %d\n"	,	L_116
CP_HPD_EOP_BASE_ADDR	,	V_459
SOFT_RESET_RLC	,	V_587
reg_offset	,	V_138
"cik_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_16
PLL_POWER_STATE_IN_TXS2_1_MASK	,	V_1267
crtc6	,	V_948
length_dw	,	V_364
MPLL_BYPASSCLK_SEL	,	V_1286
UNORD_DISPATCH	,	V_492
"MC busy: 0x%08X, clearing.\n"	,	L_76
cik_gpu_soft_reset	,	F_160
LC_ALLOW_PDWN_IN_L1	,	V_1275
ADDR_SURF_TILE_SPLIT_2KB	,	V_149
crtc1	,	V_943
crtc2	,	V_944
crtc3	,	V_945
crtc4	,	V_946
PRIV_INSTR_INT_ENABLE	,	V_960
crtc5	,	V_947
WAIT_REG_MEM_FUNCTION	,	F_86
RADEON_WB_CP1_RPTR_OFFSET	,	V_503
wake_up	,	F_282
cp_hqd_pq_wptr_poll_addr	,	V_499
io_mc_regs	,	V_62
"hawaii"	,	L_7
ARRAY_MODE	,	F_42
cik_default_size	,	V_390
LC_REVERSE_RCVR	,	V_1290
pdev	,	V_89
drm_encoder	,	V_1074
u32	,	T_1
mc	,	V_368
dce8_data_return_bandwidth	,	F_375
me	,	V_51
SM_MODE_MASK	,	V_776
MC_SEQ_MISC0	,	V_88
radeon_semaphore	,	V_320
data_return_bandwidth	,	V_1126
RMX_OFF	,	V_1165
IH_REQ_NONSNOOP_EN	,	V_931
CP_ENDIAN_SWAP	,	V_388
num_pipe	,	V_444
spin_lock_irqsave	,	F_5
IH_DUMMY_RD_OVERRIDE	,	V_930
SX_BUSY	,	V_538
CGLS_EN	,	V_765
RADEON_PG_SUPPORT_GFX_DMG	,	V_856
cik_hdp_flush_cp_ring_emit	,	F_84
num_heads	,	V_1141
max_lw	,	V_1218
num_loops	,	V_342
cik_ib_parse	,	F_203
dc_latency	,	V_1139
ADDR_SURF_P8_32x32_8x16	,	V_183
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_916
to_radeon_connector	,	F_359
KB_RLC_UCODE_SIZE	,	V_123
bpc	,	V_1083
dfixed_mul	,	F_372
ADDR_SURF_DEPTH_MICRO_TILING	,	V_153
HAWAII_MC2_UCODE_SIZE	,	V_120
CP_ME2_PIPE1_INT_CNTL	,	V_905
PA_SC_ENHANCE	,	V_287
max_me	,	V_828
radeon_fence_driver_fini	,	F_351
RLC_DRIVER_DMA_STATUS	,	V_754
"radeon/%s_rlc.bin"	,	L_22
cik_pciep_rreg	,	F_4
bpp	,	V_1128
cik_enable_sdma_mgls	,	F_229
si_init_uvd_internal_cg	,	F_240
BACKEND_DISABLE_SHIFT	,	V_204
dev_warn	,	F_139
R600_RING_TYPE_DMA_INDEX	,	V_965
dce8_program_fmt	,	F_355
control	,	V_341
SRBM_READ_ERROR	,	V_1040
FAULT_VMID_SHIFT	,	V_709
MAX_PU_CU_MASK	,	V_853
srbm_mutex	,	V_425
u64	,	T_6
RADEON_CG_BLOCK_VCE	,	V_817
CP_ME_RAM_WADDR	,	V_384
MEC_ME2_HALT	,	V_432
pm	,	V_1036
disp_clk	,	V_1123
ECLK_DIR_CNTL_EN	,	V_1196
bridge_pos	,	V_1202
cik_gpu_init	,	F_58
GB_TILE_MODE0	,	V_169
CP_MEM_SLP_CNTL	,	V_770
LC_ALLOW_PDWN_IN_L23	,	V_1276
MISC_CLK_CTRL	,	V_1280
READ_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_693
"read"	,	L_89
cik_cp_compute_load_microcode	,	F_134
radeon_ring_fini	,	F_121
LATENCY_LOW_WATERMARK	,	F_388
vram_start	,	V_613
"Wait for MC idle timed out !\n"	,	L_84
cik_init_golden_registers	,	F_10
src_data	,	V_1023
radeon_connector_dither	,	V_1084
cik_cp_compute_enable	,	F_133
WREG32_SMC	,	F_395
CG_CLKPIN_CNTL	,	V_45
srbm_soft_reset	,	V_575
MC_CG_ENABLE	,	V_790
"IH: HPD2\n"	,	L_129
vblank_sync	,	V_1037
radeon_aspm	,	V_1249
MEMORY_CLIENT_ID_MASK	,	V_716
CIK_WB_CP1_WPTR_OFFSET	,	V_497
device	,	V_90
"radeon/%s_me.bin"	,	L_18
RLC_MC_CNTL	,	V_749
ring_index	,	V_335
PACKET3_NOP	,	V_1059
PACKET3_INDIRECT_BUFFER	,	V_363
__be32	,	T_2
LC_FORCE_DIS_SW_SPEED_CHANGE	,	V_1243
BIF_FB_EN	,	V_235
radeon_bo_pin	,	F_146
cik_mec_fini	,	F_143
cg_flags	,	V_756
se	,	V_843
SOFT_RESET_SEM	,	V_588
PDE0_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_689
sh	,	V_844
RLC_UCODE_CNTL	,	V_750
atomic_read	,	F_271
u8	,	T_8
radeon_atombios_fini	,	F_353
radeon_uvd_init	,	F_337
LC_OPERATING_LINK_WIDTH_MASK	,	V_1225
hweight32	,	F_61
LC_L0S_INACTIVITY	,	F_404
uint32_t	,	T_5
ADDR_SURF_P4_8x16	,	V_187
SECT_CONTEXT	,	V_884
DEEP_SLEEP_CLK_SEL	,	F_414
chip_name	,	V_96
buf	,	V_455
radeon_ib_schedule	,	F_111
MCD_BUSY	,	V_569
orig	,	V_734
sect	,	V_879
LC_FORCE_EN_SW_SPEED_CHANGE	,	V_1241
WREG32_UVD_CTX	,	F_232
ring_id	,	V_1024
NOOFBANK_SHIFT	,	V_250
hqd_gpu_addr	,	V_451
WPTR_POLL_EN	,	V_467
radeon_ring_lock	,	F_78
bus	,	V_1200
lnkcap	,	V_1271
radeon_device	,	V_1
pflip	,	V_968
MEMORY_CLIENT_ID_SHIFT	,	V_715
radeon_ib_free	,	F_112
MC_SHARED_CHMAP	,	V_238
evergreen_mc_stop	,	F_164
hotplug_work	,	V_1048
ARRAY_1D_TILED_THIN1	,	V_159
cik_mec_init	,	F_144
CP_RB_WPTR_POLL_CNTL	,	V_872
pci_set_master	,	F_268
grbm_soft_reset	,	V_574
pci_is_root_bus	,	F_398
drm_display_mode	,	V_1101
radeon_ring_init	,	F_303
vram_base_offset	,	V_704
LB_D1_VBLANK_INTERRUPT	,	V_995
max_gprs	,	V_223
DC_HPDx_INT_EN	,	V_962
cik_fence_gfx_ring_emit	,	F_88
"  SRBM_STATUS=0x%08X\n"	,	L_62
ADDR_SURF_MACRO_ASPECT_2	,	V_172
radeon_pm_fini	,	F_346
ADDR_SURF_MACRO_ASPECT_1	,	V_176
ADDR_SURF_MACRO_ASPECT_4	,	V_184
bit_width	,	V_197
CP_CPF_BUSY_STAT	,	V_528
ADDR_SURF_P8_32x32_16x16	,	V_182
vm	,	V_349
ADDR_SURF_TILE_SPLIT_1KB	,	V_148
ADDR_SURF_TILE_SPLIT_64B	,	V_155
CAYMAN_RING_TYPE_CP1_INDEX	,	V_300
radeon_wb_fini	,	F_343
NUM_BANKS	,	F_50
cik_cp_enable	,	F_151
MC_SHARED_BLACKOUT_CNTL	,	V_85
VGT_BUSY	,	V_540
ENABLE_CONTEXT	,	V_673
queue_hotplug	,	V_1028
radeon_irq_kms_init	,	F_301
wb	,	V_359
mqd_gpu_addr	,	V_452
RB_NO_UPDATE	,	V_418
SE_INDEX	,	F_53
CGCG_OVERRIDE_0	,	V_761
io_debug_size_bytes	,	V_74
tile_config	,	V_248
CNTX_BUSY_INT_ENABLE	,	V_721
wm	,	V_1112
radeon_sync_rings	,	F_103
cik_irq_fini	,	F_275
cik_enable_gfx_dynamic_mgpg	,	F_252
VTX_DONE_DELAY	,	F_65
cik_vm_flush	,	F_207
"KAVERI"	,	L_8
tile_mode_array	,	V_168
PCI_EXP_LNKCAP	,	V_1272
rv515_vga_render_disable	,	F_179
radeon_mc_wait_for_idle	,	F_178
CP_SEM_INCOMPLETE_TIMER_CNTL	,	V_403
"si_irq_set: sw int cp1 invalid me %d\n"	,	L_94
dma_cntl1	,	V_957
RB_OVERFLOW	,	V_1018
INSTANCE_BROADCAST_WRITES	,	V_193
HDP_MISC_CNTL	,	V_282
dev_info	,	F_157
CTF_TEMP_MASK	,	V_6
"IH: D4 vline\n"	,	L_122
dfixed_trunc	,	F_373
PACKET3_CLEAR_STATE	,	V_398
cik_pcie_gart_fini	,	F_200
radeon_wb_init	,	F_295
cik_enable_gds_pg	,	F_244
reg_count	,	V_885
r600_ih_ring_fini	,	F_264
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_665
SPI_BUSY	,	V_544
IH_RB_WPTR_ADDR_HI	,	V_938
"cik_irq_set: hpd 4\n"	,	L_109
MC_WRREQ_CREDIT	,	F_265
DEFAULT_MTYPE	,	F_188
actual_temp	,	V_4
evclk	,	V_1191
ring_int	,	V_964
aper_base	,	V_632
VM_CONTEXT1_PAGE_TABLE_START_ADDR	,	V_675
PACKET3_SEM_SEL_WAIT	,	V_324
CP_MAX_CONTEXT	,	V_387
GRBM_RQ_PENDING	,	V_562
TRAP_ENABLE	,	V_899
chansize	,	V_625
MPLL_CLKOUT_SEL_MASK	,	V_1287
RLC_CLEAR_STATE_DESCRIPTOR_OFFSET	,	V_860
RLC_PG_DELAY_2	,	V_875
SRBM_STATUS	,	V_521
radeon_irq_kms_fini	,	F_302
RADEON_PG_SUPPORT_GFX_PG	,	V_838
CTF_TEMP_SHIFT	,	V_7
usec_timeout	,	V_92
kfree	,	F_354
out	,	V_127
SH_INDEX	,	F_52
SOFT_RESET_SDMA1	,	V_585
cik_program_aspm	,	F_292
VM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_577
radeon_update_display_priority	,	F_391
cp_table_gpu_addr	,	V_871
si_vram_gtt_location	,	F_183
copy	,	V_337
radeon_pm_init	,	F_334
PA_SC_RASTER_CONFIG	,	V_214
MCB_NON_DISPLAY_BUSY	,	V_567
evergreen_mc_resume	,	F_166
MC_WR_CLEAN_CNT	,	F_266
HDP_MEM_POWER_LS	,	V_807
BONAIRE_RLC_UCODE_SIZE	,	V_114
DISABLE_CP_PG	,	V_824
pfp_hdr	,	V_375
RADEON_RESET_DMA	,	V_554
EINVAL	,	V_68
ADDR_SURF_P2	,	V_189
robj	,	V_646
RADEON_RESET_MC	,	V_570
MEQ1_START	,	F_63
fence_queue	,	V_1050
cik_irq_init	,	F_262
self	,	V_1201
NOOFCHAN_SHIFT	,	V_630
cik_set_vce_clocks	,	F_397
src_offset	,	V_328
LC_RENEGOTIATE_EN	,	V_1233
queue	,	V_53
VMC_BUSY	,	V_564
GRBM_INT_CNTL	,	V_908
SCRATCH_ADDR	,	V_406
data	,	V_72
le32_to_cpup	,	F_29
cik_exit_rlc_safe_mode	,	F_215
grbm_idx_mutex	,	V_15
rb_addr	,	V_401
table_addr	,	V_668
LC_DETECTED_LINK_WIDTH_MASK	,	V_1223
lower_32_bits	,	F_96
PCIE_P_CNTL	,	V_1255
"  CP_STAT = 0x%08x\n"	,	L_66
"IH: D1 vline\n"	,	L_115
cik_suspend	,	F_315
"VM fault (0x%02x, vmid %d) at page %u, %s from '%s' (0x%08x) (%d)\n"	,	L_87
d4grph_int	,	V_990
"cik_sdma: Bogus length %zu in firmware \"%s\"\n"	,	L_25
RLC_MEM_SLP_CNTL	,	V_783
IH_RB_WPTR_ADDR_LO	,	V_936
to_radeon_crtc	,	F_357
cik_startup	,	F_290
"radeon: cp failed to lock ring %d (%d).\n"	,	L_37
PACKET3_SET_BASE	,	V_391
cik_update_rlc	,	F_211
kalindi_golden_common_registers	,	V_25
"radeon/%s_ce.bin"	,	L_19
pci_resource_start	,	F_181
"GPU fault detected: %d 0x%08x\n"	,	L_136
"IH: HPD6\n"	,	L_133
VM_CONTEXT1_CNTL	,	V_683
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_394
SDMA0_STATUS_REG	,	V_523
CP_INT_CNTL_RING0	,	V_720
DISP_INTERRUPT_STATUS_CONTINUE	,	V_975
"GRBM_SOFT_RESET=0x%08X\n"	,	L_81
hawaii_mgcg_cgcg_init	,	V_35
STATIC_PER_CU_PG_ENABLE	,	V_855
"Failed to load firmware!\n"	,	L_162
cik_pcie_gart_enable	,	F_189
radeon_get_bios	,	F_326
ref_and_mask	,	V_299
SC_FRONTEND_PRIM_FIFO_SIZE	,	F_66
DOORBELL_OFFSET	,	F_150
kv_get_temp	,	F_3
ready	,	V_373
radeon_atombios_init	,	F_328
GMCON_RENG_EXECUTE	,	V_596
DC_HPD3_INT_CONTROL	,	V_922
TIME_STAMP_INT_ENABLE	,	V_963
cik_create_bitmask	,	F_54
readl	,	F_17
SH_MEM_CONFIG	,	V_641
dma_cntl	,	V_956
BONAIRE_SMC_UCODE_SIZE	,	V_118
mec2_hdr	,	V_436
MC_VMID	,	F_267
mqd_obj	,	V_439
dce8_dmif_request_bandwidth	,	F_376
SLV_MEM_LS_EN	,	V_801
cik_get_number_of_dram_channels	,	F_368
RENG_EXECUTE_ON_PWR_UP	,	V_601
radeon_kfd_resume	,	F_311
