# Linear-Equation-Solver-using-Verilog
This is a course project completed under the Logic Design course, where the objective was to create a 3-variable linear equation solver . ◦ The entire implementation is done using Gate-Level Modeling and solutions obtained using Cramer’s Rule. ◦ Tools Used: Verilog
