
        <!DOCTYPE html>
        <html lang="en">
        <head>
            <meta charset="UTF-8">
            <title>Code Files</title>
            <style>
                .column {
                    width: 47%;
                    float: left;
                    padding: 12px;
                    border: 2px solid #ffd0d0;
                }
        
                .modal {
                    display: none;
                    position: fixed;
                    z-index: 1;
                    left: 0;
                    top: 0;
                    width: 100%;
                    height: 100%;
                    overflow: auto;
                    background-color: rgb(0, 0, 0);
                    background-color: rgba(0, 0, 0, 0.4);
                }
    
                .modal-content {
                    height: 250%;
                    background-color: #fefefe;
                    margin: 5% auto;
                    padding: 20px;
                    border: 1px solid #888;
                    width: 80%;
                }
    
                .close {
                    color: #aaa;
                    float: right;
                    font-size: 20px;
                    font-weight: bold;
                    text-align: right;
                }
    
                .close:hover, .close:focus {
                    color: black;
                    text-decoration: none;
                    cursor: pointer;
                }
    
                .row {
                    float: right;
                    width: 100%;
                }
    
                .column_space  {
                    white - space: pre-wrap;
                }
                 
                pre {
                    width: 100%;
                    overflow-y: auto;
                    background: #f8fef2;
                }
                
                .match {
                    cursor:pointer; 
                    background-color:#00ffbb;
                }
        </style>
    </head>
    <body>
        <h2>Tokens: 78, <button onclick='openModal()' class='match'></button></h2>
        <div class="column">
            <h3>Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrf52840.h</h3>
            <pre><code>1  #ifndef NRF52840_H
2  #define NRF52840_H
3  #ifdef __cplusplus
4  extern "C" {
5  #endif
6  typedef enum {
7    Reset_IRQn                = -15,              &bsol;*!< -15  Reset Vector, invoked on Power up and warm reset                     */
8    NonMaskableInt_IRQn       = -14,              &bsol;*!< -14  Non maskable Interrupt, cannot be stopped or preempted               */
9    HardFault_IRQn            = -13,              &bsol;*!< -13  Hard Fault, all classes of Fault                                     */
10    MemoryManagement_IRQn     = -12,              &bsol;*!< -12  Memory Management, MPU mismatch, including Access Violation
11                                                       and No Match                                                              */
12    BusFault_IRQn             = -11,              &bsol;*!< -11  Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory
13                                                       related Fault                                                             */
14    UsageFault_IRQn           = -10,              &bsol;*!< -10  Usage Fault, i.e. Undef Instruction, Illegal State Transition        */
15    SVCall_IRQn               =  -5,              &bsol;*!< -5 System Service Call via SVC instruction                                */
16    DebugMonitor_IRQn         =  -4,              &bsol;*!< -4 Debug Monitor                                                          */
17    PendSV_IRQn               =  -2,              &bsol;*!< -2 Pendable request for system service                                    */
18    SysTick_IRQn              =  -1,              &bsol;*!< -1 System Tick Timer                                                      */
19    POWER_CLOCK_IRQn          =   0,              &bsol;*!< 0  POWER_CLOCK                                                            */
20    RADIO_IRQn                =   1,              &bsol;*!< 1  RADIO                                                                  */
21    UARTE0_UART0_IRQn         =   2,              &bsol;*!< 2  UARTE0_UART0                                                           */
22    SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn=   3,  &bsol;*!< 3  SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0                                      */
23    SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQn=   4,  &bsol;*!< 4  SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1                                      */
24    NFCT_IRQn                 =   5,              &bsol;*!< 5  NFCT                                                                   */
25    GPIOTE_IRQn               =   6,              &bsol;*!< 6  GPIOTE                                                                 */
26    SAADC_IRQn                =   7,              &bsol;*!< 7  SAADC                                                                  */
27    TIMER0_IRQn               =   8,              &bsol;*!< 8  TIMER0                                                                 */
28    TIMER1_IRQn               =   9,              &bsol;*!< 9  TIMER1                                                                 */
29    TIMER2_IRQn               =  10,              &bsol;*!< 10 TIMER2                                                                 */
30    RTC0_IRQn                 =  11,              &bsol;*!< 11 RTC0                                                                   */
31    TEMP_IRQn                 =  12,              &bsol;*!< 12 TEMP                                                                   */
32    RNG_IRQn                  =  13,              &bsol;*!< 13 RNG                                                                    */
33    ECB_IRQn                  =  14,              &bsol;*!< 14 ECB                                                                    */
34    CCM_AAR_IRQn              =  15,              &bsol;*!< 15 CCM_AAR                                                                */
35    WDT_IRQn                  =  16,              &bsol;*!< 16 WDT                                                                    */
36    RTC1_IRQn                 =  17,              &bsol;*!< 17 RTC1                                                                   */
37    QDEC_IRQn                 =  18,              &bsol;*!< 18 QDEC                                                                   */
38    COMP_LPCOMP_IRQn          =  19,              &bsol;*!< 19 COMP_LPCOMP                                                            */
39    SWI0_EGU0_IRQn            =  20,              &bsol;*!< 20 SWI0_EGU0                                                              */
40    SWI1_EGU1_IRQn            =  21,              &bsol;*!< 21 SWI1_EGU1                                                              */
41    SWI2_EGU2_IRQn            =  22,              &bsol;*!< 22 SWI2_EGU2                                                              */
42    SWI3_EGU3_IRQn            =  23,              &bsol;*!< 23 SWI3_EGU3                                                              */
43    SWI4_EGU4_IRQn            =  24,              &bsol;*!< 24 SWI4_EGU4                                                              */
44    SWI5_EGU5_IRQn            =  25,              &bsol;*!< 25 SWI5_EGU5                                                              */
45    TIMER3_IRQn               =  26,              &bsol;*!< 26 TIMER3                                                                 */
46    TIMER4_IRQn               =  27,              &bsol;*!< 27 TIMER4                                                                 */
47    PWM0_IRQn                 =  28,              &bsol;*!< 28 PWM0                                                                   */
48    PDM_IRQn                  =  29,              &bsol;*!< 29 PDM                                                                    */
49    MWU_IRQn                  =  32,              &bsol;*!< 32 MWU                                                                    */
50    PWM1_IRQn                 =  33,              &bsol;*!< 33 PWM1                                                                   */
51    PWM2_IRQn                 =  34,              &bsol;*!< 34 PWM2                                                                   */
52    SPIM2_SPIS2_SPI2_IRQn     =  35,              &bsol;*!< 35 SPIM2_SPIS2_SPI2                                                       */
53    RTC2_IRQn                 =  36,              &bsol;*!< 36 RTC2                                                                   */
54    I2S_IRQn                  =  37,              &bsol;*!< 37 I2S                                                                    */
55    FPU_IRQn                  =  38,              &bsol;*!< 38 FPU                                                                    */
56    USBD_IRQn                 =  39,              &bsol;*!< 39 USBD                                                                   */
57    UARTE1_IRQn               =  40,              &bsol;*!< 40 UARTE1                                                                 */
58    QSPI_IRQn                 =  41,              &bsol;*!< 41 QSPI                                                                   */
59    CRYPTOCELL_IRQn           =  42,              &bsol;*!< 42 CRYPTOCELL                                                             */
60    PWM3_IRQn                 =  45,              &bsol;*!< 45 PWM3                                                                   */
61    SPIM3_IRQn                =  47               &bsol;*!< 47 SPIM3                                                                  */
62  } IRQn_Type;
63  #define __CM4_REV                 0x0001U       &bsol;*!< CM4 Core Revision                                                         */
64  #define __DSP_PRESENT                  0        &bsol;*!< DSP present or not                                                        */
65  #define __VTOR_PRESENT                 1        &bsol;*!< Set to 1 if CPU supports Vector Table Offset Register                     */
66  #define __NVIC_PRIO_BITS               3        &bsol;*!< Number of Bits used for Priority Levels                                   */
67  #define __Vendor_SysTickConfig         0        &bsol;*!< Set to 1 if different SysTick Config is used                              */
68  #define __MPU_PRESENT                  1        &bsol;*!< MPU present                                                               */
69  #define __FPU_PRESENT                  1        &bsol;*!< FPU present                                                               */
70  #include "core_cm4.h"                           &bsol;*!< ARM Cortex-M4 processor and core peripherals                              */
71  #include "system_nrf52840.h"                    &bsol;*!< nrf52840 System                                                           */
72  #ifndef __IM                                    &bsol;*!< Fallback for older CMSIS versions                                         */
73    #define __IM   __I
74  #endif
75  #ifndef __OM                                    &bsol;*!< Fallback for older CMSIS versions                                         */
76    #define __OM   __O
77  #endif
78  #ifndef __IOM                                   &bsol;*!< Fallback for older CMSIS versions                                         */
79    #define __IOM  __IO
80  #endif
81  #if defined (__CC_ARM)
82    #pragma push
83    #pragma anon_unions
84  #elif defined (__ICCARM__)
85    #pragma language=extended
86  #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
87    #pragma clang diagnostic push
88    #pragma clang diagnostic ignored "-Wc11-extensions"
89    #pragma clang diagnostic ignored "-Wreserved-id-macro"
90    #pragma clang diagnostic ignored "-Wgnu-anonymous-struct"
91    #pragma clang diagnostic ignored "-Wnested-anon-types"
92  #elif defined (__GNUC__)
93  #elif defined (__TMS470__)
94  #elif defined (__TASKING__)
95    #pragma warning 586
96  #elif defined (__CSMC__)
97  #else
98    #warning Not supported compiler type
99  #endif
100  typedef struct {
101    __IM  uint32_t  PART;                         &bsol;*!< (@ 0x00000000) Part code                                                  */
102    __IM  uint32_t  VARIANT;                      &bsol;*!< (@ 0x00000004) Build code (hardware version and production configuration) */
103    __IM  uint32_t  PACKAGE;                      &bsol;*!< (@ 0x00000008) Package option                                             */
104    __IM  uint32_t  RAM;                          &bsol;*!< (@ 0x0000000C) RAM variant                                                */
105    __IM  uint32_t  FLASH;                        &bsol;*!< (@ 0x00000010) Flash variant                                              */
106  } FICR_INFO_Type;                               &bsol;*!< Size = 20 (0x14)                                                          */
107  typedef struct {
108    __IM  uint32_t  A0;                           &bsol;*!< (@ 0x00000000) Slope definition A0                                        */
109    __IM  uint32_t  A1;                           &bsol;*!< (@ 0x00000004) Slope definition A1                                        */
110    __IM  uint32_t  A2;                           &bsol;*!< (@ 0x00000008) Slope definition A2                                        */
111    __IM  uint32_t  A3;                           &bsol;*!< (@ 0x0000000C) Slope definition A3                                        */
112    __IM  uint32_t  A4;                           &bsol;*!< (@ 0x00000010) Slope definition A4                                        */
113    __IM  uint32_t  A5;                           &bsol;*!< (@ 0x00000014) Slope definition A5                                        */
114    __IM  uint32_t  B0;                           &bsol;*!< (@ 0x00000018) Y-intercept B0                                             */
115    __IM  uint32_t  B1;                           &bsol;*!< (@ 0x0000001C) Y-intercept B1                                             */
116    __IM  uint32_t  B2;                           &bsol;*!< (@ 0x00000020) Y-intercept B2                                             */
117    __IM  uint32_t  B3;                           &bsol;*!< (@ 0x00000024) Y-intercept B3                                             */
118    __IM  uint32_t  B4;                           &bsol;*!< (@ 0x00000028) Y-intercept B4                                             */
119    __IM  uint32_t  B5;                           &bsol;*!< (@ 0x0000002C) Y-intercept B5                                             */
120    __IM  uint32_t  T0;                           &bsol;*!< (@ 0x00000030) Segment end T0                                             */
121    __IM  uint32_t  T1;                           &bsol;*!< (@ 0x00000034) Segment end T1                                             */
122    __IM  uint32_t  T2;                           &bsol;*!< (@ 0x00000038) Segment end T2                                             */
123    __IM  uint32_t  T3;                           &bsol;*!< (@ 0x0000003C) Segment end T3                                             */
124    __IM  uint32_t  T4;                           &bsol;*!< (@ 0x00000040) Segment end T4                                             */
125  } FICR_TEMP_Type;                               &bsol;*!< Size = 68 (0x44)                                                          */
126  typedef struct {
127    __IM  uint32_t  TAGHEADER0;                   &bsol;*!< (@ 0x00000000) Default header for NFC tag. Software can read
128                                                                      these values to populate NFCID1_3RD_LAST,
129                                                                      NFCID1_2ND_LAST, and NFCID1_LAST.                          */
130    __IM  uint32_t  TAGHEADER1;                   &bsol;*!< (@ 0x00000004) Default header for NFC tag. Software can read
131                                                                      these values to populate NFCID1_3RD_LAST,
132                                                                      NFCID1_2ND_LAST, and NFCID1_LAST.                          */
133    __IM  uint32_t  TAGHEADER2;                   &bsol;*!< (@ 0x00000008) Default header for NFC tag. Software can read
134                                                                      these values to populate NFCID1_3RD_LAST,
135                                                                      NFCID1_2ND_LAST, and NFCID1_LAST.                          */
136    __IM  uint32_t  TAGHEADER3;                   &bsol;*!< (@ 0x0000000C) Default header for NFC tag. Software can read
137                                                                      these values to populate NFCID1_3RD_LAST,
138                                                                      NFCID1_2ND_LAST, and NFCID1_LAST.                          */
139  } FICR_NFC_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
140  typedef struct {
141    __IM  uint32_t  BYTES;                        &bsol;*!< (@ 0x00000000) Amount of bytes for the required entropy bits              */
142    __IM  uint32_t  RCCUTOFF;                     &bsol;*!< (@ 0x00000004) Repetition counter cutoff                                  */
143    __IM  uint32_t  APCUTOFF;                     &bsol;*!< (@ 0x00000008) Adaptive proportion cutoff                                 */
144    __IM  uint32_t  STARTUP;                      &bsol;*!< (@ 0x0000000C) Amount of bytes for the startup tests                      */
145    __IM  uint32_t  ROSC1;                        &bsol;*!< (@ 0x00000010) Sample count for ring oscillator 1                         */
146    __IM  uint32_t  ROSC2;                        &bsol;*!< (@ 0x00000014) Sample count for ring oscillator 2                         */
147    __IM  uint32_t  ROSC3;                        &bsol;*!< (@ 0x00000018) Sample count for ring oscillator 3                         */
148    __IM  uint32_t  ROSC4;                        &bsol;*!< (@ 0x0000001C) Sample count for ring oscillator 4                         */
149  } FICR_TRNG90B_Type;                            &bsol;*!< Size = 32 (0x20)                                                          */
150  typedef struct {
151    __IOM uint32_t  POWER;                        &bsol;*!< (@ 0x00000000) Description cluster: RAMn power control register           */
152    __OM  uint32_t  POWERSET;                     &bsol;*!< (@ 0x00000004) Description cluster: RAMn power control set register       */
153    __OM  uint32_t  POWERCLR;                     &bsol;*!< (@ 0x00000008) Description cluster: RAMn power control clear
154                                                                      register                                                   */
155    __IM  uint32_t  RESERVED;
156  } POWER_RAM_Type;                               &bsol;*!< Size = 16 (0x10)                                                          */
157  typedef struct {
158    __IOM uint32_t  RTS;                          &bsol;*!< (@ 0x00000000) Pin select for RTS                                         */
159    __IOM uint32_t  TXD;                          &bsol;*!< (@ 0x00000004) Pin select for TXD                                         */
160    __IOM uint32_t  CTS;                          &bsol;*!< (@ 0x00000008) Pin select for CTS                                         */
161    __IOM uint32_t  RXD;                          &bsol;*!< (@ 0x0000000C) Pin select for RXD                                         */
162  } UART_PSEL_Type;                               &bsol;*!< Size = 16 (0x10)                                                          */
163  typedef struct {
164    __IOM uint32_t  RTS;                          &bsol;*!< (@ 0x00000000) Pin select for RTS signal                                  */
165    __IOM uint32_t  TXD;                          &bsol;*!< (@ 0x00000004) Pin select for TXD signal                                  */
166    __IOM uint32_t  CTS;                          &bsol;*!< (@ 0x00000008) Pin select for CTS signal                                  */
167    __IOM uint32_t  RXD;                          &bsol;*!< (@ 0x0000000C) Pin select for RXD signal                                  */
168  } UARTE_PSEL_Type;                              &bsol;*!< Size = 16 (0x10)                                                          */
169  typedef struct {
170    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Data pointer                                               */
171    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes in receive buffer                  */
172    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transferred in the last transaction        */
173  } UARTE_RXD_Type;                               &bsol;*!< Size = 12 (0xc)                                                           */
174  typedef struct {
175    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Data pointer                                               */
176    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes in transmit buffer                 */
177    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transferred in the last transaction        */
178  } UARTE_TXD_Type;                               &bsol;*!< Size = 12 (0xc)                                                           */
179  typedef struct {
180    __IOM uint32_t  SCK;                          &bsol;*!< (@ 0x00000000) Pin select for SCK                                         */
181    __IOM uint32_t  MOSI;                         &bsol;*!< (@ 0x00000004) Pin select for MOSI signal                                 */
182    __IOM uint32_t  MISO;                         &bsol;*!< (@ 0x00000008) Pin select for MISO signal                                 */
183  } SPI_PSEL_Type;                                &bsol;*!< Size = 12 (0xc)                                                           */
184  typedef struct {
185    __IOM uint32_t  SCK;                          &bsol;*!< (@ 0x00000000) Pin select for SCK                                         */
186    __IOM uint32_t  MOSI;                         &bsol;*!< (@ 0x00000004) Pin select for MOSI signal                                 */
187    __IOM uint32_t  MISO;                         &bsol;*!< (@ 0x00000008) Pin select for MISO signal                                 */
188    __IOM uint32_t  CSN;                          &bsol;*!< (@ 0x0000000C) Pin select for CSN                                         */
189  } SPIM_PSEL_Type;                               &bsol;*!< Size = 16 (0x10)                                                          */
190  typedef struct {
191    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Data pointer                                               */
192    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes in receive buffer                  */
193    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transferred in the last transaction        */
194    __IOM uint32_t  LIST;                         &bsol;*!< (@ 0x0000000C) EasyDMA list type                                          */
195  } SPIM_RXD_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
196  typedef struct {
197    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Data pointer                                               */
198    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Number of bytes in transmit buffer                         */
199    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transferred in the last transaction        */
200    __IOM uint32_t  LIST;                         &bsol;*!< (@ 0x0000000C) EasyDMA list type                                          */
201  } SPIM_TXD_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
202  typedef struct {
203    __IOM uint32_t  RXDELAY;                      &bsol;*!< (@ 0x00000000) Sample delay for input serial data on MISO                 */
204    __IOM uint32_t  CSNDUR;                       &bsol;*!< (@ 0x00000004) Minimum duration between edge of CSN and edge
205                                                                      of SCK and minimum duration CSN must stay
206                                                                      high between transactions                                  */
207  } SPIM_IFTIMING_Type;                           &bsol;*!< Size = 8 (0x8)                                                            */
208  typedef struct {
209    __IOM uint32_t  SCK;                          &bsol;*!< (@ 0x00000000) Pin select for SCK                                         */
210    __IOM uint32_t  MISO;                         &bsol;*!< (@ 0x00000004) Pin select for MISO signal                                 */
211    __IOM uint32_t  MOSI;                         &bsol;*!< (@ 0x00000008) Pin select for MOSI signal                                 */
212    __IOM uint32_t  CSN;                          &bsol;*!< (@ 0x0000000C) Pin select for CSN signal                                  */
213  } SPIS_PSEL_Type;                               &bsol;*!< Size = 16 (0x10)                                                          */
214  typedef struct {
215    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) RXD data pointer                                           */
216    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes in receive buffer                  */
217    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes received in last granted transaction       */
218    __IOM uint32_t  LIST;                         &bsol;*!< (@ 0x0000000C) EasyDMA list type                                          */
219  } SPIS_RXD_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
220  typedef struct {
221    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) TXD data pointer                                           */
222    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes in transmit buffer                 */
223    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transmitted in last granted transaction    */
224    __IOM uint32_t  LIST;                         &bsol;*!< (@ 0x0000000C) EasyDMA list type                                          */
225  } SPIS_TXD_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
226  typedef struct {
227    __IOM uint32_t  SCL;                          &bsol;*!< (@ 0x00000000) Pin select for SCL                                         */
228    __IOM uint32_t  SDA;                          &bsol;*!< (@ 0x00000004) Pin select for SDA                                         */
229  } TWI_PSEL_Type;                                &bsol;*!< Size = 8 (0x8)                                                            */
230  typedef struct {
231    __IOM uint32_t  SCL;                          &bsol;*!< (@ 0x00000000) Pin select for SCL signal                                  */
232    __IOM uint32_t  SDA;                          &bsol;*!< (@ 0x00000004) Pin select for SDA signal                                  */
233  } TWIM_PSEL_Type;                               &bsol;*!< Size = 8 (0x8)                                                            */
234  typedef struct {
235    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Data pointer                                               */
236    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes in receive buffer                  */
237    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transferred in the last transaction        */
238    __IOM uint32_t  LIST;                         &bsol;*!< (@ 0x0000000C) EasyDMA list type                                          */
239  } TWIM_RXD_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
240  typedef struct {
241    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Data pointer                                               */
242    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes in transmit buffer                 */
243    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transferred in the last transaction        */
244    __IOM uint32_t  LIST;                         &bsol;*!< (@ 0x0000000C) EasyDMA list type                                          */
245  } TWIM_TXD_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
246  typedef struct {
247    __IOM uint32_t  SCL;                          &bsol;*!< (@ 0x00000000) Pin select for SCL signal                                  */
248    __IOM uint32_t  SDA;                          &bsol;*!< (@ 0x00000004) Pin select for SDA signal                                  */
249  } TWIS_PSEL_Type;                               &bsol;*!< Size = 8 (0x8)                                                            */
250  typedef struct {
251    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) RXD Data pointer                                           */
252    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes in RXD buffer                      */
253    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transferred in the last RXD transaction    */
254    __IOM uint32_t  LIST;                         &bsol;*!< (@ 0x0000000C) EasyDMA list type                                          */
255  } TWIS_RXD_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
256  typedef struct {
257    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) TXD Data pointer                                           */
258    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes in TXD buffer                      */
259    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transferred in the last TXD transaction    */
260    __IOM uint32_t  LIST;                         &bsol;*!< (@ 0x0000000C) EasyDMA list type                                          */
261  } TWIS_TXD_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
262  typedef struct {
263    __IOM uint32_t  RX;                           &bsol;*!< (@ 0x00000000) Result of last incoming frame                              */
264  } NFCT_FRAMESTATUS_Type;                        &bsol;*!< Size = 4 (0x4)                                                            */
265  typedef struct {
266    __IOM uint32_t  FRAMECONFIG;                  &bsol;*!< (@ 0x00000000) Configuration of outgoing frames                           */
267    __IOM uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000004) Size of outgoing frame                                     */
268  } NFCT_TXD_Type;                                &bsol;*!< Size = 8 (0x8)                                                            */
269  typedef struct {
270    __IOM uint32_t  FRAMECONFIG;                  &bsol;*!< (@ 0x00000000) Configuration of incoming frames                           */
271    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000004) Size of last incoming frame                                */
272  } NFCT_RXD_Type;                                &bsol;*!< Size = 8 (0x8)                                                            */
273  typedef struct {
274    __IOM uint32_t  LIMITH;                       &bsol;*!< (@ 0x00000000) Description cluster: Last result is equal or
275                                                                      above CH[n].LIMIT.HIGH                                     */
276    __IOM uint32_t  LIMITL;                       &bsol;*!< (@ 0x00000004) Description cluster: Last result is equal or
277                                                                      below CH[n].LIMIT.LOW                                      */
278  } SAADC_EVENTS_CH_Type;                         &bsol;*!< Size = 8 (0x8)                                                            */
279  typedef struct {
280    __IOM uint32_t  PSELP;                        &bsol;*!< (@ 0x00000000) Description cluster: Input positive pin selection
281                                                                      for CH[n]                                                  */
282    __IOM uint32_t  PSELN;                        &bsol;*!< (@ 0x00000004) Description cluster: Input negative pin selection
283                                                                      for CH[n]                                                  */
284    __IOM uint32_t  CONFIG;                       &bsol;*!< (@ 0x00000008) Description cluster: Input configuration for
285                                                                      CH[n]                                                      */
286    __IOM uint32_t  LIMIT;                        &bsol;*!< (@ 0x0000000C) Description cluster: High/low limits for event
287                                                                      monitoring of a channel                                    */
288  } SAADC_CH_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
289  typedef struct {
290    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Data pointer                                               */
291    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of 16-bit samples to be written
292                                                                      to output RAM buffer                                       */
293    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of 16-bit samples written to output RAM
294                                                                      buffer since the previous START task                       */
295  } SAADC_RESULT_Type;                            &bsol;*!< Size = 12 (0xc)                                                           */
296  typedef struct {
297    __IOM uint32_t  LED;                          &bsol;*!< (@ 0x00000000) Pin select for LED signal                                  */
298    __IOM uint32_t  A;                            &bsol;*!< (@ 0x00000004) Pin select for A signal                                    */
299    __IOM uint32_t  B;                            &bsol;*!< (@ 0x00000008) Pin select for B signal                                    */
300  } QDEC_PSEL_Type;                               &bsol;*!< Size = 12 (0xc)                                                           */
301  typedef struct {
302    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Description cluster: Beginning address in RAM
303                                                                      of this sequence                                           */
304    __IOM uint32_t  CNT;                          &bsol;*!< (@ 0x00000004) Description cluster: Number of values (duty cycles)
305                                                                      in this sequence                                           */
306    __IOM uint32_t  REFRESH;                      &bsol;*!< (@ 0x00000008) Description cluster: Number of additional PWM
307                                                                      periods between samples loaded into compare
308                                                                      register                                                   */
309    __IOM uint32_t  ENDDELAY;                     &bsol;*!< (@ 0x0000000C) Description cluster: Time added after the sequence         */
310    __IM  uint32_t  RESERVED[4];
311  } PWM_SEQ_Type;                                 &bsol;*!< Size = 32 (0x20)                                                          */
312  typedef struct {
313    __IOM uint32_t  OUT[4];                       &bsol;*!< (@ 0x00000000) Description collection: Output pin select for
314                                                                      PWM channel n                                              */
315  } PWM_PSEL_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
316  typedef struct {
317    __IOM uint32_t  CLK;                          &bsol;*!< (@ 0x00000000) Pin number configuration for PDM CLK signal                */
318    __IOM uint32_t  DIN;                          &bsol;*!< (@ 0x00000004) Pin number configuration for PDM DIN signal                */
319  } PDM_PSEL_Type;                                &bsol;*!< Size = 8 (0x8)                                                            */
320  typedef struct {
321    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) RAM address pointer to write samples to with
322                                                                      EasyDMA                                                    */
323    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Number of samples to allocate memory for in EasyDMA
324                                                                      mode                                                       */
325  } PDM_SAMPLE_Type;                              &bsol;*!< Size = 8 (0x8)                                                            */
326  typedef struct {
327    __IOM uint32_t  ADDR;                         &bsol;*!< (@ 0x00000000) Description cluster: Configure the word-aligned
328                                                                      start address of region n to protect                       */
329    __IOM uint32_t  SIZE;                         &bsol;*!< (@ 0x00000004) Description cluster: Size of region to protect
330                                                                      counting from address ACL[n].ADDR. Write
331                                                                      '0' as no effect.                                          */
332    __IOM uint32_t  PERM;                         &bsol;*!< (@ 0x00000008) Description cluster: Access permissions for region
333                                                                      n as defined by start address ACL[n].ADDR
334                                                                      and size ACL[n].SIZE                                       */
335    __IM  uint32_t  RESERVED;
336  } ACL_ACL_Type;                                 &bsol;*!< Size = 16 (0x10)                                                          */
337  typedef struct {
338    __OM  uint32_t  EN;                           &bsol;*!< (@ 0x00000000) Description cluster: Enable channel group n                */
339    __OM  uint32_t  DIS;                          &bsol;*!< (@ 0x00000004) Description cluster: Disable channel group n               */
340  } PPI_TASKS_CHG_Type;                           &bsol;*!< Size = 8 (0x8)                                                            */
341  typedef struct {
342    __IOM uint32_t  EEP;                          &bsol;*!< (@ 0x00000000) Description cluster: Channel n event end-point             */
343    __IOM uint32_t  TEP;                          &bsol;*!< (@ 0x00000004) Description cluster: Channel n task end-point              */
344  } PPI_CH_Type;                                  &bsol;*!< Size = 8 (0x8)                                                            */
345  typedef struct {
346    __IOM uint32_t  TEP;                          &bsol;*!< (@ 0x00000000) Description cluster: Channel n task end-point              */
347  } PPI_FORK_Type;                                &bsol;*!< Size = 4 (0x4)                                                            */
348  typedef struct {
349    __IOM uint32_t  WA;                           &bsol;*!< (@ 0x00000000) Description cluster: Write access to region n
350                                                                      detected                                                   */
351    __IOM uint32_t  RA;                           &bsol;*!< (@ 0x00000004) Description cluster: Read access to region n
352                                                                      detected                                                   */
353  } MWU_EVENTS_REGION_Type;                       &bsol;*!< Size = 8 (0x8)                                                            */
354  typedef struct {
355    __IOM uint32_t  WA;                           &bsol;*!< (@ 0x00000000) Description cluster: Write access to peripheral
356                                                                      region n detected                                          */
357    __IOM uint32_t  RA;                           &bsol;*!< (@ 0x00000004) Description cluster: Read access to peripheral
358                                                                      region n detected                                          */
359  } MWU_EVENTS_PREGION_Type;                      &bsol;*!< Size = 8 (0x8)                                                            */
360  typedef struct {
361    __IOM uint32_t  SUBSTATWA;                    &bsol;*!< (@ 0x00000000) Description cluster: Source of event/interrupt
362                                                                      in region n, write access detected while
363                                                                      corresponding subregion was enabled for
364                                                                      watching                                                   */
365    __IOM uint32_t  SUBSTATRA;                    &bsol;*!< (@ 0x00000004) Description cluster: Source of event/interrupt
366                                                                      in region n, read access detected while
367                                                                      corresponding subregion was enabled for
368                                                                      watching                                                   */
369  } MWU_PERREGION_Type;                           &bsol;*!< Size = 8 (0x8)                                                            */
370  typedef struct {
371    __IOM uint32_t  START;                        &bsol;*!< (@ 0x00000000) Description cluster: Start address for region
372                                                                      n                                                          */
373    __IOM uint32_t  END;                          &bsol;*!< (@ 0x00000004) Description cluster: End address of region n               */
374    __IM  uint32_t  RESERVED[2];
375  } MWU_REGION_Type;                              &bsol;*!< Size = 16 (0x10)                                                          */
376  typedef struct {
377    __IM  uint32_t  START;                        &bsol;*!< (@ 0x00000000) Description cluster: Reserved for future use               */
378    __IM  uint32_t  END;                          &bsol;*!< (@ 0x00000004) Description cluster: Reserved for future use               */
379    __IOM uint32_t  SUBS;                         &bsol;*!< (@ 0x00000008) Description cluster: Subregions of region n                */
380    __IM  uint32_t  RESERVED;
381  } MWU_PREGION_Type;                             &bsol;*!< Size = 16 (0x10)                                                          */
382  typedef struct {
383    __IOM uint32_t  MODE;                         &bsol;*!< (@ 0x00000000) I2S mode.                                                  */
384    __IOM uint32_t  RXEN;                         &bsol;*!< (@ 0x00000004) Reception (RX) enable.                                     */
385    __IOM uint32_t  TXEN;                         &bsol;*!< (@ 0x00000008) Transmission (TX) enable.                                  */
386    __IOM uint32_t  MCKEN;                        &bsol;*!< (@ 0x0000000C) Master clock generator enable.                             */
387    __IOM uint32_t  MCKFREQ;                      &bsol;*!< (@ 0x00000010) Master clock generator frequency.                          */
388    __IOM uint32_t  RATIO;                        &bsol;*!< (@ 0x00000014) MCK / LRCK ratio.                                          */
389    __IOM uint32_t  SWIDTH;                       &bsol;*!< (@ 0x00000018) Sample width.                                              */
390    __IOM uint32_t  ALIGN;                        &bsol;*!< (@ 0x0000001C) Alignment of sample within a frame.                        */
391    __IOM uint32_t  FORMAT;                       &bsol;*!< (@ 0x00000020) Frame format.                                              */
392    __IOM uint32_t  CHANNELS;                     &bsol;*!< (@ 0x00000024) Enable channels.                                           */
393  } I2S_CONFIG_Type;                              &bsol;*!< Size = 40 (0x28)                                                          */
394  typedef struct {
395    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Receive buffer RAM start address.                          */
396  } I2S_RXD_Type;                                 &bsol;*!< Size = 4 (0x4)                                                            */
397  typedef struct {
398    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Transmit buffer RAM start address.                         */
399  } I2S_TXD_Type;                                 &bsol;*!< Size = 4 (0x4)                                                            */
400  typedef struct {
401    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000000) Size of RXD and TXD buffers.                               */
402  } I2S_RXTXD_Type;                               &bsol;*!< Size = 4 (0x4)                                                            */
403  typedef struct {
404    __IOM uint32_t  MCK;                          &bsol;*!< (@ 0x00000000) Pin select for MCK signal.                                 */
405    __IOM uint32_t  SCK;                          &bsol;*!< (@ 0x00000004) Pin select for SCK signal.                                 */
406    __IOM uint32_t  LRCK;                         &bsol;*!< (@ 0x00000008) Pin select for LRCK signal.                                */
407    __IOM uint32_t  SDIN;                         &bsol;*!< (@ 0x0000000C) Pin select for SDIN signal.                                */
408    __IOM uint32_t  SDOUT;                        &bsol;*!< (@ 0x00000010) Pin select for SDOUT signal.                               */
409  } I2S_PSEL_Type;                                &bsol;*!< Size = 20 (0x14)                                                          */
410  typedef struct {
411    __IM  uint32_t  EPIN[8];                      &bsol;*!< (@ 0x00000000) Description collection: IN endpoint halted status.
412                                                                      Can be used as is as response to a GetStatus()
413                                                                      request to endpoint.                                       */
414    __IM  uint32_t  RESERVED;
415    __IM  uint32_t  EPOUT[8];                     &bsol;*!< (@ 0x00000024) Description collection: OUT endpoint halted status.
416                                                                      Can be used as is as response to a GetStatus()
417                                                                      request to endpoint.                                       */
418  } USBD_HALTED_Type;                             &bsol;*!< Size = 68 (0x44)                                                          */
419  typedef struct {
420    __IOM uint32_t  EPOUT[8];                     &bsol;*!< (@ 0x00000000) Description collection: Number of bytes received
421                                                                      last in the data stage of this OUT endpoint                */
422    __IM  uint32_t  ISOOUT;                       &bsol;*!< (@ 0x00000020) Number of bytes received last on this ISO OUT
423                                                                      data endpoint                                              */
424  } USBD_SIZE_Type;                               &bsol;*!< Size = 36 (0x24)                                                          */
425  typedef struct {
426    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Description cluster: Data pointer                          */
427    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Description cluster: Maximum number of bytes
428                                                                      to transfer                                                */
429    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Description cluster: Number of bytes transferred
430                                                                      in the last transaction                                    */
431    __IM  uint32_t  RESERVED[2];
432  } USBD_EPIN_Type;                               &bsol;*!< Size = 20 (0x14)                                                          */
433  typedef struct {
434    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Data pointer                                               */
435    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes to transfer                        */
436    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transferred in the last transaction        */
437  } USBD_ISOIN_Type;                              &bsol;*!< Size = 12 (0xc)                                                           */
438  typedef struct {
439    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Description cluster: Data pointer                          */
440    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Description cluster: Maximum number of bytes
441                                                                      to transfer                                                */
442    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Description cluster: Number of bytes transferred
443                                                                      in the last transaction                                    */
444    __IM  uint32_t  RESERVED[2];
445  } USBD_EPOUT_Type;                              &bsol;*!< Size = 20 (0x14)                                                          */
446  typedef struct {
447    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Data pointer                                               */
448    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes to transfer                        */
449    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transferred in the last transaction        */
450  } USBD_ISOOUT_Type;                             &bsol;*!< Size = 12 (0xc)                                                           */
451  typedef struct {
452    __IOM uint32_t  SRC;                          &bsol;*!< (@ 0x00000000) Flash memory source address                                */
453    __IOM uint32_t  DST;                          &bsol;*!< (@ 0x00000004) RAM destination address                                    */
454    __IOM uint32_t  CNT;                          &bsol;*!< (@ 0x00000008) Read transfer length                                       */
455  } QSPI_READ_Type;                               &bsol;*!< Size = 12 (0xc)                                                           */
456  typedef struct {
457    __IOM uint32_t  DST;                          &bsol;*!< (@ 0x00000000) Flash destination address                                  */
458    __IOM uint32_t  SRC;                          &bsol;*!< (@ 0x00000004) RAM source address                                         */
459    __IOM uint32_t  CNT;                          &bsol;*!< (@ 0x00000008) Write transfer length                                      */
460  } QSPI_WRITE_Type;                              &bsol;*!< Size = 12 (0xc)                                                           */
461  typedef struct {
462    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Start address of flash block to be erased                  */
463    __IOM uint32_t  LEN;                          &bsol;*!< (@ 0x00000004) Size of block to be erased.                                */
464  } QSPI_ERASE_Type;                              &bsol;*!< Size = 8 (0x8)                                                            */
465  typedef struct {
466    __IOM uint32_t  SCK;                          &bsol;*!< (@ 0x00000000) Pin select for serial clock SCK                            */
467    __IOM uint32_t  CSN;                          &bsol;*!< (@ 0x00000004) Pin select for chip select signal CSN.                     */
468    __IM  uint32_t  RESERVED;
469    __IOM uint32_t  IO0;                          &bsol;*!< (@ 0x0000000C) Pin select for serial data MOSI/IO0.                       */
470    __IOM uint32_t  IO1;                          &bsol;*!< (@ 0x00000010) Pin select for serial data MISO/IO1.                       */
471    __IOM uint32_t  IO2;                          &bsol;*!< (@ 0x00000014) Pin select for serial data IO2.                            */
472    __IOM uint32_t  IO3;                          &bsol;*!< (@ 0x00000018) Pin select for serial data IO3.                            */
473  } QSPI_PSEL_Type;                               &bsol;*!< Size = 28 (0x1c)                                                          */
474  typedef struct {                                &bsol;*!< (@ 0x10000000) FICR Structure                                             */
475    __IM  uint32_t  RESERVED[4];
476    __IM  uint32_t  CODEPAGESIZE;                 &bsol;*!< (@ 0x00000010) Code memory page size                                      */
477    __IM  uint32_t  CODESIZE;                     &bsol;*!< (@ 0x00000014) Code memory size                                           */
478    __IM  uint32_t  RESERVED1[18];
479    __IM  uint32_t  DEVICEID[2];                  &bsol;*!< (@ 0x00000060) Description collection: Device identifier                  */
480    __IM  uint32_t  RESERVED2[6];
481    __IM  uint32_t  ER[4];                        &bsol;*!< (@ 0x00000080) Description collection: Encryption root, word
482                                                                      n                                                          */
483    __IM  uint32_t  IR[4];                        &bsol;*!< (@ 0x00000090) Description collection: Identity Root, word n              */
484    __IM  uint32_t  DEVICEADDRTYPE;               &bsol;*!< (@ 0x000000A0) Device address type                                        */
485    __IM  uint32_t  DEVICEADDR[2];                &bsol;*!< (@ 0x000000A4) Description collection: Device address n                   */
486    __IM  uint32_t  RESERVED3[21];
487    __IM  FICR_INFO_Type INFO;                    &bsol;*!< (@ 0x00000100) Device info                                                */
488    __IM  uint32_t  RESERVED4[143];
489    __IM  uint32_t  PRODTEST[3];                  &bsol;*!< (@ 0x00000350) Description collection: Production test signature
490                                                                      n                                                          */
491    __IM  uint32_t  RESERVED5[42];
492    __IM  FICR_TEMP_Type TEMP;                    &bsol;*!< (@ 0x00000404) Registers storing factory TEMP module linearization
493                                                                      coefficients                                               */
494    __IM  uint32_t  RESERVED6[2];
495    __IOM FICR_NFC_Type NFC;                      &bsol;*!< (@ 0x00000450) Unspecified                                                */
496    __IM  uint32_t  RESERVED7[488];
497    __IOM FICR_TRNG90B_Type TRNG90B;              &bsol;*!< (@ 0x00000C00) NIST800-90B RNG calibration data                           */
498  } NRF_FICR_Type;                                &bsol;*!< Size = 3104 (0xc20)                                                       */
499  typedef struct {                                &bsol;*!< (@ 0x10001000) UICR Structure                                             */
500    __IM  uint32_t  RESERVED[5];
501    __IOM uint32_t  NRFFW[13];                    &bsol;*!< (@ 0x00000014) Description collection: Reserved for Nordic firmware
502                                                                      design                                                     */
503    __IM  uint32_t  RESERVED1[2];
504    __IOM uint32_t  NRFHW[12];                    &bsol;*!< (@ 0x00000050) Description collection: Reserved for Nordic hardware
505                                                                      design                                                     */
506    __IOM uint32_t  CUSTOMER[32];                 &bsol;*!< (@ 0x00000080) Description collection: Reserved for customer              */
507    __IM  uint32_t  RESERVED2[64];
508    __IOM uint32_t  PSELRESET[2];                 &bsol;*!< (@ 0x00000200) Description collection: Mapping of the nRESET
509                                                                      function (see POWER chapter for details)                   */
510    __IOM uint32_t  APPROTECT;                    &bsol;*!< (@ 0x00000208) Access port protection                                     */
511    __IOM uint32_t  NFCPINS;                      &bsol;*!< (@ 0x0000020C) Setting of pins dedicated to NFC functionality:
512                                                                      NFC antenna or GPIO                                        */
513    __IOM uint32_t  DEBUGCTRL;                    &bsol;*!< (@ 0x00000210) Processor debug control                                    */
514    __IM  uint32_t  RESERVED3[60];
515    __IOM uint32_t  REGOUT0;                      &bsol;*!< (@ 0x00000304) Output voltage from REG0 regulator stage. The
516                                                                      maximum output voltage from this stage is
517                                                                      given as VDDH - VREG0DROP.                                 */
518  } NRF_UICR_Type;                                &bsol;*!< Size = 776 (0x308)                                                        */
519  typedef struct {                                &bsol;*!< (@ 0x40000000) CLOCK Structure                                            */
520    __OM  uint32_t  TASKS_HFCLKSTART;             &bsol;*!< (@ 0x00000000) Start HFXO crystal oscillator                              */
521    __OM  uint32_t  TASKS_HFCLKSTOP;              &bsol;*!< (@ 0x00000004) Stop HFXO crystal oscillator                               */
522    __OM  uint32_t  TASKS_LFCLKSTART;             &bsol;*!< (@ 0x00000008) Start LFCLK                                                */
523    __OM  uint32_t  TASKS_LFCLKSTOP;              &bsol;*!< (@ 0x0000000C) Stop LFCLK                                                 */
524    __OM  uint32_t  TASKS_CAL;                    &bsol;*!< (@ 0x00000010) Start calibration of LFRC                                  */
525    __OM  uint32_t  TASKS_CTSTART;                &bsol;*!< (@ 0x00000014) Start calibration timer                                    */
526    __OM  uint32_t  TASKS_CTSTOP;                 &bsol;*!< (@ 0x00000018) Stop calibration timer                                     */
527    __IM  uint32_t  RESERVED[57];
528    __IOM uint32_t  EVENTS_HFCLKSTARTED;          &bsol;*!< (@ 0x00000100) HFXO crystal oscillator started                            */
529    __IOM uint32_t  EVENTS_LFCLKSTARTED;          &bsol;*!< (@ 0x00000104) LFCLK started                                              */
530    __IM  uint32_t  RESERVED1;
531    __IOM uint32_t  EVENTS_DONE;                  &bsol;*!< (@ 0x0000010C) Calibration of LFRC completed                              */
532    __IOM uint32_t  EVENTS_CTTO;                  &bsol;*!< (@ 0x00000110) Calibration timer timeout                                  */
533    __IM  uint32_t  RESERVED2[5];
534    __IOM uint32_t  EVENTS_CTSTARTED;             &bsol;*!< (@ 0x00000128) Calibration timer has been started and is ready
535                                                                      to process new tasks                                       */
536    __IOM uint32_t  EVENTS_CTSTOPPED;             &bsol;*!< (@ 0x0000012C) Calibration timer has been stopped and is ready
537                                                                      to process new tasks                                       */
538    __IM  uint32_t  RESERVED3[117];
539    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
540    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
541    __IM  uint32_t  RESERVED4[63];
542    __IM  uint32_t  HFCLKRUN;                     &bsol;*!< (@ 0x00000408) Status indicating that HFCLKSTART task has been
543                                                                      triggered                                                  */
544    __IM  uint32_t  HFCLKSTAT;                    &bsol;*!< (@ 0x0000040C) HFCLK status                                               */
545    __IM  uint32_t  RESERVED5;
546    __IM  uint32_t  LFCLKRUN;                     &bsol;*!< (@ 0x00000414) Status indicating that LFCLKSTART task has been
547                                                                      triggered                                                  */
548    __IM  uint32_t  LFCLKSTAT;                    &bsol;*!< (@ 0x00000418) LFCLK status                                               */
549    __IM  uint32_t  LFCLKSRCCOPY;                 &bsol;*!< (@ 0x0000041C) Copy of LFCLKSRC register, set when LFCLKSTART
550                                                                      task was triggered                                         */
551    __IM  uint32_t  RESERVED6[62];
552    __IOM uint32_t  LFCLKSRC;                     &bsol;*!< (@ 0x00000518) Clock source for the LFCLK                                 */
553    __IM  uint32_t  RESERVED7[3];
554    __IOM uint32_t  HFXODEBOUNCE;                 &bsol;*!< (@ 0x00000528) HFXO debounce time. The HFXO is started by triggering
555                                                                      the TASKS_HFCLKSTART task.                                 */
556    __IM  uint32_t  RESERVED8[3];
557    __IOM uint32_t  CTIV;                         &bsol;*!< (@ 0x00000538) Calibration timer interval                                 */
558    __IM  uint32_t  RESERVED9[8];
559    __IOM uint32_t  TRACECONFIG;                  &bsol;*!< (@ 0x0000055C) Clocking options for the trace port debug interface        */
560    __IM  uint32_t  RESERVED10[21];
561    __IOM uint32_t  LFRCMODE;                     &bsol;*!< (@ 0x000005B4) LFRC mode configuration                                    */
562  } NRF_CLOCK_Type;                               &bsol;*!< Size = 1464 (0x5b8)                                                       */
563  typedef struct {                                &bsol;*!< (@ 0x40000000) POWER Structure                                            */
564    __IM  uint32_t  RESERVED[30];
565    __OM  uint32_t  TASKS_CONSTLAT;               &bsol;*!< (@ 0x00000078) Enable Constant Latency mode                               */
566    __OM  uint32_t  TASKS_LOWPWR;                 &bsol;*!< (@ 0x0000007C) Enable Low-power mode (variable latency)                   */
567    __IM  uint32_t  RESERVED1[34];
568    __IOM uint32_t  EVENTS_POFWARN;               &bsol;*!< (@ 0x00000108) Power failure warning                                      */
569    __IM  uint32_t  RESERVED2[2];
570    __IOM uint32_t  EVENTS_SLEEPENTER;            &bsol;*!< (@ 0x00000114) CPU entered WFI/WFE sleep                                  */
571    __IOM uint32_t  EVENTS_SLEEPEXIT;             &bsol;*!< (@ 0x00000118) CPU exited WFI/WFE sleep                                   */
572    __IOM uint32_t  EVENTS_USBDETECTED;           &bsol;*!< (@ 0x0000011C) Voltage supply detected on VBUS                            */
573    __IOM uint32_t  EVENTS_USBREMOVED;            &bsol;*!< (@ 0x00000120) Voltage supply removed from VBUS                           */
574    __IOM uint32_t  EVENTS_USBPWRRDY;             &bsol;*!< (@ 0x00000124) USB 3.3 V supply ready                                     */
575    __IM  uint32_t  RESERVED3[119];
576    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
577    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
578    __IM  uint32_t  RESERVED4[61];
579    __IOM uint32_t  RESETREAS;                    &bsol;*!< (@ 0x00000400) Reset reason                                               */
580    __IM  uint32_t  RESERVED5[9];
581    __IM  uint32_t  RAMSTATUS;                    &bsol;*!< (@ 0x00000428) Deprecated register - RAM status register                  */
582    __IM  uint32_t  RESERVED6[3];
583    __IM  uint32_t  USBREGSTATUS;                 &bsol;*!< (@ 0x00000438) USB supply status                                          */
584    __IM  uint32_t  RESERVED7[49];
585    __OM  uint32_t  SYSTEMOFF;                    &bsol;*!< (@ 0x00000500) System OFF register                                        */
586    __IM  uint32_t  RESERVED8[3];
587    __IOM uint32_t  POFCON;                       &bsol;*!< (@ 0x00000510) Power-fail comparator configuration                        */
588    __IM  uint32_t  RESERVED9[2];
589    __IOM uint32_t  GPREGRET;                     &bsol;*!< (@ 0x0000051C) General purpose retention register                         */
590    __IOM uint32_t  GPREGRET2;                    &bsol;*!< (@ 0x00000520) General purpose retention register                         */
591    __IM  uint32_t  RESERVED10[21];
592    __IOM uint32_t  DCDCEN;                       &bsol;*!< (@ 0x00000578) Enable DC/DC converter for REG1 stage                      */
593    __IM  uint32_t  RESERVED11;
594    __IOM uint32_t  DCDCEN0;                      &bsol;*!< (@ 0x00000580) Enable DC/DC converter for REG0 stage                      */
595    __IM  uint32_t  RESERVED12[47];
596    __IM  uint32_t  MAINREGSTATUS;                &bsol;*!< (@ 0x00000640) Main supply status                                         */
597    __IM  uint32_t  RESERVED13[175];
598    __IOM POWER_RAM_Type RAM[9];                  &bsol;*!< (@ 0x00000900) Unspecified                                                */
599  } NRF_POWER_Type;                               &bsol;*!< Size = 2448 (0x990)                                                       */
600  typedef struct {                                &bsol;*!< (@ 0x50000000) P0 Structure                                               */
601    __IM  uint32_t  RESERVED[321];
602    __IOM uint32_t  OUT;                          &bsol;*!< (@ 0x00000504) Write GPIO port                                            */
603    __IOM uint32_t  OUTSET;                       &bsol;*!< (@ 0x00000508) Set individual bits in GPIO port                           */
604    __IOM uint32_t  OUTCLR;                       &bsol;*!< (@ 0x0000050C) Clear individual bits in GPIO port                         */
605    __IM  uint32_t  IN;                           &bsol;*!< (@ 0x00000510) Read GPIO port                                             */
606    __IOM uint32_t  DIR;                          &bsol;*!< (@ 0x00000514) Direction of GPIO pins                                     */
607    __IOM uint32_t  DIRSET;                       &bsol;*!< (@ 0x00000518) DIR set register                                           */
608    __IOM uint32_t  DIRCLR;                       &bsol;*!< (@ 0x0000051C) DIR clear register                                         */
609    __IOM uint32_t  LATCH;                        &bsol;*!< (@ 0x00000520) Latch register indicating what GPIO pins that
610                                                                      have met the criteria set in the PIN_CNF[n].SENSE
611                                                                      registers                                                  */
612    __IOM uint32_t  DETECTMODE;                   &bsol;*!< (@ 0x00000524) Select between default DETECT signal behaviour
613                                                                      and LDETECT mode                                           */
614    __IM  uint32_t  RESERVED1[118];
615    __IOM uint32_t  PIN_CNF[32];                  &bsol;*!< (@ 0x00000700) Description collection: Configuration of GPIO
616                                                                      pins                                                       */
617  } NRF_GPIO_Type;                                &bsol;*!< Size = 1920 (0x780)                                                       */
618  typedef struct {                                &bsol;*!< (@ 0x40001000) RADIO Structure                                            */
619    __OM  uint32_t  TASKS_TXEN;                   &bsol;*!< (@ 0x00000000) Enable RADIO in TX mode                                    */
620    __OM  uint32_t  TASKS_RXEN;                   &bsol;*!< (@ 0x00000004) Enable RADIO in RX mode                                    */
621    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000008) Start RADIO                                                */
622    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x0000000C) Stop RADIO                                                 */
623    __OM  uint32_t  TASKS_DISABLE;                &bsol;*!< (@ 0x00000010) Disable RADIO                                              */
624    __OM  uint32_t  TASKS_RSSISTART;              &bsol;*!< (@ 0x00000014) Start the RSSI and take one single sample of
625                                                                      the receive signal strength                                */
626    __OM  uint32_t  TASKS_RSSISTOP;               &bsol;*!< (@ 0x00000018) Stop the RSSI measurement                                  */
627    __OM  uint32_t  TASKS_BCSTART;                &bsol;*!< (@ 0x0000001C) Start the bit counter                                      */
628    __OM  uint32_t  TASKS_BCSTOP;                 &bsol;*!< (@ 0x00000020) Stop the bit counter                                       */
629    __OM  uint32_t  TASKS_EDSTART;                &bsol;*!< (@ 0x00000024) Start the energy detect measurement used in IEEE
630                                                                      802.15.4 mode                                              */
631    __OM  uint32_t  TASKS_EDSTOP;                 &bsol;*!< (@ 0x00000028) Stop the energy detect measurement                         */
632    __OM  uint32_t  TASKS_CCASTART;               &bsol;*!< (@ 0x0000002C) Start the clear channel assessment used in IEEE
633                                                                      802.15.4 mode                                              */
634    __OM  uint32_t  TASKS_CCASTOP;                &bsol;*!< (@ 0x00000030) Stop the clear channel assessment                          */
635    __IM  uint32_t  RESERVED[51];
636    __IOM uint32_t  EVENTS_READY;                 &bsol;*!< (@ 0x00000100) RADIO has ramped up and is ready to be started             */
637    __IOM uint32_t  EVENTS_ADDRESS;               &bsol;*!< (@ 0x00000104) Address sent or received                                   */
638    __IOM uint32_t  EVENTS_PAYLOAD;               &bsol;*!< (@ 0x00000108) Packet payload sent or received                            */
639    __IOM uint32_t  EVENTS_END;                   &bsol;*!< (@ 0x0000010C) Packet sent or received                                    */
640    __IOM uint32_t  EVENTS_DISABLED;              &bsol;*!< (@ 0x00000110) RADIO has been disabled                                    */
641    __IOM uint32_t  EVENTS_DEVMATCH;              &bsol;*!< (@ 0x00000114) A device address match occurred on the last received
642                                                                      packet                                                     */
643    __IOM uint32_t  EVENTS_DEVMISS;               &bsol;*!< (@ 0x00000118) No device address match occurred on the last
644                                                                      received packet                                            */
645    __IOM uint32_t  EVENTS_RSSIEND;               &bsol;*!< (@ 0x0000011C) Sampling of receive signal strength complete               */
646    __IM  uint32_t  RESERVED1[2];
647    __IOM uint32_t  EVENTS_BCMATCH;               &bsol;*!< (@ 0x00000128) Bit counter reached bit count value                        */
648    __IM  uint32_t  RESERVED2;
649    __IOM uint32_t  EVENTS_CRCOK;                 &bsol;*!< (@ 0x00000130) Packet received with CRC ok                                */
650    __IOM uint32_t  EVENTS_CRCERROR;              &bsol;*!< (@ 0x00000134) Packet received with CRC error                             */
651    __IOM uint32_t  EVENTS_FRAMESTART;            &bsol;*!< (@ 0x00000138) IEEE 802.15.4 length field received                        */
652    __IOM uint32_t  EVENTS_EDEND;                 &bsol;*!< (@ 0x0000013C) Sampling of energy detection complete. A new
653                                                                      ED sample is ready for readout from the
654                                                                      RADIO.EDSAMPLE register.                                   */
655    __IOM uint32_t  EVENTS_EDSTOPPED;             &bsol;*!< (@ 0x00000140) The sampling of energy detection has stopped               */
656    __IOM uint32_t  EVENTS_CCAIDLE;               &bsol;*!< (@ 0x00000144) Wireless medium in idle - clear to send                    */
657    __IOM uint32_t  EVENTS_CCABUSY;               &bsol;*!< (@ 0x00000148) Wireless medium busy - do not send                         */
658    __IOM uint32_t  EVENTS_CCASTOPPED;            &bsol;*!< (@ 0x0000014C) The CCA has stopped                                        */
659    __IOM uint32_t  EVENTS_RATEBOOST;             &bsol;*!< (@ 0x00000150) Ble_LR CI field received, receive mode is changed
660                                                                      from Ble_LR125Kbit to Ble_LR500Kbit.                       */
661    __IOM uint32_t  EVENTS_TXREADY;               &bsol;*!< (@ 0x00000154) RADIO has ramped up and is ready to be started
662                                                                      TX path                                                    */
663    __IOM uint32_t  EVENTS_RXREADY;               &bsol;*!< (@ 0x00000158) RADIO has ramped up and is ready to be started
664                                                                      RX path                                                    */
665    __IOM uint32_t  EVENTS_MHRMATCH;              &bsol;*!< (@ 0x0000015C) MAC header match found                                     */
666    __IM  uint32_t  RESERVED3[3];
667    __IOM uint32_t  EVENTS_PHYEND;                &bsol;*!< (@ 0x0000016C) Generated in Ble_LR125Kbit, Ble_LR500Kbit and
668                                                                      Ieee802154_250Kbit modes when last bit is
669                                                                      sent on air.                                               */
670    __IM  uint32_t  RESERVED4[36];
671    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
672    __IM  uint32_t  RESERVED5[64];
673    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
674    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
675    __IM  uint32_t  RESERVED6[61];
676    __IM  uint32_t  CRCSTATUS;                    &bsol;*!< (@ 0x00000400) CRC status                                                 */
677    __IM  uint32_t  RESERVED7;
678    __IM  uint32_t  RXMATCH;                      &bsol;*!< (@ 0x00000408) Received address                                           */
679    __IM  uint32_t  RXCRC;                        &bsol;*!< (@ 0x0000040C) CRC field of previously received packet                    */
680    __IM  uint32_t  DAI;                          &bsol;*!< (@ 0x00000410) Device address match index                                 */
681    __IM  uint32_t  PDUSTAT;                      &bsol;*!< (@ 0x00000414) Payload status                                             */
682    __IM  uint32_t  RESERVED8[59];
683    __IOM uint32_t  PACKETPTR;                    &bsol;*!< (@ 0x00000504) Packet pointer                                             */
684    __IOM uint32_t  FREQUENCY;                    &bsol;*!< (@ 0x00000508) Frequency                                                  */
685    __IOM uint32_t  TXPOWER;                      &bsol;*!< (@ 0x0000050C) Output power                                               */
686    __IOM uint32_t  MODE;                         &bsol;*!< (@ 0x00000510) Data rate and modulation                                   */
687    __IOM uint32_t  PCNF0;                        &bsol;*!< (@ 0x00000514) Packet configuration register 0                            */
688    __IOM uint32_t  PCNF1;                        &bsol;*!< (@ 0x00000518) Packet configuration register 1                            */
689    __IOM uint32_t  BASE0;                        &bsol;*!< (@ 0x0000051C) Base address 0                                             */
690    __IOM uint32_t  BASE1;                        &bsol;*!< (@ 0x00000520) Base address 1                                             */
691    __IOM uint32_t  PREFIX0;                      &bsol;*!< (@ 0x00000524) Prefixes bytes for logical addresses 0-3                   */
692    __IOM uint32_t  PREFIX1;                      &bsol;*!< (@ 0x00000528) Prefixes bytes for logical addresses 4-7                   */
693    __IOM uint32_t  TXADDRESS;                    &bsol;*!< (@ 0x0000052C) Transmit address select                                    */
694    __IOM uint32_t  RXADDRESSES;                  &bsol;*!< (@ 0x00000530) Receive address select                                     */
695    __IOM uint32_t  CRCCNF;                       &bsol;*!< (@ 0x00000534) CRC configuration                                          */
696    __IOM uint32_t  CRCPOLY;                      &bsol;*!< (@ 0x00000538) CRC polynomial                                             */
697    __IOM uint32_t  CRCINIT;                      &bsol;*!< (@ 0x0000053C) CRC initial value                                          */
698    __IM  uint32_t  RESERVED9;
699    __IOM uint32_t  TIFS;                         &bsol;*!< (@ 0x00000544) Interframe spacing in us                                   */
700    __IM  uint32_t  RSSISAMPLE;                   &bsol;*!< (@ 0x00000548) RSSI sample                                                */
701    __IM  uint32_t  RESERVED10;
702    __IM  uint32_t  STATE;                        &bsol;*!< (@ 0x00000550) Current radio state                                        */
703    __IOM uint32_t  DATAWHITEIV;                  &bsol;*!< (@ 0x00000554) Data whitening initial value                               */
704    __IM  uint32_t  RESERVED11[2];
705    __IOM uint32_t  BCC;                          &bsol;*!< (@ 0x00000560) Bit counter compare                                        */
706    __IM  uint32_t  RESERVED12[39];
707    __IOM uint32_t  DAB[8];                       &bsol;*!< (@ 0x00000600) Description collection: Device address base segment
708                                                                      n                                                          */
709    __IOM uint32_t  DAP[8];                       &bsol;*!< (@ 0x00000620) Description collection: Device address prefix
710                                                                      n                                                          */
711    __IOM uint32_t  DACNF;                        &bsol;*!< (@ 0x00000640) Device address match configuration                         */
712    __IOM uint32_t  MHRMATCHCONF;                 &bsol;*!< (@ 0x00000644) Search pattern configuration                               */
713    __IOM uint32_t  MHRMATCHMAS;                  &bsol;*!< (@ 0x00000648) Pattern mask                                               */
714    __IM  uint32_t  RESERVED13;
715    __IOM uint32_t  MODECNF0;                     &bsol;*!< (@ 0x00000650) Radio mode configuration register 0                        */
716    __IM  uint32_t  RESERVED14[3];
717    __IOM uint32_t  SFD;                          &bsol;*!< (@ 0x00000660) IEEE 802.15.4 start of frame delimiter                     */
718    __IOM uint32_t  EDCNT;                        &bsol;*!< (@ 0x00000664) IEEE 802.15.4 energy detect loop count                     */
719    __IOM uint32_t  EDSAMPLE;                     &bsol;*!< (@ 0x00000668) IEEE 802.15.4 energy detect level                          */
720    __IOM uint32_t  CCACTRL;                      &bsol;*!< (@ 0x0000066C) IEEE 802.15.4 clear channel assessment control             */
721    __IM  uint32_t  RESERVED15[611];
722    __IOM uint32_t  POWER;                        &bsol;*!< (@ 0x00000FFC) Peripheral power control                                   */
723  } NRF_RADIO_Type;                               &bsol;*!< Size = 4096 (0x1000)                                                      */
724  typedef struct {                                &bsol;*!< (@ 0x40002000) UART0 Structure                                            */
725    __OM  uint32_t  TASKS_STARTRX;                &bsol;*!< (@ 0x00000000) Start UART receiver                                        */
726    __OM  uint32_t  TASKS_STOPRX;                 &bsol;*!< (@ 0x00000004) Stop UART receiver                                         */
727    __OM  uint32_t  TASKS_STARTTX;                &bsol;*!< (@ 0x00000008) Start UART transmitter                                     */
728    __OM  uint32_t  TASKS_STOPTX;                 &bsol;*!< (@ 0x0000000C) Stop UART transmitter                                      */
729    __IM  uint32_t  RESERVED[3];
730    __OM  uint32_t  TASKS_SUSPEND;                &bsol;*!< (@ 0x0000001C) Suspend UART                                               */
731    __IM  uint32_t  RESERVED1[56];
732    __IOM uint32_t  EVENTS_CTS;                   &bsol;*!< (@ 0x00000100) CTS is activated (set low). Clear To Send.                 */
733    __IOM uint32_t  EVENTS_NCTS;                  &bsol;*!< (@ 0x00000104) CTS is deactivated (set high). Not Clear To Send.          */
734    __IOM uint32_t  EVENTS_RXDRDY;                &bsol;*!< (@ 0x00000108) Data received in RXD                                       */
735    __IM  uint32_t  RESERVED2[4];
736    __IOM uint32_t  EVENTS_TXDRDY;                &bsol;*!< (@ 0x0000011C) Data sent from TXD                                         */
737    __IM  uint32_t  RESERVED3;
738    __IOM uint32_t  EVENTS_ERROR;                 &bsol;*!< (@ 0x00000124) Error detected                                             */
739    __IM  uint32_t  RESERVED4[7];
740    __IOM uint32_t  EVENTS_RXTO;                  &bsol;*!< (@ 0x00000144) Receiver timeout                                           */
741    __IM  uint32_t  RESERVED5[46];
742    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
743    __IM  uint32_t  RESERVED6[64];
744    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
745    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
746    __IM  uint32_t  RESERVED7[93];
747    __IOM uint32_t  ERRORSRC;                     &bsol;*!< (@ 0x00000480) Error source                                               */
748    __IM  uint32_t  RESERVED8[31];
749    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable UART                                                */
750    __IM  uint32_t  RESERVED9;
751    __IOM UART_PSEL_Type PSEL;                    &bsol;*!< (@ 0x00000508) Unspecified                                                */
752    __IM  uint32_t  RXD;                          &bsol;*!< (@ 0x00000518) RXD register                                               */
753    __OM  uint32_t  TXD;                          &bsol;*!< (@ 0x0000051C) TXD register                                               */
754    __IM  uint32_t  RESERVED10;
755    __IOM uint32_t  BAUDRATE;                     &bsol;*!< (@ 0x00000524) Baud rate. Accuracy depends on the HFCLK source
756                                                                      selected.                                                  */
757    __IM  uint32_t  RESERVED11[17];
758    __IOM uint32_t  CONFIG;                       &bsol;*!< (@ 0x0000056C) Configuration of parity and hardware flow control          */
759  } NRF_UART_Type;                                &bsol;*!< Size = 1392 (0x570)                                                       */
760  typedef struct {                                &bsol;*!< (@ 0x40002000) UARTE0 Structure                                           */
761    __OM  uint32_t  TASKS_STARTRX;                &bsol;*!< (@ 0x00000000) Start UART receiver                                        */
762    __OM  uint32_t  TASKS_STOPRX;                 &bsol;*!< (@ 0x00000004) Stop UART receiver                                         */
763    __OM  uint32_t  TASKS_STARTTX;                &bsol;*!< (@ 0x00000008) Start UART transmitter                                     */
764    __OM  uint32_t  TASKS_STOPTX;                 &bsol;*!< (@ 0x0000000C) Stop UART transmitter                                      */
765    __IM  uint32_t  RESERVED[7];
766    __OM  uint32_t  TASKS_FLUSHRX;                &bsol;*!< (@ 0x0000002C) Flush RX FIFO into RX buffer                               */
767    __IM  uint32_t  RESERVED1[52];
768    __IOM uint32_t  EVENTS_CTS;                   &bsol;*!< (@ 0x00000100) CTS is activated (set low). Clear To Send.                 */
769    __IOM uint32_t  EVENTS_NCTS;                  &bsol;*!< (@ 0x00000104) CTS is deactivated (set high). Not Clear To Send.          */
770    __IOM uint32_t  EVENTS_RXDRDY;                &bsol;*!< (@ 0x00000108) Data received in RXD (but potentially not yet
771                                                                      transferred to Data RAM)                                   */
772    __IM  uint32_t  RESERVED2;
773    __IOM uint32_t  EVENTS_ENDRX;                 &bsol;*!< (@ 0x00000110) Receive buffer is filled up                                */
774    __IM  uint32_t  RESERVED3[2];
775    __IOM uint32_t  EVENTS_TXDRDY;                &bsol;*!< (@ 0x0000011C) Data sent from TXD                                         */
776    __IOM uint32_t  EVENTS_ENDTX;                 &bsol;*!< (@ 0x00000120) Last TX byte transmitted                                   */
777    __IOM uint32_t  EVENTS_ERROR;                 &bsol;*!< (@ 0x00000124) Error detected                                             */
778    __IM  uint32_t  RESERVED4[7];
779    __IOM uint32_t  EVENTS_RXTO;                  &bsol;*!< (@ 0x00000144) Receiver timeout                                           */
780    __IM  uint32_t  RESERVED5;
781    __IOM uint32_t  EVENTS_RXSTARTED;             &bsol;*!< (@ 0x0000014C) UART receiver has started                                  */
782    __IOM uint32_t  EVENTS_TXSTARTED;             &bsol;*!< (@ 0x00000150) UART transmitter has started                               */
783    __IM  uint32_t  RESERVED6;
784    __IOM uint32_t  EVENTS_TXSTOPPED;             &bsol;*!< (@ 0x00000158) Transmitter stopped                                        */
785    __IM  uint32_t  RESERVED7[41];
786    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
787    __IM  uint32_t  RESERVED8[63];
788    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
789    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
790    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
791    __IM  uint32_t  RESERVED9[93];
792    __IOM uint32_t  ERRORSRC;                     &bsol;*!< (@ 0x00000480) Error source Note : this register is read / write
793                                                                      one to clear.                                              */
794    __IM  uint32_t  RESERVED10[31];
795    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable UART                                                */
796    __IM  uint32_t  RESERVED11;
797    __IOM UARTE_PSEL_Type PSEL;                   &bsol;*!< (@ 0x00000508) Unspecified                                                */
798    __IM  uint32_t  RESERVED12[3];
799    __IOM uint32_t  BAUDRATE;                     &bsol;*!< (@ 0x00000524) Baud rate. Accuracy depends on the HFCLK source
800                                                                      selected.                                                  */
801    __IM  uint32_t  RESERVED13[3];
802    __IOM UARTE_RXD_Type RXD;                     &bsol;*!< (@ 0x00000534) RXD EasyDMA channel                                        */
803    __IM  uint32_t  RESERVED14;
804    __IOM UARTE_TXD_Type TXD;                     &bsol;*!< (@ 0x00000544) TXD EasyDMA channel                                        */
805    __IM  uint32_t  RESERVED15[7];
806    __IOM uint32_t  CONFIG;                       &bsol;*!< (@ 0x0000056C) Configuration of parity and hardware flow control          */
807  } NRF_UARTE_Type;                               &bsol;*!< Size = 1392 (0x570)                                                       */
808  typedef struct {                                &bsol;*!< (@ 0x40003000) SPI0 Structure                                             */
809    __IM  uint32_t  RESERVED[66];
810    __IOM uint32_t  EVENTS_READY;                 &bsol;*!< (@ 0x00000108) TXD byte sent and RXD byte received                        */
811    __IM  uint32_t  RESERVED1[126];
812    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
813    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
814    __IM  uint32_t  RESERVED2[125];
815    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable SPI                                                 */
816    __IM  uint32_t  RESERVED3;
817    __IOM SPI_PSEL_Type PSEL;                     &bsol;*!< (@ 0x00000508) Unspecified                                                */
818    __IM  uint32_t  RESERVED4;
819    __IM  uint32_t  RXD;                          &bsol;*!< (@ 0x00000518) RXD register                                               */
820    __IOM uint32_t  TXD;                          &bsol;*!< (@ 0x0000051C) TXD register                                               */
821    __IM  uint32_t  RESERVED5;
822    __IOM uint32_t  FREQUENCY;                    &bsol;*!< (@ 0x00000524) SPI frequency. Accuracy depends on the HFCLK
823                                                                      source selected.                                           */
824    __IM  uint32_t  RESERVED6[11];
825    __IOM uint32_t  CONFIG;                       &bsol;*!< (@ 0x00000554) Configuration register                                     */
826  } NRF_SPI_Type;                                 &bsol;*!< Size = 1368 (0x558)                                                       */
827  typedef struct {                                &bsol;*!< (@ 0x40003000) SPIM0 Structure                                            */
828    __IM  uint32_t  RESERVED[4];
829    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000010) Start SPI transaction                                      */
830    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000014) Stop SPI transaction                                       */
831    __IM  uint32_t  RESERVED1;
832    __OM  uint32_t  TASKS_SUSPEND;                &bsol;*!< (@ 0x0000001C) Suspend SPI transaction                                    */
833    __OM  uint32_t  TASKS_RESUME;                 &bsol;*!< (@ 0x00000020) Resume SPI transaction                                     */
834    __IM  uint32_t  RESERVED2[56];
835    __IOM uint32_t  EVENTS_STOPPED;               &bsol;*!< (@ 0x00000104) SPI transaction has stopped                                */
836    __IM  uint32_t  RESERVED3[2];
837    __IOM uint32_t  EVENTS_ENDRX;                 &bsol;*!< (@ 0x00000110) End of RXD buffer reached                                  */
838    __IM  uint32_t  RESERVED4;
839    __IOM uint32_t  EVENTS_END;                   &bsol;*!< (@ 0x00000118) End of RXD buffer and TXD buffer reached                   */
840    __IM  uint32_t  RESERVED5;
841    __IOM uint32_t  EVENTS_ENDTX;                 &bsol;*!< (@ 0x00000120) End of TXD buffer reached                                  */
842    __IM  uint32_t  RESERVED6[10];
843    __IOM uint32_t  EVENTS_STARTED;               &bsol;*!< (@ 0x0000014C) Transaction started                                        */
844    __IM  uint32_t  RESERVED7[44];
845    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
846    __IM  uint32_t  RESERVED8[64];
847    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
848    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
849    __IM  uint32_t  RESERVED9[61];
850    __IOM uint32_t  STALLSTAT;                    &bsol;*!< (@ 0x00000400) Stall status for EasyDMA RAM accesses. The fields
851                                                                      in this register is set to STALL by hardware
852                                                                      whenever a stall occurres and can be cleared
853                                                                      (set to NOSTALL) by the CPU.                               */
854    __IM  uint32_t  RESERVED10[63];
855    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable SPIM                                                */
856    __IM  uint32_t  RESERVED11;
857    __IOM SPIM_PSEL_Type PSEL;                    &bsol;*!< (@ 0x00000508) Unspecified                                                */
858    __IM  uint32_t  RESERVED12[3];
859    __IOM uint32_t  FREQUENCY;                    &bsol;*!< (@ 0x00000524) SPI frequency. Accuracy depends on the HFCLK
860                                                                      source selected.                                           */
861    __IM  uint32_t  RESERVED13[3];
862    __IOM SPIM_RXD_Type RXD;                      &bsol;*!< (@ 0x00000534) RXD EasyDMA channel                                        */
863    __IOM SPIM_TXD_Type TXD;                      &bsol;*!< (@ 0x00000544) TXD EasyDMA channel                                        */
864    __IOM uint32_t  CONFIG;                       &bsol;*!< (@ 0x00000554) Configuration register                                     */
865    __IM  uint32_t  RESERVED14[2];
866    __IOM SPIM_IFTIMING_Type IFTIMING;            &bsol;*!< (@ 0x00000560) Unspecified                                                */
867    __IOM uint32_t  CSNPOL;                       &bsol;*!< (@ 0x00000568) Polarity of CSN output                                     */
868    __IOM uint32_t  PSELDCX;                      &bsol;*!< (@ 0x0000056C) Pin select for DCX signal                                  */
869    __IOM uint32_t  DCXCNT;                       &bsol;*!< (@ 0x00000570) DCX configuration                                          */
870    __IM  uint32_t  RESERVED15[19];
871    __IOM uint32_t  ORC;                          &bsol;*!< (@ 0x000005C0) Byte transmitted after TXD.MAXCNT bytes have
872                                                                      been transmitted in the case when RXD.MAXCNT
873                                                                      is greater than TXD.MAXCNT                                 */
874  } NRF_SPIM_Type;                                &bsol;*!< Size = 1476 (0x5c4)                                                       */
875  typedef struct {                                &bsol;*!< (@ 0x40003000) SPIS0 Structure                                            */
876    __IM  uint32_t  RESERVED[9];
877    __OM  uint32_t  TASKS_ACQUIRE;                &bsol;*!< (@ 0x00000024) Acquire SPI semaphore                                      */
878    __OM  uint32_t  TASKS_RELEASE;                &bsol;*!< (@ 0x00000028) Release SPI semaphore, enabling the SPI slave
879                                                                      to acquire it                                              */
880    __IM  uint32_t  RESERVED1[54];
881    __IOM uint32_t  EVENTS_END;                   &bsol;*!< (@ 0x00000104) Granted transaction completed                              */
882    __IM  uint32_t  RESERVED2[2];
883    __IOM uint32_t  EVENTS_ENDRX;                 &bsol;*!< (@ 0x00000110) End of RXD buffer reached                                  */
884    __IM  uint32_t  RESERVED3[5];
885    __IOM uint32_t  EVENTS_ACQUIRED;              &bsol;*!< (@ 0x00000128) Semaphore acquired                                         */
886    __IM  uint32_t  RESERVED4[53];
887    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
888    __IM  uint32_t  RESERVED5[64];
889    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
890    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
891    __IM  uint32_t  RESERVED6[61];
892    __IM  uint32_t  SEMSTAT;                      &bsol;*!< (@ 0x00000400) Semaphore status register                                  */
893    __IM  uint32_t  RESERVED7[15];
894    __IOM uint32_t  STATUS;                       &bsol;*!< (@ 0x00000440) Status from last transaction                               */
895    __IM  uint32_t  RESERVED8[47];
896    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable SPI slave                                           */
897    __IM  uint32_t  RESERVED9;
898    __IOM SPIS_PSEL_Type PSEL;                    &bsol;*!< (@ 0x00000508) Unspecified                                                */
899    __IM  uint32_t  RESERVED10[7];
900    __IOM SPIS_RXD_Type RXD;                      &bsol;*!< (@ 0x00000534) Unspecified                                                */
901    __IOM SPIS_TXD_Type TXD;                      &bsol;*!< (@ 0x00000544) Unspecified                                                */
902    __IOM uint32_t  CONFIG;                       &bsol;*!< (@ 0x00000554) Configuration register                                     */
903    __IM  uint32_t  RESERVED11;
904    __IOM uint32_t  DEF;                          &bsol;*!< (@ 0x0000055C) Default character. Character clocked out in case
905                                                                      of an ignored transaction.                                 */
906    __IM  uint32_t  RESERVED12[24];
907    __IOM uint32_t  ORC;                          &bsol;*!< (@ 0x000005C0) Over-read character                                        */
908  } NRF_SPIS_Type;                                &bsol;*!< Size = 1476 (0x5c4)                                                       */
909  typedef struct {                                &bsol;*!< (@ 0x40003000) TWI0 Structure                                             */
910    __OM  uint32_t  TASKS_STARTRX;                &bsol;*!< (@ 0x00000000) Start TWI receive sequence                                 */
911    __IM  uint32_t  RESERVED;
912    __OM  uint32_t  TASKS_STARTTX;                &bsol;*!< (@ 0x00000008) Start TWI transmit sequence                                */
913    __IM  uint32_t  RESERVED1[2];
914    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000014) Stop TWI transaction                                       */
915    __IM  uint32_t  RESERVED2;
916    __OM  uint32_t  TASKS_SUSPEND;                &bsol;*!< (@ 0x0000001C) Suspend TWI transaction                                    */
917    __OM  uint32_t  TASKS_RESUME;                 &bsol;*!< (@ 0x00000020) Resume TWI transaction                                     */
918    __IM  uint32_t  RESERVED3[56];
919    __IOM uint32_t  EVENTS_STOPPED;               &bsol;*!< (@ 0x00000104) TWI stopped                                                */
920    __IOM uint32_t  EVENTS_RXDREADY;              &bsol;*!< (@ 0x00000108) TWI RXD byte received                                      */
921    __IM  uint32_t  RESERVED4[4];
922    __IOM uint32_t  EVENTS_TXDSENT;               &bsol;*!< (@ 0x0000011C) TWI TXD byte sent                                          */
923    __IM  uint32_t  RESERVED5;
924    __IOM uint32_t  EVENTS_ERROR;                 &bsol;*!< (@ 0x00000124) TWI error                                                  */
925    __IM  uint32_t  RESERVED6[4];
926    __IOM uint32_t  EVENTS_BB;                    &bsol;*!< (@ 0x00000138) TWI byte boundary, generated before each byte
927                                                                      that is sent or received                                   */
928    __IM  uint32_t  RESERVED7[3];
929    __IOM uint32_t  EVENTS_SUSPENDED;             &bsol;*!< (@ 0x00000148) TWI entered the suspended state                            */
930    __IM  uint32_t  RESERVED8[45];
931    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
932    __IM  uint32_t  RESERVED9[64];
933    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
934    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
935    __IM  uint32_t  RESERVED10[110];
936    __IOM uint32_t  ERRORSRC;                     &bsol;*!< (@ 0x000004C4) Error source                                               */
937    __IM  uint32_t  RESERVED11[14];
938    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable TWI                                                 */
939    __IM  uint32_t  RESERVED12;
940    __IOM TWI_PSEL_Type PSEL;                     &bsol;*!< (@ 0x00000508) Unspecified                                                */
941    __IM  uint32_t  RESERVED13[2];
942    __IM  uint32_t  RXD;                          &bsol;*!< (@ 0x00000518) RXD register                                               */
943    __IOM uint32_t  TXD;                          &bsol;*!< (@ 0x0000051C) TXD register                                               */
944    __IM  uint32_t  RESERVED14;
945    __IOM uint32_t  FREQUENCY;                    &bsol;*!< (@ 0x00000524) TWI frequency. Accuracy depends on the HFCLK
946                                                                      source selected.                                           */
947    __IM  uint32_t  RESERVED15[24];
948    __IOM uint32_t  ADDRESS;                      &bsol;*!< (@ 0x00000588) Address used in the TWI transfer                           */
949  } NRF_TWI_Type;                                 &bsol;*!< Size = 1420 (0x58c)                                                       */
950  typedef struct {                                &bsol;*!< (@ 0x40003000) TWIM0 Structure                                            */
951    __OM  uint32_t  TASKS_STARTRX;                &bsol;*!< (@ 0x00000000) Start TWI receive sequence                                 */
952    __IM  uint32_t  RESERVED;
953    __OM  uint32_t  TASKS_STARTTX;                &bsol;*!< (@ 0x00000008) Start TWI transmit sequence                                */
954    __IM  uint32_t  RESERVED1[2];
955    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000014) Stop TWI transaction. Must be issued while the
956                                                                      TWI master is not suspended.                               */
957    __IM  uint32_t  RESERVED2;
958    __OM  uint32_t  TASKS_SUSPEND;                &bsol;*!< (@ 0x0000001C) Suspend TWI transaction                                    */
959    __OM  uint32_t  TASKS_RESUME;                 &bsol;*!< (@ 0x00000020) Resume TWI transaction                                     */
960    __IM  uint32_t  RESERVED3[56];
961    __IOM uint32_t  EVENTS_STOPPED;               &bsol;*!< (@ 0x00000104) TWI stopped                                                */
962    __IM  uint32_t  RESERVED4[7];
963    __IOM uint32_t  EVENTS_ERROR;                 &bsol;*!< (@ 0x00000124) TWI error                                                  */
964    __IM  uint32_t  RESERVED5[8];
965    __IOM uint32_t  EVENTS_SUSPENDED;             &bsol;*!< (@ 0x00000148) Last byte has been sent out after the SUSPEND
966                                                                      task has been issued, TWI traffic is now
967                                                                      suspended.                                                 */
968    __IOM uint32_t  EVENTS_RXSTARTED;             &bsol;*!< (@ 0x0000014C) Receive sequence started                                   */
969    __IOM uint32_t  EVENTS_TXSTARTED;             &bsol;*!< (@ 0x00000150) Transmit sequence started                                  */
970    __IM  uint32_t  RESERVED6[2];
971    __IOM uint32_t  EVENTS_LASTRX;                &bsol;*!< (@ 0x0000015C) Byte boundary, starting to receive the last byte           */
972    __IOM uint32_t  EVENTS_LASTTX;                &bsol;*!< (@ 0x00000160) Byte boundary, starting to transmit the last
973                                                                      byte                                                       */
974    __IM  uint32_t  RESERVED7[39];
975    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
976    __IM  uint32_t  RESERVED8[63];
977    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
978    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
979    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
980    __IM  uint32_t  RESERVED9[110];
981    __IOM uint32_t  ERRORSRC;                     &bsol;*!< (@ 0x000004C4) Error source                                               */
982    __IM  uint32_t  RESERVED10[14];
983    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable TWIM                                                */
984    __IM  uint32_t  RESERVED11;
985    __IOM TWIM_PSEL_Type PSEL;                    &bsol;*!< (@ 0x00000508) Unspecified                                                */
986    __IM  uint32_t  RESERVED12[5];
987    __IOM uint32_t  FREQUENCY;                    &bsol;*!< (@ 0x00000524) TWI frequency. Accuracy depends on the HFCLK
988                                                                      source selected.                                           */
989    __IM  uint32_t  RESERVED13[3];
990    __IOM TWIM_RXD_Type RXD;                      &bsol;*!< (@ 0x00000534) RXD EasyDMA channel                                        */
991    __IOM TWIM_TXD_Type TXD;                      &bsol;*!< (@ 0x00000544) TXD EasyDMA channel                                        */
992    __IM  uint32_t  RESERVED14[13];
993    __IOM uint32_t  ADDRESS;                      &bsol;*!< (@ 0x00000588) Address used in the TWI transfer                           */
994  } NRF_TWIM_Type;                                &bsol;*!< Size = 1420 (0x58c)                                                       */
995  typedef struct {                                &bsol;*!< (@ 0x40003000) TWIS0 Structure                                            */
996    __IM  uint32_t  RESERVED[5];
997    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000014) Stop TWI transaction                                       */
998    __IM  uint32_t  RESERVED1;
999    __OM  uint32_t  TASKS_SUSPEND;                &bsol;*!< (@ 0x0000001C) Suspend TWI transaction                                    */
1000    __OM  uint32_t  TASKS_RESUME;                 &bsol;*!< (@ 0x00000020) Resume TWI transaction                                     */
1001    __IM  uint32_t  RESERVED2[3];
1002    __OM  uint32_t  TASKS_PREPARERX;              &bsol;*!< (@ 0x00000030) Prepare the TWI slave to respond to a write command        */
1003    __OM  uint32_t  TASKS_PREPARETX;              &bsol;*!< (@ 0x00000034) Prepare the TWI slave to respond to a read command         */
1004    __IM  uint32_t  RESERVED3[51];
1005    __IOM uint32_t  EVENTS_STOPPED;               &bsol;*!< (@ 0x00000104) TWI stopped                                                */
1006    __IM  uint32_t  RESERVED4[7];
1007    __IOM uint32_t  EVENTS_ERROR;                 &bsol;*!< (@ 0x00000124) TWI error                                                  */
1008    __IM  uint32_t  RESERVED5[9];
1009    __IOM uint32_t  EVENTS_RXSTARTED;             &bsol;*!< (@ 0x0000014C) Receive sequence started                                   */
1010    __IOM uint32_t  EVENTS_TXSTARTED;             &bsol;*!< (@ 0x00000150) Transmit sequence started                                  */
1011    __IM  uint32_t  RESERVED6[4];
1012    __IOM uint32_t  EVENTS_WRITE;                 &bsol;*!< (@ 0x00000164) Write command received                                     */
1013    __IOM uint32_t  EVENTS_READ;                  &bsol;*!< (@ 0x00000168) Read command received                                      */
1014    __IM  uint32_t  RESERVED7[37];
1015    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
1016    __IM  uint32_t  RESERVED8[63];
1017    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1018    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1019    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1020    __IM  uint32_t  RESERVED9[113];
1021    __IOM uint32_t  ERRORSRC;                     &bsol;*!< (@ 0x000004D0) Error source                                               */
1022    __IM  uint32_t  MATCH;                        &bsol;*!< (@ 0x000004D4) Status register indicating which address had
1023                                                                      a match                                                    */
1024    __IM  uint32_t  RESERVED10[10];
1025    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable TWIS                                                */
1026    __IM  uint32_t  RESERVED11;
1027    __IOM TWIS_PSEL_Type PSEL;                    &bsol;*!< (@ 0x00000508) Unspecified                                                */
1028    __IM  uint32_t  RESERVED12[9];
1029    __IOM TWIS_RXD_Type RXD;                      &bsol;*!< (@ 0x00000534) RXD EasyDMA channel                                        */
1030    __IOM TWIS_TXD_Type TXD;                      &bsol;*!< (@ 0x00000544) TXD EasyDMA channel                                        */
1031    __IM  uint32_t  RESERVED13[13];
1032    __IOM uint32_t  ADDRESS[2];                   &bsol;*!< (@ 0x00000588) Description collection: TWI slave address n                */
1033    __IM  uint32_t  RESERVED14;
1034    __IOM uint32_t  CONFIG;                       &bsol;*!< (@ 0x00000594) Configuration register for the address match
1035                                                                      mechanism                                                  */
1036    __IM  uint32_t  RESERVED15[10];
1037    __IOM uint32_t  ORC;                          &bsol;*!< (@ 0x000005C0) Over-read character. Character sent out in case
1038                                                                      of an over-read of the transmit buffer.                    */
1039  } NRF_TWIS_Type;                                &bsol;*!< Size = 1476 (0x5c4)                                                       */
1040  typedef struct {                                &bsol;*!< (@ 0x40005000) NFCT Structure                                             */
1041    __OM  uint32_t  TASKS_ACTIVATE;               &bsol;*!< (@ 0x00000000) Activate NFCT peripheral for incoming and outgoing
1042                                                                      frames, change state to activated                          */
1043    __OM  uint32_t  TASKS_DISABLE;                &bsol;*!< (@ 0x00000004) Disable NFCT peripheral                                    */
1044    __OM  uint32_t  TASKS_SENSE;                  &bsol;*!< (@ 0x00000008) Enable NFC sense field mode, change state to
1045                                                                      sense mode                                                 */
1046    __OM  uint32_t  TASKS_STARTTX;                &bsol;*!< (@ 0x0000000C) Start transmission of an outgoing frame, change
1047                                                                      state to transmit                                          */
1048    __IM  uint32_t  RESERVED[3];
1049    __OM  uint32_t  TASKS_ENABLERXDATA;           &bsol;*!< (@ 0x0000001C) Initializes the EasyDMA for receive.                       */
1050    __IM  uint32_t  RESERVED1;
1051    __OM  uint32_t  TASKS_GOIDLE;                 &bsol;*!< (@ 0x00000024) Force state machine to IDLE state                          */
1052    __OM  uint32_t  TASKS_GOSLEEP;                &bsol;*!< (@ 0x00000028) Force state machine to SLEEP_A state                       */
1053    __IM  uint32_t  RESERVED2[53];
1054    __IOM uint32_t  EVENTS_READY;                 &bsol;*!< (@ 0x00000100) The NFCT peripheral is ready to receive and send
1055                                                                      frames                                                     */
1056    __IOM uint32_t  EVENTS_FIELDDETECTED;         &bsol;*!< (@ 0x00000104) Remote NFC field detected                                  */
1057    __IOM uint32_t  EVENTS_FIELDLOST;             &bsol;*!< (@ 0x00000108) Remote NFC field lost                                      */
1058    __IOM uint32_t  EVENTS_TXFRAMESTART;          &bsol;*!< (@ 0x0000010C) Marks the start of the first symbol of a transmitted
1059                                                                      frame                                                      */
1060    __IOM uint32_t  EVENTS_TXFRAMEEND;            &bsol;*!< (@ 0x00000110) Marks the end of the last transmitted on-air
1061                                                                      symbol of a frame                                          */
1062    __IOM uint32_t  EVENTS_RXFRAMESTART;          &bsol;*!< (@ 0x00000114) Marks the end of the first symbol of a received
1063                                                                      frame                                                      */
1064    __IOM uint32_t  EVENTS_RXFRAMEEND;            &bsol;*!< (@ 0x00000118) Received data has been checked (CRC, parity)
1065                                                                      and transferred to RAM, and EasyDMA has
1066                                                                      ended accessing the RX buffer                              */
1067    __IOM uint32_t  EVENTS_ERROR;                 &bsol;*!< (@ 0x0000011C) NFC error reported. The ERRORSTATUS register
1068                                                                      contains details on the source of the error.               */
1069    __IM  uint32_t  RESERVED3[2];
1070    __IOM uint32_t  EVENTS_RXERROR;               &bsol;*!< (@ 0x00000128) NFC RX frame error reported. The FRAMESTATUS.RX
1071                                                                      register contains details on the source
1072                                                                      of the error.                                              */
1073    __IOM uint32_t  EVENTS_ENDRX;                 &bsol;*!< (@ 0x0000012C) RX buffer (as defined by PACKETPTR and MAXLEN)
1074                                                                      in Data RAM full.                                          */
1075    __IOM uint32_t  EVENTS_ENDTX;                 &bsol;*!< (@ 0x00000130) Transmission of data in RAM has ended, and EasyDMA
1076                                                                      has ended accessing the TX buffer                          */
1077    __IM  uint32_t  RESERVED4;
1078    __IOM uint32_t  EVENTS_AUTOCOLRESSTARTED;     &bsol;*!< (@ 0x00000138) Auto collision resolution process has started              */
1079    __IM  uint32_t  RESERVED5[3];
1080    __IOM uint32_t  EVENTS_COLLISION;             &bsol;*!< (@ 0x00000148) NFC auto collision resolution error reported.              */
1081    __IOM uint32_t  EVENTS_SELECTED;              &bsol;*!< (@ 0x0000014C) NFC auto collision resolution successfully completed       */
1082    __IOM uint32_t  EVENTS_STARTED;               &bsol;*!< (@ 0x00000150) EasyDMA is ready to receive or send frames.                */
1083    __IM  uint32_t  RESERVED6[43];
1084    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
1085    __IM  uint32_t  RESERVED7[63];
1086    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1087    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1088    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1089    __IM  uint32_t  RESERVED8[62];
1090    __IOM uint32_t  ERRORSTATUS;                  &bsol;*!< (@ 0x00000404) NFC Error Status register                                  */
1091    __IM  uint32_t  RESERVED9;
1092    __IOM NFCT_FRAMESTATUS_Type FRAMESTATUS;      &bsol;*!< (@ 0x0000040C) Unspecified                                                */
1093    __IM  uint32_t  NFCTAGSTATE;                  &bsol;*!< (@ 0x00000410) NfcTag state register                                      */
1094    __IM  uint32_t  RESERVED10[3];
1095    __IM  uint32_t  SLEEPSTATE;                   &bsol;*!< (@ 0x00000420) Sleep state during automatic collision resolution          */
1096    __IM  uint32_t  RESERVED11[6];
1097    __IM  uint32_t  FIELDPRESENT;                 &bsol;*!< (@ 0x0000043C) Indicates the presence or not of a valid field             */
1098    __IM  uint32_t  RESERVED12[49];
1099    __IOM uint32_t  FRAMEDELAYMIN;                &bsol;*!< (@ 0x00000504) Minimum frame delay                                        */
1100    __IOM uint32_t  FRAMEDELAYMAX;                &bsol;*!< (@ 0x00000508) Maximum frame delay                                        */
1101    __IOM uint32_t  FRAMEDELAYMODE;               &bsol;*!< (@ 0x0000050C) Configuration register for the Frame Delay Timer           */
1102    __IOM uint32_t  PACKETPTR;                    &bsol;*!< (@ 0x00000510) Packet pointer for TXD and RXD data storage in
1103                                                                      Data RAM                                                   */
1104    __IOM uint32_t  MAXLEN;                       &bsol;*!< (@ 0x00000514) Size of the RAM buffer allocated to TXD and RXD
1105                                                                      data storage each                                          */
1106    __IOM NFCT_TXD_Type TXD;                      &bsol;*!< (@ 0x00000518) Unspecified                                                */
1107    __IOM NFCT_RXD_Type RXD;                      &bsol;*!< (@ 0x00000520) Unspecified                                                */
1108    __IM  uint32_t  RESERVED13[26];
1109    __IOM uint32_t  NFCID1_LAST;                  &bsol;*!< (@ 0x00000590) Last NFCID1 part (4, 7 or 10 bytes ID)                     */
1110    __IOM uint32_t  NFCID1_2ND_LAST;              &bsol;*!< (@ 0x00000594) Second last NFCID1 part (7 or 10 bytes ID)                 */
1111    __IOM uint32_t  NFCID1_3RD_LAST;              &bsol;*!< (@ 0x00000598) Third last NFCID1 part (10 bytes ID)                       */
1112    __IOM uint32_t  AUTOCOLRESCONFIG;             &bsol;*!< (@ 0x0000059C) Controls the auto collision resolution function.
1113                                                                      This setting must be done before the NFCT
1114                                                                      peripheral is enabled.                                     */
1115    __IOM uint32_t  SENSRES;                      &bsol;*!< (@ 0x000005A0) NFC-A SENS_RES auto-response settings                      */
1116    __IOM uint32_t  SELRES;                       &bsol;*!< (@ 0x000005A4) NFC-A SEL_RES auto-response settings                       */
1117  } NRF_NFCT_Type;                                &bsol;*!< Size = 1448 (0x5a8)                                                       */
1118  typedef struct {                                &bsol;*!< (@ 0x40006000) GPIOTE Structure                                           */
1119    __OM  uint32_t  TASKS_OUT[8];                 &bsol;*!< (@ 0x00000000) Description collection: Task for writing to pin
1120                                                                      specified in CONFIG[n].PSEL. Action on pin
1121                                                                      is configured in CONFIG[n].POLARITY.                       */
1122    __IM  uint32_t  RESERVED[4];
1123    __OM  uint32_t  TASKS_SET[8];                 &bsol;*!< (@ 0x00000030) Description collection: Task for writing to pin
1124                                                                      specified in CONFIG[n].PSEL. Action on pin
1125                                                                      is to set it high.                                         */
1126    __IM  uint32_t  RESERVED1[4];
1127    __OM  uint32_t  TASKS_CLR[8];                 &bsol;*!< (@ 0x00000060) Description collection: Task for writing to pin
1128                                                                      specified in CONFIG[n].PSEL. Action on pin
1129                                                                      is to set it low.                                          */
1130    __IM  uint32_t  RESERVED2[32];
1131    __IOM uint32_t  EVENTS_IN[8];                 &bsol;*!< (@ 0x00000100) Description collection: Event generated from
1132                                                                      pin specified in CONFIG[n].PSEL                            */
1133    __IM  uint32_t  RESERVED3[23];
1134    __IOM uint32_t  EVENTS_PORT;                  &bsol;*!< (@ 0x0000017C) Event generated from multiple input GPIO pins
1135                                                                      with SENSE mechanism enabled                               */
1136    __IM  uint32_t  RESERVED4[97];
1137    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1138    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1139    __IM  uint32_t  RESERVED5[129];
1140    __IOM uint32_t  CONFIG[8];                    &bsol;*!< (@ 0x00000510) Description collection: Configuration for OUT[n],
<span onclick='openModal()' class='match'>1141                                                                      SET[n] and CLR[n] tasks and IN[n] event                    */
1142  } NRF_GPIOTE_Type;                              &bsol;*!< Size = 1328 (0x530)                                                       */
1143  typedef struct {                                &bsol;*!< (@ 0x40007000) SAADC Structure                                            */
1144    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Starts the SAADC and prepares the result buffer
1145                                                                      in RAM                                                     */
1146    __OM  uint32_t  TASKS_SAMPLE;                 &bsol;*!< (@ 0x00000004) Takes one SAADC sample                                     */
</span>1147    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000008) Stops the SAADC and terminates all on-going conversions    */
1148    __OM  uint32_t  TASKS_CALIBRATEOFFSET;        &bsol;*!< (@ 0x0000000C) Starts offset auto-calibration                             */
1149    __IM  uint32_t  RESERVED[60];
1150    __IOM uint32_t  EVENTS_STARTED;               &bsol;*!< (@ 0x00000100) The SAADC has started                                      */
1151    __IOM uint32_t  EVENTS_END;                   &bsol;*!< (@ 0x00000104) The SAADC has filled up the result buffer                  */
1152    __IOM uint32_t  EVENTS_DONE;                  &bsol;*!< (@ 0x00000108) A conversion task has been completed. Depending
1153                                                                      on the configuration, multiple conversions
1154                                                                      might be needed for a result to be transferred
1155                                                                      to RAM.                                                    */
1156    __IOM uint32_t  EVENTS_RESULTDONE;            &bsol;*!< (@ 0x0000010C) Result ready for transfer to RAM                           */
1157    __IOM uint32_t  EVENTS_CALIBRATEDONE;         &bsol;*!< (@ 0x00000110) Calibration is complete                                    */
1158    __IOM uint32_t  EVENTS_STOPPED;               &bsol;*!< (@ 0x00000114) The SAADC has stopped                                      */
1159    __IOM SAADC_EVENTS_CH_Type EVENTS_CH[8];      &bsol;*!< (@ 0x00000118) Peripheral events.                                         */
1160    __IM  uint32_t  RESERVED1[106];
1161    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1162    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1163    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1164    __IM  uint32_t  RESERVED2[61];
1165    __IM  uint32_t  STATUS;                       &bsol;*!< (@ 0x00000400) Status                                                     */
1166    __IM  uint32_t  RESERVED3[63];
1167    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable or disable SAADC                                    */
1168    __IM  uint32_t  RESERVED4[3];
1169    __IOM SAADC_CH_Type CH[8];                    &bsol;*!< (@ 0x00000510) Unspecified                                                */
1170    __IM  uint32_t  RESERVED5[24];
1171    __IOM uint32_t  RESOLUTION;                   &bsol;*!< (@ 0x000005F0) Resolution configuration                                   */
1172    __IOM uint32_t  OVERSAMPLE;                   &bsol;*!< (@ 0x000005F4) Oversampling configuration. The RESOLUTION is
1173                                                                      applied before averaging, thus for high
1174                                                                      OVERSAMPLE a higher RESOLUTION should be
1175                                                                      used.                                                      */
1176    __IOM uint32_t  SAMPLERATE;                   &bsol;*!< (@ 0x000005F8) Controls normal or continuous sample rate                  */
1177    __IM  uint32_t  RESERVED6[12];
1178    __IOM SAADC_RESULT_Type RESULT;               &bsol;*!< (@ 0x0000062C) RESULT EasyDMA channel                                     */
1179  } NRF_SAADC_Type;                               &bsol;*!< Size = 1592 (0x638)                                                       */
1180  typedef struct {                                &bsol;*!< (@ 0x40008000) TIMER0 Structure                                           */
1181    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Start Timer                                                */
1182    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000004) Stop Timer                                                 */
1183    __OM  uint32_t  TASKS_COUNT;                  &bsol;*!< (@ 0x00000008) Increment Timer (Counter mode only)                        */
1184    __OM  uint32_t  TASKS_CLEAR;                  &bsol;*!< (@ 0x0000000C) Clear time                                                 */
1185    __OM  uint32_t  TASKS_SHUTDOWN;               &bsol;*!< (@ 0x00000010) Deprecated register - Shut down timer                      */
1186    __IM  uint32_t  RESERVED[11];
1187    __OM  uint32_t  TASKS_CAPTURE[6];             &bsol;*!< (@ 0x00000040) Description collection: Capture Timer value to
1188                                                                      CC[n] register                                             */
1189    __IM  uint32_t  RESERVED1[58];
1190    __IOM uint32_t  EVENTS_COMPARE[6];            &bsol;*!< (@ 0x00000140) Description collection: Compare event on CC[n]
1191                                                                      match                                                      */
1192    __IM  uint32_t  RESERVED2[42];
1193    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
1194    __IM  uint32_t  RESERVED3[64];
1195    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1196    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1197    __IM  uint32_t  RESERVED4[126];
1198    __IOM uint32_t  MODE;                         &bsol;*!< (@ 0x00000504) Timer mode selection                                       */
1199    __IOM uint32_t  BITMODE;                      &bsol;*!< (@ 0x00000508) Configure the number of bits used by the TIMER             */
1200    __IM  uint32_t  RESERVED5;
1201    __IOM uint32_t  PRESCALER;                    &bsol;*!< (@ 0x00000510) Timer prescaler register                                   */
1202    __IM  uint32_t  RESERVED6[11];
1203    __IOM uint32_t  CC[6];                        &bsol;*!< (@ 0x00000540) Description collection: Capture/Compare register
1204                                                                      n                                                          */
1205  } NRF_TIMER_Type;                               &bsol;*!< Size = 1368 (0x558)                                                       */
1206  typedef struct {                                &bsol;*!< (@ 0x4000B000) RTC0 Structure                                             */
1207    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Start RTC COUNTER                                          */
1208    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000004) Stop RTC COUNTER                                           */
1209    __OM  uint32_t  TASKS_CLEAR;                  &bsol;*!< (@ 0x00000008) Clear RTC COUNTER                                          */
1210    __OM  uint32_t  TASKS_TRIGOVRFLW;             &bsol;*!< (@ 0x0000000C) Set COUNTER to 0xFFFFF0                                    */
1211    __IM  uint32_t  RESERVED[60];
1212    __IOM uint32_t  EVENTS_TICK;                  &bsol;*!< (@ 0x00000100) Event on COUNTER increment                                 */
1213    __IOM uint32_t  EVENTS_OVRFLW;                &bsol;*!< (@ 0x00000104) Event on COUNTER overflow                                  */
1214    __IM  uint32_t  RESERVED1[14];
1215    __IOM uint32_t  EVENTS_COMPARE[4];            &bsol;*!< (@ 0x00000140) Description collection: Compare event on CC[n]
1216                                                                      match                                                      */
1217    __IM  uint32_t  RESERVED2[109];
1218    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1219    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1220    __IM  uint32_t  RESERVED3[13];
1221    __IOM uint32_t  EVTEN;                        &bsol;*!< (@ 0x00000340) Enable or disable event routing                            */
1222    __IOM uint32_t  EVTENSET;                     &bsol;*!< (@ 0x00000344) Enable event routing                                       */
1223    __IOM uint32_t  EVTENCLR;                     &bsol;*!< (@ 0x00000348) Disable event routing                                      */
1224    __IM  uint32_t  RESERVED4[110];
1225    __IM  uint32_t  COUNTER;                      &bsol;*!< (@ 0x00000504) Current COUNTER value                                      */
1226    __IOM uint32_t  PRESCALER;                    &bsol;*!< (@ 0x00000508) 12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)).Mu
1227                                                                      t be written when RTC is stopped                           */
1228    __IM  uint32_t  RESERVED5[13];
1229    __IOM uint32_t  CC[4];                        &bsol;*!< (@ 0x00000540) Description collection: Compare register n                 */
1230  } NRF_RTC_Type;                                 &bsol;*!< Size = 1360 (0x550)                                                       */
1231  typedef struct {                                &bsol;*!< (@ 0x4000C000) TEMP Structure                                             */
1232    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Start temperature measurement                              */
1233    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000004) Stop temperature measurement                               */
1234    __IM  uint32_t  RESERVED[62];
1235    __IOM uint32_t  EVENTS_DATARDY;               &bsol;*!< (@ 0x00000100) Temperature measurement complete, data ready               */
1236    __IM  uint32_t  RESERVED1[128];
1237    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1238    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1239    __IM  uint32_t  RESERVED2[127];
1240    __IM  int32_t   TEMP;                         &bsol;*!< (@ 0x00000508) Temperature in degC (0.25deg steps)                        */
1241    __IM  uint32_t  RESERVED3[5];
1242    __IOM uint32_t  A0;                           &bsol;*!< (@ 0x00000520) Slope of 1st piece wise linear function                    */
1243    __IOM uint32_t  A1;                           &bsol;*!< (@ 0x00000524) Slope of 2nd piece wise linear function                    */
1244    __IOM uint32_t  A2;                           &bsol;*!< (@ 0x00000528) Slope of 3rd piece wise linear function                    */
1245    __IOM uint32_t  A3;                           &bsol;*!< (@ 0x0000052C) Slope of 4th piece wise linear function                    */
1246    __IOM uint32_t  A4;                           &bsol;*!< (@ 0x00000530) Slope of 5th piece wise linear function                    */
1247    __IOM uint32_t  A5;                           &bsol;*!< (@ 0x00000534) Slope of 6th piece wise linear function                    */
1248    __IM  uint32_t  RESERVED4[2];
1249    __IOM uint32_t  B0;                           &bsol;*!< (@ 0x00000540) y-intercept of 1st piece wise linear function              */
1250    __IOM uint32_t  B1;                           &bsol;*!< (@ 0x00000544) y-intercept of 2nd piece wise linear function              */
1251    __IOM uint32_t  B2;                           &bsol;*!< (@ 0x00000548) y-intercept of 3rd piece wise linear function              */
1252    __IOM uint32_t  B3;                           &bsol;*!< (@ 0x0000054C) y-intercept of 4th piece wise linear function              */
1253    __IOM uint32_t  B4;                           &bsol;*!< (@ 0x00000550) y-intercept of 5th piece wise linear function              */
1254    __IOM uint32_t  B5;                           &bsol;*!< (@ 0x00000554) y-intercept of 6th piece wise linear function              */
1255    __IM  uint32_t  RESERVED5[2];
1256    __IOM uint32_t  T0;                           &bsol;*!< (@ 0x00000560) End point of 1st piece wise linear function                */
1257    __IOM uint32_t  T1;                           &bsol;*!< (@ 0x00000564) End point of 2nd piece wise linear function                */
1258    __IOM uint32_t  T2;                           &bsol;*!< (@ 0x00000568) End point of 3rd piece wise linear function                */
1259    __IOM uint32_t  T3;                           &bsol;*!< (@ 0x0000056C) End point of 4th piece wise linear function                */
1260    __IOM uint32_t  T4;                           &bsol;*!< (@ 0x00000570) End point of 5th piece wise linear function                */
1261  } NRF_TEMP_Type;                                &bsol;*!< Size = 1396 (0x574)                                                       */
1262  typedef struct {                                &bsol;*!< (@ 0x4000D000) RNG Structure                                              */
1263    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Task starting the random number generator                  */
1264    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000004) Task stopping the random number generator                  */
1265    __IM  uint32_t  RESERVED[62];
1266    __IOM uint32_t  EVENTS_VALRDY;                &bsol;*!< (@ 0x00000100) Event being generated for every new random number
1267                                                                      written to the VALUE register                              */
1268    __IM  uint32_t  RESERVED1[63];
1269    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
1270    __IM  uint32_t  RESERVED2[64];
1271    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1272    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1273    __IM  uint32_t  RESERVED3[126];
1274    __IOM uint32_t  CONFIG;                       &bsol;*!< (@ 0x00000504) Configuration register                                     */
1275    __IM  uint32_t  VALUE;                        &bsol;*!< (@ 0x00000508) Output random number                                       */
1276  } NRF_RNG_Type;                                 &bsol;*!< Size = 1292 (0x50c)                                                       */
1277  typedef struct {                                &bsol;*!< (@ 0x4000E000) ECB Structure                                              */
1278    __OM  uint32_t  TASKS_STARTECB;               &bsol;*!< (@ 0x00000000) Start ECB block encrypt                                    */
1279    __OM  uint32_t  TASKS_STOPECB;                &bsol;*!< (@ 0x00000004) Abort a possible executing ECB operation                   */
1280    __IM  uint32_t  RESERVED[62];
1281    __IOM uint32_t  EVENTS_ENDECB;                &bsol;*!< (@ 0x00000100) ECB block encrypt complete                                 */
1282    __IOM uint32_t  EVENTS_ERRORECB;              &bsol;*!< (@ 0x00000104) ECB block encrypt aborted because of a STOPECB
1283                                                                      task or due to an error                                    */
1284    __IM  uint32_t  RESERVED1[127];
1285    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1286    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1287    __IM  uint32_t  RESERVED2[126];
1288    __IOM uint32_t  ECBDATAPTR;                   &bsol;*!< (@ 0x00000504) ECB block encrypt memory pointers                          */
1289  } NRF_ECB_Type;                                 &bsol;*!< Size = 1288 (0x508)                                                       */
1290  typedef struct {                                &bsol;*!< (@ 0x4000F000) AAR Structure                                              */
1291    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Start resolving addresses based on IRKs specified
1292                                                                      in the IRK data structure                                  */
1293    __IM  uint32_t  RESERVED;
1294    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000008) Stop resolving addresses                                   */
1295    __IM  uint32_t  RESERVED1[61];
1296    __IOM uint32_t  EVENTS_END;                   &bsol;*!< (@ 0x00000100) Address resolution procedure complete                      */
1297    __IOM uint32_t  EVENTS_RESOLVED;              &bsol;*!< (@ 0x00000104) Address resolved                                           */
1298    __IOM uint32_t  EVENTS_NOTRESOLVED;           &bsol;*!< (@ 0x00000108) Address not resolved                                       */
1299    __IM  uint32_t  RESERVED2[126];
1300    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1301    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1302    __IM  uint32_t  RESERVED3[61];
1303    __IM  uint32_t  STATUS;                       &bsol;*!< (@ 0x00000400) Resolution status                                          */
1304    __IM  uint32_t  RESERVED4[63];
1305    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable AAR                                                 */
1306    __IOM uint32_t  NIRK;                         &bsol;*!< (@ 0x00000504) Number of IRKs                                             */
1307    __IOM uint32_t  IRKPTR;                       &bsol;*!< (@ 0x00000508) Pointer to IRK data structure                              */
1308    __IM  uint32_t  RESERVED5;
1309    __IOM uint32_t  ADDRPTR;                      &bsol;*!< (@ 0x00000510) Pointer to the resolvable address                          */
1310    __IOM uint32_t  SCRATCHPTR;                   &bsol;*!< (@ 0x00000514) Pointer to data area used for temporary storage            */
1311  } NRF_AAR_Type;                                 &bsol;*!< Size = 1304 (0x518)                                                       */
1312  typedef struct {                                &bsol;*!< (@ 0x4000F000) CCM Structure                                              */
1313    __OM  uint32_t  TASKS_KSGEN;                  &bsol;*!< (@ 0x00000000) Start generation of key-stream. This operation
1314                                                                      will stop by itself when completed.                        */
1315    __OM  uint32_t  TASKS_CRYPT;                  &bsol;*!< (@ 0x00000004) Start encryption/decryption. This operation will
1316                                                                      stop by itself when completed.                             */
1317    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000008) Stop encryption/decryption                                 */
1318    __OM  uint32_t  TASKS_RATEOVERRIDE;           &bsol;*!< (@ 0x0000000C) Override DATARATE setting in MODE register with
1319                                                                      the contents of the RATEOVERRIDE register
1320                                                                      for any ongoing encryption/decryption                      */
1321    __IM  uint32_t  RESERVED[60];
1322    __IOM uint32_t  EVENTS_ENDKSGEN;              &bsol;*!< (@ 0x00000100) Key-stream generation complete                             */
1323    __IOM uint32_t  EVENTS_ENDCRYPT;              &bsol;*!< (@ 0x00000104) Encrypt/decrypt complete                                   */
1324    __IOM uint32_t  EVENTS_ERROR;                 &bsol;*!< (@ 0x00000108) Deprecated register - CCM error event                      */
1325    __IM  uint32_t  RESERVED1[61];
1326    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
1327    __IM  uint32_t  RESERVED2[64];
1328    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1329    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1330    __IM  uint32_t  RESERVED3[61];
1331    __IM  uint32_t  MICSTATUS;                    &bsol;*!< (@ 0x00000400) MIC check result                                           */
1332    __IM  uint32_t  RESERVED4[63];
1333    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable                                                     */
1334    __IOM uint32_t  MODE;                         &bsol;*!< (@ 0x00000504) Operation mode                                             */
1335    __IOM uint32_t  CNFPTR;                       &bsol;*!< (@ 0x00000508) Pointer to data structure holding AES key and
1336                                                                      NONCE vector                                               */
1337    __IOM uint32_t  INPTR;                        &bsol;*!< (@ 0x0000050C) Input pointer                                              */
1338    __IOM uint32_t  OUTPTR;                       &bsol;*!< (@ 0x00000510) Output pointer                                             */
1339    __IOM uint32_t  SCRATCHPTR;                   &bsol;*!< (@ 0x00000514) Pointer to data area used for temporary storage            */
1340    __IOM uint32_t  MAXPACKETSIZE;                &bsol;*!< (@ 0x00000518) Length of key-stream generated when MODE.LENGTH
1341                                                                      = Extended.                                                */
1342    __IOM uint32_t  RATEOVERRIDE;                 &bsol;*!< (@ 0x0000051C) Data rate override setting.                                */
1343  } NRF_CCM_Type;                                 &bsol;*!< Size = 1312 (0x520)                                                       */
1344  typedef struct {                                &bsol;*!< (@ 0x40010000) WDT Structure                                              */
1345    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Start the watchdog                                         */
1346    __IM  uint32_t  RESERVED[63];
1347    __IOM uint32_t  EVENTS_TIMEOUT;               &bsol;*!< (@ 0x00000100) Watchdog timeout                                           */
1348    __IM  uint32_t  RESERVED1[128];
1349    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1350    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1351    __IM  uint32_t  RESERVED2[61];
1352    __IM  uint32_t  RUNSTATUS;                    &bsol;*!< (@ 0x00000400) Run status                                                 */
1353    __IM  uint32_t  REQSTATUS;                    &bsol;*!< (@ 0x00000404) Request status                                             */
1354    __IM  uint32_t  RESERVED3[63];
1355    __IOM uint32_t  CRV;                          &bsol;*!< (@ 0x00000504) Counter reload value                                       */
1356    __IOM uint32_t  RREN;                         &bsol;*!< (@ 0x00000508) Enable register for reload request registers               */
1357    __IOM uint32_t  CONFIG;                       &bsol;*!< (@ 0x0000050C) Configuration register                                     */
1358    __IM  uint32_t  RESERVED4[60];
1359    __OM  uint32_t  RR[8];                        &bsol;*!< (@ 0x00000600) Description collection: Reload request n                   */
1360  } NRF_WDT_Type;                                 &bsol;*!< Size = 1568 (0x620)                                                       */
1361  typedef struct {                                &bsol;*!< (@ 0x40012000) QDEC Structure                                             */
1362    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Task starting the quadrature decoder                       */
1363    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000004) Task stopping the quadrature decoder                       */
1364    __OM  uint32_t  TASKS_READCLRACC;             &bsol;*!< (@ 0x00000008) Read and clear ACC and ACCDBL                              */
1365    __OM  uint32_t  TASKS_RDCLRACC;               &bsol;*!< (@ 0x0000000C) Read and clear ACC                                         */
1366    __OM  uint32_t  TASKS_RDCLRDBL;               &bsol;*!< (@ 0x00000010) Read and clear ACCDBL                                      */
1367    __IM  uint32_t  RESERVED[59];
1368    __IOM uint32_t  EVENTS_SAMPLERDY;             &bsol;*!< (@ 0x00000100) Event being generated for every new sample value
1369                                                                      written to the SAMPLE register                             */
1370    __IOM uint32_t  EVENTS_REPORTRDY;             &bsol;*!< (@ 0x00000104) Non-null report ready                                      */
1371    __IOM uint32_t  EVENTS_ACCOF;                 &bsol;*!< (@ 0x00000108) ACC or ACCDBL register overflow                            */
1372    __IOM uint32_t  EVENTS_DBLRDY;                &bsol;*!< (@ 0x0000010C) Double displacement(s) detected                            */
1373    __IOM uint32_t  EVENTS_STOPPED;               &bsol;*!< (@ 0x00000110) QDEC has been stopped                                      */
1374    __IM  uint32_t  RESERVED1[59];
1375    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
1376    __IM  uint32_t  RESERVED2[64];
1377    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1378    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1379    __IM  uint32_t  RESERVED3[125];
1380    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable the quadrature decoder                              */
1381    __IOM uint32_t  LEDPOL;                       &bsol;*!< (@ 0x00000504) LED output pin polarity                                    */
1382    __IOM uint32_t  SAMPLEPER;                    &bsol;*!< (@ 0x00000508) Sample period                                              */
1383    __IM  int32_t   SAMPLE;                       &bsol;*!< (@ 0x0000050C) Motion sample value                                        */
1384    __IOM uint32_t  REPORTPER;                    &bsol;*!< (@ 0x00000510) Number of samples to be taken before REPORTRDY
1385                                                                      and DBLRDY events can be generated                         */
1386    __IM  int32_t   ACC;                          &bsol;*!< (@ 0x00000514) Register accumulating the valid transitions                */
1387    __IM  int32_t   ACCREAD;                      &bsol;*!< (@ 0x00000518) Snapshot of the ACC register, updated by the
1388                                                                      READCLRACC or RDCLRACC task                                */
1389    __IOM QDEC_PSEL_Type PSEL;                    &bsol;*!< (@ 0x0000051C) Unspecified                                                */
1390    __IOM uint32_t  DBFEN;                        &bsol;*!< (@ 0x00000528) Enable input debounce filters                              */
1391    __IM  uint32_t  RESERVED4[5];
1392    __IOM uint32_t  LEDPRE;                       &bsol;*!< (@ 0x00000540) Time period the LED is switched ON prior to sampling       */
1393    __IM  uint32_t  ACCDBL;                       &bsol;*!< (@ 0x00000544) Register accumulating the number of detected
1394                                                                      double transitions                                         */
1395    __IM  uint32_t  ACCDBLREAD;                   &bsol;*!< (@ 0x00000548) Snapshot of the ACCDBL, updated by the READCLRACC
1396                                                                      or RDCLRDBL task                                           */
1397  } NRF_QDEC_Type;                                &bsol;*!< Size = 1356 (0x54c)                                                       */
1398  typedef struct {                                &bsol;*!< (@ 0x40013000) COMP Structure                                             */
1399    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Start comparator                                           */
1400    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000004) Stop comparator                                            */
1401    __OM  uint32_t  TASKS_SAMPLE;                 &bsol;*!< (@ 0x00000008) Sample comparator value                                    */
1402    __IM  uint32_t  RESERVED[61];
1403    __IOM uint32_t  EVENTS_READY;                 &bsol;*!< (@ 0x00000100) COMP is ready and output is valid                          */
1404    __IOM uint32_t  EVENTS_DOWN;                  &bsol;*!< (@ 0x00000104) Downward crossing                                          */
1405    __IOM uint32_t  EVENTS_UP;                    &bsol;*!< (@ 0x00000108) Upward crossing                                            */
1406    __IOM uint32_t  EVENTS_CROSS;                 &bsol;*!< (@ 0x0000010C) Downward or upward crossing                                */
1407    __IM  uint32_t  RESERVED1[60];
1408    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
1409    __IM  uint32_t  RESERVED2[63];
1410    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1411    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1412    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1413    __IM  uint32_t  RESERVED3[61];
1414    __IM  uint32_t  RESULT;                       &bsol;*!< (@ 0x00000400) Compare result                                             */
1415    __IM  uint32_t  RESERVED4[63];
1416    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) COMP enable                                                */
1417    __IOM uint32_t  PSEL;                         &bsol;*!< (@ 0x00000504) Pin select                                                 */
1418    __IOM uint32_t  REFSEL;                       &bsol;*!< (@ 0x00000508) Reference source select for single-ended mode              */
1419    __IOM uint32_t  EXTREFSEL;                    &bsol;*!< (@ 0x0000050C) External reference select                                  */
1420    __IM  uint32_t  RESERVED5[8];
1421    __IOM uint32_t  TH;                           &bsol;*!< (@ 0x00000530) Threshold configuration for hysteresis unit                */
1422    __IOM uint32_t  MODE;                         &bsol;*!< (@ 0x00000534) Mode configuration                                         */
1423    __IOM uint32_t  HYST;                         &bsol;*!< (@ 0x00000538) Comparator hysteresis enable                               */
1424  } NRF_COMP_Type;                                &bsol;*!< Size = 1340 (0x53c)                                                       */
1425  typedef struct {                                &bsol;*!< (@ 0x40013000) LPCOMP Structure                                           */
1426    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Start comparator                                           */
1427    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000004) Stop comparator                                            */
1428    __OM  uint32_t  TASKS_SAMPLE;                 &bsol;*!< (@ 0x00000008) Sample comparator value                                    */
1429    __IM  uint32_t  RESERVED[61];
1430    __IOM uint32_t  EVENTS_READY;                 &bsol;*!< (@ 0x00000100) LPCOMP is ready and output is valid                        */
1431    __IOM uint32_t  EVENTS_DOWN;                  &bsol;*!< (@ 0x00000104) Downward crossing                                          */
1432    __IOM uint32_t  EVENTS_UP;                    &bsol;*!< (@ 0x00000108) Upward crossing                                            */
1433    __IOM uint32_t  EVENTS_CROSS;                 &bsol;*!< (@ 0x0000010C) Downward or upward crossing                                */
1434    __IM  uint32_t  RESERVED1[60];
1435    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
1436    __IM  uint32_t  RESERVED2[64];
1437    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1438    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1439    __IM  uint32_t  RESERVED3[61];
1440    __IM  uint32_t  RESULT;                       &bsol;*!< (@ 0x00000400) Compare result                                             */
1441    __IM  uint32_t  RESERVED4[63];
1442    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable LPCOMP                                              */
1443    __IOM uint32_t  PSEL;                         &bsol;*!< (@ 0x00000504) Input pin select                                           */
1444    __IOM uint32_t  REFSEL;                       &bsol;*!< (@ 0x00000508) Reference select                                           */
1445    __IOM uint32_t  EXTREFSEL;                    &bsol;*!< (@ 0x0000050C) External reference select                                  */
1446    __IM  uint32_t  RESERVED5[4];
1447    __IOM uint32_t  ANADETECT;                    &bsol;*!< (@ 0x00000520) Analog detect configuration                                */
1448    __IM  uint32_t  RESERVED6[5];
1449    __IOM uint32_t  HYST;                         &bsol;*!< (@ 0x00000538) Comparator hysteresis enable                               */
1450  } NRF_LPCOMP_Type;                              &bsol;*!< Size = 1340 (0x53c)                                                       */
1451  typedef struct {                                &bsol;*!< (@ 0x40014000) EGU0 Structure                                             */
1452    __OM  uint32_t  TASKS_TRIGGER[16];            &bsol;*!< (@ 0x00000000) Description collection: Trigger n for triggering
1453                                                                      the corresponding TRIGGERED[n] event                       */
1454    __IM  uint32_t  RESERVED[48];
1455    __IOM uint32_t  EVENTS_TRIGGERED[16];         &bsol;*!< (@ 0x00000100) Description collection: Event number n generated
1456                                                                      by triggering the corresponding TRIGGER[n]
1457                                                                      task                                                       */
1458    __IM  uint32_t  RESERVED1[112];
1459    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1460    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1461    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1462  } NRF_EGU_Type;                                 &bsol;*!< Size = 780 (0x30c)                                                        */
1463  typedef struct {                                &bsol;*!< (@ 0x40014000) SWI0 Structure                                             */
1464    __IM  uint32_t  UNUSED;                       &bsol;*!< (@ 0x00000000) Unused.                                                    */
1465  } NRF_SWI_Type;                                 &bsol;*!< Size = 4 (0x4)                                                            */
1466  typedef struct {                                &bsol;*!< (@ 0x4001C000) PWM0 Structure                                             */
1467    __IM  uint32_t  RESERVED;
1468    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000004) Stops PWM pulse generation on all channels at
1469                                                                      the end of current PWM period, and stops
1470                                                                      sequence playback                                          */
1471    __OM  uint32_t  TASKS_SEQSTART[2];            &bsol;*!< (@ 0x00000008) Description collection: Loads the first PWM value
1472                                                                      on all enabled channels from sequence n,
1473                                                                      and starts playing that sequence at the
1474                                                                      rate defined in SEQ[n]REFRESH and/or DECODER.MODE.
1475                                                                      Causes PWM generation to start if not running.             */
1476    __OM  uint32_t  TASKS_NEXTSTEP;               &bsol;*!< (@ 0x00000010) Steps by one value in the current sequence on
1477                                                                      all enabled channels if DECODER.MODE=NextStep.
1478                                                                      Does not cause PWM generation to start if
1479                                                                      not running.                                               */
1480    __IM  uint32_t  RESERVED1[60];
1481    __IOM uint32_t  EVENTS_STOPPED;               &bsol;*!< (@ 0x00000104) Response to STOP task, emitted when PWM pulses
1482                                                                      are no longer generated                                    */
1483    __IOM uint32_t  EVENTS_SEQSTARTED[2];         &bsol;*!< (@ 0x00000108) Description collection: First PWM period started
1484                                                                      on sequence n                                              */
1485    __IOM uint32_t  EVENTS_SEQEND[2];             &bsol;*!< (@ 0x00000110) Description collection: Emitted at end of every
1486                                                                      sequence n, when last value from RAM has
1487                                                                      been applied to wave counter                               */
1488    __IOM uint32_t  EVENTS_PWMPERIODEND;          &bsol;*!< (@ 0x00000118) Emitted at the end of each PWM period                      */
1489    __IOM uint32_t  EVENTS_LOOPSDONE;             &bsol;*!< (@ 0x0000011C) Concatenated sequences have been played the amount
1490                                                                      of times defined in LOOP.CNT                               */
1491    __IM  uint32_t  RESERVED2[56];
1492    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
1493    __IM  uint32_t  RESERVED3[63];
1494    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1495    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1496    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1497    __IM  uint32_t  RESERVED4[125];
1498    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) PWM module enable register                                 */
1499    __IOM uint32_t  MODE;                         &bsol;*!< (@ 0x00000504) Selects operating mode of the wave counter                 */
1500    __IOM uint32_t  COUNTERTOP;                   &bsol;*!< (@ 0x00000508) Value up to which the pulse generator counter
1501                                                                      counts                                                     */
1502    __IOM uint32_t  PRESCALER;                    &bsol;*!< (@ 0x0000050C) Configuration for PWM_CLK                                  */
1503    __IOM uint32_t  DECODER;                      &bsol;*!< (@ 0x00000510) Configuration of the decoder                               */
1504    __IOM uint32_t  LOOP;                         &bsol;*!< (@ 0x00000514) Number of playbacks of a loop                              */
1505    __IM  uint32_t  RESERVED5[2];
1506    __IOM PWM_SEQ_Type SEQ[2];                    &bsol;*!< (@ 0x00000520) Unspecified                                                */
1507    __IOM PWM_PSEL_Type PSEL;                     &bsol;*!< (@ 0x00000560) Unspecified                                                */
1508  } NRF_PWM_Type;                                 &bsol;*!< Size = 1392 (0x570)                                                       */
1509  typedef struct {                                &bsol;*!< (@ 0x4001D000) PDM Structure                                              */
1510    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Starts continuous PDM transfer                             */
1511    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000004) Stops PDM transfer                                         */
1512    __IM  uint32_t  RESERVED[62];
1513    __IOM uint32_t  EVENTS_STARTED;               &bsol;*!< (@ 0x00000100) PDM transfer has started                                   */
1514    __IOM uint32_t  EVENTS_STOPPED;               &bsol;*!< (@ 0x00000104) PDM transfer has finished                                  */
1515    __IOM uint32_t  EVENTS_END;                   &bsol;*!< (@ 0x00000108) The PDM has written the last sample specified
1516                                                                      by SAMPLE.MAXCNT (or the last sample after
1517                                                                      a STOP task has been received) to Data RAM                 */
1518    __IM  uint32_t  RESERVED1[125];
1519    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1520    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1521    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1522    __IM  uint32_t  RESERVED2[125];
1523    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) PDM module enable register                                 */
1524    __IOM uint32_t  PDMCLKCTRL;                   &bsol;*!< (@ 0x00000504) PDM clock generator control                                */
1525    __IOM uint32_t  MODE;                         &bsol;*!< (@ 0x00000508) Defines the routing of the connected PDM microphones'
1526                                                                      signals                                                    */
1527    __IM  uint32_t  RESERVED3[3];
1528    __IOM uint32_t  GAINL;                        &bsol;*!< (@ 0x00000518) Left output gain adjustment                                */
1529    __IOM uint32_t  GAINR;                        &bsol;*!< (@ 0x0000051C) Right output gain adjustment                               */
1530    __IOM uint32_t  RATIO;                        &bsol;*!< (@ 0x00000520) Selects the ratio between PDM_CLK and output
1531                                                                      sample rate. Change PDMCLKCTRL accordingly.                */
1532    __IM  uint32_t  RESERVED4[7];
1533    __IOM PDM_PSEL_Type PSEL;                     &bsol;*!< (@ 0x00000540) Unspecified                                                */
1534    __IM  uint32_t  RESERVED5[6];
1535    __IOM PDM_SAMPLE_Type SAMPLE;                 &bsol;*!< (@ 0x00000560) Unspecified                                                */
1536  } NRF_PDM_Type;                                 &bsol;*!< Size = 1384 (0x568)                                                       */
1537  typedef struct {                                &bsol;*!< (@ 0x4001E000) ACL Structure                                              */
1538    __IM  uint32_t  RESERVED[512];
1539    __IOM ACL_ACL_Type ACL[8];                    &bsol;*!< (@ 0x00000800) Unspecified                                                */
1540  } NRF_ACL_Type;                                 &bsol;*!< Size = 2176 (0x880)                                                       */
1541  typedef struct {                                &bsol;*!< (@ 0x4001E000) NVMC Structure                                             */
1542    __IM  uint32_t  RESERVED[256];
1543    __IM  uint32_t  READY;                        &bsol;*!< (@ 0x00000400) Ready flag                                                 */
1544    __IM  uint32_t  RESERVED1;
1545    __IM  uint32_t  READYNEXT;                    &bsol;*!< (@ 0x00000408) Ready flag                                                 */
1546    __IM  uint32_t  RESERVED2[62];
1547    __IOM uint32_t  CONFIG;                       &bsol;*!< (@ 0x00000504) Configuration register                                     */
1548    union {
1549      __IOM uint32_t ERASEPAGE;                   &bsol;*!< (@ 0x00000508) Register for erasing a page in code area                   */
1550      __IOM uint32_t ERASEPCR1;                   &bsol;*!< (@ 0x00000508) Deprecated register - Register for erasing a
1551                                                                      page in code area. Equivalent to ERASEPAGE.                */
1552    };
1553    __IOM uint32_t  ERASEALL;                     &bsol;*!< (@ 0x0000050C) Register for erasing all non-volatile user memory          */
1554    __IOM uint32_t  ERASEPCR0;                    &bsol;*!< (@ 0x00000510) Deprecated register - Register for erasing a
1555                                                                      page in code area. Equivalent to ERASEPAGE.                */
1556    __IOM uint32_t  ERASEUICR;                    &bsol;*!< (@ 0x00000514) Register for erasing user information configuration
1557                                                                      registers                                                  */
1558    __IOM uint32_t  ERASEPAGEPARTIAL;             &bsol;*!< (@ 0x00000518) Register for partial erase of a page in code
1559                                                                      area                                                       */
1560    __IOM uint32_t  ERASEPAGEPARTIALCFG;          &bsol;*!< (@ 0x0000051C) Register for partial erase configuration                   */
1561    __IM  uint32_t  RESERVED3[8];
1562    __IOM uint32_t  ICACHECNF;                    &bsol;*!< (@ 0x00000540) I-code cache configuration register.                       */
1563    __IM  uint32_t  RESERVED4;
1564    __IOM uint32_t  IHIT;                         &bsol;*!< (@ 0x00000548) I-code cache hit counter.                                  */
1565    __IOM uint32_t  IMISS;                        &bsol;*!< (@ 0x0000054C) I-code cache miss counter.                                 */
1566  } NRF_NVMC_Type;                                &bsol;*!< Size = 1360 (0x550)                                                       */
1567  typedef struct {                                &bsol;*!< (@ 0x4001F000) PPI Structure                                              */
1568    __OM  PPI_TASKS_CHG_Type TASKS_CHG[6];        &bsol;*!< (@ 0x00000000) Channel group tasks                                        */
1569    __IM  uint32_t  RESERVED[308];
1570    __IOM uint32_t  CHEN;                         &bsol;*!< (@ 0x00000500) Channel enable register                                    */
1571    __IOM uint32_t  CHENSET;                      &bsol;*!< (@ 0x00000504) Channel enable set register                                */
1572    __IOM uint32_t  CHENCLR;                      &bsol;*!< (@ 0x00000508) Channel enable clear register                              */
1573    __IM  uint32_t  RESERVED1;
1574    __IOM PPI_CH_Type CH[20];                     &bsol;*!< (@ 0x00000510) PPI Channel                                                */
1575    __IM  uint32_t  RESERVED2[148];
1576    __IOM uint32_t  CHG[6];                       &bsol;*!< (@ 0x00000800) Description collection: Channel group n                    */
1577    __IM  uint32_t  RESERVED3[62];
1578    __IOM PPI_FORK_Type FORK[32];                 &bsol;*!< (@ 0x00000910) Fork                                                       */
1579  } NRF_PPI_Type;                                 &bsol;*!< Size = 2448 (0x990)                                                       */
1580  typedef struct {                                &bsol;*!< (@ 0x40020000) MWU Structure                                              */
1581    __IM  uint32_t  RESERVED[64];
1582    __IOM MWU_EVENTS_REGION_Type EVENTS_REGION[4];&bsol;*!< (@ 0x00000100) Peripheral events.                                         */
1583    __IM  uint32_t  RESERVED1[16];
1584    __IOM MWU_EVENTS_PREGION_Type EVENTS_PREGION[2];&bsol;*!< (@ 0x00000160) Peripheral events.                                       */
1585    __IM  uint32_t  RESERVED2[100];
1586    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1587    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1588    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1589    __IM  uint32_t  RESERVED3[5];
1590    __IOM uint32_t  NMIEN;                        &bsol;*!< (@ 0x00000320) Enable or disable interrupt                                */
1591    __IOM uint32_t  NMIENSET;                     &bsol;*!< (@ 0x00000324) Enable interrupt                                           */
1592    __IOM uint32_t  NMIENCLR;                     &bsol;*!< (@ 0x00000328) Disable interrupt                                          */
1593    __IM  uint32_t  RESERVED4[53];
1594    __IOM MWU_PERREGION_Type PERREGION[2];        &bsol;*!< (@ 0x00000400) Unspecified                                                */
1595    __IM  uint32_t  RESERVED5[64];
1596    __IOM uint32_t  REGIONEN;                     &bsol;*!< (@ 0x00000510) Enable/disable regions watch                               */
1597    __IOM uint32_t  REGIONENSET;                  &bsol;*!< (@ 0x00000514) Enable regions watch                                       */
1598    __IOM uint32_t  REGIONENCLR;                  &bsol;*!< (@ 0x00000518) Disable regions watch                                      */
1599    __IM  uint32_t  RESERVED6[57];
1600    __IOM MWU_REGION_Type REGION[4];              &bsol;*!< (@ 0x00000600) Unspecified                                                */
1601    __IM  uint32_t  RESERVED7[32];
1602    __IOM MWU_PREGION_Type PREGION[2];            &bsol;*!< (@ 0x000006C0) Unspecified                                                */
1603  } NRF_MWU_Type;                                 &bsol;*!< Size = 1760 (0x6e0)                                                       */
1604  typedef struct {                                &bsol;*!< (@ 0x40025000) I2S Structure                                              */
1605    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Starts continuous I2S transfer. Also starts MCK
1606                                                                      generator when this is enabled.                            */
1607    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000004) Stops I2S transfer. Also stops MCK generator.
1608                                                                      Triggering this task will cause the STOPPED
1609                                                                      event to be generated.                                     */
1610    __IM  uint32_t  RESERVED[63];
1611    __IOM uint32_t  EVENTS_RXPTRUPD;              &bsol;*!< (@ 0x00000104) The RXD.PTR register has been copied to internal
1612                                                                      double-buffers. When the I2S module is started
1613                                                                      and RX is enabled, this event will be generated
1614                                                                      for every RXTXD.MAXCNT words that are received
1615                                                                      on the SDIN pin.                                           */
1616    __IOM uint32_t  EVENTS_STOPPED;               &bsol;*!< (@ 0x00000108) I2S transfer stopped.                                      */
1617    __IM  uint32_t  RESERVED1[2];
1618    __IOM uint32_t  EVENTS_TXPTRUPD;              &bsol;*!< (@ 0x00000114) The TDX.PTR register has been copied to internal
1619                                                                      double-buffers. When the I2S module is started
1620                                                                      and TX is enabled, this event will be generated
1621                                                                      for every RXTXD.MAXCNT words that are sent
1622                                                                      on the SDOUT pin.                                          */
1623    __IM  uint32_t  RESERVED2[122];
1624    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1625    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1626    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1627    __IM  uint32_t  RESERVED3[125];
1628    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable I2S module.                                         */
1629    __IOM I2S_CONFIG_Type CONFIG;                 &bsol;*!< (@ 0x00000504) Unspecified                                                */
1630    __IM  uint32_t  RESERVED4[3];
1631    __IOM I2S_RXD_Type RXD;                       &bsol;*!< (@ 0x00000538) Unspecified                                                */
1632    __IM  uint32_t  RESERVED5;
1633    __IOM I2S_TXD_Type TXD;                       &bsol;*!< (@ 0x00000540) Unspecified                                                */
1634    __IM  uint32_t  RESERVED6[3];
1635    __IOM I2S_RXTXD_Type RXTXD;                   &bsol;*!< (@ 0x00000550) Unspecified                                                */
1636    __IM  uint32_t  RESERVED7[3];
1637    __IOM I2S_PSEL_Type PSEL;                     &bsol;*!< (@ 0x00000560) Unspecified                                                */
1638  } NRF_I2S_Type;                                 &bsol;*!< Size = 1396 (0x574)                                                       */
1639  typedef struct {                                &bsol;*!< (@ 0x40026000) FPU Structure                                              */
1640    __IM  uint32_t  UNUSED;                       &bsol;*!< (@ 0x00000000) Unused.                                                    */
1641  } NRF_FPU_Type;                                 &bsol;*!< Size = 4 (0x4)                                                            */
1642  typedef struct {                                &bsol;*!< (@ 0x40027000) USBD Structure                                             */
1643    __IM  uint32_t  RESERVED;
1644    __OM  uint32_t  TASKS_STARTEPIN[8];           &bsol;*!< (@ 0x00000004) Description collection: Captures the EPIN[n].PTR
1645                                                                      and EPIN[n].MAXCNT registers values, and
1646                                                                      enables endpoint IN n to respond to traffic
1647                                                                      from host                                                  */
1648    __OM  uint32_t  TASKS_STARTISOIN;             &bsol;*!< (@ 0x00000024) Captures the ISOIN.PTR and ISOIN.MAXCNT registers
1649                                                                      values, and enables sending data on ISO
1650                                                                      endpoint                                                   */
1651    __OM  uint32_t  TASKS_STARTEPOUT[8];          &bsol;*!< (@ 0x00000028) Description collection: Captures the EPOUT[n].PTR
1652                                                                      and EPOUT[n].MAXCNT registers values, and
1653                                                                      enables endpoint n to respond to traffic
1654                                                                      from host                                                  */
1655    __OM  uint32_t  TASKS_STARTISOOUT;            &bsol;*!< (@ 0x00000048) Captures the ISOOUT.PTR and ISOOUT.MAXCNT registers
1656                                                                      values, and enables receiving of data on
1657                                                                      ISO endpoint                                               */
1658    __OM  uint32_t  TASKS_EP0RCVOUT;              &bsol;*!< (@ 0x0000004C) Allows OUT data stage on control endpoint 0                */
1659    __OM  uint32_t  TASKS_EP0STATUS;              &bsol;*!< (@ 0x00000050) Allows status stage on control endpoint 0                  */
1660    __OM  uint32_t  TASKS_EP0STALL;               &bsol;*!< (@ 0x00000054) Stalls data and status stage on control endpoint
1661                                                                      0                                                          */
1662    __OM  uint32_t  TASKS_DPDMDRIVE;              &bsol;*!< (@ 0x00000058) Forces D+ and D- lines into the state defined
1663                                                                      in the DPDMVALUE register                                  */
1664    __OM  uint32_t  TASKS_DPDMNODRIVE;            &bsol;*!< (@ 0x0000005C) Stops forcing D+ and D- lines into any state
1665                                                                      (USB engine takes control)                                 */
1666    __IM  uint32_t  RESERVED1[40];
1667    __IOM uint32_t  EVENTS_USBRESET;              &bsol;*!< (@ 0x00000100) Signals that a USB reset condition has been detected
1668                                                                      on USB lines                                               */
1669    __IOM uint32_t  EVENTS_STARTED;               &bsol;*!< (@ 0x00000104) Confirms that the EPIN[n].PTR and EPIN[n].MAXCNT,
1670                                                                      or EPOUT[n].PTR and EPOUT[n].MAXCNT registers
1671                                                                      have been captured on all endpoints reported
1672                                                                      in the EPSTATUS register                                   */
1673    __IOM uint32_t  EVENTS_ENDEPIN[8];            &bsol;*!< (@ 0x00000108) Description collection: The whole EPIN[n] buffer
1674                                                                      has been consumed. The buffer can be accessed
1675                                                                      safely by software.                                        */
1676    __IOM uint32_t  EVENTS_EP0DATADONE;           &bsol;*!< (@ 0x00000128) An acknowledged data transfer has taken place
1677                                                                      on the control endpoint                                    */
1678    __IOM uint32_t  EVENTS_ENDISOIN;              &bsol;*!< (@ 0x0000012C) The whole ISOIN buffer has been consumed. The
1679                                                                      buffer can be accessed safely by software.                 */
1680    __IOM uint32_t  EVENTS_ENDEPOUT[8];           &bsol;*!< (@ 0x00000130) Description collection: The whole EPOUT[n] buffer
1681                                                                      has been consumed. The buffer can be accessed
1682                                                                      safely by software.                                        */
1683    __IOM uint32_t  EVENTS_ENDISOOUT;             &bsol;*!< (@ 0x00000150) The whole ISOOUT buffer has been consumed. The
1684                                                                      buffer can be accessed safely by software.                 */
1685    __IOM uint32_t  EVENTS_SOF;                   &bsol;*!< (@ 0x00000154) Signals that a SOF (start of frame) condition
1686                                                                      has been detected on USB lines                             */
1687    __IOM uint32_t  EVENTS_USBEVENT;              &bsol;*!< (@ 0x00000158) An event or an error not covered by specific
1688                                                                      events has occurred. Check EVENTCAUSE register
1689                                                                      to find the cause.                                         */
1690    __IOM uint32_t  EVENTS_EP0SETUP;              &bsol;*!< (@ 0x0000015C) A valid SETUP token has been received (and acknowledged)
1691                                                                      on the control endpoint                                    */
1692    __IOM uint32_t  EVENTS_EPDATA;                &bsol;*!< (@ 0x00000160) A data transfer has occurred on a data endpoint,
1693                                                                      indicated by the EPDATASTATUS register                     */
1694    __IM  uint32_t  RESERVED2[39];
1695    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
1696    __IM  uint32_t  RESERVED3[63];
1697    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1698    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1699    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1700    __IM  uint32_t  RESERVED4[61];
1701    __IOM uint32_t  EVENTCAUSE;                   &bsol;*!< (@ 0x00000400) Details on what caused the USBEVENT event                  */
1702    __IM  uint32_t  RESERVED5[7];
1703    __IOM USBD_HALTED_Type HALTED;                &bsol;*!< (@ 0x00000420) Unspecified                                                */
1704    __IM  uint32_t  RESERVED6;
1705    __IOM uint32_t  EPSTATUS;                     &bsol;*!< (@ 0x00000468) Provides information on which endpoint's EasyDMA
1706                                                                      registers have been captured                               */
1707    __IOM uint32_t  EPDATASTATUS;                 &bsol;*!< (@ 0x0000046C) Provides information on which endpoint(s) an
1708                                                                      acknowledged data transfer has occurred
1709                                                                      (EPDATA event)                                             */
1710    __IM  uint32_t  USBADDR;                      &bsol;*!< (@ 0x00000470) Device USB address                                         */
1711    __IM  uint32_t  RESERVED7[3];
1712    __IM  uint32_t  BMREQUESTTYPE;                &bsol;*!< (@ 0x00000480) SETUP data, byte 0, bmRequestType                          */
1713    __IM  uint32_t  BREQUEST;                     &bsol;*!< (@ 0x00000484) SETUP data, byte 1, bRequest                               */
1714    __IM  uint32_t  WVALUEL;                      &bsol;*!< (@ 0x00000488) SETUP data, byte 2, LSB of wValue                          */
1715    __IM  uint32_t  WVALUEH;                      &bsol;*!< (@ 0x0000048C) SETUP data, byte 3, MSB of wValue                          */
1716    __IM  uint32_t  WINDEXL;                      &bsol;*!< (@ 0x00000490) SETUP data, byte 4, LSB of wIndex                          */
1717    __IM  uint32_t  WINDEXH;                      &bsol;*!< (@ 0x00000494) SETUP data, byte 5, MSB of wIndex                          */
1718    __IM  uint32_t  WLENGTHL;                     &bsol;*!< (@ 0x00000498) SETUP data, byte 6, LSB of wLength                         */
1719    __IM  uint32_t  WLENGTHH;                     &bsol;*!< (@ 0x0000049C) SETUP data, byte 7, MSB of wLength                         */
1720    __IOM USBD_SIZE_Type SIZE;                    &bsol;*!< (@ 0x000004A0) Unspecified                                                */
1721    __IM  uint32_t  RESERVED8[15];
1722    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable USB                                                 */
1723    __IOM uint32_t  USBPULLUP;                    &bsol;*!< (@ 0x00000504) Control of the USB pull-up                                 */
1724    __IOM uint32_t  DPDMVALUE;                    &bsol;*!< (@ 0x00000508) State D+ and D- lines will be forced into by
1725                                                                      the DPDMDRIVE task. The DPDMNODRIVE task
1726                                                                      reverts the control of the lines to MAC
1727                                                                      IP (no forcing).                                           */
1728    __IOM uint32_t  DTOGGLE;                      &bsol;*!< (@ 0x0000050C) Data toggle control and status                             */
1729    __IOM uint32_t  EPINEN;                       &bsol;*!< (@ 0x00000510) Endpoint IN enable                                         */
1730    __IOM uint32_t  EPOUTEN;                      &bsol;*!< (@ 0x00000514) Endpoint OUT enable                                        */
1731    __OM  uint32_t  EPSTALL;                      &bsol;*!< (@ 0x00000518) STALL endpoints                                            */
1732    __IOM uint32_t  ISOSPLIT;                     &bsol;*!< (@ 0x0000051C) Controls the split of ISO buffers                          */
1733    __IM  uint32_t  FRAMECNTR;                    &bsol;*!< (@ 0x00000520) Returns the current value of the start of frame
1734                                                                      counter                                                    */
1735    __IM  uint32_t  RESERVED9[2];
1736    __IOM uint32_t  LOWPOWER;                     &bsol;*!< (@ 0x0000052C) Controls USBD peripheral low power mode during
1737                                                                      USB suspend                                                */
1738    __IOM uint32_t  ISOINCONFIG;                  &bsol;*!< (@ 0x00000530) Controls the response of the ISO IN endpoint
1739                                                                      to an IN token when no data is ready to
1740                                                                      be sent                                                    */
1741    __IM  uint32_t  RESERVED10[51];
1742    __IOM USBD_EPIN_Type EPIN[8];                 &bsol;*!< (@ 0x00000600) Unspecified                                                */
1743    __IOM USBD_ISOIN_Type ISOIN;                  &bsol;*!< (@ 0x000006A0) Unspecified                                                */
1744    __IM  uint32_t  RESERVED11[21];
1745    __IOM USBD_EPOUT_Type EPOUT[8];               &bsol;*!< (@ 0x00000700) Unspecified                                                */
1746    __IOM USBD_ISOOUT_Type ISOOUT;                &bsol;*!< (@ 0x000007A0) Unspecified                                                */
1747  } NRF_USBD_Type;                                &bsol;*!< Size = 1964 (0x7ac)                                                       */
1748  typedef struct {                                &bsol;*!< (@ 0x40029000) QSPI Structure                                             */
1749    __OM  uint32_t  TASKS_ACTIVATE;               &bsol;*!< (@ 0x00000000) Activate QSPI interface                                    */
1750    __OM  uint32_t  TASKS_READSTART;              &bsol;*!< (@ 0x00000004) Start transfer from external flash memory to
1751                                                                      internal RAM                                               */
1752    __OM  uint32_t  TASKS_WRITESTART;             &bsol;*!< (@ 0x00000008) Start transfer from internal RAM to external
1753                                                                      flash memory                                               */
1754    __OM  uint32_t  TASKS_ERASESTART;             &bsol;*!< (@ 0x0000000C) Start external flash memory erase operation                */
1755    __OM  uint32_t  TASKS_DEACTIVATE;             &bsol;*!< (@ 0x00000010) Deactivate QSPI interface                                  */
1756    __IM  uint32_t  RESERVED[59];
1757    __IOM uint32_t  EVENTS_READY;                 &bsol;*!< (@ 0x00000100) QSPI peripheral is ready. This event will be
1758                                                                      generated as a response to any QSPI task.                  */
1759    __IM  uint32_t  RESERVED1[127];
1760    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1761    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1762    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1763    __IM  uint32_t  RESERVED2[125];
1764    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable QSPI peripheral and acquire the pins selected
1765                                                                      in PSELn registers                                         */
1766    __IOM QSPI_READ_Type READ;                    &bsol;*!< (@ 0x00000504) Unspecified                                                */
1767    __IOM QSPI_WRITE_Type WRITE;                  &bsol;*!< (@ 0x00000510) Unspecified                                                */
1768    __IOM QSPI_ERASE_Type ERASE;                  &bsol;*!< (@ 0x0000051C) Unspecified                                                */
1769    __IOM QSPI_PSEL_Type PSEL;                    &bsol;*!< (@ 0x00000524) Unspecified                                                */
1770    __IOM uint32_t  XIPOFFSET;                    &bsol;*!< (@ 0x00000540) Address offset into the external memory for Execute
1771                                                                      in Place operation.                                        */
1772    __IOM uint32_t  IFCONFIG0;                    &bsol;*!< (@ 0x00000544) Interface configuration.                                   */
1773    __IM  uint32_t  RESERVED3[46];
1774    __IOM uint32_t  IFCONFIG1;                    &bsol;*!< (@ 0x00000600) Interface configuration.                                   */
1775    __IM  uint32_t  STATUS;                       &bsol;*!< (@ 0x00000604) Status register.                                           */
1776    __IM  uint32_t  RESERVED4[3];
1777    __IOM uint32_t  DPMDUR;                       &bsol;*!< (@ 0x00000614) Set the duration required to enter/exit deep
1778                                                                      power-down mode (DPM).                                     */
1779    __IM  uint32_t  RESERVED5[3];
1780    __IOM uint32_t  ADDRCONF;                     &bsol;*!< (@ 0x00000624) Extended address configuration.                            */
1781    __IM  uint32_t  RESERVED6[3];
1782    __IOM uint32_t  CINSTRCONF;                   &bsol;*!< (@ 0x00000634) Custom instruction configuration register.                 */
1783    __IOM uint32_t  CINSTRDAT0;                   &bsol;*!< (@ 0x00000638) Custom instruction data register 0.                        */
1784    __IOM uint32_t  CINSTRDAT1;                   &bsol;*!< (@ 0x0000063C) Custom instruction data register 1.                        */
1785    __IOM uint32_t  IFTIMING;                     &bsol;*!< (@ 0x00000640) SPI interface timing.                                      */
1786  } NRF_QSPI_Type;                                &bsol;*!< Size = 1604 (0x644)                                                       */
1787  typedef struct {                                &bsol;*!< (@ 0x5002A000) CC_HOST_RGF Structure                                      */
1788    __IM  uint32_t  RESERVED[1678];
1789    __IOM uint32_t  HOST_CRYPTOKEY_SEL;           &bsol;*!< (@ 0x00001A38) AES hardware key select                                    */
1790    __IM  uint32_t  RESERVED1[4];
1791    __IOM uint32_t  HOST_IOT_KPRTL_LOCK;          &bsol;*!< (@ 0x00001A4C) This write-once register is the K_PRTL lock register.
1792                                                                      When this register is set, K_PRTL can not
1793                                                                      be used and a zeroed key will be used instead.
1794                                                                      The value of this register is saved in the
1795                                                                      CRYPTOCELL AO power domain.                                */
1796    __IOM uint32_t  HOST_IOT_KDR0;                &bsol;*!< (@ 0x00001A50) This register holds bits 31:0 of K_DR. The value
1797                                                                      of this register is saved in the CRYPTOCELL
1798                                                                      AO power domain. Reading from this address
1799                                                                      returns the K_DR valid status indicating
1800                                                                      if K_DR is successfully retained.                          */
1801    __OM  uint32_t  HOST_IOT_KDR1;                &bsol;*!< (@ 0x00001A54) This register holds bits 63:32 of K_DR. The value
1802                                                                      of this register is saved in the CRYPTOCELL
1803                                                                      AO power domain.                                           */
1804    __OM  uint32_t  HOST_IOT_KDR2;                &bsol;*!< (@ 0x00001A58) This register holds bits 95:64 of K_DR. The value
1805                                                                      of this register is saved in the CRYPTOCELL
1806                                                                      AO power domain.                                           */
1807    __OM  uint32_t  HOST_IOT_KDR3;                &bsol;*!< (@ 0x00001A5C) This register holds bits 127:96 of K_DR. The
1808                                                                      value of this register is saved in the CRYPTOCELL
1809                                                                      AO power domain.                                           */
1810    __IOM uint32_t  HOST_IOT_LCS;                 &bsol;*!< (@ 0x00001A60) Controls lifecycle state (LCS) for CRYPTOCELL
1811                                                                      subsystem                                                  */
1812  } NRF_CC_HOST_RGF_Type;                         &bsol;*!< Size = 6756 (0x1a64)                                                      */
1813  typedef struct {                                &bsol;*!< (@ 0x5002A000) CRYPTOCELL Structure                                       */
1814    __IM  uint32_t  RESERVED[320];
1815    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable CRYPTOCELL subsystem                                */
1816  } NRF_CRYPTOCELL_Type;                          &bsol;*!< Size = 1284 (0x504)                                                       */
1817  #define NRF_FICR_BASE               0x10000000UL
1818  #define NRF_UICR_BASE               0x10001000UL
1819  #define NRF_CLOCK_BASE              0x40000000UL
1820  #define NRF_POWER_BASE              0x40000000UL
1821  #define NRF_P0_BASE                 0x50000000UL
1822  #define NRF_P1_BASE                 0x50000300UL
1823  #define NRF_RADIO_BASE              0x40001000UL
1824  #define NRF_UART0_BASE              0x40002000UL
1825  #define NRF_UARTE0_BASE             0x40002000UL
1826  #define NRF_SPI0_BASE               0x40003000UL
1827  #define NRF_SPIM0_BASE              0x40003000UL
1828  #define NRF_SPIS0_BASE              0x40003000UL
1829  #define NRF_TWI0_BASE               0x40003000UL
1830  #define NRF_TWIM0_BASE              0x40003000UL
1831  #define NRF_TWIS0_BASE              0x40003000UL
1832  #define NRF_SPI1_BASE               0x40004000UL
1833  #define NRF_SPIM1_BASE              0x40004000UL
1834  #define NRF_SPIS1_BASE              0x40004000UL
1835  #define NRF_TWI1_BASE               0x40004000UL
1836  #define NRF_TWIM1_BASE              0x40004000UL
1837  #define NRF_TWIS1_BASE              0x40004000UL
1838  #define NRF_NFCT_BASE               0x40005000UL
1839  #define NRF_GPIOTE_BASE             0x40006000UL
1840  #define NRF_SAADC_BASE              0x40007000UL
1841  #define NRF_TIMER0_BASE             0x40008000UL
1842  #define NRF_TIMER1_BASE             0x40009000UL
1843  #define NRF_TIMER2_BASE             0x4000A000UL
1844  #define NRF_RTC0_BASE               0x4000B000UL
1845  #define NRF_TEMP_BASE               0x4000C000UL
1846  #define NRF_RNG_BASE                0x4000D000UL
1847  #define NRF_ECB_BASE                0x4000E000UL
1848  #define NRF_AAR_BASE                0x4000F000UL
1849  #define NRF_CCM_BASE                0x4000F000UL
1850  #define NRF_WDT_BASE                0x40010000UL
1851  #define NRF_RTC1_BASE               0x40011000UL
1852  #define NRF_QDEC_BASE               0x40012000UL
1853  #define NRF_COMP_BASE               0x40013000UL
1854  #define NRF_LPCOMP_BASE             0x40013000UL
1855  #define NRF_EGU0_BASE               0x40014000UL
1856  #define NRF_SWI0_BASE               0x40014000UL
1857  #define NRF_EGU1_BASE               0x40015000UL
1858  #define NRF_SWI1_BASE               0x40015000UL
1859  #define NRF_EGU2_BASE               0x40016000UL
1860  #define NRF_SWI2_BASE               0x40016000UL
1861  #define NRF_EGU3_BASE               0x40017000UL
1862  #define NRF_SWI3_BASE               0x40017000UL
1863  #define NRF_EGU4_BASE               0x40018000UL
1864  #define NRF_SWI4_BASE               0x40018000UL
1865  #define NRF_EGU5_BASE               0x40019000UL
1866  #define NRF_SWI5_BASE               0x40019000UL
1867  #define NRF_TIMER3_BASE             0x4001A000UL
1868  #define NRF_TIMER4_BASE             0x4001B000UL
1869  #define NRF_PWM0_BASE               0x4001C000UL
1870  #define NRF_PDM_BASE                0x4001D000UL
1871  #define NRF_ACL_BASE                0x4001E000UL
1872  #define NRF_NVMC_BASE               0x4001E000UL
1873  #define NRF_PPI_BASE                0x4001F000UL
1874  #define NRF_MWU_BASE                0x40020000UL
1875  #define NRF_PWM1_BASE               0x40021000UL
1876  #define NRF_PWM2_BASE               0x40022000UL
1877  #define NRF_SPI2_BASE               0x40023000UL
1878  #define NRF_SPIM2_BASE              0x40023000UL
1879  #define NRF_SPIS2_BASE              0x40023000UL
1880  #define NRF_RTC2_BASE               0x40024000UL
1881  #define NRF_I2S_BASE                0x40025000UL
1882  #define NRF_FPU_BASE                0x40026000UL
1883  #define NRF_USBD_BASE               0x40027000UL
1884  #define NRF_UARTE1_BASE             0x40028000UL
1885  #define NRF_QSPI_BASE               0x40029000UL
1886  #define NRF_CC_HOST_RGF_BASE        0x5002A000UL
1887  #define NRF_CRYPTOCELL_BASE         0x5002A000UL
1888  #define NRF_PWM3_BASE               0x4002D000UL
1889  #define NRF_SPIM3_BASE              0x4002F000UL
1890  #define NRF_FICR                    ((NRF_FICR_Type*)          NRF_FICR_BASE)
1891  #define NRF_UICR                    ((NRF_UICR_Type*)          NRF_UICR_BASE)
1892  #define NRF_CLOCK                   ((NRF_CLOCK_Type*)         NRF_CLOCK_BASE)
1893  #define NRF_POWER                   ((NRF_POWER_Type*)         NRF_POWER_BASE)
1894  #define NRF_P0                      ((NRF_GPIO_Type*)          NRF_P0_BASE)
1895  #define NRF_P1                      ((NRF_GPIO_Type*)          NRF_P1_BASE)
1896  #define NRF_RADIO                   ((NRF_RADIO_Type*)         NRF_RADIO_BASE)
1897  #define NRF_UART0                   ((NRF_UART_Type*)          NRF_UART0_BASE)
1898  #define NRF_UARTE0                  ((NRF_UARTE_Type*)         NRF_UARTE0_BASE)
1899  #define NRF_SPI0                    ((NRF_SPI_Type*)           NRF_SPI0_BASE)
1900  #define NRF_SPIM0                   ((NRF_SPIM_Type*)          NRF_SPIM0_BASE)
1901  #define NRF_SPIS0                   ((NRF_SPIS_Type*)          NRF_SPIS0_BASE)
1902  #define NRF_TWI0                    ((NRF_TWI_Type*)           NRF_TWI0_BASE)
1903  #define NRF_TWIM0                   ((NRF_TWIM_Type*)          NRF_TWIM0_BASE)
1904  #define NRF_TWIS0                   ((NRF_TWIS_Type*)          NRF_TWIS0_BASE)
1905  #define NRF_SPI1                    ((NRF_SPI_Type*)           NRF_SPI1_BASE)
1906  #define NRF_SPIM1                   ((NRF_SPIM_Type*)          NRF_SPIM1_BASE)
1907  #define NRF_SPIS1                   ((NRF_SPIS_Type*)          NRF_SPIS1_BASE)
1908  #define NRF_TWI1                    ((NRF_TWI_Type*)           NRF_TWI1_BASE)
1909  #define NRF_TWIM1                   ((NRF_TWIM_Type*)          NRF_TWIM1_BASE)
1910  #define NRF_TWIS1                   ((NRF_TWIS_Type*)          NRF_TWIS1_BASE)
1911  #define NRF_NFCT                    ((NRF_NFCT_Type*)          NRF_NFCT_BASE)
1912  #define NRF_GPIOTE                  ((NRF_GPIOTE_Type*)        NRF_GPIOTE_BASE)
1913  #define NRF_SAADC                   ((NRF_SAADC_Type*)         NRF_SAADC_BASE)
1914  #define NRF_TIMER0                  ((NRF_TIMER_Type*)         NRF_TIMER0_BASE)
1915  #define NRF_TIMER1                  ((NRF_TIMER_Type*)         NRF_TIMER1_BASE)
1916  #define NRF_TIMER2                  ((NRF_TIMER_Type*)         NRF_TIMER2_BASE)
1917  #define NRF_RTC0                    ((NRF_RTC_Type*)           NRF_RTC0_BASE)
1918  #define NRF_TEMP                    ((NRF_TEMP_Type*)          NRF_TEMP_BASE)
1919  #define NRF_RNG                     ((NRF_RNG_Type*)           NRF_RNG_BASE)
1920  #define NRF_ECB                     ((NRF_ECB_Type*)           NRF_ECB_BASE)
1921  #define NRF_AAR                     ((NRF_AAR_Type*)           NRF_AAR_BASE)
1922  #define NRF_CCM                     ((NRF_CCM_Type*)           NRF_CCM_BASE)
1923  #define NRF_WDT                     ((NRF_WDT_Type*)           NRF_WDT_BASE)
1924  #define NRF_RTC1                    ((NRF_RTC_Type*)           NRF_RTC1_BASE)
1925  #define NRF_QDEC                    ((NRF_QDEC_Type*)          NRF_QDEC_BASE)
1926  #define NRF_COMP                    ((NRF_COMP_Type*)          NRF_COMP_BASE)
1927  #define NRF_LPCOMP                  ((NRF_LPCOMP_Type*)        NRF_LPCOMP_BASE)
1928  #define NRF_EGU0                    ((NRF_EGU_Type*)           NRF_EGU0_BASE)
1929  #define NRF_SWI0                    ((NRF_SWI_Type*)           NRF_SWI0_BASE)
1930  #define NRF_EGU1                    ((NRF_EGU_Type*)           NRF_EGU1_BASE)
1931  #define NRF_SWI1                    ((NRF_SWI_Type*)           NRF_SWI1_BASE)
1932  #define NRF_EGU2                    ((NRF_EGU_Type*)           NRF_EGU2_BASE)
1933  #define NRF_SWI2                    ((NRF_SWI_Type*)           NRF_SWI2_BASE)
1934  #define NRF_EGU3                    ((NRF_EGU_Type*)           NRF_EGU3_BASE)
1935  #define NRF_SWI3                    ((NRF_SWI_Type*)           NRF_SWI3_BASE)
1936  #define NRF_EGU4                    ((NRF_EGU_Type*)           NRF_EGU4_BASE)
1937  #define NRF_SWI4                    ((NRF_SWI_Type*)           NRF_SWI4_BASE)
1938  #define NRF_EGU5                    ((NRF_EGU_Type*)           NRF_EGU5_BASE)
1939  #define NRF_SWI5                    ((NRF_SWI_Type*)           NRF_SWI5_BASE)
1940  #define NRF_TIMER3                  ((NRF_TIMER_Type*)         NRF_TIMER3_BASE)
1941  #define NRF_TIMER4                  ((NRF_TIMER_Type*)         NRF_TIMER4_BASE)
1942  #define NRF_PWM0                    ((NRF_PWM_Type*)           NRF_PWM0_BASE)
1943  #define NRF_PDM                     ((NRF_PDM_Type*)           NRF_PDM_BASE)
1944  #define NRF_ACL                     ((NRF_ACL_Type*)           NRF_ACL_BASE)
1945  #define NRF_NVMC                    ((NRF_NVMC_Type*)          NRF_NVMC_BASE)
1946  #define NRF_PPI                     ((NRF_PPI_Type*)           NRF_PPI_BASE)
1947  #define NRF_MWU                     ((NRF_MWU_Type*)           NRF_MWU_BASE)
1948  #define NRF_PWM1                    ((NRF_PWM_Type*)           NRF_PWM1_BASE)
1949  #define NRF_PWM2                    ((NRF_PWM_Type*)           NRF_PWM2_BASE)
1950  #define NRF_SPI2                    ((NRF_SPI_Type*)           NRF_SPI2_BASE)
1951  #define NRF_SPIM2                   ((NRF_SPIM_Type*)          NRF_SPIM2_BASE)
1952  #define NRF_SPIS2                   ((NRF_SPIS_Type*)          NRF_SPIS2_BASE)
1953  #define NRF_RTC2                    ((NRF_RTC_Type*)           NRF_RTC2_BASE)
1954  #define NRF_I2S                     ((NRF_I2S_Type*)           NRF_I2S_BASE)
1955  #define NRF_FPU                     ((NRF_FPU_Type*)           NRF_FPU_BASE)
1956  #define NRF_USBD                    ((NRF_USBD_Type*)          NRF_USBD_BASE)
1957  #define NRF_UARTE1                  ((NRF_UARTE_Type*)         NRF_UARTE1_BASE)
1958  #define NRF_QSPI                    ((NRF_QSPI_Type*)          NRF_QSPI_BASE)
1959  #define NRF_CC_HOST_RGF             ((NRF_CC_HOST_RGF_Type*)   NRF_CC_HOST_RGF_BASE)
1960  #define NRF_CRYPTOCELL              ((NRF_CRYPTOCELL_Type*)    NRF_CRYPTOCELL_BASE)
1961  #define NRF_PWM3                    ((NRF_PWM_Type*)           NRF_PWM3_BASE)
1962  #define NRF_SPIM3                   ((NRF_SPIM_Type*)          NRF_SPIM3_BASE)
1963  #if defined (__CC_ARM)
1964    #pragma pop
1965  #elif defined (__ICCARM__)
1966  #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
1967    #pragma clang diagnostic pop
1968  #elif defined (__GNUC__)
1969  #elif defined (__TMS470__)
1970  #elif defined (__TASKING__)
1971    #pragma warning restore
1972  #elif defined (__CSMC__)
1973  #endif
1974  #ifdef __cplusplus
1975  }
1976  #endif
1977  #endif &bsol;* NRF52840_H */
</code></pre>
        </div>
        <div class="column">
            <h3>Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrf52840.h</h3>
            <pre><code>1  #ifndef NRF52840_H
2  #define NRF52840_H
3  #ifdef __cplusplus
4  extern "C" {
5  #endif
6  typedef enum {
7    Reset_IRQn                = -15,              &bsol;*!< -15  Reset Vector, invoked on Power up and warm reset                     */
8    NonMaskableInt_IRQn       = -14,              &bsol;*!< -14  Non maskable Interrupt, cannot be stopped or preempted               */
9    HardFault_IRQn            = -13,              &bsol;*!< -13  Hard Fault, all classes of Fault                                     */
10    MemoryManagement_IRQn     = -12,              &bsol;*!< -12  Memory Management, MPU mismatch, including Access Violation
11                                                       and No Match                                                              */
12    BusFault_IRQn             = -11,              &bsol;*!< -11  Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory
13                                                       related Fault                                                             */
14    UsageFault_IRQn           = -10,              &bsol;*!< -10  Usage Fault, i.e. Undef Instruction, Illegal State Transition        */
15    SVCall_IRQn               =  -5,              &bsol;*!< -5 System Service Call via SVC instruction                                */
16    DebugMonitor_IRQn         =  -4,              &bsol;*!< -4 Debug Monitor                                                          */
17    PendSV_IRQn               =  -2,              &bsol;*!< -2 Pendable request for system service                                    */
18    SysTick_IRQn              =  -1,              &bsol;*!< -1 System Tick Timer                                                      */
19    POWER_CLOCK_IRQn          =   0,              &bsol;*!< 0  POWER_CLOCK                                                            */
20    RADIO_IRQn                =   1,              &bsol;*!< 1  RADIO                                                                  */
21    UARTE0_UART0_IRQn         =   2,              &bsol;*!< 2  UARTE0_UART0                                                           */
22    SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn=   3,  &bsol;*!< 3  SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0                                      */
23    SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQn=   4,  &bsol;*!< 4  SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1                                      */
24    NFCT_IRQn                 =   5,              &bsol;*!< 5  NFCT                                                                   */
25    GPIOTE_IRQn               =   6,              &bsol;*!< 6  GPIOTE                                                                 */
26    SAADC_IRQn                =   7,              &bsol;*!< 7  SAADC                                                                  */
27    TIMER0_IRQn               =   8,              &bsol;*!< 8  TIMER0                                                                 */
28    TIMER1_IRQn               =   9,              &bsol;*!< 9  TIMER1                                                                 */
29    TIMER2_IRQn               =  10,              &bsol;*!< 10 TIMER2                                                                 */
30    RTC0_IRQn                 =  11,              &bsol;*!< 11 RTC0                                                                   */
31    TEMP_IRQn                 =  12,              &bsol;*!< 12 TEMP                                                                   */
32    RNG_IRQn                  =  13,              &bsol;*!< 13 RNG                                                                    */
33    ECB_IRQn                  =  14,              &bsol;*!< 14 ECB                                                                    */
34    CCM_AAR_IRQn              =  15,              &bsol;*!< 15 CCM_AAR                                                                */
35    WDT_IRQn                  =  16,              &bsol;*!< 16 WDT                                                                    */
36    RTC1_IRQn                 =  17,              &bsol;*!< 17 RTC1                                                                   */
37    QDEC_IRQn                 =  18,              &bsol;*!< 18 QDEC                                                                   */
38    COMP_LPCOMP_IRQn          =  19,              &bsol;*!< 19 COMP_LPCOMP                                                            */
39    SWI0_EGU0_IRQn            =  20,              &bsol;*!< 20 SWI0_EGU0                                                              */
40    SWI1_EGU1_IRQn            =  21,              &bsol;*!< 21 SWI1_EGU1                                                              */
41    SWI2_EGU2_IRQn            =  22,              &bsol;*!< 22 SWI2_EGU2                                                              */
42    SWI3_EGU3_IRQn            =  23,              &bsol;*!< 23 SWI3_EGU3                                                              */
43    SWI4_EGU4_IRQn            =  24,              &bsol;*!< 24 SWI4_EGU4                                                              */
44    SWI5_EGU5_IRQn            =  25,              &bsol;*!< 25 SWI5_EGU5                                                              */
45    TIMER3_IRQn               =  26,              &bsol;*!< 26 TIMER3                                                                 */
46    TIMER4_IRQn               =  27,              &bsol;*!< 27 TIMER4                                                                 */
47    PWM0_IRQn                 =  28,              &bsol;*!< 28 PWM0                                                                   */
48    PDM_IRQn                  =  29,              &bsol;*!< 29 PDM                                                                    */
49    MWU_IRQn                  =  32,              &bsol;*!< 32 MWU                                                                    */
50    PWM1_IRQn                 =  33,              &bsol;*!< 33 PWM1                                                                   */
51    PWM2_IRQn                 =  34,              &bsol;*!< 34 PWM2                                                                   */
52    SPIM2_SPIS2_SPI2_IRQn     =  35,              &bsol;*!< 35 SPIM2_SPIS2_SPI2                                                       */
53    RTC2_IRQn                 =  36,              &bsol;*!< 36 RTC2                                                                   */
54    I2S_IRQn                  =  37,              &bsol;*!< 37 I2S                                                                    */
55    FPU_IRQn                  =  38,              &bsol;*!< 38 FPU                                                                    */
56    USBD_IRQn                 =  39,              &bsol;*!< 39 USBD                                                                   */
57    UARTE1_IRQn               =  40,              &bsol;*!< 40 UARTE1                                                                 */
58    QSPI_IRQn                 =  41,              &bsol;*!< 41 QSPI                                                                   */
59    CRYPTOCELL_IRQn           =  42,              &bsol;*!< 42 CRYPTOCELL                                                             */
60    PWM3_IRQn                 =  45,              &bsol;*!< 45 PWM3                                                                   */
61    SPIM3_IRQn                =  47               &bsol;*!< 47 SPIM3                                                                  */
62  } IRQn_Type;
63  #define __CM4_REV                 0x0001U       &bsol;*!< CM4 Core Revision                                                         */
64  #define __DSP_PRESENT                  0        &bsol;*!< DSP present or not                                                        */
65  #define __VTOR_PRESENT                 1        &bsol;*!< Set to 1 if CPU supports Vector Table Offset Register                     */
66  #define __NVIC_PRIO_BITS               3        &bsol;*!< Number of Bits used for Priority Levels                                   */
67  #define __Vendor_SysTickConfig         0        &bsol;*!< Set to 1 if different SysTick Config is used                              */
68  #define __MPU_PRESENT                  1        &bsol;*!< MPU present                                                               */
69  #define __FPU_PRESENT                  1        &bsol;*!< FPU present                                                               */
70  #include "core_cm4.h"                           &bsol;*!< ARM Cortex-M4 processor and core peripherals                              */
71  #include "system_nrf52840.h"                    &bsol;*!< nrf52840 System                                                           */
72  #ifndef __IM                                    &bsol;*!< Fallback for older CMSIS versions                                         */
73    #define __IM   __I
74  #endif
75  #ifndef __OM                                    &bsol;*!< Fallback for older CMSIS versions                                         */
76    #define __OM   __O
77  #endif
78  #ifndef __IOM                                   &bsol;*!< Fallback for older CMSIS versions                                         */
79    #define __IOM  __IO
80  #endif
81  #if defined (__CC_ARM)
82    #pragma push
83    #pragma anon_unions
84  #elif defined (__ICCARM__)
85    #pragma language=extended
86  #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
87    #pragma clang diagnostic push
88    #pragma clang diagnostic ignored "-Wc11-extensions"
89    #pragma clang diagnostic ignored "-Wreserved-id-macro"
90    #pragma clang diagnostic ignored "-Wgnu-anonymous-struct"
91    #pragma clang diagnostic ignored "-Wnested-anon-types"
92  #elif defined (__GNUC__)
93  #elif defined (__TMS470__)
94  #elif defined (__TASKING__)
95    #pragma warning 586
96  #elif defined (__CSMC__)
97  #else
98    #warning Not supported compiler type
99  #endif
100  typedef struct {
101    __IM  uint32_t  PART;                         &bsol;*!< (@ 0x00000000) Part code                                                  */
102    __IM  uint32_t  VARIANT;                      &bsol;*!< (@ 0x00000004) Build code (hardware version and production configuration) */
103    __IM  uint32_t  PACKAGE;                      &bsol;*!< (@ 0x00000008) Package option                                             */
104    __IM  uint32_t  RAM;                          &bsol;*!< (@ 0x0000000C) RAM variant                                                */
105    __IM  uint32_t  FLASH;                        &bsol;*!< (@ 0x00000010) Flash variant                                              */
106  } FICR_INFO_Type;                               &bsol;*!< Size = 20 (0x14)                                                          */
107  typedef struct {
108    __IM  uint32_t  A0;                           &bsol;*!< (@ 0x00000000) Slope definition A0                                        */
109    __IM  uint32_t  A1;                           &bsol;*!< (@ 0x00000004) Slope definition A1                                        */
110    __IM  uint32_t  A2;                           &bsol;*!< (@ 0x00000008) Slope definition A2                                        */
111    __IM  uint32_t  A3;                           &bsol;*!< (@ 0x0000000C) Slope definition A3                                        */
112    __IM  uint32_t  A4;                           &bsol;*!< (@ 0x00000010) Slope definition A4                                        */
113    __IM  uint32_t  A5;                           &bsol;*!< (@ 0x00000014) Slope definition A5                                        */
114    __IM  uint32_t  B0;                           &bsol;*!< (@ 0x00000018) Y-intercept B0                                             */
115    __IM  uint32_t  B1;                           &bsol;*!< (@ 0x0000001C) Y-intercept B1                                             */
116    __IM  uint32_t  B2;                           &bsol;*!< (@ 0x00000020) Y-intercept B2                                             */
117    __IM  uint32_t  B3;                           &bsol;*!< (@ 0x00000024) Y-intercept B3                                             */
118    __IM  uint32_t  B4;                           &bsol;*!< (@ 0x00000028) Y-intercept B4                                             */
119    __IM  uint32_t  B5;                           &bsol;*!< (@ 0x0000002C) Y-intercept B5                                             */
120    __IM  uint32_t  T0;                           &bsol;*!< (@ 0x00000030) Segment end T0                                             */
121    __IM  uint32_t  T1;                           &bsol;*!< (@ 0x00000034) Segment end T1                                             */
122    __IM  uint32_t  T2;                           &bsol;*!< (@ 0x00000038) Segment end T2                                             */
123    __IM  uint32_t  T3;                           &bsol;*!< (@ 0x0000003C) Segment end T3                                             */
124    __IM  uint32_t  T4;                           &bsol;*!< (@ 0x00000040) Segment end T4                                             */
125  } FICR_TEMP_Type;                               &bsol;*!< Size = 68 (0x44)                                                          */
126  typedef struct {
127    __IM  uint32_t  TAGHEADER0;                   &bsol;*!< (@ 0x00000000) Default header for NFC tag. Software can read
128                                                                      these values to populate NFCID1_3RD_LAST,
129                                                                      NFCID1_2ND_LAST, and NFCID1_LAST.                          */
130    __IM  uint32_t  TAGHEADER1;                   &bsol;*!< (@ 0x00000004) Default header for NFC tag. Software can read
131                                                                      these values to populate NFCID1_3RD_LAST,
132                                                                      NFCID1_2ND_LAST, and NFCID1_LAST.                          */
133    __IM  uint32_t  TAGHEADER2;                   &bsol;*!< (@ 0x00000008) Default header for NFC tag. Software can read
134                                                                      these values to populate NFCID1_3RD_LAST,
135                                                                      NFCID1_2ND_LAST, and NFCID1_LAST.                          */
136    __IM  uint32_t  TAGHEADER3;                   &bsol;*!< (@ 0x0000000C) Default header for NFC tag. Software can read
137                                                                      these values to populate NFCID1_3RD_LAST,
138                                                                      NFCID1_2ND_LAST, and NFCID1_LAST.                          */
139  } FICR_NFC_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
140  typedef struct {
141    __IM  uint32_t  BYTES;                        &bsol;*!< (@ 0x00000000) Amount of bytes for the required entropy bits              */
142    __IM  uint32_t  RCCUTOFF;                     &bsol;*!< (@ 0x00000004) Repetition counter cutoff                                  */
143    __IM  uint32_t  APCUTOFF;                     &bsol;*!< (@ 0x00000008) Adaptive proportion cutoff                                 */
144    __IM  uint32_t  STARTUP;                      &bsol;*!< (@ 0x0000000C) Amount of bytes for the startup tests                      */
145    __IM  uint32_t  ROSC1;                        &bsol;*!< (@ 0x00000010) Sample count for ring oscillator 1                         */
146    __IM  uint32_t  ROSC2;                        &bsol;*!< (@ 0x00000014) Sample count for ring oscillator 2                         */
147    __IM  uint32_t  ROSC3;                        &bsol;*!< (@ 0x00000018) Sample count for ring oscillator 3                         */
148    __IM  uint32_t  ROSC4;                        &bsol;*!< (@ 0x0000001C) Sample count for ring oscillator 4                         */
149  } FICR_TRNG90B_Type;                            &bsol;*!< Size = 32 (0x20)                                                          */
150  typedef struct {
151    __IOM uint32_t  POWER;                        &bsol;*!< (@ 0x00000000) Description cluster: RAMn power control register           */
152    __OM  uint32_t  POWERSET;                     &bsol;*!< (@ 0x00000004) Description cluster: RAMn power control set register       */
153    __OM  uint32_t  POWERCLR;                     &bsol;*!< (@ 0x00000008) Description cluster: RAMn power control clear
154                                                                      register                                                   */
155    __IM  uint32_t  RESERVED;
156  } POWER_RAM_Type;                               &bsol;*!< Size = 16 (0x10)                                                          */
157  typedef struct {
158    __IOM uint32_t  RTS;                          &bsol;*!< (@ 0x00000000) Pin select for RTS                                         */
159    __IOM uint32_t  TXD;                          &bsol;*!< (@ 0x00000004) Pin select for TXD                                         */
160    __IOM uint32_t  CTS;                          &bsol;*!< (@ 0x00000008) Pin select for CTS                                         */
161    __IOM uint32_t  RXD;                          &bsol;*!< (@ 0x0000000C) Pin select for RXD                                         */
162  } UART_PSEL_Type;                               &bsol;*!< Size = 16 (0x10)                                                          */
163  typedef struct {
164    __IOM uint32_t  RTS;                          &bsol;*!< (@ 0x00000000) Pin select for RTS signal                                  */
165    __IOM uint32_t  TXD;                          &bsol;*!< (@ 0x00000004) Pin select for TXD signal                                  */
166    __IOM uint32_t  CTS;                          &bsol;*!< (@ 0x00000008) Pin select for CTS signal                                  */
167    __IOM uint32_t  RXD;                          &bsol;*!< (@ 0x0000000C) Pin select for RXD signal                                  */
168  } UARTE_PSEL_Type;                              &bsol;*!< Size = 16 (0x10)                                                          */
169  typedef struct {
170    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Data pointer                                               */
171    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes in receive buffer                  */
172    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transferred in the last transaction        */
173  } UARTE_RXD_Type;                               &bsol;*!< Size = 12 (0xc)                                                           */
174  typedef struct {
175    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Data pointer                                               */
176    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes in transmit buffer                 */
177    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transferred in the last transaction        */
178  } UARTE_TXD_Type;                               &bsol;*!< Size = 12 (0xc)                                                           */
179  typedef struct {
180    __IOM uint32_t  SCK;                          &bsol;*!< (@ 0x00000000) Pin select for SCK                                         */
181    __IOM uint32_t  MOSI;                         &bsol;*!< (@ 0x00000004) Pin select for MOSI signal                                 */
182    __IOM uint32_t  MISO;                         &bsol;*!< (@ 0x00000008) Pin select for MISO signal                                 */
183  } SPI_PSEL_Type;                                &bsol;*!< Size = 12 (0xc)                                                           */
184  typedef struct {
185    __IOM uint32_t  SCK;                          &bsol;*!< (@ 0x00000000) Pin select for SCK                                         */
186    __IOM uint32_t  MOSI;                         &bsol;*!< (@ 0x00000004) Pin select for MOSI signal                                 */
187    __IOM uint32_t  MISO;                         &bsol;*!< (@ 0x00000008) Pin select for MISO signal                                 */
188    __IOM uint32_t  CSN;                          &bsol;*!< (@ 0x0000000C) Pin select for CSN                                         */
189  } SPIM_PSEL_Type;                               &bsol;*!< Size = 16 (0x10)                                                          */
190  typedef struct {
191    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Data pointer                                               */
192    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes in receive buffer                  */
193    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transferred in the last transaction        */
194    __IOM uint32_t  LIST;                         &bsol;*!< (@ 0x0000000C) EasyDMA list type                                          */
195  } SPIM_RXD_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
196  typedef struct {
197    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Data pointer                                               */
198    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Number of bytes in transmit buffer                         */
199    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transferred in the last transaction        */
200    __IOM uint32_t  LIST;                         &bsol;*!< (@ 0x0000000C) EasyDMA list type                                          */
201  } SPIM_TXD_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
202  typedef struct {
203    __IOM uint32_t  RXDELAY;                      &bsol;*!< (@ 0x00000000) Sample delay for input serial data on MISO                 */
204    __IOM uint32_t  CSNDUR;                       &bsol;*!< (@ 0x00000004) Minimum duration between edge of CSN and edge
205                                                                      of SCK and minimum duration CSN must stay
206                                                                      high between transactions                                  */
207  } SPIM_IFTIMING_Type;                           &bsol;*!< Size = 8 (0x8)                                                            */
208  typedef struct {
209    __IOM uint32_t  SCK;                          &bsol;*!< (@ 0x00000000) Pin select for SCK                                         */
210    __IOM uint32_t  MISO;                         &bsol;*!< (@ 0x00000004) Pin select for MISO signal                                 */
211    __IOM uint32_t  MOSI;                         &bsol;*!< (@ 0x00000008) Pin select for MOSI signal                                 */
212    __IOM uint32_t  CSN;                          &bsol;*!< (@ 0x0000000C) Pin select for CSN signal                                  */
213  } SPIS_PSEL_Type;                               &bsol;*!< Size = 16 (0x10)                                                          */
214  typedef struct {
215    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) RXD data pointer                                           */
216    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes in receive buffer                  */
217    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes received in last granted transaction       */
218    __IOM uint32_t  LIST;                         &bsol;*!< (@ 0x0000000C) EasyDMA list type                                          */
219  } SPIS_RXD_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
220  typedef struct {
221    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) TXD data pointer                                           */
222    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes in transmit buffer                 */
223    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transmitted in last granted transaction    */
224    __IOM uint32_t  LIST;                         &bsol;*!< (@ 0x0000000C) EasyDMA list type                                          */
225  } SPIS_TXD_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
226  typedef struct {
227    __IOM uint32_t  SCL;                          &bsol;*!< (@ 0x00000000) Pin select for SCL                                         */
228    __IOM uint32_t  SDA;                          &bsol;*!< (@ 0x00000004) Pin select for SDA                                         */
229  } TWI_PSEL_Type;                                &bsol;*!< Size = 8 (0x8)                                                            */
230  typedef struct {
231    __IOM uint32_t  SCL;                          &bsol;*!< (@ 0x00000000) Pin select for SCL signal                                  */
232    __IOM uint32_t  SDA;                          &bsol;*!< (@ 0x00000004) Pin select for SDA signal                                  */
233  } TWIM_PSEL_Type;                               &bsol;*!< Size = 8 (0x8)                                                            */
234  typedef struct {
235    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Data pointer                                               */
236    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes in receive buffer                  */
237    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transferred in the last transaction        */
238    __IOM uint32_t  LIST;                         &bsol;*!< (@ 0x0000000C) EasyDMA list type                                          */
239  } TWIM_RXD_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
240  typedef struct {
241    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Data pointer                                               */
242    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes in transmit buffer                 */
243    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transferred in the last transaction        */
244    __IOM uint32_t  LIST;                         &bsol;*!< (@ 0x0000000C) EasyDMA list type                                          */
245  } TWIM_TXD_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
246  typedef struct {
247    __IOM uint32_t  SCL;                          &bsol;*!< (@ 0x00000000) Pin select for SCL signal                                  */
248    __IOM uint32_t  SDA;                          &bsol;*!< (@ 0x00000004) Pin select for SDA signal                                  */
249  } TWIS_PSEL_Type;                               &bsol;*!< Size = 8 (0x8)                                                            */
250  typedef struct {
251    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) RXD Data pointer                                           */
252    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes in RXD buffer                      */
253    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transferred in the last RXD transaction    */
254    __IOM uint32_t  LIST;                         &bsol;*!< (@ 0x0000000C) EasyDMA list type                                          */
255  } TWIS_RXD_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
256  typedef struct {
257    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) TXD Data pointer                                           */
258    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes in TXD buffer                      */
259    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transferred in the last TXD transaction    */
260    __IOM uint32_t  LIST;                         &bsol;*!< (@ 0x0000000C) EasyDMA list type                                          */
261  } TWIS_TXD_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
262  typedef struct {
263    __IOM uint32_t  RX;                           &bsol;*!< (@ 0x00000000) Result of last incoming frame                              */
264  } NFCT_FRAMESTATUS_Type;                        &bsol;*!< Size = 4 (0x4)                                                            */
265  typedef struct {
266    __IOM uint32_t  FRAMECONFIG;                  &bsol;*!< (@ 0x00000000) Configuration of outgoing frames                           */
267    __IOM uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000004) Size of outgoing frame                                     */
268  } NFCT_TXD_Type;                                &bsol;*!< Size = 8 (0x8)                                                            */
269  typedef struct {
270    __IOM uint32_t  FRAMECONFIG;                  &bsol;*!< (@ 0x00000000) Configuration of incoming frames                           */
271    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000004) Size of last incoming frame                                */
272  } NFCT_RXD_Type;                                &bsol;*!< Size = 8 (0x8)                                                            */
273  typedef struct {
274    __IOM uint32_t  LIMITH;                       &bsol;*!< (@ 0x00000000) Description cluster: Last result is equal or
275                                                                      above CH[n].LIMIT.HIGH                                     */
276    __IOM uint32_t  LIMITL;                       &bsol;*!< (@ 0x00000004) Description cluster: Last result is equal or
277                                                                      below CH[n].LIMIT.LOW                                      */
278  } SAADC_EVENTS_CH_Type;                         &bsol;*!< Size = 8 (0x8)                                                            */
279  typedef struct {
280    __IOM uint32_t  PSELP;                        &bsol;*!< (@ 0x00000000) Description cluster: Input positive pin selection
281                                                                      for CH[n]                                                  */
282    __IOM uint32_t  PSELN;                        &bsol;*!< (@ 0x00000004) Description cluster: Input negative pin selection
283                                                                      for CH[n]                                                  */
284    __IOM uint32_t  CONFIG;                       &bsol;*!< (@ 0x00000008) Description cluster: Input configuration for
285                                                                      CH[n]                                                      */
286    __IOM uint32_t  LIMIT;                        &bsol;*!< (@ 0x0000000C) Description cluster: High/low limits for event
287                                                                      monitoring of a channel                                    */
288  } SAADC_CH_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
289  typedef struct {
290    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Data pointer                                               */
291    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of 16-bit samples to be written
292                                                                      to output RAM buffer                                       */
293    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of 16-bit samples written to output RAM
294                                                                      buffer since the previous START task                       */
295  } SAADC_RESULT_Type;                            &bsol;*!< Size = 12 (0xc)                                                           */
296  typedef struct {
297    __IOM uint32_t  LED;                          &bsol;*!< (@ 0x00000000) Pin select for LED signal                                  */
298    __IOM uint32_t  A;                            &bsol;*!< (@ 0x00000004) Pin select for A signal                                    */
299    __IOM uint32_t  B;                            &bsol;*!< (@ 0x00000008) Pin select for B signal                                    */
300  } QDEC_PSEL_Type;                               &bsol;*!< Size = 12 (0xc)                                                           */
301  typedef struct {
302    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Description cluster: Beginning address in RAM
303                                                                      of this sequence                                           */
304    __IOM uint32_t  CNT;                          &bsol;*!< (@ 0x00000004) Description cluster: Number of values (duty cycles)
305                                                                      in this sequence                                           */
306    __IOM uint32_t  REFRESH;                      &bsol;*!< (@ 0x00000008) Description cluster: Number of additional PWM
307                                                                      periods between samples loaded into compare
308                                                                      register                                                   */
309    __IOM uint32_t  ENDDELAY;                     &bsol;*!< (@ 0x0000000C) Description cluster: Time added after the sequence         */
310    __IM  uint32_t  RESERVED[4];
311  } PWM_SEQ_Type;                                 &bsol;*!< Size = 32 (0x20)                                                          */
312  typedef struct {
313    __IOM uint32_t  OUT[4];                       &bsol;*!< (@ 0x00000000) Description collection: Output pin select for
314                                                                      PWM channel n                                              */
315  } PWM_PSEL_Type;                                &bsol;*!< Size = 16 (0x10)                                                          */
316  typedef struct {
317    __IOM uint32_t  CLK;                          &bsol;*!< (@ 0x00000000) Pin number configuration for PDM CLK signal                */
318    __IOM uint32_t  DIN;                          &bsol;*!< (@ 0x00000004) Pin number configuration for PDM DIN signal                */
319  } PDM_PSEL_Type;                                &bsol;*!< Size = 8 (0x8)                                                            */
320  typedef struct {
321    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) RAM address pointer to write samples to with
322                                                                      EasyDMA                                                    */
323    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Number of samples to allocate memory for in EasyDMA
324                                                                      mode                                                       */
325  } PDM_SAMPLE_Type;                              &bsol;*!< Size = 8 (0x8)                                                            */
326  typedef struct {
327    __IOM uint32_t  ADDR;                         &bsol;*!< (@ 0x00000000) Description cluster: Configure the word-aligned
328                                                                      start address of region n to protect                       */
329    __IOM uint32_t  SIZE;                         &bsol;*!< (@ 0x00000004) Description cluster: Size of region to protect
330                                                                      counting from address ACL[n].ADDR. Write
331                                                                      '0' as no effect.                                          */
332    __IOM uint32_t  PERM;                         &bsol;*!< (@ 0x00000008) Description cluster: Access permissions for region
333                                                                      n as defined by start address ACL[n].ADDR
334                                                                      and size ACL[n].SIZE                                       */
335    __IM  uint32_t  RESERVED;
336  } ACL_ACL_Type;                                 &bsol;*!< Size = 16 (0x10)                                                          */
337  typedef struct {
338    __OM  uint32_t  EN;                           &bsol;*!< (@ 0x00000000) Description cluster: Enable channel group n                */
339    __OM  uint32_t  DIS;                          &bsol;*!< (@ 0x00000004) Description cluster: Disable channel group n               */
340  } PPI_TASKS_CHG_Type;                           &bsol;*!< Size = 8 (0x8)                                                            */
341  typedef struct {
342    __IOM uint32_t  EEP;                          &bsol;*!< (@ 0x00000000) Description cluster: Channel n event end-point             */
343    __IOM uint32_t  TEP;                          &bsol;*!< (@ 0x00000004) Description cluster: Channel n task end-point              */
344  } PPI_CH_Type;                                  &bsol;*!< Size = 8 (0x8)                                                            */
345  typedef struct {
346    __IOM uint32_t  TEP;                          &bsol;*!< (@ 0x00000000) Description cluster: Channel n task end-point              */
347  } PPI_FORK_Type;                                &bsol;*!< Size = 4 (0x4)                                                            */
348  typedef struct {
349    __IOM uint32_t  WA;                           &bsol;*!< (@ 0x00000000) Description cluster: Write access to region n
350                                                                      detected                                                   */
351    __IOM uint32_t  RA;                           &bsol;*!< (@ 0x00000004) Description cluster: Read access to region n
352                                                                      detected                                                   */
353  } MWU_EVENTS_REGION_Type;                       &bsol;*!< Size = 8 (0x8)                                                            */
354  typedef struct {
355    __IOM uint32_t  WA;                           &bsol;*!< (@ 0x00000000) Description cluster: Write access to peripheral
356                                                                      region n detected                                          */
357    __IOM uint32_t  RA;                           &bsol;*!< (@ 0x00000004) Description cluster: Read access to peripheral
358                                                                      region n detected                                          */
359  } MWU_EVENTS_PREGION_Type;                      &bsol;*!< Size = 8 (0x8)                                                            */
360  typedef struct {
361    __IOM uint32_t  SUBSTATWA;                    &bsol;*!< (@ 0x00000000) Description cluster: Source of event/interrupt
362                                                                      in region n, write access detected while
363                                                                      corresponding subregion was enabled for
364                                                                      watching                                                   */
365    __IOM uint32_t  SUBSTATRA;                    &bsol;*!< (@ 0x00000004) Description cluster: Source of event/interrupt
366                                                                      in region n, read access detected while
367                                                                      corresponding subregion was enabled for
368                                                                      watching                                                   */
369  } MWU_PERREGION_Type;                           &bsol;*!< Size = 8 (0x8)                                                            */
370  typedef struct {
371    __IOM uint32_t  START;                        &bsol;*!< (@ 0x00000000) Description cluster: Start address for region
372                                                                      n                                                          */
373    __IOM uint32_t  END;                          &bsol;*!< (@ 0x00000004) Description cluster: End address of region n               */
374    __IM  uint32_t  RESERVED[2];
375  } MWU_REGION_Type;                              &bsol;*!< Size = 16 (0x10)                                                          */
376  typedef struct {
377    __IM  uint32_t  START;                        &bsol;*!< (@ 0x00000000) Description cluster: Reserved for future use               */
378    __IM  uint32_t  END;                          &bsol;*!< (@ 0x00000004) Description cluster: Reserved for future use               */
379    __IOM uint32_t  SUBS;                         &bsol;*!< (@ 0x00000008) Description cluster: Subregions of region n                */
380    __IM  uint32_t  RESERVED;
381  } MWU_PREGION_Type;                             &bsol;*!< Size = 16 (0x10)                                                          */
382  typedef struct {
383    __IOM uint32_t  MODE;                         &bsol;*!< (@ 0x00000000) I2S mode.                                                  */
384    __IOM uint32_t  RXEN;                         &bsol;*!< (@ 0x00000004) Reception (RX) enable.                                     */
385    __IOM uint32_t  TXEN;                         &bsol;*!< (@ 0x00000008) Transmission (TX) enable.                                  */
386    __IOM uint32_t  MCKEN;                        &bsol;*!< (@ 0x0000000C) Master clock generator enable.                             */
387    __IOM uint32_t  MCKFREQ;                      &bsol;*!< (@ 0x00000010) Master clock generator frequency.                          */
388    __IOM uint32_t  RATIO;                        &bsol;*!< (@ 0x00000014) MCK / LRCK ratio.                                          */
389    __IOM uint32_t  SWIDTH;                       &bsol;*!< (@ 0x00000018) Sample width.                                              */
390    __IOM uint32_t  ALIGN;                        &bsol;*!< (@ 0x0000001C) Alignment of sample within a frame.                        */
391    __IOM uint32_t  FORMAT;                       &bsol;*!< (@ 0x00000020) Frame format.                                              */
392    __IOM uint32_t  CHANNELS;                     &bsol;*!< (@ 0x00000024) Enable channels.                                           */
393  } I2S_CONFIG_Type;                              &bsol;*!< Size = 40 (0x28)                                                          */
394  typedef struct {
395    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Receive buffer RAM start address.                          */
396  } I2S_RXD_Type;                                 &bsol;*!< Size = 4 (0x4)                                                            */
397  typedef struct {
398    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Transmit buffer RAM start address.                         */
399  } I2S_TXD_Type;                                 &bsol;*!< Size = 4 (0x4)                                                            */
400  typedef struct {
401    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000000) Size of RXD and TXD buffers.                               */
402  } I2S_RXTXD_Type;                               &bsol;*!< Size = 4 (0x4)                                                            */
403  typedef struct {
404    __IOM uint32_t  MCK;                          &bsol;*!< (@ 0x00000000) Pin select for MCK signal.                                 */
405    __IOM uint32_t  SCK;                          &bsol;*!< (@ 0x00000004) Pin select for SCK signal.                                 */
406    __IOM uint32_t  LRCK;                         &bsol;*!< (@ 0x00000008) Pin select for LRCK signal.                                */
407    __IOM uint32_t  SDIN;                         &bsol;*!< (@ 0x0000000C) Pin select for SDIN signal.                                */
408    __IOM uint32_t  SDOUT;                        &bsol;*!< (@ 0x00000010) Pin select for SDOUT signal.                               */
409  } I2S_PSEL_Type;                                &bsol;*!< Size = 20 (0x14)                                                          */
410  typedef struct {
411    __IM  uint32_t  EPIN[8];                      &bsol;*!< (@ 0x00000000) Description collection: IN endpoint halted status.
412                                                                      Can be used as is as response to a GetStatus()
413                                                                      request to endpoint.                                       */
414    __IM  uint32_t  RESERVED;
415    __IM  uint32_t  EPOUT[8];                     &bsol;*!< (@ 0x00000024) Description collection: OUT endpoint halted status.
416                                                                      Can be used as is as response to a GetStatus()
417                                                                      request to endpoint.                                       */
418  } USBD_HALTED_Type;                             &bsol;*!< Size = 68 (0x44)                                                          */
419  typedef struct {
420    __IOM uint32_t  EPOUT[8];                     &bsol;*!< (@ 0x00000000) Description collection: Number of bytes received
421                                                                      last in the data stage of this OUT endpoint                */
422    __IM  uint32_t  ISOOUT;                       &bsol;*!< (@ 0x00000020) Number of bytes received last on this ISO OUT
423                                                                      data endpoint                                              */
424  } USBD_SIZE_Type;                               &bsol;*!< Size = 36 (0x24)                                                          */
425  typedef struct {
426    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Description cluster: Data pointer                          */
427    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Description cluster: Maximum number of bytes
428                                                                      to transfer                                                */
429    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Description cluster: Number of bytes transferred
430                                                                      in the last transaction                                    */
431    __IM  uint32_t  RESERVED[2];
432  } USBD_EPIN_Type;                               &bsol;*!< Size = 20 (0x14)                                                          */
433  typedef struct {
434    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Data pointer                                               */
435    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes to transfer                        */
436    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transferred in the last transaction        */
437  } USBD_ISOIN_Type;                              &bsol;*!< Size = 12 (0xc)                                                           */
438  typedef struct {
439    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Description cluster: Data pointer                          */
440    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Description cluster: Maximum number of bytes
441                                                                      to transfer                                                */
442    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Description cluster: Number of bytes transferred
443                                                                      in the last transaction                                    */
444    __IM  uint32_t  RESERVED[2];
445  } USBD_EPOUT_Type;                              &bsol;*!< Size = 20 (0x14)                                                          */
446  typedef struct {
447    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Data pointer                                               */
448    __IOM uint32_t  MAXCNT;                       &bsol;*!< (@ 0x00000004) Maximum number of bytes to transfer                        */
449    __IM  uint32_t  AMOUNT;                       &bsol;*!< (@ 0x00000008) Number of bytes transferred in the last transaction        */
450  } USBD_ISOOUT_Type;                             &bsol;*!< Size = 12 (0xc)                                                           */
451  typedef struct {
452    __IOM uint32_t  SRC;                          &bsol;*!< (@ 0x00000000) Flash memory source address                                */
453    __IOM uint32_t  DST;                          &bsol;*!< (@ 0x00000004) RAM destination address                                    */
454    __IOM uint32_t  CNT;                          &bsol;*!< (@ 0x00000008) Read transfer length                                       */
455  } QSPI_READ_Type;                               &bsol;*!< Size = 12 (0xc)                                                           */
456  typedef struct {
457    __IOM uint32_t  DST;                          &bsol;*!< (@ 0x00000000) Flash destination address                                  */
458    __IOM uint32_t  SRC;                          &bsol;*!< (@ 0x00000004) RAM source address                                         */
459    __IOM uint32_t  CNT;                          &bsol;*!< (@ 0x00000008) Write transfer length                                      */
460  } QSPI_WRITE_Type;                              &bsol;*!< Size = 12 (0xc)                                                           */
461  typedef struct {
462    __IOM uint32_t  PTR;                          &bsol;*!< (@ 0x00000000) Start address of flash block to be erased                  */
463    __IOM uint32_t  LEN;                          &bsol;*!< (@ 0x00000004) Size of block to be erased.                                */
464  } QSPI_ERASE_Type;                              &bsol;*!< Size = 8 (0x8)                                                            */
465  typedef struct {
466    __IOM uint32_t  SCK;                          &bsol;*!< (@ 0x00000000) Pin select for serial clock SCK                            */
467    __IOM uint32_t  CSN;                          &bsol;*!< (@ 0x00000004) Pin select for chip select signal CSN.                     */
468    __IM  uint32_t  RESERVED;
469    __IOM uint32_t  IO0;                          &bsol;*!< (@ 0x0000000C) Pin select for serial data MOSI/IO0.                       */
470    __IOM uint32_t  IO1;                          &bsol;*!< (@ 0x00000010) Pin select for serial data MISO/IO1.                       */
471    __IOM uint32_t  IO2;                          &bsol;*!< (@ 0x00000014) Pin select for serial data IO2.                            */
472    __IOM uint32_t  IO3;                          &bsol;*!< (@ 0x00000018) Pin select for serial data IO3.                            */
473  } QSPI_PSEL_Type;                               &bsol;*!< Size = 28 (0x1c)                                                          */
474  typedef struct {                                &bsol;*!< (@ 0x10000000) FICR Structure                                             */
475    __IM  uint32_t  RESERVED[4];
476    __IM  uint32_t  CODEPAGESIZE;                 &bsol;*!< (@ 0x00000010) Code memory page size                                      */
477    __IM  uint32_t  CODESIZE;                     &bsol;*!< (@ 0x00000014) Code memory size                                           */
478    __IM  uint32_t  RESERVED1[18];
479    __IM  uint32_t  DEVICEID[2];                  &bsol;*!< (@ 0x00000060) Description collection: Device identifier                  */
480    __IM  uint32_t  RESERVED2[6];
481    __IM  uint32_t  ER[4];                        &bsol;*!< (@ 0x00000080) Description collection: Encryption root, word
482                                                                      n                                                          */
483    __IM  uint32_t  IR[4];                        &bsol;*!< (@ 0x00000090) Description collection: Identity Root, word n              */
484    __IM  uint32_t  DEVICEADDRTYPE;               &bsol;*!< (@ 0x000000A0) Device address type                                        */
485    __IM  uint32_t  DEVICEADDR[2];                &bsol;*!< (@ 0x000000A4) Description collection: Device address n                   */
486    __IM  uint32_t  RESERVED3[21];
487    __IM  FICR_INFO_Type INFO;                    &bsol;*!< (@ 0x00000100) Device info                                                */
488    __IM  uint32_t  RESERVED4[143];
489    __IM  uint32_t  PRODTEST[3];                  &bsol;*!< (@ 0x00000350) Description collection: Production test signature
490                                                                      n                                                          */
491    __IM  uint32_t  RESERVED5[42];
492    __IM  FICR_TEMP_Type TEMP;                    &bsol;*!< (@ 0x00000404) Registers storing factory TEMP module linearization
493                                                                      coefficients                                               */
494    __IM  uint32_t  RESERVED6[2];
495    __IOM FICR_NFC_Type NFC;                      &bsol;*!< (@ 0x00000450) Unspecified                                                */
496    __IM  uint32_t  RESERVED7[488];
497    __IOM FICR_TRNG90B_Type TRNG90B;              &bsol;*!< (@ 0x00000C00) NIST800-90B RNG calibration data                           */
498  } NRF_FICR_Type;                                &bsol;*!< Size = 3104 (0xc20)                                                       */
499  typedef struct {                                &bsol;*!< (@ 0x10001000) UICR Structure                                             */
500    __IM  uint32_t  RESERVED[5];
501    __IOM uint32_t  NRFFW[13];                    &bsol;*!< (@ 0x00000014) Description collection: Reserved for Nordic firmware
502                                                                      design                                                     */
503    __IM  uint32_t  RESERVED1[2];
504    __IOM uint32_t  NRFHW[12];                    &bsol;*!< (@ 0x00000050) Description collection: Reserved for Nordic hardware
505                                                                      design                                                     */
506    __IOM uint32_t  CUSTOMER[32];                 &bsol;*!< (@ 0x00000080) Description collection: Reserved for customer              */
507    __IM  uint32_t  RESERVED2[64];
508    __IOM uint32_t  PSELRESET[2];                 &bsol;*!< (@ 0x00000200) Description collection: Mapping of the nRESET
509                                                                      function (see POWER chapter for details)                   */
510    __IOM uint32_t  APPROTECT;                    &bsol;*!< (@ 0x00000208) Access port protection                                     */
511    __IOM uint32_t  NFCPINS;                      &bsol;*!< (@ 0x0000020C) Setting of pins dedicated to NFC functionality:
512                                                                      NFC antenna or GPIO                                        */
513    __IOM uint32_t  DEBUGCTRL;                    &bsol;*!< (@ 0x00000210) Processor debug control                                    */
514    __IM  uint32_t  RESERVED3[60];
515    __IOM uint32_t  REGOUT0;                      &bsol;*!< (@ 0x00000304) Output voltage from REG0 regulator stage. The
516                                                                      maximum output voltage from this stage is
517                                                                      given as VDDH - VREG0DROP.                                 */
518  } NRF_UICR_Type;                                &bsol;*!< Size = 776 (0x308)                                                        */
519  typedef struct {                                &bsol;*!< (@ 0x40000000) CLOCK Structure                                            */
520    __OM  uint32_t  TASKS_HFCLKSTART;             &bsol;*!< (@ 0x00000000) Start HFXO crystal oscillator                              */
521    __OM  uint32_t  TASKS_HFCLKSTOP;              &bsol;*!< (@ 0x00000004) Stop HFXO crystal oscillator                               */
522    __OM  uint32_t  TASKS_LFCLKSTART;             &bsol;*!< (@ 0x00000008) Start LFCLK                                                */
523    __OM  uint32_t  TASKS_LFCLKSTOP;              &bsol;*!< (@ 0x0000000C) Stop LFCLK                                                 */
524    __OM  uint32_t  TASKS_CAL;                    &bsol;*!< (@ 0x00000010) Start calibration of LFRC                                  */
525    __OM  uint32_t  TASKS_CTSTART;                &bsol;*!< (@ 0x00000014) Start calibration timer                                    */
526    __OM  uint32_t  TASKS_CTSTOP;                 &bsol;*!< (@ 0x00000018) Stop calibration timer                                     */
527    __IM  uint32_t  RESERVED[57];
528    __IOM uint32_t  EVENTS_HFCLKSTARTED;          &bsol;*!< (@ 0x00000100) HFXO crystal oscillator started                            */
529    __IOM uint32_t  EVENTS_LFCLKSTARTED;          &bsol;*!< (@ 0x00000104) LFCLK started                                              */
530    __IM  uint32_t  RESERVED1;
531    __IOM uint32_t  EVENTS_DONE;                  &bsol;*!< (@ 0x0000010C) Calibration of LFRC completed                              */
532    __IOM uint32_t  EVENTS_CTTO;                  &bsol;*!< (@ 0x00000110) Calibration timer timeout                                  */
533    __IM  uint32_t  RESERVED2[5];
534    __IOM uint32_t  EVENTS_CTSTARTED;             &bsol;*!< (@ 0x00000128) Calibration timer has been started and is ready
535                                                                      to process new tasks                                       */
536    __IOM uint32_t  EVENTS_CTSTOPPED;             &bsol;*!< (@ 0x0000012C) Calibration timer has been stopped and is ready
537                                                                      to process new tasks                                       */
538    __IM  uint32_t  RESERVED3[117];
539    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
540    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
541    __IM  uint32_t  RESERVED4[63];
542    __IM  uint32_t  HFCLKRUN;                     &bsol;*!< (@ 0x00000408) Status indicating that HFCLKSTART task has been
543                                                                      triggered                                                  */
544    __IM  uint32_t  HFCLKSTAT;                    &bsol;*!< (@ 0x0000040C) HFCLK status                                               */
545    __IM  uint32_t  RESERVED5;
546    __IM  uint32_t  LFCLKRUN;                     &bsol;*!< (@ 0x00000414) Status indicating that LFCLKSTART task has been
547                                                                      triggered                                                  */
548    __IM  uint32_t  LFCLKSTAT;                    &bsol;*!< (@ 0x00000418) LFCLK status                                               */
549    __IM  uint32_t  LFCLKSRCCOPY;                 &bsol;*!< (@ 0x0000041C) Copy of LFCLKSRC register, set when LFCLKSTART
550                                                                      task was triggered                                         */
551    __IM  uint32_t  RESERVED6[62];
552    __IOM uint32_t  LFCLKSRC;                     &bsol;*!< (@ 0x00000518) Clock source for the LFCLK                                 */
553    __IM  uint32_t  RESERVED7[3];
554    __IOM uint32_t  HFXODEBOUNCE;                 &bsol;*!< (@ 0x00000528) HFXO debounce time. The HFXO is started by triggering
555                                                                      the TASKS_HFCLKSTART task.                                 */
556    __IM  uint32_t  RESERVED8[3];
557    __IOM uint32_t  CTIV;                         &bsol;*!< (@ 0x00000538) Calibration timer interval                                 */
558    __IM  uint32_t  RESERVED9[8];
559    __IOM uint32_t  TRACECONFIG;                  &bsol;*!< (@ 0x0000055C) Clocking options for the trace port debug interface        */
560    __IM  uint32_t  RESERVED10[21];
561    __IOM uint32_t  LFRCMODE;                     &bsol;*!< (@ 0x000005B4) LFRC mode configuration                                    */
562  } NRF_CLOCK_Type;                               &bsol;*!< Size = 1464 (0x5b8)                                                       */
563  typedef struct {                                &bsol;*!< (@ 0x40000000) POWER Structure                                            */
564    __IM  uint32_t  RESERVED[30];
565    __OM  uint32_t  TASKS_CONSTLAT;               &bsol;*!< (@ 0x00000078) Enable Constant Latency mode                               */
566    __OM  uint32_t  TASKS_LOWPWR;                 &bsol;*!< (@ 0x0000007C) Enable Low-power mode (variable latency)                   */
567    __IM  uint32_t  RESERVED1[34];
568    __IOM uint32_t  EVENTS_POFWARN;               &bsol;*!< (@ 0x00000108) Power failure warning                                      */
569    __IM  uint32_t  RESERVED2[2];
570    __IOM uint32_t  EVENTS_SLEEPENTER;            &bsol;*!< (@ 0x00000114) CPU entered WFI/WFE sleep                                  */
571    __IOM uint32_t  EVENTS_SLEEPEXIT;             &bsol;*!< (@ 0x00000118) CPU exited WFI/WFE sleep                                   */
572    __IOM uint32_t  EVENTS_USBDETECTED;           &bsol;*!< (@ 0x0000011C) Voltage supply detected on VBUS                            */
573    __IOM uint32_t  EVENTS_USBREMOVED;            &bsol;*!< (@ 0x00000120) Voltage supply removed from VBUS                           */
574    __IOM uint32_t  EVENTS_USBPWRRDY;             &bsol;*!< (@ 0x00000124) USB 3.3 V supply ready                                     */
575    __IM  uint32_t  RESERVED3[119];
576    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
577    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
578    __IM  uint32_t  RESERVED4[61];
579    __IOM uint32_t  RESETREAS;                    &bsol;*!< (@ 0x00000400) Reset reason                                               */
580    __IM  uint32_t  RESERVED5[9];
581    __IM  uint32_t  RAMSTATUS;                    &bsol;*!< (@ 0x00000428) Deprecated register - RAM status register                  */
582    __IM  uint32_t  RESERVED6[3];
583    __IM  uint32_t  USBREGSTATUS;                 &bsol;*!< (@ 0x00000438) USB supply status                                          */
584    __IM  uint32_t  RESERVED7[49];
585    __OM  uint32_t  SYSTEMOFF;                    &bsol;*!< (@ 0x00000500) System OFF register                                        */
586    __IM  uint32_t  RESERVED8[3];
587    __IOM uint32_t  POFCON;                       &bsol;*!< (@ 0x00000510) Power-fail comparator configuration                        */
588    __IM  uint32_t  RESERVED9[2];
589    __IOM uint32_t  GPREGRET;                     &bsol;*!< (@ 0x0000051C) General purpose retention register                         */
590    __IOM uint32_t  GPREGRET2;                    &bsol;*!< (@ 0x00000520) General purpose retention register                         */
591    __IM  uint32_t  RESERVED10[21];
592    __IOM uint32_t  DCDCEN;                       &bsol;*!< (@ 0x00000578) Enable DC/DC converter for REG1 stage                      */
593    __IM  uint32_t  RESERVED11;
594    __IOM uint32_t  DCDCEN0;                      &bsol;*!< (@ 0x00000580) Enable DC/DC converter for REG0 stage                      */
595    __IM  uint32_t  RESERVED12[47];
596    __IM  uint32_t  MAINREGSTATUS;                &bsol;*!< (@ 0x00000640) Main supply status                                         */
597    __IM  uint32_t  RESERVED13[175];
598    __IOM POWER_RAM_Type RAM[9];                  &bsol;*!< (@ 0x00000900) Unspecified                                                */
599  } NRF_POWER_Type;                               &bsol;*!< Size = 2448 (0x990)                                                       */
600  typedef struct {                                &bsol;*!< (@ 0x50000000) P0 Structure                                               */
601    __IM  uint32_t  RESERVED[321];
602    __IOM uint32_t  OUT;                          &bsol;*!< (@ 0x00000504) Write GPIO port                                            */
603    __IOM uint32_t  OUTSET;                       &bsol;*!< (@ 0x00000508) Set individual bits in GPIO port                           */
604    __IOM uint32_t  OUTCLR;                       &bsol;*!< (@ 0x0000050C) Clear individual bits in GPIO port                         */
605    __IM  uint32_t  IN;                           &bsol;*!< (@ 0x00000510) Read GPIO port                                             */
606    __IOM uint32_t  DIR;                          &bsol;*!< (@ 0x00000514) Direction of GPIO pins                                     */
607    __IOM uint32_t  DIRSET;                       &bsol;*!< (@ 0x00000518) DIR set register                                           */
608    __IOM uint32_t  DIRCLR;                       &bsol;*!< (@ 0x0000051C) DIR clear register                                         */
609    __IOM uint32_t  LATCH;                        &bsol;*!< (@ 0x00000520) Latch register indicating what GPIO pins that
610                                                                      have met the criteria set in the PIN_CNF[n].SENSE
611                                                                      registers                                                  */
612    __IOM uint32_t  DETECTMODE;                   &bsol;*!< (@ 0x00000524) Select between default DETECT signal behaviour
613                                                                      and LDETECT mode                                           */
614    __IM  uint32_t  RESERVED1[118];
615    __IOM uint32_t  PIN_CNF[32];                  &bsol;*!< (@ 0x00000700) Description collection: Configuration of GPIO
616                                                                      pins                                                       */
617  } NRF_GPIO_Type;                                &bsol;*!< Size = 1920 (0x780)                                                       */
618  typedef struct {                                &bsol;*!< (@ 0x40001000) RADIO Structure                                            */
619    __OM  uint32_t  TASKS_TXEN;                   &bsol;*!< (@ 0x00000000) Enable RADIO in TX mode                                    */
620    __OM  uint32_t  TASKS_RXEN;                   &bsol;*!< (@ 0x00000004) Enable RADIO in RX mode                                    */
621    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000008) Start RADIO                                                */
622    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x0000000C) Stop RADIO                                                 */
623    __OM  uint32_t  TASKS_DISABLE;                &bsol;*!< (@ 0x00000010) Disable RADIO                                              */
624    __OM  uint32_t  TASKS_RSSISTART;              &bsol;*!< (@ 0x00000014) Start the RSSI and take one single sample of
625                                                                      the receive signal strength                                */
626    __OM  uint32_t  TASKS_RSSISTOP;               &bsol;*!< (@ 0x00000018) Stop the RSSI measurement                                  */
627    __OM  uint32_t  TASKS_BCSTART;                &bsol;*!< (@ 0x0000001C) Start the bit counter                                      */
628    __OM  uint32_t  TASKS_BCSTOP;                 &bsol;*!< (@ 0x00000020) Stop the bit counter                                       */
629    __OM  uint32_t  TASKS_EDSTART;                &bsol;*!< (@ 0x00000024) Start the energy detect measurement used in IEEE
630                                                                      802.15.4 mode                                              */
631    __OM  uint32_t  TASKS_EDSTOP;                 &bsol;*!< (@ 0x00000028) Stop the energy detect measurement                         */
632    __OM  uint32_t  TASKS_CCASTART;               &bsol;*!< (@ 0x0000002C) Start the clear channel assessment used in IEEE
633                                                                      802.15.4 mode                                              */
634    __OM  uint32_t  TASKS_CCASTOP;                &bsol;*!< (@ 0x00000030) Stop the clear channel assessment                          */
635    __IM  uint32_t  RESERVED[51];
636    __IOM uint32_t  EVENTS_READY;                 &bsol;*!< (@ 0x00000100) RADIO has ramped up and is ready to be started             */
637    __IOM uint32_t  EVENTS_ADDRESS;               &bsol;*!< (@ 0x00000104) Address sent or received                                   */
638    __IOM uint32_t  EVENTS_PAYLOAD;               &bsol;*!< (@ 0x00000108) Packet payload sent or received                            */
639    __IOM uint32_t  EVENTS_END;                   &bsol;*!< (@ 0x0000010C) Packet sent or received                                    */
640    __IOM uint32_t  EVENTS_DISABLED;              &bsol;*!< (@ 0x00000110) RADIO has been disabled                                    */
641    __IOM uint32_t  EVENTS_DEVMATCH;              &bsol;*!< (@ 0x00000114) A device address match occurred on the last received
642                                                                      packet                                                     */
643    __IOM uint32_t  EVENTS_DEVMISS;               &bsol;*!< (@ 0x00000118) No device address match occurred on the last
644                                                                      received packet                                            */
645    __IOM uint32_t  EVENTS_RSSIEND;               &bsol;*!< (@ 0x0000011C) Sampling of receive signal strength complete               */
646    __IM  uint32_t  RESERVED1[2];
647    __IOM uint32_t  EVENTS_BCMATCH;               &bsol;*!< (@ 0x00000128) Bit counter reached bit count value                        */
648    __IM  uint32_t  RESERVED2;
649    __IOM uint32_t  EVENTS_CRCOK;                 &bsol;*!< (@ 0x00000130) Packet received with CRC ok                                */
650    __IOM uint32_t  EVENTS_CRCERROR;              &bsol;*!< (@ 0x00000134) Packet received with CRC error                             */
651    __IOM uint32_t  EVENTS_FRAMESTART;            &bsol;*!< (@ 0x00000138) IEEE 802.15.4 length field received                        */
652    __IOM uint32_t  EVENTS_EDEND;                 &bsol;*!< (@ 0x0000013C) Sampling of energy detection complete. A new
653                                                                      ED sample is ready for readout from the
654                                                                      RADIO.EDSAMPLE register.                                   */
655    __IOM uint32_t  EVENTS_EDSTOPPED;             &bsol;*!< (@ 0x00000140) The sampling of energy detection has stopped               */
656    __IOM uint32_t  EVENTS_CCAIDLE;               &bsol;*!< (@ 0x00000144) Wireless medium in idle - clear to send                    */
657    __IOM uint32_t  EVENTS_CCABUSY;               &bsol;*!< (@ 0x00000148) Wireless medium busy - do not send                         */
658    __IOM uint32_t  EVENTS_CCASTOPPED;            &bsol;*!< (@ 0x0000014C) The CCA has stopped                                        */
659    __IOM uint32_t  EVENTS_RATEBOOST;             &bsol;*!< (@ 0x00000150) Ble_LR CI field received, receive mode is changed
660                                                                      from Ble_LR125Kbit to Ble_LR500Kbit.                       */
661    __IOM uint32_t  EVENTS_TXREADY;               &bsol;*!< (@ 0x00000154) RADIO has ramped up and is ready to be started
662                                                                      TX path                                                    */
663    __IOM uint32_t  EVENTS_RXREADY;               &bsol;*!< (@ 0x00000158) RADIO has ramped up and is ready to be started
664                                                                      RX path                                                    */
665    __IOM uint32_t  EVENTS_MHRMATCH;              &bsol;*!< (@ 0x0000015C) MAC header match found                                     */
666    __IM  uint32_t  RESERVED3[3];
667    __IOM uint32_t  EVENTS_PHYEND;                &bsol;*!< (@ 0x0000016C) Generated in Ble_LR125Kbit, Ble_LR500Kbit and
668                                                                      Ieee802154_250Kbit modes when last bit is
669                                                                      sent on air.                                               */
670    __IM  uint32_t  RESERVED4[36];
671    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
672    __IM  uint32_t  RESERVED5[64];
673    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
674    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
675    __IM  uint32_t  RESERVED6[61];
676    __IM  uint32_t  CRCSTATUS;                    &bsol;*!< (@ 0x00000400) CRC status                                                 */
677    __IM  uint32_t  RESERVED7;
678    __IM  uint32_t  RXMATCH;                      &bsol;*!< (@ 0x00000408) Received address                                           */
679    __IM  uint32_t  RXCRC;                        &bsol;*!< (@ 0x0000040C) CRC field of previously received packet                    */
680    __IM  uint32_t  DAI;                          &bsol;*!< (@ 0x00000410) Device address match index                                 */
681    __IM  uint32_t  PDUSTAT;                      &bsol;*!< (@ 0x00000414) Payload status                                             */
682    __IM  uint32_t  RESERVED8[59];
683    __IOM uint32_t  PACKETPTR;                    &bsol;*!< (@ 0x00000504) Packet pointer                                             */
684    __IOM uint32_t  FREQUENCY;                    &bsol;*!< (@ 0x00000508) Frequency                                                  */
685    __IOM uint32_t  TXPOWER;                      &bsol;*!< (@ 0x0000050C) Output power                                               */
686    __IOM uint32_t  MODE;                         &bsol;*!< (@ 0x00000510) Data rate and modulation                                   */
687    __IOM uint32_t  PCNF0;                        &bsol;*!< (@ 0x00000514) Packet configuration register 0                            */
688    __IOM uint32_t  PCNF1;                        &bsol;*!< (@ 0x00000518) Packet configuration register 1                            */
689    __IOM uint32_t  BASE0;                        &bsol;*!< (@ 0x0000051C) Base address 0                                             */
690    __IOM uint32_t  BASE1;                        &bsol;*!< (@ 0x00000520) Base address 1                                             */
691    __IOM uint32_t  PREFIX0;                      &bsol;*!< (@ 0x00000524) Prefixes bytes for logical addresses 0-3                   */
692    __IOM uint32_t  PREFIX1;                      &bsol;*!< (@ 0x00000528) Prefixes bytes for logical addresses 4-7                   */
693    __IOM uint32_t  TXADDRESS;                    &bsol;*!< (@ 0x0000052C) Transmit address select                                    */
694    __IOM uint32_t  RXADDRESSES;                  &bsol;*!< (@ 0x00000530) Receive address select                                     */
695    __IOM uint32_t  CRCCNF;                       &bsol;*!< (@ 0x00000534) CRC configuration                                          */
696    __IOM uint32_t  CRCPOLY;                      &bsol;*!< (@ 0x00000538) CRC polynomial                                             */
697    __IOM uint32_t  CRCINIT;                      &bsol;*!< (@ 0x0000053C) CRC initial value                                          */
698    __IM  uint32_t  RESERVED9;
699    __IOM uint32_t  TIFS;                         &bsol;*!< (@ 0x00000544) Interframe spacing in us                                   */
700    __IM  uint32_t  RSSISAMPLE;                   &bsol;*!< (@ 0x00000548) RSSI sample                                                */
701    __IM  uint32_t  RESERVED10;
702    __IM  uint32_t  STATE;                        &bsol;*!< (@ 0x00000550) Current radio state                                        */
703    __IOM uint32_t  DATAWHITEIV;                  &bsol;*!< (@ 0x00000554) Data whitening initial value                               */
704    __IM  uint32_t  RESERVED11[2];
705    __IOM uint32_t  BCC;                          &bsol;*!< (@ 0x00000560) Bit counter compare                                        */
706    __IM  uint32_t  RESERVED12[39];
707    __IOM uint32_t  DAB[8];                       &bsol;*!< (@ 0x00000600) Description collection: Device address base segment
708                                                                      n                                                          */
709    __IOM uint32_t  DAP[8];                       &bsol;*!< (@ 0x00000620) Description collection: Device address prefix
710                                                                      n                                                          */
711    __IOM uint32_t  DACNF;                        &bsol;*!< (@ 0x00000640) Device address match configuration                         */
712    __IOM uint32_t  MHRMATCHCONF;                 &bsol;*!< (@ 0x00000644) Search pattern configuration                               */
713    __IOM uint32_t  MHRMATCHMAS;                  &bsol;*!< (@ 0x00000648) Pattern mask                                               */
714    __IM  uint32_t  RESERVED13;
715    __IOM uint32_t  MODECNF0;                     &bsol;*!< (@ 0x00000650) Radio mode configuration register 0                        */
716    __IM  uint32_t  RESERVED14[3];
717    __IOM uint32_t  SFD;                          &bsol;*!< (@ 0x00000660) IEEE 802.15.4 start of frame delimiter                     */
718    __IOM uint32_t  EDCNT;                        &bsol;*!< (@ 0x00000664) IEEE 802.15.4 energy detect loop count                     */
719    __IOM uint32_t  EDSAMPLE;                     &bsol;*!< (@ 0x00000668) IEEE 802.15.4 energy detect level                          */
720    __IOM uint32_t  CCACTRL;                      &bsol;*!< (@ 0x0000066C) IEEE 802.15.4 clear channel assessment control             */
721    __IM  uint32_t  RESERVED15[611];
722    __IOM uint32_t  POWER;                        &bsol;*!< (@ 0x00000FFC) Peripheral power control                                   */
723  } NRF_RADIO_Type;                               &bsol;*!< Size = 4096 (0x1000)                                                      */
724  typedef struct {                                &bsol;*!< (@ 0x40002000) UART0 Structure                                            */
725    __OM  uint32_t  TASKS_STARTRX;                &bsol;*!< (@ 0x00000000) Start UART receiver                                        */
726    __OM  uint32_t  TASKS_STOPRX;                 &bsol;*!< (@ 0x00000004) Stop UART receiver                                         */
727    __OM  uint32_t  TASKS_STARTTX;                &bsol;*!< (@ 0x00000008) Start UART transmitter                                     */
728    __OM  uint32_t  TASKS_STOPTX;                 &bsol;*!< (@ 0x0000000C) Stop UART transmitter                                      */
729    __IM  uint32_t  RESERVED[3];
730    __OM  uint32_t  TASKS_SUSPEND;                &bsol;*!< (@ 0x0000001C) Suspend UART                                               */
731    __IM  uint32_t  RESERVED1[56];
732    __IOM uint32_t  EVENTS_CTS;                   &bsol;*!< (@ 0x00000100) CTS is activated (set low). Clear To Send.                 */
733    __IOM uint32_t  EVENTS_NCTS;                  &bsol;*!< (@ 0x00000104) CTS is deactivated (set high). Not Clear To Send.          */
734    __IOM uint32_t  EVENTS_RXDRDY;                &bsol;*!< (@ 0x00000108) Data received in RXD                                       */
735    __IM  uint32_t  RESERVED2[4];
736    __IOM uint32_t  EVENTS_TXDRDY;                &bsol;*!< (@ 0x0000011C) Data sent from TXD                                         */
737    __IM  uint32_t  RESERVED3;
738    __IOM uint32_t  EVENTS_ERROR;                 &bsol;*!< (@ 0x00000124) Error detected                                             */
739    __IM  uint32_t  RESERVED4[7];
740    __IOM uint32_t  EVENTS_RXTO;                  &bsol;*!< (@ 0x00000144) Receiver timeout                                           */
741    __IM  uint32_t  RESERVED5[46];
742    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
743    __IM  uint32_t  RESERVED6[64];
744    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
745    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
746    __IM  uint32_t  RESERVED7[93];
747    __IOM uint32_t  ERRORSRC;                     &bsol;*!< (@ 0x00000480) Error source                                               */
748    __IM  uint32_t  RESERVED8[31];
749    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable UART                                                */
750    __IM  uint32_t  RESERVED9;
751    __IOM UART_PSEL_Type PSEL;                    &bsol;*!< (@ 0x00000508) Unspecified                                                */
752    __IM  uint32_t  RXD;                          &bsol;*!< (@ 0x00000518) RXD register                                               */
753    __OM  uint32_t  TXD;                          &bsol;*!< (@ 0x0000051C) TXD register                                               */
754    __IM  uint32_t  RESERVED10;
755    __IOM uint32_t  BAUDRATE;                     &bsol;*!< (@ 0x00000524) Baud rate. Accuracy depends on the HFCLK source
756                                                                      selected.                                                  */
757    __IM  uint32_t  RESERVED11[17];
758    __IOM uint32_t  CONFIG;                       &bsol;*!< (@ 0x0000056C) Configuration of parity and hardware flow control          */
759  } NRF_UART_Type;                                &bsol;*!< Size = 1392 (0x570)                                                       */
760  typedef struct {                                &bsol;*!< (@ 0x40002000) UARTE0 Structure                                           */
761    __OM  uint32_t  TASKS_STARTRX;                &bsol;*!< (@ 0x00000000) Start UART receiver                                        */
762    __OM  uint32_t  TASKS_STOPRX;                 &bsol;*!< (@ 0x00000004) Stop UART receiver                                         */
763    __OM  uint32_t  TASKS_STARTTX;                &bsol;*!< (@ 0x00000008) Start UART transmitter                                     */
764    __OM  uint32_t  TASKS_STOPTX;                 &bsol;*!< (@ 0x0000000C) Stop UART transmitter                                      */
765    __IM  uint32_t  RESERVED[7];
766    __OM  uint32_t  TASKS_FLUSHRX;                &bsol;*!< (@ 0x0000002C) Flush RX FIFO into RX buffer                               */
767    __IM  uint32_t  RESERVED1[52];
768    __IOM uint32_t  EVENTS_CTS;                   &bsol;*!< (@ 0x00000100) CTS is activated (set low). Clear To Send.                 */
769    __IOM uint32_t  EVENTS_NCTS;                  &bsol;*!< (@ 0x00000104) CTS is deactivated (set high). Not Clear To Send.          */
770    __IOM uint32_t  EVENTS_RXDRDY;                &bsol;*!< (@ 0x00000108) Data received in RXD (but potentially not yet
771                                                                      transferred to Data RAM)                                   */
772    __IM  uint32_t  RESERVED2;
773    __IOM uint32_t  EVENTS_ENDRX;                 &bsol;*!< (@ 0x00000110) Receive buffer is filled up                                */
774    __IM  uint32_t  RESERVED3[2];
775    __IOM uint32_t  EVENTS_TXDRDY;                &bsol;*!< (@ 0x0000011C) Data sent from TXD                                         */
776    __IOM uint32_t  EVENTS_ENDTX;                 &bsol;*!< (@ 0x00000120) Last TX byte transmitted                                   */
777    __IOM uint32_t  EVENTS_ERROR;                 &bsol;*!< (@ 0x00000124) Error detected                                             */
778    __IM  uint32_t  RESERVED4[7];
779    __IOM uint32_t  EVENTS_RXTO;                  &bsol;*!< (@ 0x00000144) Receiver timeout                                           */
780    __IM  uint32_t  RESERVED5;
781    __IOM uint32_t  EVENTS_RXSTARTED;             &bsol;*!< (@ 0x0000014C) UART receiver has started                                  */
782    __IOM uint32_t  EVENTS_TXSTARTED;             &bsol;*!< (@ 0x00000150) UART transmitter has started                               */
783    __IM  uint32_t  RESERVED6;
784    __IOM uint32_t  EVENTS_TXSTOPPED;             &bsol;*!< (@ 0x00000158) Transmitter stopped                                        */
785    __IM  uint32_t  RESERVED7[41];
786    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
787    __IM  uint32_t  RESERVED8[63];
788    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
789    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
790    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
791    __IM  uint32_t  RESERVED9[93];
792    __IOM uint32_t  ERRORSRC;                     &bsol;*!< (@ 0x00000480) Error source Note : this register is read / write
793                                                                      one to clear.                                              */
794    __IM  uint32_t  RESERVED10[31];
795    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable UART                                                */
796    __IM  uint32_t  RESERVED11;
797    __IOM UARTE_PSEL_Type PSEL;                   &bsol;*!< (@ 0x00000508) Unspecified                                                */
798    __IM  uint32_t  RESERVED12[3];
799    __IOM uint32_t  BAUDRATE;                     &bsol;*!< (@ 0x00000524) Baud rate. Accuracy depends on the HFCLK source
800                                                                      selected.                                                  */
801    __IM  uint32_t  RESERVED13[3];
802    __IOM UARTE_RXD_Type RXD;                     &bsol;*!< (@ 0x00000534) RXD EasyDMA channel                                        */
803    __IM  uint32_t  RESERVED14;
804    __IOM UARTE_TXD_Type TXD;                     &bsol;*!< (@ 0x00000544) TXD EasyDMA channel                                        */
805    __IM  uint32_t  RESERVED15[7];
806    __IOM uint32_t  CONFIG;                       &bsol;*!< (@ 0x0000056C) Configuration of parity and hardware flow control          */
807  } NRF_UARTE_Type;                               &bsol;*!< Size = 1392 (0x570)                                                       */
808  typedef struct {                                &bsol;*!< (@ 0x40003000) SPI0 Structure                                             */
809    __IM  uint32_t  RESERVED[66];
810    __IOM uint32_t  EVENTS_READY;                 &bsol;*!< (@ 0x00000108) TXD byte sent and RXD byte received                        */
811    __IM  uint32_t  RESERVED1[126];
812    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
813    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
814    __IM  uint32_t  RESERVED2[125];
815    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable SPI                                                 */
816    __IM  uint32_t  RESERVED3;
817    __IOM SPI_PSEL_Type PSEL;                     &bsol;*!< (@ 0x00000508) Unspecified                                                */
818    __IM  uint32_t  RESERVED4;
819    __IM  uint32_t  RXD;                          &bsol;*!< (@ 0x00000518) RXD register                                               */
820    __IOM uint32_t  TXD;                          &bsol;*!< (@ 0x0000051C) TXD register                                               */
821    __IM  uint32_t  RESERVED5;
822    __IOM uint32_t  FREQUENCY;                    &bsol;*!< (@ 0x00000524) SPI frequency. Accuracy depends on the HFCLK
823                                                                      source selected.                                           */
824    __IM  uint32_t  RESERVED6[11];
825    __IOM uint32_t  CONFIG;                       &bsol;*!< (@ 0x00000554) Configuration register                                     */
826  } NRF_SPI_Type;                                 &bsol;*!< Size = 1368 (0x558)                                                       */
827  typedef struct {                                &bsol;*!< (@ 0x40003000) SPIM0 Structure                                            */
828    __IM  uint32_t  RESERVED[4];
829    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000010) Start SPI transaction                                      */
830    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000014) Stop SPI transaction                                       */
831    __IM  uint32_t  RESERVED1;
832    __OM  uint32_t  TASKS_SUSPEND;                &bsol;*!< (@ 0x0000001C) Suspend SPI transaction                                    */
833    __OM  uint32_t  TASKS_RESUME;                 &bsol;*!< (@ 0x00000020) Resume SPI transaction                                     */
834    __IM  uint32_t  RESERVED2[56];
835    __IOM uint32_t  EVENTS_STOPPED;               &bsol;*!< (@ 0x00000104) SPI transaction has stopped                                */
836    __IM  uint32_t  RESERVED3[2];
837    __IOM uint32_t  EVENTS_ENDRX;                 &bsol;*!< (@ 0x00000110) End of RXD buffer reached                                  */
838    __IM  uint32_t  RESERVED4;
839    __IOM uint32_t  EVENTS_END;                   &bsol;*!< (@ 0x00000118) End of RXD buffer and TXD buffer reached                   */
840    __IM  uint32_t  RESERVED5;
841    __IOM uint32_t  EVENTS_ENDTX;                 &bsol;*!< (@ 0x00000120) End of TXD buffer reached                                  */
842    __IM  uint32_t  RESERVED6[10];
843    __IOM uint32_t  EVENTS_STARTED;               &bsol;*!< (@ 0x0000014C) Transaction started                                        */
844    __IM  uint32_t  RESERVED7[44];
845    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
846    __IM  uint32_t  RESERVED8[64];
847    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
848    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
849    __IM  uint32_t  RESERVED9[61];
850    __IOM uint32_t  STALLSTAT;                    &bsol;*!< (@ 0x00000400) Stall status for EasyDMA RAM accesses. The fields
851                                                                      in this register is set to STALL by hardware
852                                                                      whenever a stall occurres and can be cleared
853                                                                      (set to NOSTALL) by the CPU.                               */
854    __IM  uint32_t  RESERVED10[63];
855    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable SPIM                                                */
856    __IM  uint32_t  RESERVED11;
857    __IOM SPIM_PSEL_Type PSEL;                    &bsol;*!< (@ 0x00000508) Unspecified                                                */
858    __IM  uint32_t  RESERVED12[3];
859    __IOM uint32_t  FREQUENCY;                    &bsol;*!< (@ 0x00000524) SPI frequency. Accuracy depends on the HFCLK
860                                                                      source selected.                                           */
861    __IM  uint32_t  RESERVED13[3];
862    __IOM SPIM_RXD_Type RXD;                      &bsol;*!< (@ 0x00000534) RXD EasyDMA channel                                        */
863    __IOM SPIM_TXD_Type TXD;                      &bsol;*!< (@ 0x00000544) TXD EasyDMA channel                                        */
864    __IOM uint32_t  CONFIG;                       &bsol;*!< (@ 0x00000554) Configuration register                                     */
865    __IM  uint32_t  RESERVED14[2];
866    __IOM SPIM_IFTIMING_Type IFTIMING;            &bsol;*!< (@ 0x00000560) Unspecified                                                */
867    __IOM uint32_t  CSNPOL;                       &bsol;*!< (@ 0x00000568) Polarity of CSN output                                     */
868    __IOM uint32_t  PSELDCX;                      &bsol;*!< (@ 0x0000056C) Pin select for DCX signal                                  */
869    __IOM uint32_t  DCXCNT;                       &bsol;*!< (@ 0x00000570) DCX configuration                                          */
870    __IM  uint32_t  RESERVED15[19];
871    __IOM uint32_t  ORC;                          &bsol;*!< (@ 0x000005C0) Byte transmitted after TXD.MAXCNT bytes have
872                                                                      been transmitted in the case when RXD.MAXCNT
873                                                                      is greater than TXD.MAXCNT                                 */
874  } NRF_SPIM_Type;                                &bsol;*!< Size = 1476 (0x5c4)                                                       */
875  typedef struct {                                &bsol;*!< (@ 0x40003000) SPIS0 Structure                                            */
876    __IM  uint32_t  RESERVED[9];
877    __OM  uint32_t  TASKS_ACQUIRE;                &bsol;*!< (@ 0x00000024) Acquire SPI semaphore                                      */
878    __OM  uint32_t  TASKS_RELEASE;                &bsol;*!< (@ 0x00000028) Release SPI semaphore, enabling the SPI slave
879                                                                      to acquire it                                              */
880    __IM  uint32_t  RESERVED1[54];
881    __IOM uint32_t  EVENTS_END;                   &bsol;*!< (@ 0x00000104) Granted transaction completed                              */
882    __IM  uint32_t  RESERVED2[2];
883    __IOM uint32_t  EVENTS_ENDRX;                 &bsol;*!< (@ 0x00000110) End of RXD buffer reached                                  */
884    __IM  uint32_t  RESERVED3[5];
885    __IOM uint32_t  EVENTS_ACQUIRED;              &bsol;*!< (@ 0x00000128) Semaphore acquired                                         */
886    __IM  uint32_t  RESERVED4[53];
887    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
888    __IM  uint32_t  RESERVED5[64];
889    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
890    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
891    __IM  uint32_t  RESERVED6[61];
892    __IM  uint32_t  SEMSTAT;                      &bsol;*!< (@ 0x00000400) Semaphore status register                                  */
893    __IM  uint32_t  RESERVED7[15];
894    __IOM uint32_t  STATUS;                       &bsol;*!< (@ 0x00000440) Status from last transaction                               */
895    __IM  uint32_t  RESERVED8[47];
896    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable SPI slave                                           */
897    __IM  uint32_t  RESERVED9;
898    __IOM SPIS_PSEL_Type PSEL;                    &bsol;*!< (@ 0x00000508) Unspecified                                                */
899    __IM  uint32_t  RESERVED10[7];
900    __IOM SPIS_RXD_Type RXD;                      &bsol;*!< (@ 0x00000534) Unspecified                                                */
901    __IOM SPIS_TXD_Type TXD;                      &bsol;*!< (@ 0x00000544) Unspecified                                                */
902    __IOM uint32_t  CONFIG;                       &bsol;*!< (@ 0x00000554) Configuration register                                     */
903    __IM  uint32_t  RESERVED11;
904    __IOM uint32_t  DEF;                          &bsol;*!< (@ 0x0000055C) Default character. Character clocked out in case
905                                                                      of an ignored transaction.                                 */
906    __IM  uint32_t  RESERVED12[24];
907    __IOM uint32_t  ORC;                          &bsol;*!< (@ 0x000005C0) Over-read character                                        */
908  } NRF_SPIS_Type;                                &bsol;*!< Size = 1476 (0x5c4)                                                       */
909  typedef struct {                                &bsol;*!< (@ 0x40003000) TWI0 Structure                                             */
910    __OM  uint32_t  TASKS_STARTRX;                &bsol;*!< (@ 0x00000000) Start TWI receive sequence                                 */
911    __IM  uint32_t  RESERVED;
912    __OM  uint32_t  TASKS_STARTTX;                &bsol;*!< (@ 0x00000008) Start TWI transmit sequence                                */
913    __IM  uint32_t  RESERVED1[2];
914    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000014) Stop TWI transaction                                       */
915    __IM  uint32_t  RESERVED2;
916    __OM  uint32_t  TASKS_SUSPEND;                &bsol;*!< (@ 0x0000001C) Suspend TWI transaction                                    */
917    __OM  uint32_t  TASKS_RESUME;                 &bsol;*!< (@ 0x00000020) Resume TWI transaction                                     */
918    __IM  uint32_t  RESERVED3[56];
919    __IOM uint32_t  EVENTS_STOPPED;               &bsol;*!< (@ 0x00000104) TWI stopped                                                */
920    __IOM uint32_t  EVENTS_RXDREADY;              &bsol;*!< (@ 0x00000108) TWI RXD byte received                                      */
921    __IM  uint32_t  RESERVED4[4];
922    __IOM uint32_t  EVENTS_TXDSENT;               &bsol;*!< (@ 0x0000011C) TWI TXD byte sent                                          */
923    __IM  uint32_t  RESERVED5;
924    __IOM uint32_t  EVENTS_ERROR;                 &bsol;*!< (@ 0x00000124) TWI error                                                  */
925    __IM  uint32_t  RESERVED6[4];
926    __IOM uint32_t  EVENTS_BB;                    &bsol;*!< (@ 0x00000138) TWI byte boundary, generated before each byte
927                                                                      that is sent or received                                   */
928    __IM  uint32_t  RESERVED7[3];
929    __IOM uint32_t  EVENTS_SUSPENDED;             &bsol;*!< (@ 0x00000148) TWI entered the suspended state                            */
930    __IM  uint32_t  RESERVED8[45];
931    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
932    __IM  uint32_t  RESERVED9[64];
933    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
934    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
935    __IM  uint32_t  RESERVED10[110];
936    __IOM uint32_t  ERRORSRC;                     &bsol;*!< (@ 0x000004C4) Error source                                               */
937    __IM  uint32_t  RESERVED11[14];
938    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable TWI                                                 */
939    __IM  uint32_t  RESERVED12;
940    __IOM TWI_PSEL_Type PSEL;                     &bsol;*!< (@ 0x00000508) Unspecified                                                */
941    __IM  uint32_t  RESERVED13[2];
942    __IM  uint32_t  RXD;                          &bsol;*!< (@ 0x00000518) RXD register                                               */
943    __IOM uint32_t  TXD;                          &bsol;*!< (@ 0x0000051C) TXD register                                               */
944    __IM  uint32_t  RESERVED14;
945    __IOM uint32_t  FREQUENCY;                    &bsol;*!< (@ 0x00000524) TWI frequency. Accuracy depends on the HFCLK
946                                                                      source selected.                                           */
947    __IM  uint32_t  RESERVED15[24];
948    __IOM uint32_t  ADDRESS;                      &bsol;*!< (@ 0x00000588) Address used in the TWI transfer                           */
949  } NRF_TWI_Type;                                 &bsol;*!< Size = 1420 (0x58c)                                                       */
950  typedef struct {                                &bsol;*!< (@ 0x40003000) TWIM0 Structure                                            */
951    __OM  uint32_t  TASKS_STARTRX;                &bsol;*!< (@ 0x00000000) Start TWI receive sequence                                 */
952    __IM  uint32_t  RESERVED;
953    __OM  uint32_t  TASKS_STARTTX;                &bsol;*!< (@ 0x00000008) Start TWI transmit sequence                                */
954    __IM  uint32_t  RESERVED1[2];
955    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000014) Stop TWI transaction. Must be issued while the
956                                                                      TWI master is not suspended.                               */
957    __IM  uint32_t  RESERVED2;
958    __OM  uint32_t  TASKS_SUSPEND;                &bsol;*!< (@ 0x0000001C) Suspend TWI transaction                                    */
959    __OM  uint32_t  TASKS_RESUME;                 &bsol;*!< (@ 0x00000020) Resume TWI transaction                                     */
960    __IM  uint32_t  RESERVED3[56];
961    __IOM uint32_t  EVENTS_STOPPED;               &bsol;*!< (@ 0x00000104) TWI stopped                                                */
962    __IM  uint32_t  RESERVED4[7];
963    __IOM uint32_t  EVENTS_ERROR;                 &bsol;*!< (@ 0x00000124) TWI error                                                  */
964    __IM  uint32_t  RESERVED5[8];
965    __IOM uint32_t  EVENTS_SUSPENDED;             &bsol;*!< (@ 0x00000148) Last byte has been sent out after the SUSPEND
966                                                                      task has been issued, TWI traffic is now
967                                                                      suspended.                                                 */
968    __IOM uint32_t  EVENTS_RXSTARTED;             &bsol;*!< (@ 0x0000014C) Receive sequence started                                   */
969    __IOM uint32_t  EVENTS_TXSTARTED;             &bsol;*!< (@ 0x00000150) Transmit sequence started                                  */
970    __IM  uint32_t  RESERVED6[2];
971    __IOM uint32_t  EVENTS_LASTRX;                &bsol;*!< (@ 0x0000015C) Byte boundary, starting to receive the last byte           */
972    __IOM uint32_t  EVENTS_LASTTX;                &bsol;*!< (@ 0x00000160) Byte boundary, starting to transmit the last
973                                                                      byte                                                       */
974    __IM  uint32_t  RESERVED7[39];
975    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
976    __IM  uint32_t  RESERVED8[63];
977    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
978    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
979    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
980    __IM  uint32_t  RESERVED9[110];
981    __IOM uint32_t  ERRORSRC;                     &bsol;*!< (@ 0x000004C4) Error source                                               */
982    __IM  uint32_t  RESERVED10[14];
983    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable TWIM                                                */
984    __IM  uint32_t  RESERVED11;
985    __IOM TWIM_PSEL_Type PSEL;                    &bsol;*!< (@ 0x00000508) Unspecified                                                */
986    __IM  uint32_t  RESERVED12[5];
987    __IOM uint32_t  FREQUENCY;                    &bsol;*!< (@ 0x00000524) TWI frequency. Accuracy depends on the HFCLK
988                                                                      source selected.                                           */
989    __IM  uint32_t  RESERVED13[3];
990    __IOM TWIM_RXD_Type RXD;                      &bsol;*!< (@ 0x00000534) RXD EasyDMA channel                                        */
991    __IOM TWIM_TXD_Type TXD;                      &bsol;*!< (@ 0x00000544) TXD EasyDMA channel                                        */
992    __IM  uint32_t  RESERVED14[13];
993    __IOM uint32_t  ADDRESS;                      &bsol;*!< (@ 0x00000588) Address used in the TWI transfer                           */
994  } NRF_TWIM_Type;                                &bsol;*!< Size = 1420 (0x58c)                                                       */
995  typedef struct {                                &bsol;*!< (@ 0x40003000) TWIS0 Structure                                            */
996    __IM  uint32_t  RESERVED[5];
997    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000014) Stop TWI transaction                                       */
998    __IM  uint32_t  RESERVED1;
999    __OM  uint32_t  TASKS_SUSPEND;                &bsol;*!< (@ 0x0000001C) Suspend TWI transaction                                    */
1000    __OM  uint32_t  TASKS_RESUME;                 &bsol;*!< (@ 0x00000020) Resume TWI transaction                                     */
1001    __IM  uint32_t  RESERVED2[3];
1002    __OM  uint32_t  TASKS_PREPARERX;              &bsol;*!< (@ 0x00000030) Prepare the TWI slave to respond to a write command        */
1003    __OM  uint32_t  TASKS_PREPARETX;              &bsol;*!< (@ 0x00000034) Prepare the TWI slave to respond to a read command         */
1004    __IM  uint32_t  RESERVED3[51];
1005    __IOM uint32_t  EVENTS_STOPPED;               &bsol;*!< (@ 0x00000104) TWI stopped                                                */
1006    __IM  uint32_t  RESERVED4[7];
1007    __IOM uint32_t  EVENTS_ERROR;                 &bsol;*!< (@ 0x00000124) TWI error                                                  */
1008    __IM  uint32_t  RESERVED5[9];
1009    __IOM uint32_t  EVENTS_RXSTARTED;             &bsol;*!< (@ 0x0000014C) Receive sequence started                                   */
1010    __IOM uint32_t  EVENTS_TXSTARTED;             &bsol;*!< (@ 0x00000150) Transmit sequence started                                  */
1011    __IM  uint32_t  RESERVED6[4];
1012    __IOM uint32_t  EVENTS_WRITE;                 &bsol;*!< (@ 0x00000164) Write command received                                     */
1013    __IOM uint32_t  EVENTS_READ;                  &bsol;*!< (@ 0x00000168) Read command received                                      */
1014    __IM  uint32_t  RESERVED7[37];
1015    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
1016    __IM  uint32_t  RESERVED8[63];
1017    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1018    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1019    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1020    __IM  uint32_t  RESERVED9[113];
1021    __IOM uint32_t  ERRORSRC;                     &bsol;*!< (@ 0x000004D0) Error source                                               */
1022    __IM  uint32_t  MATCH;                        &bsol;*!< (@ 0x000004D4) Status register indicating which address had
1023                                                                      a match                                                    */
1024    __IM  uint32_t  RESERVED10[10];
1025    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable TWIS                                                */
1026    __IM  uint32_t  RESERVED11;
1027    __IOM TWIS_PSEL_Type PSEL;                    &bsol;*!< (@ 0x00000508) Unspecified                                                */
1028    __IM  uint32_t  RESERVED12[9];
1029    __IOM TWIS_RXD_Type RXD;                      &bsol;*!< (@ 0x00000534) RXD EasyDMA channel                                        */
1030    __IOM TWIS_TXD_Type TXD;                      &bsol;*!< (@ 0x00000544) TXD EasyDMA channel                                        */
1031    __IM  uint32_t  RESERVED13[13];
1032    __IOM uint32_t  ADDRESS[2];                   &bsol;*!< (@ 0x00000588) Description collection: TWI slave address n                */
1033    __IM  uint32_t  RESERVED14;
1034    __IOM uint32_t  CONFIG;                       &bsol;*!< (@ 0x00000594) Configuration register for the address match
1035                                                                      mechanism                                                  */
1036    __IM  uint32_t  RESERVED15[10];
1037    __IOM uint32_t  ORC;                          &bsol;*!< (@ 0x000005C0) Over-read character. Character sent out in case
1038                                                                      of an over-read of the transmit buffer.                    */
1039  } NRF_TWIS_Type;                                &bsol;*!< Size = 1476 (0x5c4)                                                       */
1040  typedef struct {                                &bsol;*!< (@ 0x40005000) NFCT Structure                                             */
1041    __OM  uint32_t  TASKS_ACTIVATE;               &bsol;*!< (@ 0x00000000) Activate NFCT peripheral for incoming and outgoing
1042                                                                      frames, change state to activated                          */
1043    __OM  uint32_t  TASKS_DISABLE;                &bsol;*!< (@ 0x00000004) Disable NFCT peripheral                                    */
1044    __OM  uint32_t  TASKS_SENSE;                  &bsol;*!< (@ 0x00000008) Enable NFC sense field mode, change state to
1045                                                                      sense mode                                                 */
1046    __OM  uint32_t  TASKS_STARTTX;                &bsol;*!< (@ 0x0000000C) Start transmission of an outgoing frame, change
1047                                                                      state to transmit                                          */
1048    __IM  uint32_t  RESERVED[3];
1049    __OM  uint32_t  TASKS_ENABLERXDATA;           &bsol;*!< (@ 0x0000001C) Initializes the EasyDMA for receive.                       */
1050    __IM  uint32_t  RESERVED1;
1051    __OM  uint32_t  TASKS_GOIDLE;                 &bsol;*!< (@ 0x00000024) Force state machine to IDLE state                          */
1052    __OM  uint32_t  TASKS_GOSLEEP;                &bsol;*!< (@ 0x00000028) Force state machine to SLEEP_A state                       */
1053    __IM  uint32_t  RESERVED2[53];
1054    __IOM uint32_t  EVENTS_READY;                 &bsol;*!< (@ 0x00000100) The NFCT peripheral is ready to receive and send
1055                                                                      frames                                                     */
1056    __IOM uint32_t  EVENTS_FIELDDETECTED;         &bsol;*!< (@ 0x00000104) Remote NFC field detected                                  */
1057    __IOM uint32_t  EVENTS_FIELDLOST;             &bsol;*!< (@ 0x00000108) Remote NFC field lost                                      */
1058    __IOM uint32_t  EVENTS_TXFRAMESTART;          &bsol;*!< (@ 0x0000010C) Marks the start of the first symbol of a transmitted
1059                                                                      frame                                                      */
1060    __IOM uint32_t  EVENTS_TXFRAMEEND;            &bsol;*!< (@ 0x00000110) Marks the end of the last transmitted on-air
1061                                                                      symbol of a frame                                          */
1062    __IOM uint32_t  EVENTS_RXFRAMESTART;          &bsol;*!< (@ 0x00000114) Marks the end of the first symbol of a received
1063                                                                      frame                                                      */
1064    __IOM uint32_t  EVENTS_RXFRAMEEND;            &bsol;*!< (@ 0x00000118) Received data has been checked (CRC, parity)
1065                                                                      and transferred to RAM, and EasyDMA has
1066                                                                      ended accessing the RX buffer                              */
1067    __IOM uint32_t  EVENTS_ERROR;                 &bsol;*!< (@ 0x0000011C) NFC error reported. The ERRORSTATUS register
1068                                                                      contains details on the source of the error.               */
1069    __IM  uint32_t  RESERVED3[2];
1070    __IOM uint32_t  EVENTS_RXERROR;               &bsol;*!< (@ 0x00000128) NFC RX frame error reported. The FRAMESTATUS.RX
1071                                                                      register contains details on the source
1072                                                                      of the error.                                              */
1073    __IOM uint32_t  EVENTS_ENDRX;                 &bsol;*!< (@ 0x0000012C) RX buffer (as defined by PACKETPTR and MAXLEN)
1074                                                                      in Data RAM full.                                          */
1075    __IOM uint32_t  EVENTS_ENDTX;                 &bsol;*!< (@ 0x00000130) Transmission of data in RAM has ended, and EasyDMA
1076                                                                      has ended accessing the TX buffer                          */
1077    __IM  uint32_t  RESERVED4;
1078    __IOM uint32_t  EVENTS_AUTOCOLRESSTARTED;     &bsol;*!< (@ 0x00000138) Auto collision resolution process has started              */
1079    __IM  uint32_t  RESERVED5[3];
1080    __IOM uint32_t  EVENTS_COLLISION;             &bsol;*!< (@ 0x00000148) NFC auto collision resolution error reported.              */
1081    __IOM uint32_t  EVENTS_SELECTED;              &bsol;*!< (@ 0x0000014C) NFC auto collision resolution successfully completed       */
1082    __IOM uint32_t  EVENTS_STARTED;               &bsol;*!< (@ 0x00000150) EasyDMA is ready to receive or send frames.                */
1083    __IM  uint32_t  RESERVED6[43];
1084    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
1085    __IM  uint32_t  RESERVED7[63];
1086    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1087    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1088    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1089    __IM  uint32_t  RESERVED8[62];
1090    __IOM uint32_t  ERRORSTATUS;                  &bsol;*!< (@ 0x00000404) NFC Error Status register                                  */
1091    __IM  uint32_t  RESERVED9;
1092    __IOM NFCT_FRAMESTATUS_Type FRAMESTATUS;      &bsol;*!< (@ 0x0000040C) Unspecified                                                */
1093    __IM  uint32_t  NFCTAGSTATE;                  &bsol;*!< (@ 0x00000410) NfcTag state register                                      */
1094    __IM  uint32_t  RESERVED10[3];
1095    __IM  uint32_t  SLEEPSTATE;                   &bsol;*!< (@ 0x00000420) Sleep state during automatic collision resolution          */
1096    __IM  uint32_t  RESERVED11[6];
1097    __IM  uint32_t  FIELDPRESENT;                 &bsol;*!< (@ 0x0000043C) Indicates the presence or not of a valid field             */
1098    __IM  uint32_t  RESERVED12[49];
1099    __IOM uint32_t  FRAMEDELAYMIN;                &bsol;*!< (@ 0x00000504) Minimum frame delay                                        */
1100    __IOM uint32_t  FRAMEDELAYMAX;                &bsol;*!< (@ 0x00000508) Maximum frame delay                                        */
1101    __IOM uint32_t  FRAMEDELAYMODE;               &bsol;*!< (@ 0x0000050C) Configuration register for the Frame Delay Timer           */
1102    __IOM uint32_t  PACKETPTR;                    &bsol;*!< (@ 0x00000510) Packet pointer for TXD and RXD data storage in
1103                                                                      Data RAM                                                   */
1104    __IOM uint32_t  MAXLEN;                       &bsol;*!< (@ 0x00000514) Size of the RAM buffer allocated to TXD and RXD
1105                                                                      data storage each                                          */
1106    __IOM NFCT_TXD_Type TXD;                      &bsol;*!< (@ 0x00000518) Unspecified                                                */
1107    __IOM NFCT_RXD_Type RXD;                      &bsol;*!< (@ 0x00000520) Unspecified                                                */
1108    __IM  uint32_t  RESERVED13[26];
1109    __IOM uint32_t  NFCID1_LAST;                  &bsol;*!< (@ 0x00000590) Last NFCID1 part (4, 7 or 10 bytes ID)                     */
1110    __IOM uint32_t  NFCID1_2ND_LAST;              &bsol;*!< (@ 0x00000594) Second last NFCID1 part (7 or 10 bytes ID)                 */
1111    __IOM uint32_t  NFCID1_3RD_LAST;              &bsol;*!< (@ 0x00000598) Third last NFCID1 part (10 bytes ID)                       */
1112    __IOM uint32_t  AUTOCOLRESCONFIG;             &bsol;*!< (@ 0x0000059C) Controls the auto collision resolution function.
1113                                                                      This setting must be done before the NFCT
1114                                                                      peripheral is enabled.                                     */
1115    __IOM uint32_t  SENSRES;                      &bsol;*!< (@ 0x000005A0) NFC-A SENS_RES auto-response settings                      */
1116    __IOM uint32_t  SELRES;                       &bsol;*!< (@ 0x000005A4) NFC-A SEL_RES auto-response settings                       */
1117  } NRF_NFCT_Type;                                &bsol;*!< Size = 1448 (0x5a8)                                                       */
1118  typedef struct {                                &bsol;*!< (@ 0x40006000) GPIOTE Structure                                           */
1119    __OM  uint32_t  TASKS_OUT[8];                 &bsol;*!< (@ 0x00000000) Description collection: Task for writing to pin
1120                                                                      specified in CONFIG[n].PSEL. Action on pin
1121                                                                      is configured in CONFIG[n].POLARITY.                       */
1122    __IM  uint32_t  RESERVED[4];
1123    __OM  uint32_t  TASKS_SET[8];                 &bsol;*!< (@ 0x00000030) Description collection: Task for writing to pin
1124                                                                      specified in CONFIG[n].PSEL. Action on pin
1125                                                                      is to set it high.                                         */
1126    __IM  uint32_t  RESERVED1[4];
1127    __OM  uint32_t  TASKS_CLR[8];                 &bsol;*!< (@ 0x00000060) Description collection: Task for writing to pin
1128                                                                      specified in CONFIG[n].PSEL. Action on pin
1129                                                                      is to set it low.                                          */
1130    __IM  uint32_t  RESERVED2[32];
1131    __IOM uint32_t  EVENTS_IN[8];                 &bsol;*!< (@ 0x00000100) Description collection: Event generated from
1132                                                                      pin specified in CONFIG[n].PSEL                            */
1133    __IM  uint32_t  RESERVED3[23];
1134    __IOM uint32_t  EVENTS_PORT;                  &bsol;*!< (@ 0x0000017C) Event generated from multiple input GPIO pins
1135                                                                      with SENSE mechanism enabled                               */
1136    __IM  uint32_t  RESERVED4[97];
1137    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1138    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1139    __IM  uint32_t  RESERVED5[129];
1140    __IOM uint32_t  CONFIG[8];                    &bsol;*!< (@ 0x00000510) Description collection: Configuration for OUT[n],
<span onclick='openModal()' class='match'>1141                                                                      SET[n] and CLR[n] tasks and IN[n] event                    */
1142  } NRF_GPIOTE_Type;                              &bsol;*!< Size = 1328 (0x530)                                                       */
1143  typedef struct {                                &bsol;*!< (@ 0x40007000) SAADC Structure                                            */
1144    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Starts the SAADC and prepares the result buffer
1145                                                                      in RAM                                                     */
1146    __OM  uint32_t  TASKS_SAMPLE;                 &bsol;*!< (@ 0x00000004) Takes one SAADC sample                                     */
</span>1147    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000008) Stops the SAADC and terminates all on-going conversions    */
1148    __OM  uint32_t  TASKS_CALIBRATEOFFSET;        &bsol;*!< (@ 0x0000000C) Starts offset auto-calibration                             */
1149    __IM  uint32_t  RESERVED[60];
1150    __IOM uint32_t  EVENTS_STARTED;               &bsol;*!< (@ 0x00000100) The SAADC has started                                      */
1151    __IOM uint32_t  EVENTS_END;                   &bsol;*!< (@ 0x00000104) The SAADC has filled up the result buffer                  */
1152    __IOM uint32_t  EVENTS_DONE;                  &bsol;*!< (@ 0x00000108) A conversion task has been completed. Depending
1153                                                                      on the configuration, multiple conversions
1154                                                                      might be needed for a result to be transferred
1155                                                                      to RAM.                                                    */
1156    __IOM uint32_t  EVENTS_RESULTDONE;            &bsol;*!< (@ 0x0000010C) Result ready for transfer to RAM                           */
1157    __IOM uint32_t  EVENTS_CALIBRATEDONE;         &bsol;*!< (@ 0x00000110) Calibration is complete                                    */
1158    __IOM uint32_t  EVENTS_STOPPED;               &bsol;*!< (@ 0x00000114) The SAADC has stopped                                      */
1159    __IOM SAADC_EVENTS_CH_Type EVENTS_CH[8];      &bsol;*!< (@ 0x00000118) Peripheral events.                                         */
1160    __IM  uint32_t  RESERVED1[106];
1161    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1162    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1163    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1164    __IM  uint32_t  RESERVED2[61];
1165    __IM  uint32_t  STATUS;                       &bsol;*!< (@ 0x00000400) Status                                                     */
1166    __IM  uint32_t  RESERVED3[63];
1167    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable or disable SAADC                                    */
1168    __IM  uint32_t  RESERVED4[3];
1169    __IOM SAADC_CH_Type CH[8];                    &bsol;*!< (@ 0x00000510) Unspecified                                                */
1170    __IM  uint32_t  RESERVED5[24];
1171    __IOM uint32_t  RESOLUTION;                   &bsol;*!< (@ 0x000005F0) Resolution configuration                                   */
1172    __IOM uint32_t  OVERSAMPLE;                   &bsol;*!< (@ 0x000005F4) Oversampling configuration. The RESOLUTION is
1173                                                                      applied before averaging, thus for high
1174                                                                      OVERSAMPLE a higher RESOLUTION should be
1175                                                                      used.                                                      */
1176    __IOM uint32_t  SAMPLERATE;                   &bsol;*!< (@ 0x000005F8) Controls normal or continuous sample rate                  */
1177    __IM  uint32_t  RESERVED6[12];
1178    __IOM SAADC_RESULT_Type RESULT;               &bsol;*!< (@ 0x0000062C) RESULT EasyDMA channel                                     */
1179  } NRF_SAADC_Type;                               &bsol;*!< Size = 1592 (0x638)                                                       */
1180  typedef struct {                                &bsol;*!< (@ 0x40008000) TIMER0 Structure                                           */
1181    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Start Timer                                                */
1182    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000004) Stop Timer                                                 */
1183    __OM  uint32_t  TASKS_COUNT;                  &bsol;*!< (@ 0x00000008) Increment Timer (Counter mode only)                        */
1184    __OM  uint32_t  TASKS_CLEAR;                  &bsol;*!< (@ 0x0000000C) Clear time                                                 */
1185    __OM  uint32_t  TASKS_SHUTDOWN;               &bsol;*!< (@ 0x00000010) Deprecated register - Shut down timer                      */
1186    __IM  uint32_t  RESERVED[11];
1187    __OM  uint32_t  TASKS_CAPTURE[6];             &bsol;*!< (@ 0x00000040) Description collection: Capture Timer value to
1188                                                                      CC[n] register                                             */
1189    __IM  uint32_t  RESERVED1[58];
1190    __IOM uint32_t  EVENTS_COMPARE[6];            &bsol;*!< (@ 0x00000140) Description collection: Compare event on CC[n]
1191                                                                      match                                                      */
1192    __IM  uint32_t  RESERVED2[42];
1193    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
1194    __IM  uint32_t  RESERVED3[64];
1195    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1196    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1197    __IM  uint32_t  RESERVED4[126];
1198    __IOM uint32_t  MODE;                         &bsol;*!< (@ 0x00000504) Timer mode selection                                       */
1199    __IOM uint32_t  BITMODE;                      &bsol;*!< (@ 0x00000508) Configure the number of bits used by the TIMER             */
1200    __IM  uint32_t  RESERVED5;
1201    __IOM uint32_t  PRESCALER;                    &bsol;*!< (@ 0x00000510) Timer prescaler register                                   */
1202    __IM  uint32_t  RESERVED6[11];
1203    __IOM uint32_t  CC[6];                        &bsol;*!< (@ 0x00000540) Description collection: Capture/Compare register
1204                                                                      n                                                          */
1205  } NRF_TIMER_Type;                               &bsol;*!< Size = 1368 (0x558)                                                       */
1206  typedef struct {                                &bsol;*!< (@ 0x4000B000) RTC0 Structure                                             */
1207    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Start RTC COUNTER                                          */
1208    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000004) Stop RTC COUNTER                                           */
1209    __OM  uint32_t  TASKS_CLEAR;                  &bsol;*!< (@ 0x00000008) Clear RTC COUNTER                                          */
1210    __OM  uint32_t  TASKS_TRIGOVRFLW;             &bsol;*!< (@ 0x0000000C) Set COUNTER to 0xFFFFF0                                    */
1211    __IM  uint32_t  RESERVED[60];
1212    __IOM uint32_t  EVENTS_TICK;                  &bsol;*!< (@ 0x00000100) Event on COUNTER increment                                 */
1213    __IOM uint32_t  EVENTS_OVRFLW;                &bsol;*!< (@ 0x00000104) Event on COUNTER overflow                                  */
1214    __IM  uint32_t  RESERVED1[14];
1215    __IOM uint32_t  EVENTS_COMPARE[4];            &bsol;*!< (@ 0x00000140) Description collection: Compare event on CC[n]
1216                                                                      match                                                      */
1217    __IM  uint32_t  RESERVED2[109];
1218    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1219    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1220    __IM  uint32_t  RESERVED3[13];
1221    __IOM uint32_t  EVTEN;                        &bsol;*!< (@ 0x00000340) Enable or disable event routing                            */
1222    __IOM uint32_t  EVTENSET;                     &bsol;*!< (@ 0x00000344) Enable event routing                                       */
1223    __IOM uint32_t  EVTENCLR;                     &bsol;*!< (@ 0x00000348) Disable event routing                                      */
1224    __IM  uint32_t  RESERVED4[110];
1225    __IM  uint32_t  COUNTER;                      &bsol;*!< (@ 0x00000504) Current COUNTER value                                      */
1226    __IOM uint32_t  PRESCALER;                    &bsol;*!< (@ 0x00000508) 12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)).Mu
1227                                                                      t be written when RTC is stopped                           */
1228    __IM  uint32_t  RESERVED5[13];
1229    __IOM uint32_t  CC[4];                        &bsol;*!< (@ 0x00000540) Description collection: Compare register n                 */
1230  } NRF_RTC_Type;                                 &bsol;*!< Size = 1360 (0x550)                                                       */
1231  typedef struct {                                &bsol;*!< (@ 0x4000C000) TEMP Structure                                             */
1232    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Start temperature measurement                              */
1233    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000004) Stop temperature measurement                               */
1234    __IM  uint32_t  RESERVED[62];
1235    __IOM uint32_t  EVENTS_DATARDY;               &bsol;*!< (@ 0x00000100) Temperature measurement complete, data ready               */
1236    __IM  uint32_t  RESERVED1[128];
1237    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1238    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1239    __IM  uint32_t  RESERVED2[127];
1240    __IM  int32_t   TEMP;                         &bsol;*!< (@ 0x00000508) Temperature in degC (0.25deg steps)                        */
1241    __IM  uint32_t  RESERVED3[5];
1242    __IOM uint32_t  A0;                           &bsol;*!< (@ 0x00000520) Slope of 1st piece wise linear function                    */
1243    __IOM uint32_t  A1;                           &bsol;*!< (@ 0x00000524) Slope of 2nd piece wise linear function                    */
1244    __IOM uint32_t  A2;                           &bsol;*!< (@ 0x00000528) Slope of 3rd piece wise linear function                    */
1245    __IOM uint32_t  A3;                           &bsol;*!< (@ 0x0000052C) Slope of 4th piece wise linear function                    */
1246    __IOM uint32_t  A4;                           &bsol;*!< (@ 0x00000530) Slope of 5th piece wise linear function                    */
1247    __IOM uint32_t  A5;                           &bsol;*!< (@ 0x00000534) Slope of 6th piece wise linear function                    */
1248    __IM  uint32_t  RESERVED4[2];
1249    __IOM uint32_t  B0;                           &bsol;*!< (@ 0x00000540) y-intercept of 1st piece wise linear function              */
1250    __IOM uint32_t  B1;                           &bsol;*!< (@ 0x00000544) y-intercept of 2nd piece wise linear function              */
1251    __IOM uint32_t  B2;                           &bsol;*!< (@ 0x00000548) y-intercept of 3rd piece wise linear function              */
1252    __IOM uint32_t  B3;                           &bsol;*!< (@ 0x0000054C) y-intercept of 4th piece wise linear function              */
1253    __IOM uint32_t  B4;                           &bsol;*!< (@ 0x00000550) y-intercept of 5th piece wise linear function              */
1254    __IOM uint32_t  B5;                           &bsol;*!< (@ 0x00000554) y-intercept of 6th piece wise linear function              */
1255    __IM  uint32_t  RESERVED5[2];
1256    __IOM uint32_t  T0;                           &bsol;*!< (@ 0x00000560) End point of 1st piece wise linear function                */
1257    __IOM uint32_t  T1;                           &bsol;*!< (@ 0x00000564) End point of 2nd piece wise linear function                */
1258    __IOM uint32_t  T2;                           &bsol;*!< (@ 0x00000568) End point of 3rd piece wise linear function                */
1259    __IOM uint32_t  T3;                           &bsol;*!< (@ 0x0000056C) End point of 4th piece wise linear function                */
1260    __IOM uint32_t  T4;                           &bsol;*!< (@ 0x00000570) End point of 5th piece wise linear function                */
1261  } NRF_TEMP_Type;                                &bsol;*!< Size = 1396 (0x574)                                                       */
1262  typedef struct {                                &bsol;*!< (@ 0x4000D000) RNG Structure                                              */
1263    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Task starting the random number generator                  */
1264    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000004) Task stopping the random number generator                  */
1265    __IM  uint32_t  RESERVED[62];
1266    __IOM uint32_t  EVENTS_VALRDY;                &bsol;*!< (@ 0x00000100) Event being generated for every new random number
1267                                                                      written to the VALUE register                              */
1268    __IM  uint32_t  RESERVED1[63];
1269    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
1270    __IM  uint32_t  RESERVED2[64];
1271    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1272    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1273    __IM  uint32_t  RESERVED3[126];
1274    __IOM uint32_t  CONFIG;                       &bsol;*!< (@ 0x00000504) Configuration register                                     */
1275    __IM  uint32_t  VALUE;                        &bsol;*!< (@ 0x00000508) Output random number                                       */
1276  } NRF_RNG_Type;                                 &bsol;*!< Size = 1292 (0x50c)                                                       */
1277  typedef struct {                                &bsol;*!< (@ 0x4000E000) ECB Structure                                              */
1278    __OM  uint32_t  TASKS_STARTECB;               &bsol;*!< (@ 0x00000000) Start ECB block encrypt                                    */
1279    __OM  uint32_t  TASKS_STOPECB;                &bsol;*!< (@ 0x00000004) Abort a possible executing ECB operation                   */
1280    __IM  uint32_t  RESERVED[62];
1281    __IOM uint32_t  EVENTS_ENDECB;                &bsol;*!< (@ 0x00000100) ECB block encrypt complete                                 */
1282    __IOM uint32_t  EVENTS_ERRORECB;              &bsol;*!< (@ 0x00000104) ECB block encrypt aborted because of a STOPECB
1283                                                                      task or due to an error                                    */
1284    __IM  uint32_t  RESERVED1[127];
1285    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1286    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1287    __IM  uint32_t  RESERVED2[126];
1288    __IOM uint32_t  ECBDATAPTR;                   &bsol;*!< (@ 0x00000504) ECB block encrypt memory pointers                          */
1289  } NRF_ECB_Type;                                 &bsol;*!< Size = 1288 (0x508)                                                       */
1290  typedef struct {                                &bsol;*!< (@ 0x4000F000) AAR Structure                                              */
1291    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Start resolving addresses based on IRKs specified
1292                                                                      in the IRK data structure                                  */
1293    __IM  uint32_t  RESERVED;
1294    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000008) Stop resolving addresses                                   */
1295    __IM  uint32_t  RESERVED1[61];
1296    __IOM uint32_t  EVENTS_END;                   &bsol;*!< (@ 0x00000100) Address resolution procedure complete                      */
1297    __IOM uint32_t  EVENTS_RESOLVED;              &bsol;*!< (@ 0x00000104) Address resolved                                           */
1298    __IOM uint32_t  EVENTS_NOTRESOLVED;           &bsol;*!< (@ 0x00000108) Address not resolved                                       */
1299    __IM  uint32_t  RESERVED2[126];
1300    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1301    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1302    __IM  uint32_t  RESERVED3[61];
1303    __IM  uint32_t  STATUS;                       &bsol;*!< (@ 0x00000400) Resolution status                                          */
1304    __IM  uint32_t  RESERVED4[63];
1305    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable AAR                                                 */
1306    __IOM uint32_t  NIRK;                         &bsol;*!< (@ 0x00000504) Number of IRKs                                             */
1307    __IOM uint32_t  IRKPTR;                       &bsol;*!< (@ 0x00000508) Pointer to IRK data structure                              */
1308    __IM  uint32_t  RESERVED5;
1309    __IOM uint32_t  ADDRPTR;                      &bsol;*!< (@ 0x00000510) Pointer to the resolvable address                          */
1310    __IOM uint32_t  SCRATCHPTR;                   &bsol;*!< (@ 0x00000514) Pointer to data area used for temporary storage            */
1311  } NRF_AAR_Type;                                 &bsol;*!< Size = 1304 (0x518)                                                       */
1312  typedef struct {                                &bsol;*!< (@ 0x4000F000) CCM Structure                                              */
1313    __OM  uint32_t  TASKS_KSGEN;                  &bsol;*!< (@ 0x00000000) Start generation of key-stream. This operation
1314                                                                      will stop by itself when completed.                        */
1315    __OM  uint32_t  TASKS_CRYPT;                  &bsol;*!< (@ 0x00000004) Start encryption/decryption. This operation will
1316                                                                      stop by itself when completed.                             */
1317    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000008) Stop encryption/decryption                                 */
1318    __OM  uint32_t  TASKS_RATEOVERRIDE;           &bsol;*!< (@ 0x0000000C) Override DATARATE setting in MODE register with
1319                                                                      the contents of the RATEOVERRIDE register
1320                                                                      for any ongoing encryption/decryption                      */
1321    __IM  uint32_t  RESERVED[60];
1322    __IOM uint32_t  EVENTS_ENDKSGEN;              &bsol;*!< (@ 0x00000100) Key-stream generation complete                             */
1323    __IOM uint32_t  EVENTS_ENDCRYPT;              &bsol;*!< (@ 0x00000104) Encrypt/decrypt complete                                   */
1324    __IOM uint32_t  EVENTS_ERROR;                 &bsol;*!< (@ 0x00000108) Deprecated register - CCM error event                      */
1325    __IM  uint32_t  RESERVED1[61];
1326    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
1327    __IM  uint32_t  RESERVED2[64];
1328    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1329    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1330    __IM  uint32_t  RESERVED3[61];
1331    __IM  uint32_t  MICSTATUS;                    &bsol;*!< (@ 0x00000400) MIC check result                                           */
1332    __IM  uint32_t  RESERVED4[63];
1333    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable                                                     */
1334    __IOM uint32_t  MODE;                         &bsol;*!< (@ 0x00000504) Operation mode                                             */
1335    __IOM uint32_t  CNFPTR;                       &bsol;*!< (@ 0x00000508) Pointer to data structure holding AES key and
1336                                                                      NONCE vector                                               */
1337    __IOM uint32_t  INPTR;                        &bsol;*!< (@ 0x0000050C) Input pointer                                              */
1338    __IOM uint32_t  OUTPTR;                       &bsol;*!< (@ 0x00000510) Output pointer                                             */
1339    __IOM uint32_t  SCRATCHPTR;                   &bsol;*!< (@ 0x00000514) Pointer to data area used for temporary storage            */
1340    __IOM uint32_t  MAXPACKETSIZE;                &bsol;*!< (@ 0x00000518) Length of key-stream generated when MODE.LENGTH
1341                                                                      = Extended.                                                */
1342    __IOM uint32_t  RATEOVERRIDE;                 &bsol;*!< (@ 0x0000051C) Data rate override setting.                                */
1343  } NRF_CCM_Type;                                 &bsol;*!< Size = 1312 (0x520)                                                       */
1344  typedef struct {                                &bsol;*!< (@ 0x40010000) WDT Structure                                              */
1345    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Start the watchdog                                         */
1346    __IM  uint32_t  RESERVED[63];
1347    __IOM uint32_t  EVENTS_TIMEOUT;               &bsol;*!< (@ 0x00000100) Watchdog timeout                                           */
1348    __IM  uint32_t  RESERVED1[128];
1349    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1350    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1351    __IM  uint32_t  RESERVED2[61];
1352    __IM  uint32_t  RUNSTATUS;                    &bsol;*!< (@ 0x00000400) Run status                                                 */
1353    __IM  uint32_t  REQSTATUS;                    &bsol;*!< (@ 0x00000404) Request status                                             */
1354    __IM  uint32_t  RESERVED3[63];
1355    __IOM uint32_t  CRV;                          &bsol;*!< (@ 0x00000504) Counter reload value                                       */
1356    __IOM uint32_t  RREN;                         &bsol;*!< (@ 0x00000508) Enable register for reload request registers               */
1357    __IOM uint32_t  CONFIG;                       &bsol;*!< (@ 0x0000050C) Configuration register                                     */
1358    __IM  uint32_t  RESERVED4[60];
1359    __OM  uint32_t  RR[8];                        &bsol;*!< (@ 0x00000600) Description collection: Reload request n                   */
1360  } NRF_WDT_Type;                                 &bsol;*!< Size = 1568 (0x620)                                                       */
1361  typedef struct {                                &bsol;*!< (@ 0x40012000) QDEC Structure                                             */
1362    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Task starting the quadrature decoder                       */
1363    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000004) Task stopping the quadrature decoder                       */
1364    __OM  uint32_t  TASKS_READCLRACC;             &bsol;*!< (@ 0x00000008) Read and clear ACC and ACCDBL                              */
1365    __OM  uint32_t  TASKS_RDCLRACC;               &bsol;*!< (@ 0x0000000C) Read and clear ACC                                         */
1366    __OM  uint32_t  TASKS_RDCLRDBL;               &bsol;*!< (@ 0x00000010) Read and clear ACCDBL                                      */
1367    __IM  uint32_t  RESERVED[59];
1368    __IOM uint32_t  EVENTS_SAMPLERDY;             &bsol;*!< (@ 0x00000100) Event being generated for every new sample value
1369                                                                      written to the SAMPLE register                             */
1370    __IOM uint32_t  EVENTS_REPORTRDY;             &bsol;*!< (@ 0x00000104) Non-null report ready                                      */
1371    __IOM uint32_t  EVENTS_ACCOF;                 &bsol;*!< (@ 0x00000108) ACC or ACCDBL register overflow                            */
1372    __IOM uint32_t  EVENTS_DBLRDY;                &bsol;*!< (@ 0x0000010C) Double displacement(s) detected                            */
1373    __IOM uint32_t  EVENTS_STOPPED;               &bsol;*!< (@ 0x00000110) QDEC has been stopped                                      */
1374    __IM  uint32_t  RESERVED1[59];
1375    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
1376    __IM  uint32_t  RESERVED2[64];
1377    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1378    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1379    __IM  uint32_t  RESERVED3[125];
1380    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable the quadrature decoder                              */
1381    __IOM uint32_t  LEDPOL;                       &bsol;*!< (@ 0x00000504) LED output pin polarity                                    */
1382    __IOM uint32_t  SAMPLEPER;                    &bsol;*!< (@ 0x00000508) Sample period                                              */
1383    __IM  int32_t   SAMPLE;                       &bsol;*!< (@ 0x0000050C) Motion sample value                                        */
1384    __IOM uint32_t  REPORTPER;                    &bsol;*!< (@ 0x00000510) Number of samples to be taken before REPORTRDY
1385                                                                      and DBLRDY events can be generated                         */
1386    __IM  int32_t   ACC;                          &bsol;*!< (@ 0x00000514) Register accumulating the valid transitions                */
1387    __IM  int32_t   ACCREAD;                      &bsol;*!< (@ 0x00000518) Snapshot of the ACC register, updated by the
1388                                                                      READCLRACC or RDCLRACC task                                */
1389    __IOM QDEC_PSEL_Type PSEL;                    &bsol;*!< (@ 0x0000051C) Unspecified                                                */
1390    __IOM uint32_t  DBFEN;                        &bsol;*!< (@ 0x00000528) Enable input debounce filters                              */
1391    __IM  uint32_t  RESERVED4[5];
1392    __IOM uint32_t  LEDPRE;                       &bsol;*!< (@ 0x00000540) Time period the LED is switched ON prior to sampling       */
1393    __IM  uint32_t  ACCDBL;                       &bsol;*!< (@ 0x00000544) Register accumulating the number of detected
1394                                                                      double transitions                                         */
1395    __IM  uint32_t  ACCDBLREAD;                   &bsol;*!< (@ 0x00000548) Snapshot of the ACCDBL, updated by the READCLRACC
1396                                                                      or RDCLRDBL task                                           */
1397  } NRF_QDEC_Type;                                &bsol;*!< Size = 1356 (0x54c)                                                       */
1398  typedef struct {                                &bsol;*!< (@ 0x40013000) COMP Structure                                             */
1399    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Start comparator                                           */
1400    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000004) Stop comparator                                            */
1401    __OM  uint32_t  TASKS_SAMPLE;                 &bsol;*!< (@ 0x00000008) Sample comparator value                                    */
1402    __IM  uint32_t  RESERVED[61];
1403    __IOM uint32_t  EVENTS_READY;                 &bsol;*!< (@ 0x00000100) COMP is ready and output is valid                          */
1404    __IOM uint32_t  EVENTS_DOWN;                  &bsol;*!< (@ 0x00000104) Downward crossing                                          */
1405    __IOM uint32_t  EVENTS_UP;                    &bsol;*!< (@ 0x00000108) Upward crossing                                            */
1406    __IOM uint32_t  EVENTS_CROSS;                 &bsol;*!< (@ 0x0000010C) Downward or upward crossing                                */
1407    __IM  uint32_t  RESERVED1[60];
1408    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
1409    __IM  uint32_t  RESERVED2[63];
1410    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1411    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1412    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1413    __IM  uint32_t  RESERVED3[61];
1414    __IM  uint32_t  RESULT;                       &bsol;*!< (@ 0x00000400) Compare result                                             */
1415    __IM  uint32_t  RESERVED4[63];
1416    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) COMP enable                                                */
1417    __IOM uint32_t  PSEL;                         &bsol;*!< (@ 0x00000504) Pin select                                                 */
1418    __IOM uint32_t  REFSEL;                       &bsol;*!< (@ 0x00000508) Reference source select for single-ended mode              */
1419    __IOM uint32_t  EXTREFSEL;                    &bsol;*!< (@ 0x0000050C) External reference select                                  */
1420    __IM  uint32_t  RESERVED5[8];
1421    __IOM uint32_t  TH;                           &bsol;*!< (@ 0x00000530) Threshold configuration for hysteresis unit                */
1422    __IOM uint32_t  MODE;                         &bsol;*!< (@ 0x00000534) Mode configuration                                         */
1423    __IOM uint32_t  HYST;                         &bsol;*!< (@ 0x00000538) Comparator hysteresis enable                               */
1424  } NRF_COMP_Type;                                &bsol;*!< Size = 1340 (0x53c)                                                       */
1425  typedef struct {                                &bsol;*!< (@ 0x40013000) LPCOMP Structure                                           */
1426    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Start comparator                                           */
1427    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000004) Stop comparator                                            */
1428    __OM  uint32_t  TASKS_SAMPLE;                 &bsol;*!< (@ 0x00000008) Sample comparator value                                    */
1429    __IM  uint32_t  RESERVED[61];
1430    __IOM uint32_t  EVENTS_READY;                 &bsol;*!< (@ 0x00000100) LPCOMP is ready and output is valid                        */
1431    __IOM uint32_t  EVENTS_DOWN;                  &bsol;*!< (@ 0x00000104) Downward crossing                                          */
1432    __IOM uint32_t  EVENTS_UP;                    &bsol;*!< (@ 0x00000108) Upward crossing                                            */
1433    __IOM uint32_t  EVENTS_CROSS;                 &bsol;*!< (@ 0x0000010C) Downward or upward crossing                                */
1434    __IM  uint32_t  RESERVED1[60];
1435    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
1436    __IM  uint32_t  RESERVED2[64];
1437    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1438    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1439    __IM  uint32_t  RESERVED3[61];
1440    __IM  uint32_t  RESULT;                       &bsol;*!< (@ 0x00000400) Compare result                                             */
1441    __IM  uint32_t  RESERVED4[63];
1442    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable LPCOMP                                              */
1443    __IOM uint32_t  PSEL;                         &bsol;*!< (@ 0x00000504) Input pin select                                           */
1444    __IOM uint32_t  REFSEL;                       &bsol;*!< (@ 0x00000508) Reference select                                           */
1445    __IOM uint32_t  EXTREFSEL;                    &bsol;*!< (@ 0x0000050C) External reference select                                  */
1446    __IM  uint32_t  RESERVED5[4];
1447    __IOM uint32_t  ANADETECT;                    &bsol;*!< (@ 0x00000520) Analog detect configuration                                */
1448    __IM  uint32_t  RESERVED6[5];
1449    __IOM uint32_t  HYST;                         &bsol;*!< (@ 0x00000538) Comparator hysteresis enable                               */
1450  } NRF_LPCOMP_Type;                              &bsol;*!< Size = 1340 (0x53c)                                                       */
1451  typedef struct {                                &bsol;*!< (@ 0x40014000) EGU0 Structure                                             */
1452    __OM  uint32_t  TASKS_TRIGGER[16];            &bsol;*!< (@ 0x00000000) Description collection: Trigger n for triggering
1453                                                                      the corresponding TRIGGERED[n] event                       */
1454    __IM  uint32_t  RESERVED[48];
1455    __IOM uint32_t  EVENTS_TRIGGERED[16];         &bsol;*!< (@ 0x00000100) Description collection: Event number n generated
1456                                                                      by triggering the corresponding TRIGGER[n]
1457                                                                      task                                                       */
1458    __IM  uint32_t  RESERVED1[112];
1459    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1460    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1461    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1462  } NRF_EGU_Type;                                 &bsol;*!< Size = 780 (0x30c)                                                        */
1463  typedef struct {                                &bsol;*!< (@ 0x40014000) SWI0 Structure                                             */
1464    __IM  uint32_t  UNUSED;                       &bsol;*!< (@ 0x00000000) Unused.                                                    */
1465  } NRF_SWI_Type;                                 &bsol;*!< Size = 4 (0x4)                                                            */
1466  typedef struct {                                &bsol;*!< (@ 0x4001C000) PWM0 Structure                                             */
1467    __IM  uint32_t  RESERVED;
1468    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000004) Stops PWM pulse generation on all channels at
1469                                                                      the end of current PWM period, and stops
1470                                                                      sequence playback                                          */
1471    __OM  uint32_t  TASKS_SEQSTART[2];            &bsol;*!< (@ 0x00000008) Description collection: Loads the first PWM value
1472                                                                      on all enabled channels from sequence n,
1473                                                                      and starts playing that sequence at the
1474                                                                      rate defined in SEQ[n]REFRESH and/or DECODER.MODE.
1475                                                                      Causes PWM generation to start if not running.             */
1476    __OM  uint32_t  TASKS_NEXTSTEP;               &bsol;*!< (@ 0x00000010) Steps by one value in the current sequence on
1477                                                                      all enabled channels if DECODER.MODE=NextStep.
1478                                                                      Does not cause PWM generation to start if
1479                                                                      not running.                                               */
1480    __IM  uint32_t  RESERVED1[60];
1481    __IOM uint32_t  EVENTS_STOPPED;               &bsol;*!< (@ 0x00000104) Response to STOP task, emitted when PWM pulses
1482                                                                      are no longer generated                                    */
1483    __IOM uint32_t  EVENTS_SEQSTARTED[2];         &bsol;*!< (@ 0x00000108) Description collection: First PWM period started
1484                                                                      on sequence n                                              */
1485    __IOM uint32_t  EVENTS_SEQEND[2];             &bsol;*!< (@ 0x00000110) Description collection: Emitted at end of every
1486                                                                      sequence n, when last value from RAM has
1487                                                                      been applied to wave counter                               */
1488    __IOM uint32_t  EVENTS_PWMPERIODEND;          &bsol;*!< (@ 0x00000118) Emitted at the end of each PWM period                      */
1489    __IOM uint32_t  EVENTS_LOOPSDONE;             &bsol;*!< (@ 0x0000011C) Concatenated sequences have been played the amount
1490                                                                      of times defined in LOOP.CNT                               */
1491    __IM  uint32_t  RESERVED2[56];
1492    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
1493    __IM  uint32_t  RESERVED3[63];
1494    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1495    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1496    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1497    __IM  uint32_t  RESERVED4[125];
1498    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) PWM module enable register                                 */
1499    __IOM uint32_t  MODE;                         &bsol;*!< (@ 0x00000504) Selects operating mode of the wave counter                 */
1500    __IOM uint32_t  COUNTERTOP;                   &bsol;*!< (@ 0x00000508) Value up to which the pulse generator counter
1501                                                                      counts                                                     */
1502    __IOM uint32_t  PRESCALER;                    &bsol;*!< (@ 0x0000050C) Configuration for PWM_CLK                                  */
1503    __IOM uint32_t  DECODER;                      &bsol;*!< (@ 0x00000510) Configuration of the decoder                               */
1504    __IOM uint32_t  LOOP;                         &bsol;*!< (@ 0x00000514) Number of playbacks of a loop                              */
1505    __IM  uint32_t  RESERVED5[2];
1506    __IOM PWM_SEQ_Type SEQ[2];                    &bsol;*!< (@ 0x00000520) Unspecified                                                */
1507    __IOM PWM_PSEL_Type PSEL;                     &bsol;*!< (@ 0x00000560) Unspecified                                                */
1508  } NRF_PWM_Type;                                 &bsol;*!< Size = 1392 (0x570)                                                       */
1509  typedef struct {                                &bsol;*!< (@ 0x4001D000) PDM Structure                                              */
1510    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Starts continuous PDM transfer                             */
1511    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000004) Stops PDM transfer                                         */
1512    __IM  uint32_t  RESERVED[62];
1513    __IOM uint32_t  EVENTS_STARTED;               &bsol;*!< (@ 0x00000100) PDM transfer has started                                   */
1514    __IOM uint32_t  EVENTS_STOPPED;               &bsol;*!< (@ 0x00000104) PDM transfer has finished                                  */
1515    __IOM uint32_t  EVENTS_END;                   &bsol;*!< (@ 0x00000108) The PDM has written the last sample specified
1516                                                                      by SAMPLE.MAXCNT (or the last sample after
1517                                                                      a STOP task has been received) to Data RAM                 */
1518    __IM  uint32_t  RESERVED1[125];
1519    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1520    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1521    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1522    __IM  uint32_t  RESERVED2[125];
1523    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) PDM module enable register                                 */
1524    __IOM uint32_t  PDMCLKCTRL;                   &bsol;*!< (@ 0x00000504) PDM clock generator control                                */
1525    __IOM uint32_t  MODE;                         &bsol;*!< (@ 0x00000508) Defines the routing of the connected PDM microphones'
1526                                                                      signals                                                    */
1527    __IM  uint32_t  RESERVED3[3];
1528    __IOM uint32_t  GAINL;                        &bsol;*!< (@ 0x00000518) Left output gain adjustment                                */
1529    __IOM uint32_t  GAINR;                        &bsol;*!< (@ 0x0000051C) Right output gain adjustment                               */
1530    __IOM uint32_t  RATIO;                        &bsol;*!< (@ 0x00000520) Selects the ratio between PDM_CLK and output
1531                                                                      sample rate. Change PDMCLKCTRL accordingly.                */
1532    __IM  uint32_t  RESERVED4[7];
1533    __IOM PDM_PSEL_Type PSEL;                     &bsol;*!< (@ 0x00000540) Unspecified                                                */
1534    __IM  uint32_t  RESERVED5[6];
1535    __IOM PDM_SAMPLE_Type SAMPLE;                 &bsol;*!< (@ 0x00000560) Unspecified                                                */
1536  } NRF_PDM_Type;                                 &bsol;*!< Size = 1384 (0x568)                                                       */
1537  typedef struct {                                &bsol;*!< (@ 0x4001E000) ACL Structure                                              */
1538    __IM  uint32_t  RESERVED[512];
1539    __IOM ACL_ACL_Type ACL[8];                    &bsol;*!< (@ 0x00000800) Unspecified                                                */
1540  } NRF_ACL_Type;                                 &bsol;*!< Size = 2176 (0x880)                                                       */
1541  typedef struct {                                &bsol;*!< (@ 0x4001E000) NVMC Structure                                             */
1542    __IM  uint32_t  RESERVED[256];
1543    __IM  uint32_t  READY;                        &bsol;*!< (@ 0x00000400) Ready flag                                                 */
1544    __IM  uint32_t  RESERVED1;
1545    __IM  uint32_t  READYNEXT;                    &bsol;*!< (@ 0x00000408) Ready flag                                                 */
1546    __IM  uint32_t  RESERVED2[62];
1547    __IOM uint32_t  CONFIG;                       &bsol;*!< (@ 0x00000504) Configuration register                                     */
1548    union {
1549      __IOM uint32_t ERASEPAGE;                   &bsol;*!< (@ 0x00000508) Register for erasing a page in code area                   */
1550      __IOM uint32_t ERASEPCR1;                   &bsol;*!< (@ 0x00000508) Deprecated register - Register for erasing a
1551                                                                      page in code area. Equivalent to ERASEPAGE.                */
1552    };
1553    __IOM uint32_t  ERASEALL;                     &bsol;*!< (@ 0x0000050C) Register for erasing all non-volatile user memory          */
1554    __IOM uint32_t  ERASEPCR0;                    &bsol;*!< (@ 0x00000510) Deprecated register - Register for erasing a
1555                                                                      page in code area. Equivalent to ERASEPAGE.                */
1556    __IOM uint32_t  ERASEUICR;                    &bsol;*!< (@ 0x00000514) Register for erasing user information configuration
1557                                                                      registers                                                  */
1558    __IOM uint32_t  ERASEPAGEPARTIAL;             &bsol;*!< (@ 0x00000518) Register for partial erase of a page in code
1559                                                                      area                                                       */
1560    __IOM uint32_t  ERASEPAGEPARTIALCFG;          &bsol;*!< (@ 0x0000051C) Register for partial erase configuration                   */
1561    __IM  uint32_t  RESERVED3[8];
1562    __IOM uint32_t  ICACHECNF;                    &bsol;*!< (@ 0x00000540) I-code cache configuration register.                       */
1563    __IM  uint32_t  RESERVED4;
1564    __IOM uint32_t  IHIT;                         &bsol;*!< (@ 0x00000548) I-code cache hit counter.                                  */
1565    __IOM uint32_t  IMISS;                        &bsol;*!< (@ 0x0000054C) I-code cache miss counter.                                 */
1566  } NRF_NVMC_Type;                                &bsol;*!< Size = 1360 (0x550)                                                       */
1567  typedef struct {                                &bsol;*!< (@ 0x4001F000) PPI Structure                                              */
1568    __OM  PPI_TASKS_CHG_Type TASKS_CHG[6];        &bsol;*!< (@ 0x00000000) Channel group tasks                                        */
1569    __IM  uint32_t  RESERVED[308];
1570    __IOM uint32_t  CHEN;                         &bsol;*!< (@ 0x00000500) Channel enable register                                    */
1571    __IOM uint32_t  CHENSET;                      &bsol;*!< (@ 0x00000504) Channel enable set register                                */
1572    __IOM uint32_t  CHENCLR;                      &bsol;*!< (@ 0x00000508) Channel enable clear register                              */
1573    __IM  uint32_t  RESERVED1;
1574    __IOM PPI_CH_Type CH[20];                     &bsol;*!< (@ 0x00000510) PPI Channel                                                */
1575    __IM  uint32_t  RESERVED2[148];
1576    __IOM uint32_t  CHG[6];                       &bsol;*!< (@ 0x00000800) Description collection: Channel group n                    */
1577    __IM  uint32_t  RESERVED3[62];
1578    __IOM PPI_FORK_Type FORK[32];                 &bsol;*!< (@ 0x00000910) Fork                                                       */
1579  } NRF_PPI_Type;                                 &bsol;*!< Size = 2448 (0x990)                                                       */
1580  typedef struct {                                &bsol;*!< (@ 0x40020000) MWU Structure                                              */
1581    __IM  uint32_t  RESERVED[64];
1582    __IOM MWU_EVENTS_REGION_Type EVENTS_REGION[4];&bsol;*!< (@ 0x00000100) Peripheral events.                                         */
1583    __IM  uint32_t  RESERVED1[16];
1584    __IOM MWU_EVENTS_PREGION_Type EVENTS_PREGION[2];&bsol;*!< (@ 0x00000160) Peripheral events.                                       */
1585    __IM  uint32_t  RESERVED2[100];
1586    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1587    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1588    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1589    __IM  uint32_t  RESERVED3[5];
1590    __IOM uint32_t  NMIEN;                        &bsol;*!< (@ 0x00000320) Enable or disable interrupt                                */
1591    __IOM uint32_t  NMIENSET;                     &bsol;*!< (@ 0x00000324) Enable interrupt                                           */
1592    __IOM uint32_t  NMIENCLR;                     &bsol;*!< (@ 0x00000328) Disable interrupt                                          */
1593    __IM  uint32_t  RESERVED4[53];
1594    __IOM MWU_PERREGION_Type PERREGION[2];        &bsol;*!< (@ 0x00000400) Unspecified                                                */
1595    __IM  uint32_t  RESERVED5[64];
1596    __IOM uint32_t  REGIONEN;                     &bsol;*!< (@ 0x00000510) Enable/disable regions watch                               */
1597    __IOM uint32_t  REGIONENSET;                  &bsol;*!< (@ 0x00000514) Enable regions watch                                       */
1598    __IOM uint32_t  REGIONENCLR;                  &bsol;*!< (@ 0x00000518) Disable regions watch                                      */
1599    __IM  uint32_t  RESERVED6[57];
1600    __IOM MWU_REGION_Type REGION[4];              &bsol;*!< (@ 0x00000600) Unspecified                                                */
1601    __IM  uint32_t  RESERVED7[32];
1602    __IOM MWU_PREGION_Type PREGION[2];            &bsol;*!< (@ 0x000006C0) Unspecified                                                */
1603  } NRF_MWU_Type;                                 &bsol;*!< Size = 1760 (0x6e0)                                                       */
1604  typedef struct {                                &bsol;*!< (@ 0x40025000) I2S Structure                                              */
1605    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Starts continuous I2S transfer. Also starts MCK
1606                                                                      generator when this is enabled.                            */
1607    __OM  uint32_t  TASKS_STOP;                   &bsol;*!< (@ 0x00000004) Stops I2S transfer. Also stops MCK generator.
1608                                                                      Triggering this task will cause the STOPPED
1609                                                                      event to be generated.                                     */
1610    __IM  uint32_t  RESERVED[63];
1611    __IOM uint32_t  EVENTS_RXPTRUPD;              &bsol;*!< (@ 0x00000104) The RXD.PTR register has been copied to internal
1612                                                                      double-buffers. When the I2S module is started
1613                                                                      and RX is enabled, this event will be generated
1614                                                                      for every RXTXD.MAXCNT words that are received
1615                                                                      on the SDIN pin.                                           */
1616    __IOM uint32_t  EVENTS_STOPPED;               &bsol;*!< (@ 0x00000108) I2S transfer stopped.                                      */
1617    __IM  uint32_t  RESERVED1[2];
1618    __IOM uint32_t  EVENTS_TXPTRUPD;              &bsol;*!< (@ 0x00000114) The TDX.PTR register has been copied to internal
1619                                                                      double-buffers. When the I2S module is started
1620                                                                      and TX is enabled, this event will be generated
1621                                                                      for every RXTXD.MAXCNT words that are sent
1622                                                                      on the SDOUT pin.                                          */
1623    __IM  uint32_t  RESERVED2[122];
1624    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1625    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1626    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1627    __IM  uint32_t  RESERVED3[125];
1628    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable I2S module.                                         */
1629    __IOM I2S_CONFIG_Type CONFIG;                 &bsol;*!< (@ 0x00000504) Unspecified                                                */
1630    __IM  uint32_t  RESERVED4[3];
1631    __IOM I2S_RXD_Type RXD;                       &bsol;*!< (@ 0x00000538) Unspecified                                                */
1632    __IM  uint32_t  RESERVED5;
1633    __IOM I2S_TXD_Type TXD;                       &bsol;*!< (@ 0x00000540) Unspecified                                                */
1634    __IM  uint32_t  RESERVED6[3];
1635    __IOM I2S_RXTXD_Type RXTXD;                   &bsol;*!< (@ 0x00000550) Unspecified                                                */
1636    __IM  uint32_t  RESERVED7[3];
1637    __IOM I2S_PSEL_Type PSEL;                     &bsol;*!< (@ 0x00000560) Unspecified                                                */
1638  } NRF_I2S_Type;                                 &bsol;*!< Size = 1396 (0x574)                                                       */
1639  typedef struct {                                &bsol;*!< (@ 0x40026000) FPU Structure                                              */
1640    __IM  uint32_t  UNUSED;                       &bsol;*!< (@ 0x00000000) Unused.                                                    */
1641  } NRF_FPU_Type;                                 &bsol;*!< Size = 4 (0x4)                                                            */
1642  typedef struct {                                &bsol;*!< (@ 0x40027000) USBD Structure                                             */
1643    __IM  uint32_t  RESERVED;
1644    __OM  uint32_t  TASKS_STARTEPIN[8];           &bsol;*!< (@ 0x00000004) Description collection: Captures the EPIN[n].PTR
1645                                                                      and EPIN[n].MAXCNT registers values, and
1646                                                                      enables endpoint IN n to respond to traffic
1647                                                                      from host                                                  */
1648    __OM  uint32_t  TASKS_STARTISOIN;             &bsol;*!< (@ 0x00000024) Captures the ISOIN.PTR and ISOIN.MAXCNT registers
1649                                                                      values, and enables sending data on ISO
1650                                                                      endpoint                                                   */
1651    __OM  uint32_t  TASKS_STARTEPOUT[8];          &bsol;*!< (@ 0x00000028) Description collection: Captures the EPOUT[n].PTR
1652                                                                      and EPOUT[n].MAXCNT registers values, and
1653                                                                      enables endpoint n to respond to traffic
1654                                                                      from host                                                  */
1655    __OM  uint32_t  TASKS_STARTISOOUT;            &bsol;*!< (@ 0x00000048) Captures the ISOOUT.PTR and ISOOUT.MAXCNT registers
1656                                                                      values, and enables receiving of data on
1657                                                                      ISO endpoint                                               */
1658    __OM  uint32_t  TASKS_EP0RCVOUT;              &bsol;*!< (@ 0x0000004C) Allows OUT data stage on control endpoint 0                */
1659    __OM  uint32_t  TASKS_EP0STATUS;              &bsol;*!< (@ 0x00000050) Allows status stage on control endpoint 0                  */
1660    __OM  uint32_t  TASKS_EP0STALL;               &bsol;*!< (@ 0x00000054) Stalls data and status stage on control endpoint
1661                                                                      0                                                          */
1662    __OM  uint32_t  TASKS_DPDMDRIVE;              &bsol;*!< (@ 0x00000058) Forces D+ and D- lines into the state defined
1663                                                                      in the DPDMVALUE register                                  */
1664    __OM  uint32_t  TASKS_DPDMNODRIVE;            &bsol;*!< (@ 0x0000005C) Stops forcing D+ and D- lines into any state
1665                                                                      (USB engine takes control)                                 */
1666    __IM  uint32_t  RESERVED1[40];
1667    __IOM uint32_t  EVENTS_USBRESET;              &bsol;*!< (@ 0x00000100) Signals that a USB reset condition has been detected
1668                                                                      on USB lines                                               */
1669    __IOM uint32_t  EVENTS_STARTED;               &bsol;*!< (@ 0x00000104) Confirms that the EPIN[n].PTR and EPIN[n].MAXCNT,
1670                                                                      or EPOUT[n].PTR and EPOUT[n].MAXCNT registers
1671                                                                      have been captured on all endpoints reported
1672                                                                      in the EPSTATUS register                                   */
1673    __IOM uint32_t  EVENTS_ENDEPIN[8];            &bsol;*!< (@ 0x00000108) Description collection: The whole EPIN[n] buffer
1674                                                                      has been consumed. The buffer can be accessed
1675                                                                      safely by software.                                        */
1676    __IOM uint32_t  EVENTS_EP0DATADONE;           &bsol;*!< (@ 0x00000128) An acknowledged data transfer has taken place
1677                                                                      on the control endpoint                                    */
1678    __IOM uint32_t  EVENTS_ENDISOIN;              &bsol;*!< (@ 0x0000012C) The whole ISOIN buffer has been consumed. The
1679                                                                      buffer can be accessed safely by software.                 */
1680    __IOM uint32_t  EVENTS_ENDEPOUT[8];           &bsol;*!< (@ 0x00000130) Description collection: The whole EPOUT[n] buffer
1681                                                                      has been consumed. The buffer can be accessed
1682                                                                      safely by software.                                        */
1683    __IOM uint32_t  EVENTS_ENDISOOUT;             &bsol;*!< (@ 0x00000150) The whole ISOOUT buffer has been consumed. The
1684                                                                      buffer can be accessed safely by software.                 */
1685    __IOM uint32_t  EVENTS_SOF;                   &bsol;*!< (@ 0x00000154) Signals that a SOF (start of frame) condition
1686                                                                      has been detected on USB lines                             */
1687    __IOM uint32_t  EVENTS_USBEVENT;              &bsol;*!< (@ 0x00000158) An event or an error not covered by specific
1688                                                                      events has occurred. Check EVENTCAUSE register
1689                                                                      to find the cause.                                         */
1690    __IOM uint32_t  EVENTS_EP0SETUP;              &bsol;*!< (@ 0x0000015C) A valid SETUP token has been received (and acknowledged)
1691                                                                      on the control endpoint                                    */
1692    __IOM uint32_t  EVENTS_EPDATA;                &bsol;*!< (@ 0x00000160) A data transfer has occurred on a data endpoint,
1693                                                                      indicated by the EPDATASTATUS register                     */
1694    __IM  uint32_t  RESERVED2[39];
1695    __IOM uint32_t  SHORTS;                       &bsol;*!< (@ 0x00000200) Shortcuts between local events and tasks                   */
1696    __IM  uint32_t  RESERVED3[63];
1697    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1698    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1699    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1700    __IM  uint32_t  RESERVED4[61];
1701    __IOM uint32_t  EVENTCAUSE;                   &bsol;*!< (@ 0x00000400) Details on what caused the USBEVENT event                  */
1702    __IM  uint32_t  RESERVED5[7];
1703    __IOM USBD_HALTED_Type HALTED;                &bsol;*!< (@ 0x00000420) Unspecified                                                */
1704    __IM  uint32_t  RESERVED6;
1705    __IOM uint32_t  EPSTATUS;                     &bsol;*!< (@ 0x00000468) Provides information on which endpoint's EasyDMA
1706                                                                      registers have been captured                               */
1707    __IOM uint32_t  EPDATASTATUS;                 &bsol;*!< (@ 0x0000046C) Provides information on which endpoint(s) an
1708                                                                      acknowledged data transfer has occurred
1709                                                                      (EPDATA event)                                             */
1710    __IM  uint32_t  USBADDR;                      &bsol;*!< (@ 0x00000470) Device USB address                                         */
1711    __IM  uint32_t  RESERVED7[3];
1712    __IM  uint32_t  BMREQUESTTYPE;                &bsol;*!< (@ 0x00000480) SETUP data, byte 0, bmRequestType                          */
1713    __IM  uint32_t  BREQUEST;                     &bsol;*!< (@ 0x00000484) SETUP data, byte 1, bRequest                               */
1714    __IM  uint32_t  WVALUEL;                      &bsol;*!< (@ 0x00000488) SETUP data, byte 2, LSB of wValue                          */
1715    __IM  uint32_t  WVALUEH;                      &bsol;*!< (@ 0x0000048C) SETUP data, byte 3, MSB of wValue                          */
1716    __IM  uint32_t  WINDEXL;                      &bsol;*!< (@ 0x00000490) SETUP data, byte 4, LSB of wIndex                          */
1717    __IM  uint32_t  WINDEXH;                      &bsol;*!< (@ 0x00000494) SETUP data, byte 5, MSB of wIndex                          */
1718    __IM  uint32_t  WLENGTHL;                     &bsol;*!< (@ 0x00000498) SETUP data, byte 6, LSB of wLength                         */
1719    __IM  uint32_t  WLENGTHH;                     &bsol;*!< (@ 0x0000049C) SETUP data, byte 7, MSB of wLength                         */
1720    __IOM USBD_SIZE_Type SIZE;                    &bsol;*!< (@ 0x000004A0) Unspecified                                                */
1721    __IM  uint32_t  RESERVED8[15];
1722    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable USB                                                 */
1723    __IOM uint32_t  USBPULLUP;                    &bsol;*!< (@ 0x00000504) Control of the USB pull-up                                 */
1724    __IOM uint32_t  DPDMVALUE;                    &bsol;*!< (@ 0x00000508) State D+ and D- lines will be forced into by
1725                                                                      the DPDMDRIVE task. The DPDMNODRIVE task
1726                                                                      reverts the control of the lines to MAC
1727                                                                      IP (no forcing).                                           */
1728    __IOM uint32_t  DTOGGLE;                      &bsol;*!< (@ 0x0000050C) Data toggle control and status                             */
1729    __IOM uint32_t  EPINEN;                       &bsol;*!< (@ 0x00000510) Endpoint IN enable                                         */
1730    __IOM uint32_t  EPOUTEN;                      &bsol;*!< (@ 0x00000514) Endpoint OUT enable                                        */
1731    __OM  uint32_t  EPSTALL;                      &bsol;*!< (@ 0x00000518) STALL endpoints                                            */
1732    __IOM uint32_t  ISOSPLIT;                     &bsol;*!< (@ 0x0000051C) Controls the split of ISO buffers                          */
1733    __IM  uint32_t  FRAMECNTR;                    &bsol;*!< (@ 0x00000520) Returns the current value of the start of frame
1734                                                                      counter                                                    */
1735    __IM  uint32_t  RESERVED9[2];
1736    __IOM uint32_t  LOWPOWER;                     &bsol;*!< (@ 0x0000052C) Controls USBD peripheral low power mode during
1737                                                                      USB suspend                                                */
1738    __IOM uint32_t  ISOINCONFIG;                  &bsol;*!< (@ 0x00000530) Controls the response of the ISO IN endpoint
1739                                                                      to an IN token when no data is ready to
1740                                                                      be sent                                                    */
1741    __IM  uint32_t  RESERVED10[51];
1742    __IOM USBD_EPIN_Type EPIN[8];                 &bsol;*!< (@ 0x00000600) Unspecified                                                */
1743    __IOM USBD_ISOIN_Type ISOIN;                  &bsol;*!< (@ 0x000006A0) Unspecified                                                */
1744    __IM  uint32_t  RESERVED11[21];
1745    __IOM USBD_EPOUT_Type EPOUT[8];               &bsol;*!< (@ 0x00000700) Unspecified                                                */
1746    __IOM USBD_ISOOUT_Type ISOOUT;                &bsol;*!< (@ 0x000007A0) Unspecified                                                */
1747  } NRF_USBD_Type;                                &bsol;*!< Size = 1964 (0x7ac)                                                       */
1748  typedef struct {                                &bsol;*!< (@ 0x40029000) QSPI Structure                                             */
1749    __OM  uint32_t  TASKS_ACTIVATE;               &bsol;*!< (@ 0x00000000) Activate QSPI interface                                    */
1750    __OM  uint32_t  TASKS_READSTART;              &bsol;*!< (@ 0x00000004) Start transfer from external flash memory to
1751                                                                      internal RAM                                               */
1752    __OM  uint32_t  TASKS_WRITESTART;             &bsol;*!< (@ 0x00000008) Start transfer from internal RAM to external
1753                                                                      flash memory                                               */
1754    __OM  uint32_t  TASKS_ERASESTART;             &bsol;*!< (@ 0x0000000C) Start external flash memory erase operation                */
1755    __OM  uint32_t  TASKS_DEACTIVATE;             &bsol;*!< (@ 0x00000010) Deactivate QSPI interface                                  */
1756    __IM  uint32_t  RESERVED[59];
1757    __IOM uint32_t  EVENTS_READY;                 &bsol;*!< (@ 0x00000100) QSPI peripheral is ready. This event will be
1758                                                                      generated as a response to any QSPI task.                  */
1759    __IM  uint32_t  RESERVED1[127];
1760    __IOM uint32_t  INTEN;                        &bsol;*!< (@ 0x00000300) Enable or disable interrupt                                */
1761    __IOM uint32_t  INTENSET;                     &bsol;*!< (@ 0x00000304) Enable interrupt                                           */
1762    __IOM uint32_t  INTENCLR;                     &bsol;*!< (@ 0x00000308) Disable interrupt                                          */
1763    __IM  uint32_t  RESERVED2[125];
1764    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable QSPI peripheral and acquire the pins selected
1765                                                                      in PSELn registers                                         */
1766    __IOM QSPI_READ_Type READ;                    &bsol;*!< (@ 0x00000504) Unspecified                                                */
1767    __IOM QSPI_WRITE_Type WRITE;                  &bsol;*!< (@ 0x00000510) Unspecified                                                */
1768    __IOM QSPI_ERASE_Type ERASE;                  &bsol;*!< (@ 0x0000051C) Unspecified                                                */
1769    __IOM QSPI_PSEL_Type PSEL;                    &bsol;*!< (@ 0x00000524) Unspecified                                                */
1770    __IOM uint32_t  XIPOFFSET;                    &bsol;*!< (@ 0x00000540) Address offset into the external memory for Execute
1771                                                                      in Place operation.                                        */
1772    __IOM uint32_t  IFCONFIG0;                    &bsol;*!< (@ 0x00000544) Interface configuration.                                   */
1773    __IM  uint32_t  RESERVED3[46];
1774    __IOM uint32_t  IFCONFIG1;                    &bsol;*!< (@ 0x00000600) Interface configuration.                                   */
1775    __IM  uint32_t  STATUS;                       &bsol;*!< (@ 0x00000604) Status register.                                           */
1776    __IM  uint32_t  RESERVED4[3];
1777    __IOM uint32_t  DPMDUR;                       &bsol;*!< (@ 0x00000614) Set the duration required to enter/exit deep
1778                                                                      power-down mode (DPM).                                     */
1779    __IM  uint32_t  RESERVED5[3];
1780    __IOM uint32_t  ADDRCONF;                     &bsol;*!< (@ 0x00000624) Extended address configuration.                            */
1781    __IM  uint32_t  RESERVED6[3];
1782    __IOM uint32_t  CINSTRCONF;                   &bsol;*!< (@ 0x00000634) Custom instruction configuration register.                 */
1783    __IOM uint32_t  CINSTRDAT0;                   &bsol;*!< (@ 0x00000638) Custom instruction data register 0.                        */
1784    __IOM uint32_t  CINSTRDAT1;                   &bsol;*!< (@ 0x0000063C) Custom instruction data register 1.                        */
1785    __IOM uint32_t  IFTIMING;                     &bsol;*!< (@ 0x00000640) SPI interface timing.                                      */
1786  } NRF_QSPI_Type;                                &bsol;*!< Size = 1604 (0x644)                                                       */
1787  typedef struct {                                &bsol;*!< (@ 0x5002A000) CC_HOST_RGF Structure                                      */
1788    __IM  uint32_t  RESERVED[1678];
1789    __IOM uint32_t  HOST_CRYPTOKEY_SEL;           &bsol;*!< (@ 0x00001A38) AES hardware key select                                    */
1790    __IM  uint32_t  RESERVED1[4];
1791    __IOM uint32_t  HOST_IOT_KPRTL_LOCK;          &bsol;*!< (@ 0x00001A4C) This write-once register is the K_PRTL lock register.
1792                                                                      When this register is set, K_PRTL can not
1793                                                                      be used and a zeroed key will be used instead.
1794                                                                      The value of this register is saved in the
1795                                                                      CRYPTOCELL AO power domain.                                */
1796    __IOM uint32_t  HOST_IOT_KDR0;                &bsol;*!< (@ 0x00001A50) This register holds bits 31:0 of K_DR. The value
1797                                                                      of this register is saved in the CRYPTOCELL
1798                                                                      AO power domain. Reading from this address
1799                                                                      returns the K_DR valid status indicating
1800                                                                      if K_DR is successfully retained.                          */
1801    __OM  uint32_t  HOST_IOT_KDR1;                &bsol;*!< (@ 0x00001A54) This register holds bits 63:32 of K_DR. The value
1802                                                                      of this register is saved in the CRYPTOCELL
1803                                                                      AO power domain.                                           */
1804    __OM  uint32_t  HOST_IOT_KDR2;                &bsol;*!< (@ 0x00001A58) This register holds bits 95:64 of K_DR. The value
1805                                                                      of this register is saved in the CRYPTOCELL
1806                                                                      AO power domain.                                           */
1807    __OM  uint32_t  HOST_IOT_KDR3;                &bsol;*!< (@ 0x00001A5C) This register holds bits 127:96 of K_DR. The
1808                                                                      value of this register is saved in the CRYPTOCELL
1809                                                                      AO power domain.                                           */
1810    __IOM uint32_t  HOST_IOT_LCS;                 &bsol;*!< (@ 0x00001A60) Controls lifecycle state (LCS) for CRYPTOCELL
1811                                                                      subsystem                                                  */
1812  } NRF_CC_HOST_RGF_Type;                         &bsol;*!< Size = 6756 (0x1a64)                                                      */
1813  typedef struct {                                &bsol;*!< (@ 0x5002A000) CRYPTOCELL Structure                                       */
1814    __IM  uint32_t  RESERVED[320];
1815    __IOM uint32_t  ENABLE;                       &bsol;*!< (@ 0x00000500) Enable CRYPTOCELL subsystem                                */
1816  } NRF_CRYPTOCELL_Type;                          &bsol;*!< Size = 1284 (0x504)                                                       */
1817  #define NRF_FICR_BASE               0x10000000UL
1818  #define NRF_UICR_BASE               0x10001000UL
1819  #define NRF_CLOCK_BASE              0x40000000UL
1820  #define NRF_POWER_BASE              0x40000000UL
1821  #define NRF_P0_BASE                 0x50000000UL
1822  #define NRF_P1_BASE                 0x50000300UL
1823  #define NRF_RADIO_BASE              0x40001000UL
1824  #define NRF_UART0_BASE              0x40002000UL
1825  #define NRF_UARTE0_BASE             0x40002000UL
1826  #define NRF_SPI0_BASE               0x40003000UL
1827  #define NRF_SPIM0_BASE              0x40003000UL
1828  #define NRF_SPIS0_BASE              0x40003000UL
1829  #define NRF_TWI0_BASE               0x40003000UL
1830  #define NRF_TWIM0_BASE              0x40003000UL
1831  #define NRF_TWIS0_BASE              0x40003000UL
1832  #define NRF_SPI1_BASE               0x40004000UL
1833  #define NRF_SPIM1_BASE              0x40004000UL
1834  #define NRF_SPIS1_BASE              0x40004000UL
1835  #define NRF_TWI1_BASE               0x40004000UL
1836  #define NRF_TWIM1_BASE              0x40004000UL
1837  #define NRF_TWIS1_BASE              0x40004000UL
1838  #define NRF_NFCT_BASE               0x40005000UL
1839  #define NRF_GPIOTE_BASE             0x40006000UL
1840  #define NRF_SAADC_BASE              0x40007000UL
1841  #define NRF_TIMER0_BASE             0x40008000UL
1842  #define NRF_TIMER1_BASE             0x40009000UL
1843  #define NRF_TIMER2_BASE             0x4000A000UL
1844  #define NRF_RTC0_BASE               0x4000B000UL
1845  #define NRF_TEMP_BASE               0x4000C000UL
1846  #define NRF_RNG_BASE                0x4000D000UL
1847  #define NRF_ECB_BASE                0x4000E000UL
1848  #define NRF_AAR_BASE                0x4000F000UL
1849  #define NRF_CCM_BASE                0x4000F000UL
1850  #define NRF_WDT_BASE                0x40010000UL
1851  #define NRF_RTC1_BASE               0x40011000UL
1852  #define NRF_QDEC_BASE               0x40012000UL
1853  #define NRF_COMP_BASE               0x40013000UL
1854  #define NRF_LPCOMP_BASE             0x40013000UL
1855  #define NRF_EGU0_BASE               0x40014000UL
1856  #define NRF_SWI0_BASE               0x40014000UL
1857  #define NRF_EGU1_BASE               0x40015000UL
1858  #define NRF_SWI1_BASE               0x40015000UL
1859  #define NRF_EGU2_BASE               0x40016000UL
1860  #define NRF_SWI2_BASE               0x40016000UL
1861  #define NRF_EGU3_BASE               0x40017000UL
1862  #define NRF_SWI3_BASE               0x40017000UL
1863  #define NRF_EGU4_BASE               0x40018000UL
1864  #define NRF_SWI4_BASE               0x40018000UL
1865  #define NRF_EGU5_BASE               0x40019000UL
1866  #define NRF_SWI5_BASE               0x40019000UL
1867  #define NRF_TIMER3_BASE             0x4001A000UL
1868  #define NRF_TIMER4_BASE             0x4001B000UL
1869  #define NRF_PWM0_BASE               0x4001C000UL
1870  #define NRF_PDM_BASE                0x4001D000UL
1871  #define NRF_ACL_BASE                0x4001E000UL
1872  #define NRF_NVMC_BASE               0x4001E000UL
1873  #define NRF_PPI_BASE                0x4001F000UL
1874  #define NRF_MWU_BASE                0x40020000UL
1875  #define NRF_PWM1_BASE               0x40021000UL
1876  #define NRF_PWM2_BASE               0x40022000UL
1877  #define NRF_SPI2_BASE               0x40023000UL
1878  #define NRF_SPIM2_BASE              0x40023000UL
1879  #define NRF_SPIS2_BASE              0x40023000UL
1880  #define NRF_RTC2_BASE               0x40024000UL
1881  #define NRF_I2S_BASE                0x40025000UL
1882  #define NRF_FPU_BASE                0x40026000UL
1883  #define NRF_USBD_BASE               0x40027000UL
1884  #define NRF_UARTE1_BASE             0x40028000UL
1885  #define NRF_QSPI_BASE               0x40029000UL
1886  #define NRF_CC_HOST_RGF_BASE        0x5002A000UL
1887  #define NRF_CRYPTOCELL_BASE         0x5002A000UL
1888  #define NRF_PWM3_BASE               0x4002D000UL
1889  #define NRF_SPIM3_BASE              0x4002F000UL
1890  #define NRF_FICR                    ((NRF_FICR_Type*)          NRF_FICR_BASE)
1891  #define NRF_UICR                    ((NRF_UICR_Type*)          NRF_UICR_BASE)
1892  #define NRF_CLOCK                   ((NRF_CLOCK_Type*)         NRF_CLOCK_BASE)
1893  #define NRF_POWER                   ((NRF_POWER_Type*)         NRF_POWER_BASE)
1894  #define NRF_P0                      ((NRF_GPIO_Type*)          NRF_P0_BASE)
1895  #define NRF_P1                      ((NRF_GPIO_Type*)          NRF_P1_BASE)
1896  #define NRF_RADIO                   ((NRF_RADIO_Type*)         NRF_RADIO_BASE)
1897  #define NRF_UART0                   ((NRF_UART_Type*)          NRF_UART0_BASE)
1898  #define NRF_UARTE0                  ((NRF_UARTE_Type*)         NRF_UARTE0_BASE)
1899  #define NRF_SPI0                    ((NRF_SPI_Type*)           NRF_SPI0_BASE)
1900  #define NRF_SPIM0                   ((NRF_SPIM_Type*)          NRF_SPIM0_BASE)
1901  #define NRF_SPIS0                   ((NRF_SPIS_Type*)          NRF_SPIS0_BASE)
1902  #define NRF_TWI0                    ((NRF_TWI_Type*)           NRF_TWI0_BASE)
1903  #define NRF_TWIM0                   ((NRF_TWIM_Type*)          NRF_TWIM0_BASE)
1904  #define NRF_TWIS0                   ((NRF_TWIS_Type*)          NRF_TWIS0_BASE)
1905  #define NRF_SPI1                    ((NRF_SPI_Type*)           NRF_SPI1_BASE)
1906  #define NRF_SPIM1                   ((NRF_SPIM_Type*)          NRF_SPIM1_BASE)
1907  #define NRF_SPIS1                   ((NRF_SPIS_Type*)          NRF_SPIS1_BASE)
1908  #define NRF_TWI1                    ((NRF_TWI_Type*)           NRF_TWI1_BASE)
1909  #define NRF_TWIM1                   ((NRF_TWIM_Type*)          NRF_TWIM1_BASE)
1910  #define NRF_TWIS1                   ((NRF_TWIS_Type*)          NRF_TWIS1_BASE)
1911  #define NRF_NFCT                    ((NRF_NFCT_Type*)          NRF_NFCT_BASE)
1912  #define NRF_GPIOTE                  ((NRF_GPIOTE_Type*)        NRF_GPIOTE_BASE)
1913  #define NRF_SAADC                   ((NRF_SAADC_Type*)         NRF_SAADC_BASE)
1914  #define NRF_TIMER0                  ((NRF_TIMER_Type*)         NRF_TIMER0_BASE)
1915  #define NRF_TIMER1                  ((NRF_TIMER_Type*)         NRF_TIMER1_BASE)
1916  #define NRF_TIMER2                  ((NRF_TIMER_Type*)         NRF_TIMER2_BASE)
1917  #define NRF_RTC0                    ((NRF_RTC_Type*)           NRF_RTC0_BASE)
1918  #define NRF_TEMP                    ((NRF_TEMP_Type*)          NRF_TEMP_BASE)
1919  #define NRF_RNG                     ((NRF_RNG_Type*)           NRF_RNG_BASE)
1920  #define NRF_ECB                     ((NRF_ECB_Type*)           NRF_ECB_BASE)
1921  #define NRF_AAR                     ((NRF_AAR_Type*)           NRF_AAR_BASE)
1922  #define NRF_CCM                     ((NRF_CCM_Type*)           NRF_CCM_BASE)
1923  #define NRF_WDT                     ((NRF_WDT_Type*)           NRF_WDT_BASE)
1924  #define NRF_RTC1                    ((NRF_RTC_Type*)           NRF_RTC1_BASE)
1925  #define NRF_QDEC                    ((NRF_QDEC_Type*)          NRF_QDEC_BASE)
1926  #define NRF_COMP                    ((NRF_COMP_Type*)          NRF_COMP_BASE)
1927  #define NRF_LPCOMP                  ((NRF_LPCOMP_Type*)        NRF_LPCOMP_BASE)
1928  #define NRF_EGU0                    ((NRF_EGU_Type*)           NRF_EGU0_BASE)
1929  #define NRF_SWI0                    ((NRF_SWI_Type*)           NRF_SWI0_BASE)
1930  #define NRF_EGU1                    ((NRF_EGU_Type*)           NRF_EGU1_BASE)
1931  #define NRF_SWI1                    ((NRF_SWI_Type*)           NRF_SWI1_BASE)
1932  #define NRF_EGU2                    ((NRF_EGU_Type*)           NRF_EGU2_BASE)
1933  #define NRF_SWI2                    ((NRF_SWI_Type*)           NRF_SWI2_BASE)
1934  #define NRF_EGU3                    ((NRF_EGU_Type*)           NRF_EGU3_BASE)
1935  #define NRF_SWI3                    ((NRF_SWI_Type*)           NRF_SWI3_BASE)
1936  #define NRF_EGU4                    ((NRF_EGU_Type*)           NRF_EGU4_BASE)
1937  #define NRF_SWI4                    ((NRF_SWI_Type*)           NRF_SWI4_BASE)
1938  #define NRF_EGU5                    ((NRF_EGU_Type*)           NRF_EGU5_BASE)
1939  #define NRF_SWI5                    ((NRF_SWI_Type*)           NRF_SWI5_BASE)
1940  #define NRF_TIMER3                  ((NRF_TIMER_Type*)         NRF_TIMER3_BASE)
1941  #define NRF_TIMER4                  ((NRF_TIMER_Type*)         NRF_TIMER4_BASE)
1942  #define NRF_PWM0                    ((NRF_PWM_Type*)           NRF_PWM0_BASE)
1943  #define NRF_PDM                     ((NRF_PDM_Type*)           NRF_PDM_BASE)
1944  #define NRF_ACL                     ((NRF_ACL_Type*)           NRF_ACL_BASE)
1945  #define NRF_NVMC                    ((NRF_NVMC_Type*)          NRF_NVMC_BASE)
1946  #define NRF_PPI                     ((NRF_PPI_Type*)           NRF_PPI_BASE)
1947  #define NRF_MWU                     ((NRF_MWU_Type*)           NRF_MWU_BASE)
1948  #define NRF_PWM1                    ((NRF_PWM_Type*)           NRF_PWM1_BASE)
1949  #define NRF_PWM2                    ((NRF_PWM_Type*)           NRF_PWM2_BASE)
1950  #define NRF_SPI2                    ((NRF_SPI_Type*)           NRF_SPI2_BASE)
1951  #define NRF_SPIM2                   ((NRF_SPIM_Type*)          NRF_SPIM2_BASE)
1952  #define NRF_SPIS2                   ((NRF_SPIS_Type*)          NRF_SPIS2_BASE)
1953  #define NRF_RTC2                    ((NRF_RTC_Type*)           NRF_RTC2_BASE)
1954  #define NRF_I2S                     ((NRF_I2S_Type*)           NRF_I2S_BASE)
1955  #define NRF_FPU                     ((NRF_FPU_Type*)           NRF_FPU_BASE)
1956  #define NRF_USBD                    ((NRF_USBD_Type*)          NRF_USBD_BASE)
1957  #define NRF_UARTE1                  ((NRF_UARTE_Type*)         NRF_UARTE1_BASE)
1958  #define NRF_QSPI                    ((NRF_QSPI_Type*)          NRF_QSPI_BASE)
1959  #define NRF_CC_HOST_RGF             ((NRF_CC_HOST_RGF_Type*)   NRF_CC_HOST_RGF_BASE)
1960  #define NRF_CRYPTOCELL              ((NRF_CRYPTOCELL_Type*)    NRF_CRYPTOCELL_BASE)
1961  #define NRF_PWM3                    ((NRF_PWM_Type*)           NRF_PWM3_BASE)
1962  #define NRF_SPIM3                   ((NRF_SPIM_Type*)          NRF_SPIM3_BASE)
1963  #if defined (__CC_ARM)
1964    #pragma pop
1965  #elif defined (__ICCARM__)
1966  #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
1967    #pragma clang diagnostic pop
1968  #elif defined (__GNUC__)
1969  #elif defined (__TMS470__)
1970  #elif defined (__TASKING__)
1971    #pragma warning restore
1972  #elif defined (__CSMC__)
1973  #endif
1974  #ifdef __cplusplus
1975  }
1976  #endif
1977  #endif &bsol;* NRF52840_H */
</code></pre>
        </div>
    
        <!-- The Modal -->
        <div id="myModal" class="modal">
            <div class="modal-content">
                <span class="row close">&times;</span>
                <div class='row'>
                    <div class="column" style="font-weight: bold;text-decoration: underline">Fragment from Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrf52840.h</div>
                    <div class="column" style="font-weight: bold;text-decoration: underline">Fragment from Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrf52840.h</div>
                </div>
                <div class="column column_space"><pre><code>1141                                                                      SET[n] and CLR[n] tasks and IN[n] event                    */
1142  } NRF_GPIOTE_Type;                              &bsol;*!< Size = 1328 (0x530)                                                       */
1143  typedef struct {                                &bsol;*!< (@ 0x40007000) SAADC Structure                                            */
1144    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Starts the SAADC and prepares the result buffer
1145                                                                      in RAM                                                     */
1146    __OM  uint32_t  TASKS_SAMPLE;                 &bsol;*!< (@ 0x00000004) Takes one SAADC sample                                     */
</pre></code></div>
                <div class="column column_space"><pre><code>1141                                                                      SET[n] and CLR[n] tasks and IN[n] event                    */
1142  } NRF_GPIOTE_Type;                              &bsol;*!< Size = 1328 (0x530)                                                       */
1143  typedef struct {                                &bsol;*!< (@ 0x40007000) SAADC Structure                                            */
1144    __OM  uint32_t  TASKS_START;                  &bsol;*!< (@ 0x00000000) Starts the SAADC and prepares the result buffer
1145                                                                      in RAM                                                     */
1146    __OM  uint32_t  TASKS_SAMPLE;                 &bsol;*!< (@ 0x00000004) Takes one SAADC sample                                     */
</pre></code></div>
            </div>
        </div>
        <script>
        // Get the modal
        var modal = document.getElementById("myModal");
        
        // Get the button that opens the modal
        var btn = document.getElementById("myBtn");
        
        // Get the <span> element that closes the modal
        var span = document.getElementsByClassName("close")[0];
        
        // When the user clicks the button, open the modal
        function openModal(){
          modal.style.display = "block";
        }
        
        // When the user clicks on <span> (x), close the modal
        span.onclick = function() {
        modal.style.display = "none";
        }
        
        // When the user clicks anywhere outside of the modal, close it
        window.onclick = function(event) {
        if (event.target == modal) {
        modal.style.display = "none";
        } }
        
        </script>
    </body>
    </html>
    