# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-13.10"
module \always02
  attribute \src "dut.sv:7.1-11.4"
  wire width 4 $0\count[3:0]
  attribute \src "dut.sv:8.11-8.20"
  wire width 32 $add$dut.sv:8$2_Y
  attribute \src "dut.sv:3.7-3.12"
  wire input 1 \clock
  attribute \src "dut.sv:4.14-4.19"
  wire width 4 output 3 \count
  attribute \src "dut.sv:3.14-3.19"
  wire input 2 \reset
  attribute \src "dut.sv:8.11-8.20"
  cell $add $add$dut.sv:8$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \count
    connect \B 1
    connect \Y $add$dut.sv:8$2_Y
  end
  attribute \src "dut.sv:7.1-11.4"
  process $proc$dut.sv:7$1
    assign { } { }
    assign $0\count[3:0] $add$dut.sv:8$2_Y [3:0]
    attribute \src "dut.sv:9.2-10.14"
    switch \reset
      attribute \src "dut.sv:9.6-9.11"
      case 1'1
        assign $0\count[3:0] 4'0000
      case 
    end
    sync posedge \clock
      update \count $0\count[3:0]
  end
end
