/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [8:0] _08_;
  wire [5:0] _09_;
  reg [7:0] _10_;
  wire [3:0] _11_;
  wire [7:0] _12_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_26z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [21:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_9z[2] ? celloutsig_0_6z[2] : celloutsig_0_3z;
  assign celloutsig_1_10z = !(celloutsig_1_0z[3] ? celloutsig_1_5z : celloutsig_1_2z);
  assign celloutsig_0_80z = ~(celloutsig_0_18z | celloutsig_0_3z);
  assign celloutsig_1_4z = ~(celloutsig_1_2z | celloutsig_1_2z);
  assign celloutsig_0_30z = ~((celloutsig_0_19z | celloutsig_0_12z) & celloutsig_0_26z);
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_4z) & celloutsig_1_4z);
  assign celloutsig_0_18z = ~((_06_ | celloutsig_0_7z) & (celloutsig_0_8z | celloutsig_0_17z[7]));
  assign celloutsig_1_18z = celloutsig_1_4z ^ celloutsig_1_9z[8];
  assign celloutsig_0_8z = ~(celloutsig_0_4z[0] ^ in_data[55]);
  assign celloutsig_1_7z = ~(celloutsig_1_5z ^ celloutsig_1_2z);
  assign celloutsig_1_16z = ~(celloutsig_1_4z ^ celloutsig_1_12z);
  assign celloutsig_1_0z = in_data[108:100] + in_data[116:108];
  reg [8:0] _25_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _25_ <= 9'h000;
    else _25_ <= { in_data[75:68], celloutsig_0_0z };
  assign { _06_, _08_[7:0] } = _25_;
  reg [5:0] _26_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _26_ <= 6'h00;
    else _26_ <= { celloutsig_0_30z, _09_[4:2], _03_, _07_ };
  assign out_data[37:32] = _26_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _10_ <= 8'h00;
    else _10_ <= { celloutsig_1_3z[9:7], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z };
  reg [4:0] _28_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _28_ <= 5'h00;
    else _28_ <= celloutsig_0_4z[18:14];
  assign { _09_[4:2], _03_, _07_ } = _28_;
  reg [3:0] _29_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _29_ <= 4'h0;
    else _29_ <= { celloutsig_0_6z[4], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z };
  assign { _00_, _11_[2:1], _05_ } = _29_;
  reg [7:0] _30_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _30_ <= 8'h00;
    else _30_ <= in_data[48:41];
  assign { _01_, _12_[6:5], _02_, _04_, _12_[2:0] } = _30_;
  assign celloutsig_0_4z = { _01_, _12_[6:5], celloutsig_0_0z, _06_, _08_[7:0], _06_, _08_[7:0] } / { 1'h1, _08_[4], celloutsig_0_3z, celloutsig_0_0z, _01_, _12_[6:5], _02_, _04_, _12_[2:0], _01_, _12_[6:5], _02_, _04_, _12_[2:0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_5z, _06_, _08_[7:0] } == { celloutsig_0_4z[10:7], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_2z = { celloutsig_1_0z[4:2], celloutsig_1_1z } == celloutsig_1_0z[8:5];
  assign celloutsig_0_26z = { celloutsig_0_17z[8:4], celloutsig_0_8z } == celloutsig_0_17z[5:0];
  assign celloutsig_0_3z = { in_data[62:60], celloutsig_0_0z } >= _08_[4:1];
  assign celloutsig_1_11z = { in_data[132:119], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z } >= { _10_[1:0], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_4z, celloutsig_1_3z[16:1], 1'h0, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z } >= { celloutsig_1_0z[3:0], celloutsig_1_3z[16:1], 1'h0 };
  assign celloutsig_0_15z = { in_data[13:0], celloutsig_0_0z } >= { _01_, _12_[6:5], _02_, _04_, _12_[2], celloutsig_0_3z, _01_, _12_[6:5], _02_, _04_, _12_[2:0] };
  assign celloutsig_1_19z = { celloutsig_1_9z[16:14], celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_15z, _10_, celloutsig_1_15z, celloutsig_1_12z } <= { celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_12z, _10_, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_18z, celloutsig_1_13z, celloutsig_1_18z };
  assign celloutsig_0_5z = ! { _08_[5:2], _01_, _12_[6:5], _02_, _04_, _12_[2:0], celloutsig_0_3z };
  assign celloutsig_0_19z = ! { celloutsig_0_17z[2:1], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_18z, _01_, _12_[6:5], _02_, _04_, _12_[2:0], _00_, _11_[2:1], _05_, _09_[4:2], _03_, _07_, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_12z = celloutsig_0_4z[12:4] || { celloutsig_0_4z[19], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_8z, _06_, _08_[7:0], celloutsig_0_3z, celloutsig_0_11z } || { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, _06_, _08_[7:0] };
  assign celloutsig_1_13z = { celloutsig_1_9z[1], _10_ } < { _10_[7:1], celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_1_15z = in_data[132:126] < celloutsig_1_0z[7:1];
  assign celloutsig_1_17z = celloutsig_1_10z & ~(in_data[179]);
  assign celloutsig_0_16z = celloutsig_0_4z[10:2] * { celloutsig_0_4z[9:2], celloutsig_0_14z };
  assign celloutsig_1_9z = in_data[173] ? { in_data[142:127], celloutsig_1_1z } : { celloutsig_1_3z[10:2], celloutsig_1_8z };
  assign celloutsig_0_6z = ~ celloutsig_0_4z[17:12];
  assign celloutsig_1_8z = ~ { celloutsig_1_3z[9:3], celloutsig_1_2z };
  assign celloutsig_1_1z = | celloutsig_1_0z[8:5];
  assign celloutsig_0_9z = { celloutsig_0_4z[10:5], celloutsig_0_8z, celloutsig_0_3z } >>> { celloutsig_0_4z[19:18], celloutsig_0_6z };
  assign celloutsig_0_17z = { in_data[87:86], _09_[4:2], _03_, _07_, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_12z } - { celloutsig_0_16z[5:0], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_0z = ~((in_data[56] & in_data[81]) | in_data[86]);
  assign celloutsig_1_3z[16:1] = in_data[181:166] ^ { celloutsig_1_0z[4:1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign _08_[8] = _06_;
  assign { _09_[5], _09_[1:0] } = { celloutsig_0_30z, _03_, _07_ };
  assign { _11_[3], _11_[0] } = { _00_, _05_ };
  assign { _12_[7], _12_[4:3] } = { _01_, _02_, _04_ };
  assign celloutsig_1_3z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z };
endmodule
