Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun May 25 18:33:10 2025
| Host         : Samaritan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nanoprocessor_timing_summary_routed.rpt -pb Nanoprocessor_timing_summary_routed.pb -rpx Nanoprocessor_timing_summary_routed.rpx -warn_on_violation
| Design       : Nanoprocessor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: Programming_Counter/PC_reg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Programming_Counter/PC_reg_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Programming_Counter/PC_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: RegisterBank/Reg7/Q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: RegisterBank/Reg7/Q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: RegisterBank/Reg7/Q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: RegisterBank/Reg7/Q_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Slow_Clock/clk_status_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 59 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.868        0.000                      0                   54        0.322        0.000                      0                   54        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.868        0.000                      0                   54        0.322        0.000                      0                   54        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 1.138ns (25.001%)  route 3.414ns (74.999%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553     5.074    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  Slow_Clock/count_reg[22]/Q
                         net (fo=2, routed)           1.008     6.600    Slow_Clock/count[22]
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.724 f  Slow_Clock/count[0]_i_7/O
                         net (fo=1, routed)           0.433     7.157    Slow_Clock/count[0]_i_7_n_0
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.281 f  Slow_Clock/count[0]_i_6/O
                         net (fo=1, routed)           0.434     7.715    Slow_Clock/count[0]_i_6_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.839 f  Slow_Clock/count[0]_i_3/O
                         net (fo=1, routed)           0.405     8.245    Slow_Clock/count[0]_i_3_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.369 f  Slow_Clock/count[0]_i_2/O
                         net (fo=3, routed)           0.160     8.529    Slow_Clock/count[0]_i_2_n_0
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  Slow_Clock/count[26]_i_1/O
                         net (fo=26, routed)          0.973     9.626    Slow_Clock/count[26]_i_1_n_0
    SLICE_X54Y27         FDRE                                         r  Slow_Clock/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.438    14.779    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  Slow_Clock/count_reg[25]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y27         FDRE (Setup_fdre_C_R)       -0.524    14.494    Slow_Clock/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 1.138ns (25.001%)  route 3.414ns (74.999%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553     5.074    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  Slow_Clock/count_reg[22]/Q
                         net (fo=2, routed)           1.008     6.600    Slow_Clock/count[22]
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.724 f  Slow_Clock/count[0]_i_7/O
                         net (fo=1, routed)           0.433     7.157    Slow_Clock/count[0]_i_7_n_0
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.281 f  Slow_Clock/count[0]_i_6/O
                         net (fo=1, routed)           0.434     7.715    Slow_Clock/count[0]_i_6_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.839 f  Slow_Clock/count[0]_i_3/O
                         net (fo=1, routed)           0.405     8.245    Slow_Clock/count[0]_i_3_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.369 f  Slow_Clock/count[0]_i_2/O
                         net (fo=3, routed)           0.160     8.529    Slow_Clock/count[0]_i_2_n_0
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  Slow_Clock/count[26]_i_1/O
                         net (fo=26, routed)          0.973     9.626    Slow_Clock/count[26]_i_1_n_0
    SLICE_X54Y27         FDRE                                         r  Slow_Clock/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.438    14.779    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  Slow_Clock/count_reg[26]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y27         FDRE (Setup_fdre_C_R)       -0.524    14.494    Slow_Clock/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.138ns (25.785%)  route 3.275ns (74.215%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553     5.074    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  Slow_Clock/count_reg[22]/Q
                         net (fo=2, routed)           1.008     6.600    Slow_Clock/count[22]
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.724 f  Slow_Clock/count[0]_i_7/O
                         net (fo=1, routed)           0.433     7.157    Slow_Clock/count[0]_i_7_n_0
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.281 f  Slow_Clock/count[0]_i_6/O
                         net (fo=1, routed)           0.434     7.715    Slow_Clock/count[0]_i_6_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.839 f  Slow_Clock/count[0]_i_3/O
                         net (fo=1, routed)           0.405     8.245    Slow_Clock/count[0]_i_3_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.369 f  Slow_Clock/count[0]_i_2/O
                         net (fo=3, routed)           0.160     8.529    Slow_Clock/count[0]_i_2_n_0
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  Slow_Clock/count[26]_i_1/O
                         net (fo=26, routed)          0.835     9.488    Slow_Clock/count[26]_i_1_n_0
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.437    14.778    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[21]/C
                         clock pessimism              0.296    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X54Y26         FDRE (Setup_fdre_C_R)       -0.524    14.515    Slow_Clock/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.138ns (25.785%)  route 3.275ns (74.215%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553     5.074    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  Slow_Clock/count_reg[22]/Q
                         net (fo=2, routed)           1.008     6.600    Slow_Clock/count[22]
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.724 f  Slow_Clock/count[0]_i_7/O
                         net (fo=1, routed)           0.433     7.157    Slow_Clock/count[0]_i_7_n_0
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.281 f  Slow_Clock/count[0]_i_6/O
                         net (fo=1, routed)           0.434     7.715    Slow_Clock/count[0]_i_6_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.839 f  Slow_Clock/count[0]_i_3/O
                         net (fo=1, routed)           0.405     8.245    Slow_Clock/count[0]_i_3_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.369 f  Slow_Clock/count[0]_i_2/O
                         net (fo=3, routed)           0.160     8.529    Slow_Clock/count[0]_i_2_n_0
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  Slow_Clock/count[26]_i_1/O
                         net (fo=26, routed)          0.835     9.488    Slow_Clock/count[26]_i_1_n_0
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.437    14.778    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[22]/C
                         clock pessimism              0.296    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X54Y26         FDRE (Setup_fdre_C_R)       -0.524    14.515    Slow_Clock/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.138ns (25.785%)  route 3.275ns (74.215%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553     5.074    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  Slow_Clock/count_reg[22]/Q
                         net (fo=2, routed)           1.008     6.600    Slow_Clock/count[22]
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.724 f  Slow_Clock/count[0]_i_7/O
                         net (fo=1, routed)           0.433     7.157    Slow_Clock/count[0]_i_7_n_0
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.281 f  Slow_Clock/count[0]_i_6/O
                         net (fo=1, routed)           0.434     7.715    Slow_Clock/count[0]_i_6_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.839 f  Slow_Clock/count[0]_i_3/O
                         net (fo=1, routed)           0.405     8.245    Slow_Clock/count[0]_i_3_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.369 f  Slow_Clock/count[0]_i_2/O
                         net (fo=3, routed)           0.160     8.529    Slow_Clock/count[0]_i_2_n_0
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  Slow_Clock/count[26]_i_1/O
                         net (fo=26, routed)          0.835     9.488    Slow_Clock/count[26]_i_1_n_0
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.437    14.778    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[23]/C
                         clock pessimism              0.296    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X54Y26         FDRE (Setup_fdre_C_R)       -0.524    14.515    Slow_Clock/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.138ns (25.785%)  route 3.275ns (74.215%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553     5.074    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  Slow_Clock/count_reg[22]/Q
                         net (fo=2, routed)           1.008     6.600    Slow_Clock/count[22]
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.724 f  Slow_Clock/count[0]_i_7/O
                         net (fo=1, routed)           0.433     7.157    Slow_Clock/count[0]_i_7_n_0
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.281 f  Slow_Clock/count[0]_i_6/O
                         net (fo=1, routed)           0.434     7.715    Slow_Clock/count[0]_i_6_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.839 f  Slow_Clock/count[0]_i_3/O
                         net (fo=1, routed)           0.405     8.245    Slow_Clock/count[0]_i_3_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.369 f  Slow_Clock/count[0]_i_2/O
                         net (fo=3, routed)           0.160     8.529    Slow_Clock/count[0]_i_2_n_0
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  Slow_Clock/count[26]_i_1/O
                         net (fo=26, routed)          0.835     9.488    Slow_Clock/count[26]_i_1_n_0
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.437    14.778    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[24]/C
                         clock pessimism              0.296    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X54Y26         FDRE (Setup_fdre_C_R)       -0.524    14.515    Slow_Clock/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.138ns (26.682%)  route 3.127ns (73.318%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553     5.074    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  Slow_Clock/count_reg[22]/Q
                         net (fo=2, routed)           1.008     6.600    Slow_Clock/count[22]
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.724 f  Slow_Clock/count[0]_i_7/O
                         net (fo=1, routed)           0.433     7.157    Slow_Clock/count[0]_i_7_n_0
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.281 f  Slow_Clock/count[0]_i_6/O
                         net (fo=1, routed)           0.434     7.715    Slow_Clock/count[0]_i_6_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.839 f  Slow_Clock/count[0]_i_3/O
                         net (fo=1, routed)           0.405     8.245    Slow_Clock/count[0]_i_3_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.369 f  Slow_Clock/count[0]_i_2/O
                         net (fo=3, routed)           0.160     8.529    Slow_Clock/count[0]_i_2_n_0
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  Slow_Clock/count[26]_i_1/O
                         net (fo=26, routed)          0.687     9.339    Slow_Clock/count[26]_i_1_n_0
    SLICE_X54Y25         FDRE                                         r  Slow_Clock/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  Slow_Clock/count_reg[17]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y25         FDRE (Setup_fdre_C_R)       -0.524    14.491    Slow_Clock/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.138ns (26.682%)  route 3.127ns (73.318%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553     5.074    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  Slow_Clock/count_reg[22]/Q
                         net (fo=2, routed)           1.008     6.600    Slow_Clock/count[22]
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.724 f  Slow_Clock/count[0]_i_7/O
                         net (fo=1, routed)           0.433     7.157    Slow_Clock/count[0]_i_7_n_0
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.281 f  Slow_Clock/count[0]_i_6/O
                         net (fo=1, routed)           0.434     7.715    Slow_Clock/count[0]_i_6_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.839 f  Slow_Clock/count[0]_i_3/O
                         net (fo=1, routed)           0.405     8.245    Slow_Clock/count[0]_i_3_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.369 f  Slow_Clock/count[0]_i_2/O
                         net (fo=3, routed)           0.160     8.529    Slow_Clock/count[0]_i_2_n_0
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  Slow_Clock/count[26]_i_1/O
                         net (fo=26, routed)          0.687     9.339    Slow_Clock/count[26]_i_1_n_0
    SLICE_X54Y25         FDRE                                         r  Slow_Clock/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  Slow_Clock/count_reg[18]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y25         FDRE (Setup_fdre_C_R)       -0.524    14.491    Slow_Clock/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.138ns (26.682%)  route 3.127ns (73.318%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553     5.074    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  Slow_Clock/count_reg[22]/Q
                         net (fo=2, routed)           1.008     6.600    Slow_Clock/count[22]
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.724 f  Slow_Clock/count[0]_i_7/O
                         net (fo=1, routed)           0.433     7.157    Slow_Clock/count[0]_i_7_n_0
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.281 f  Slow_Clock/count[0]_i_6/O
                         net (fo=1, routed)           0.434     7.715    Slow_Clock/count[0]_i_6_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.839 f  Slow_Clock/count[0]_i_3/O
                         net (fo=1, routed)           0.405     8.245    Slow_Clock/count[0]_i_3_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.369 f  Slow_Clock/count[0]_i_2/O
                         net (fo=3, routed)           0.160     8.529    Slow_Clock/count[0]_i_2_n_0
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  Slow_Clock/count[26]_i_1/O
                         net (fo=26, routed)          0.687     9.339    Slow_Clock/count[26]_i_1_n_0
    SLICE_X54Y25         FDRE                                         r  Slow_Clock/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  Slow_Clock/count_reg[19]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y25         FDRE (Setup_fdre_C_R)       -0.524    14.491    Slow_Clock/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 Slow_Clock/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.138ns (26.682%)  route 3.127ns (73.318%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553     5.074    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  Slow_Clock/count_reg[22]/Q
                         net (fo=2, routed)           1.008     6.600    Slow_Clock/count[22]
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.724 f  Slow_Clock/count[0]_i_7/O
                         net (fo=1, routed)           0.433     7.157    Slow_Clock/count[0]_i_7_n_0
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.281 f  Slow_Clock/count[0]_i_6/O
                         net (fo=1, routed)           0.434     7.715    Slow_Clock/count[0]_i_6_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.839 f  Slow_Clock/count[0]_i_3/O
                         net (fo=1, routed)           0.405     8.245    Slow_Clock/count[0]_i_3_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.369 f  Slow_Clock/count[0]_i_2/O
                         net (fo=3, routed)           0.160     8.529    Slow_Clock/count[0]_i_2_n_0
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.653 r  Slow_Clock/count[26]_i_1/O
                         net (fo=26, routed)          0.687     9.339    Slow_Clock/count[26]_i_1_n_0
    SLICE_X54Y25         FDRE                                         r  Slow_Clock/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  Slow_Clock/count_reg[20]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y25         FDRE (Setup_fdre_C_R)       -0.524    14.491    Slow_Clock/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.279ns (61.121%)  route 0.177ns (38.879%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.556     1.439    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  Slow_Clock/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Slow_Clock/count_reg[1]/Q
                         net (fo=2, routed)           0.177     1.781    Slow_Clock/count[1]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.896 r  Slow_Clock/plusOp_carry/O[0]
                         net (fo=1, routed)           0.000     1.896    Slow_Clock/data0[1]
    SLICE_X54Y21         FDRE                                         r  Slow_Clock/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.825     1.952    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  Slow_Clock/count_reg[1]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X54Y21         FDRE (Hold_fdre_C_D)         0.134     1.573    Slow_Clock/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.554     1.437    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  Slow_Clock/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  Slow_Clock/count_reg[12]/Q
                         net (fo=2, routed)           0.184     1.785    Slow_Clock/count[12]
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.894 r  Slow_Clock/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.894    Slow_Clock/data0[12]
    SLICE_X54Y23         FDRE                                         r  Slow_Clock/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.822     1.949    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  Slow_Clock/count_reg[12]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X54Y23         FDRE (Hold_fdre_C_D)         0.134     1.571    Slow_Clock/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.279ns (60.847%)  route 0.180ns (39.153%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.556     1.439    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  Slow_Clock/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Slow_Clock/count_reg[5]/Q
                         net (fo=2, routed)           0.180     1.783    Slow_Clock/count[5]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  Slow_Clock/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.898    Slow_Clock/data0[5]
    SLICE_X54Y22         FDRE                                         r  Slow_Clock/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.824     1.951    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  Slow_Clock/count_reg[5]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.134     1.573    Slow_Clock/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.554     1.437    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  Slow_Clock/count_reg[21]/Q
                         net (fo=2, routed)           0.183     1.784    Slow_Clock/count[21]
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.899 r  Slow_Clock/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.899    Slow_Clock/data0[21]
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.822     1.949    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[21]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.134     1.571    Slow_Clock/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.556     1.439    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  Slow_Clock/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Slow_Clock/count_reg[25]/Q
                         net (fo=2, routed)           0.183     1.786    Slow_Clock/count[25]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.901 r  Slow_Clock/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.901    Slow_Clock/data0[25]
    SLICE_X54Y27         FDRE                                         r  Slow_Clock/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.824     1.951    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  Slow_Clock/count_reg[25]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X54Y27         FDRE (Hold_fdre_C_D)         0.134     1.573    Slow_Clock/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.553     1.436    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  Slow_Clock/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  Slow_Clock/count_reg[13]/Q
                         net (fo=2, routed)           0.183     1.783    Slow_Clock/count[13]
    SLICE_X54Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  Slow_Clock/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.898    Slow_Clock/data0[13]
    SLICE_X54Y24         FDRE                                         r  Slow_Clock/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.821     1.948    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  Slow_Clock/count_reg[13]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X54Y24         FDRE (Hold_fdre_C_D)         0.134     1.570    Slow_Clock/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.273ns (56.518%)  route 0.210ns (43.482%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.554     1.437    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  Slow_Clock/count_reg[24]/Q
                         net (fo=2, routed)           0.210     1.811    Slow_Clock/count[24]
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.920 r  Slow_Clock/plusOp_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.920    Slow_Clock/data0[24]
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.822     1.949    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Slow_Clock/count_reg[24]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.134     1.571    Slow_Clock/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.273ns (56.518%)  route 0.210ns (43.482%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.553     1.436    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  Slow_Clock/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  Slow_Clock/count_reg[20]/Q
                         net (fo=2, routed)           0.210     1.810    Slow_Clock/count[20]
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.919 r  Slow_Clock/plusOp_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.919    Slow_Clock/data0[20]
    SLICE_X54Y25         FDRE                                         r  Slow_Clock/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.821     1.948    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  Slow_Clock/count_reg[20]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X54Y25         FDRE (Hold_fdre_C_D)         0.134     1.570    Slow_Clock/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.273ns (56.398%)  route 0.211ns (43.602%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.556     1.439    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  Slow_Clock/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Slow_Clock/count_reg[8]/Q
                         net (fo=2, routed)           0.211     1.814    Slow_Clock/count[8]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.923 r  Slow_Clock/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.923    Slow_Clock/data0[8]
    SLICE_X54Y22         FDRE                                         r  Slow_Clock/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.824     1.951    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  Slow_Clock/count_reg[8]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.134     1.573    Slow_Clock/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 Slow_Clock/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.273ns (56.398%)  route 0.211ns (43.602%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.556     1.439    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  Slow_Clock/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Slow_Clock/count_reg[4]/Q
                         net (fo=2, routed)           0.211     1.814    Slow_Clock/count[4]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.923 r  Slow_Clock/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     1.923    Slow_Clock/data0[4]
    SLICE_X54Y21         FDRE                                         r  Slow_Clock/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.825     1.952    Slow_Clock/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  Slow_Clock/count_reg[4]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X54Y21         FDRE (Hold_fdre_C_D)         0.134     1.573    Slow_Clock/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y22   Slow_Clock/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y22   Slow_Clock/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y23   Slow_Clock/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y23   Slow_Clock/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y23   Slow_Clock/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   Slow_Clock/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   Slow_Clock/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   Slow_Clock/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   Slow_Clock/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Slow_Clock/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Slow_Clock/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Slow_Clock/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Slow_Clock/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y25   Slow_Clock/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y25   Slow_Clock/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y25   Slow_Clock/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y25   Slow_Clock/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y22   Slow_Clock/clk_status_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y22   Slow_Clock/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y22   Slow_Clock/clk_status_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y22   Slow_Clock/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   Slow_Clock/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y27   Slow_Clock/count_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y27   Slow_Clock/count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   Slow_Clock/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   Slow_Clock/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   Slow_Clock/count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   Slow_Clock/count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   Slow_Clock/count_reg[6]/C



