
synthesis -f "FipsyBaseline_Implementation_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Sun Dec 22 12:11:13 2024


Command Line:  synthesis -f FipsyBaseline_Implementation_lattice.synproj -gui 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is QFN32.
The -d option is LCMXO2-1200HC.
Using package QFN32.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-1200HC

### Package : QFN32

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = Fipsy_Top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/enact/Projects/VGA (searchpath added)
-p C:/Program Files/Lattice/diamond/3.13/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/enact/Projects/VGA/Implementation (searchpath added)
-p C:/Users/enact/Projects/VGA (searchpath added)
Verilog design file = C:/Users/enact/Projects/VGA/Source/Fipsy_Top.v
Verilog design file = C:/Users/enact/Projects/VGA/VGA.v
Verilog design file = C:/Users/enact/Projects/VGA/clock_divider.v
NGD file = FipsyBaseline_Implementation.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/enact/projects/vga/source/fipsy_top.v. VERI-1482
    <postMsg mid="35901116" type="Warning" dynamic="2" navigation="2" arg0="c:/users/enact/projects/vga/source/fipsy_top.v(55): " arg1="PIN19" arg2="c:/users/enact/projects/vga/source/fipsy_top.v" arg3="55"  />
    <postMsg mid="35901329" type="Warning" dynamic="2" navigation="2" arg0="c:/users/enact/projects/vga/source/fipsy_top.v(55): " arg1="PIN19" arg2="c:/users/enact/projects/vga/source/fipsy_top.v" arg3="55"  />
Analyzing Verilog file c:/users/enact/projects/vga/vga.v. VERI-1482
Analyzing Verilog file c:/users/enact/projects/vga/clock_divider.v. VERI-1482
Analyzing Verilog file C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): Fipsy_Top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/enact/projects/vga/source/fipsy_top.v(45): " arg1="Fipsy_Top" arg2="c:/users/enact/projects/vga/source/fipsy_top.v" arg3="45"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): " arg1="OSCH(NOM_FREQ=&quot;38&quot;)" arg2="C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1793"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/enact/projects/vga/clock_divider.v(1): " arg1="ClockDivider" arg2="c:/users/enact/projects/vga/clock_divider.v" arg3="1"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/enact/projects/vga/clock_divider.v(9): " arg1="32" arg2="7" arg3="c:/users/enact/projects/vga/clock_divider.v" arg4="9"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/enact/projects/vga/vga.v(2): " arg1="VGA" arg2="c:/users/enact/projects/vga/vga.v" arg3="2"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/enact/projects/vga/vga.v(89): " arg1="32" arg2="3" arg3="c:/users/enact/projects/vga/vga.v" arg4="89"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/enact/projects/vga/vga.v(90): " arg1="32" arg2="3" arg3="c:/users/enact/projects/vga/vga.v" arg4="90"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/enact/projects/vga/vga.v(91): " arg1="32" arg2="3" arg3="c:/users/enact/projects/vga/vga.v" arg4="91"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/enact/projects/vga/vga.v(114): " arg1="32" arg2="10" arg3="c:/users/enact/projects/vga/vga.v" arg4="114"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/enact/projects/vga/vga.v(117): " arg1="32" arg2="10" arg3="c:/users/enact/projects/vga/vga.v" arg4="117"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/enact/projects/vga/vga.v(127): " arg1="32" arg2="24" arg3="c:/users/enact/projects/vga/vga.v" arg4="127"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/enact/projects/vga/vga.v(143): " arg1="32" arg2="10" arg3="c:/users/enact/projects/vga/vga.v" arg4="143"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/enact/projects/vga/vga.v(146): " arg1="32" arg2="4" arg3="c:/users/enact/projects/vga/vga.v" arg4="146"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/enact/projects/vga/vga.v(153): " arg1="32" arg2="10" arg3="c:/users/enact/projects/vga/vga.v" arg4="153"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/enact/projects/vga/vga.v(156): " arg1="32" arg2="4" arg3="c:/users/enact/projects/vga/vga.v" arg4="156"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/enact/projects/vga/vga.v(162): " arg1="32" arg2="10" arg3="c:/users/enact/projects/vga/vga.v" arg4="162"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/enact/projects/vga/vga.v(166): " arg1="32" arg2="10" arg3="c:/users/enact/projects/vga/vga.v" arg4="166"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/enact/projects/vga/vga.v(169): " arg1="32" arg2="10" arg3="c:/users/enact/projects/vga/vga.v" arg4="169"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/enact/projects/vga/vga.v(170): " arg1="32" arg2="10" arg3="c:/users/enact/projects/vga/vga.v" arg4="170"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/enact/projects/vga/vga.v(171): " arg1="32" arg2="10" arg3="c:/users/enact/projects/vga/vga.v" arg4="171"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/enact/projects/vga/vga.v(172): " arg1="32" arg2="10" arg3="c:/users/enact/projects/vga/vga.v" arg4="172"  />
Last elaborated design is Fipsy_Top()
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = Fipsy_Top.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="red[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="red[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="red[0]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="green[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="green[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="green[0]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="blue[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="blue[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="blue[0]"  />



    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\vga_inst/game_state"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\vga_inst/ball_y_i0"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\vga_inst/ball_x_i0"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\vga_inst/ball_x_i6"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\vga_inst/ball_x_i8"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\vga_inst/ball_y_i4"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\vga_inst/ball_y_i5"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\vga_inst/ball_y_i6"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\vga_inst/ball_y_i7"  />
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in Fipsy_Top_drc.log.
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    407 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file FipsyBaseline_Implementation.ngd.

################### Begin Area Report (Fipsy_Top)######################
Number of register bits => 115 of 1346 (8 % )
CCU2D => 132
FD1P3AX => 45
FD1P3AY => 4
FD1P3IX => 36
FD1P3JX => 2
FD1S3AX => 13
FD1S3AY => 8
FD1S3IX => 7
GSR => 1
IB => 4
LUT4 => 144
OB => 6
OSCH => 1
PFUMX => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : Clk_25MHz_inst/clk, loads : 64
  Net : INTERNAL_OSC, loads : 53
Clock Enable Nets
Number of Clock Enables: 8
Top 8 highest fanout Clock Enables:
  Net : vga_inst/ball_x_9__N_222, loads : 22
  Net : vga_inst/INTERNAL_OSC_enable_45, loads : 21
  Net : vga_inst/clk_enable_22, loads : 12
  Net : vga_inst/clk_enable_13, loads : 12
  Net : INTERNAL_OSC_enable_44, loads : 2
  Net : vga_inst/clk_enable_2, loads : 1
  Net : vga_inst/clk_enable_1, loads : 1
  Net : INTERNAL_OSC_enable_43, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : INTERNAL_OSC_enable_44, loads : 36
  Net : vga_inst/n2543, loads : 24
  Net : vga_inst/ball_x_9__N_222, loads : 22
  Net : vga_inst/game_state_0, loads : 22
  Net : vga_inst/INTERNAL_OSC_enable_45, loads : 21
  Net : vga_inst/clk_enable_13, loads : 12
  Net : vga_inst/clk_enable_22, loads : 12
  Net : vga_inst/n1119, loads : 11
  Net : vga_inst/n1047, loads : 11
  Net : vga_inst/n1200, loads : 10
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk]                     |  200.000 MHz|   55.894 MHz|    12 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets INTERNAL_OSC]            |  200.000 MHz|   81.546 MHz|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 63.160  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.578  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-1200HC -t QFN32 -s 4 -oc Commercial   "FipsyBaseline_Implementation.ngd" -o "FipsyBaseline_Implementation_map.ncd" -pr "FipsyBaseline_Implementation.prf" -mp "FipsyBaseline_Implementation.mrp" -lpf "C:/Users/enact/Projects/VGA/Implementation/FipsyBaseline_Implementation.lpf" -lpf "C:/Users/enact/Projects/VGA/FipsyBaseline.lpf"  -c 0           
map:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: FipsyBaseline_Implementation.ngd
   Picdevice="LCMXO2-1200HC"

   Pictype="QFN32"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-1200HCQFN32, Performance used: 4.

Loading device for application baspr from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/enact/Projects/VGA/FipsyBaseline.lpf(14): Semantic error in &quot;LOCATE COMP &quot;PIN11&quot; SITE &quot;5&quot; ;&quot;: " arg1="PIN11" arg2="C:/Users/enact/Projects/VGA/FipsyBaseline.lpf" arg3="14"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/enact/Projects/VGA/FipsyBaseline.lpf(15): Semantic error in &quot;LOCATE COMP &quot;PIN12&quot; SITE &quot;4&quot; ;&quot;: " arg1="PIN12" arg2="C:/Users/enact/Projects/VGA/FipsyBaseline.lpf" arg3="15"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/enact/Projects/VGA/FipsyBaseline.lpf(16): Semantic error in &quot;LOCATE COMP &quot;PIN13&quot; SITE &quot;20&quot; ;&quot;: " arg1="PIN13" arg2="C:/Users/enact/Projects/VGA/FipsyBaseline.lpf" arg3="16"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/enact/Projects/VGA/FipsyBaseline.lpf(27): Semantic error in &quot;IOBUF PORT &quot;PIN11&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="PIN11" arg2="C:/Users/enact/Projects/VGA/FipsyBaseline.lpf" arg3="27"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/enact/Projects/VGA/FipsyBaseline.lpf(28): Semantic error in &quot;IOBUF PORT &quot;PIN12&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="PIN12" arg2="C:/Users/enact/Projects/VGA/FipsyBaseline.lpf" arg3="28"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/enact/Projects/VGA/FipsyBaseline.lpf(29): Semantic error in &quot;IOBUF PORT &quot;PIN13&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="PIN13" arg2="C:/Users/enact/Projects/VGA/FipsyBaseline.lpf" arg3="29"  />
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    115 out of  1346 (9%)
      PFU registers:          115 out of  1280 (9%)
      PIO registers:            0 out of    66 (0%)
   Number of SLICEs:       204 out of   640 (32%)
      SLICEs as Logic/ROM:    204 out of   640 (32%)
      SLICEs as RAM:            0 out of   480 (0%)
      SLICEs as Carry:        132 out of   640 (21%)
   Number of LUT4s:        408 out of  1280 (32%)
      Number used as logic LUTs:        144
      Number used as distributed RAM:     0
      Number used as ripple logic:      264
      Number used as shift registers:     0
   Number of PIO sites used: 10 + 4(JTAG) out of 22 (64%)
   Number of block RAMs:  0 out of 7 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net INTERNAL_OSC: 31 loads, 31 rising, 0 falling (Driver: OSCH_inst )
     Net clk: 38 loads, 38 rising, 0 falling (Driver: Clk_25MHz_inst/clk_out_25mhz_12 )
   Number of Clock Enables:  8
     Net INTERNAL_OSC_enable_44: 19 loads, 19 LSLICEs
     Net vga_inst/ball_x_9__N_222: 14 loads, 14 LSLICEs
     Net vga_inst/clk_enable_13: 6 loads, 6 LSLICEs
     Net vga_inst/clk_enable_1: 1 loads, 1 LSLICEs
     Net vga_inst/clk_enable_2: 1 loads, 1 LSLICEs
     Net vga_inst/clk_enable_22: 6 loads, 6 LSLICEs
     Net vga_inst/INTERNAL_OSC_enable_45: 6 loads, 6 LSLICEs
     Net INTERNAL_OSC_enable_43: 1 loads, 1 LSLICEs
   Number of LSRs:  7
     Net vga_inst/n1179: 4 loads, 4 LSLICEs
     Net vga_inst/clk_enable_13: 2 loads, 2 LSLICEs
     Net vga_inst/clk_enable_22: 2 loads, 2 LSLICEs
     Net vga_inst/INTERNAL_OSC_enable_45: 6 loads, 6 LSLICEs
     Net vga_inst/n1200: 6 loads, 6 LSLICEs
     Net vga_inst/n1295: 4 loads, 4 LSLICEs
     Net n1173: 4 loads, 4 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n2543: 25 loads
     Net vga_inst/game_state_0: 22 loads
     Net INTERNAL_OSC_enable_44: 21 loads
     Net vga_inst/ball_x_9__N_222: 16 loads
     Net vga_inst/INTERNAL_OSC_enable_45: 13 loads
     Net vga_inst/n1047: 11 loads
     Net vga_inst/n1119: 11 loads
     Net vga_inst/n1723: 9 loads
     Net vga_inst/ball_y_6: 8 loads
     Net vga_inst/ball_y_7: 8 loads
 

   Number of warnings:  6
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 42 MB

Dumping design to file FipsyBaseline_Implementation_map.ncd.

ncd2vdb "FipsyBaseline_Implementation_map.ncd" ".vdbs/FipsyBaseline_Implementation_map.vdb"

Loading device for application ncd2vdb from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.

trce -f "FipsyBaseline_Implementation.mt" -o "FipsyBaseline_Implementation.tw1" "FipsyBaseline_Implementation_map.ncd" "FipsyBaseline_Implementation.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file fipsybaseline_implementation_map.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Sun Dec 22 12:11:15 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o FipsyBaseline_Implementation.tw1 -gui FipsyBaseline_Implementation_map.ncd FipsyBaseline_Implementation.prf 
Design file:     fipsybaseline_implementation_map.ncd
Preference file: fipsybaseline_implementation.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3)



Timing summary (Setup):
---------------

Timing errors: 5139  Score: 526427585
Cumulative negative slack: 526427585

Constraints cover 26615 paths, 2 nets, and 1216 connections (99.51% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Sun Dec 22 12:11:15 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o FipsyBaseline_Implementation.tw1 -gui FipsyBaseline_Implementation_map.ncd FipsyBaseline_Implementation.prf 
Design file:     fipsybaseline_implementation_map.ncd
Preference file: fipsybaseline_implementation.prf
Device,speed:    LCMXO2-1200HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3)



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 26615 paths, 2 nets, and 1216 connections (99.51% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 5139 (setup), 0 (hold)
Score: 526427585 (setup), 0 (hold)
Cumulative negative slack: 526427585 (526427585+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 48 MB


ldbanno "FipsyBaseline_Implementation_map.ncd" -n Verilog -o "FipsyBaseline_Implementation_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the FipsyBaseline_Implementation_map design file.


Loading design for application ldbanno from file FipsyBaseline_Implementation_map.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application ldbanno from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design FipsyBaseline_Implementation_map.ncd into .ldb format.
Writing Verilog netlist to file FipsyBaseline_Implementation_mapvo.vo
Writing SDF timing to file FipsyBaseline_Implementation_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 45 MB

ldbanno "FipsyBaseline_Implementation_map.ncd" -n VHDL -o "FipsyBaseline_Implementation_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the FipsyBaseline_Implementation_map design file.


Loading design for application ldbanno from file FipsyBaseline_Implementation_map.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application ldbanno from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design FipsyBaseline_Implementation_map.ncd into .ldb format.
    <postMsg mid="35400209" type="Warning" dynamic="3" navigation="0" arg0="DEFAULT" arg1="-1" arg2="Keyword"  />
    <postMsg mid="35400209" type="Warning" dynamic="3" navigation="0" arg0="ASSERT" arg1="-1" arg2="Keyword"  />
Writing VHDL netlist to file FipsyBaseline_Implementation_mapvho.vho
Writing SDF timing to file FipsyBaseline_Implementation_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 45 MB

mpartrce -p "FipsyBaseline_Implementation.p2t" -f "FipsyBaseline_Implementation.p3t" -tf "FipsyBaseline_Implementation.pt" "FipsyBaseline_Implementation_map.ncd" "FipsyBaseline_Implementation.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "FipsyBaseline_Implementation_map.ncd"
Sun Dec 22 12:11:16 2024

PAR: Place And Route Diamond (64-bit) 3.13.0.56.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 FipsyBaseline_Implementation_map.ncd FipsyBaseline_Implementation.dir/5_1.ncd FipsyBaseline_Implementation.prf
Preference file: FipsyBaseline_Implementation.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file FipsyBaseline_Implementation_map.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application par from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   10+4(JTAG)/108     13% used
                  10+4(JTAG)/22      64% bonded

   SLICE            204/640          31% used

   OSC                1/1           100% used


Number of Signals: 598
Number of Connections: 1222
    <postMsg mid="61001101" type="Warning" dynamic="0" navigation="0"  />
    <postMsg mid="61061045" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   10 out of 10 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    clk (driver: SLICE_134, clk load #: 38)
    INTERNAL_OSC (driver: OSCH_inst, clk load #: 31)


The following 3 signals are selected to use the secondary clock routing resources:
    INTERNAL_OSC_enable_44 (driver: SLICE_159, clk load #: 0, sr load #: 0, ce load #: 19)
    vga_inst/ball_x_9__N_222 (driver: vga_inst/SLICE_151, clk load #: 0, sr load #: 0, ce load #: 14)
    vga_inst/INTERNAL_OSC_enable_45 (driver: SLICE_159, clk load #: 0, sr load #: 6, ce load #: 6)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
..
Placer score = 40595854.
Finished Placer Phase 1.  REAL time: 2 secs 

Starting Placer Phase 2.
.
Placer score =  39405885
Finished Placer Phase 2.  REAL time: 2 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 1 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "clk" from Q0 on comp "SLICE_134" on site "R5C14C", clk load = 38
  PRIMARY "INTERNAL_OSC" from OSC on comp "OSCH_inst" on site "OSC", clk load = 31
  SECONDARY "INTERNAL_OSC_enable_44" from F1 on comp "SLICE_159" on site "R7C12D", clk load = 0, ce load = 19, sr load = 0
  SECONDARY "vga_inst/ball_x_9__N_222" from F1 on comp "vga_inst/SLICE_151" on site "R3C15D", clk load = 0, ce load = 14, sr load = 0
  SECONDARY "vga_inst/INTERNAL_OSC_enable_45" from F0 on comp "SLICE_159" on site "R7C12D", clk load = 0, ce load = 6, sr load = 6

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 3 out of 8 (37%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   10 + 4(JTAG) out of 108 (13.0%) PIO sites used.
   10 + 4(JTAG) out of 22 (63.6%) bonded PIO sites used.
   Number of PIO comps: 10; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+--------------+------------+-----------+
| I/O Bank | Usage        | Bank Vccio | Bank Vref |
+----------+--------------+------------+-----------+
| 0        | 4 / 9 ( 44%) | 3.3V       | -         |
| 1        | 1 / 2 ( 50%) | 3.3V       | -         |
| 2        | 5 / 9 ( 55%) | 3.3V       | -         |
| 3        | 0 / 2 (  0%) | 3.3V       | -         |
+----------+--------------+------------+-----------+

Total placer CPU time: 1 secs 

Dumping design to file FipsyBaseline_Implementation.dir/5_1.ncd.

0 connections routed; 1222 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 2 secs 

Start NBR router at 12:11:18 12/22/24

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 12:11:18 12/22/24

Start NBR section for initial routing at 12:11:18 12/22/24
Level 1, iteration 1
3(0.00%) conflicts; 845(69.15%) untouched conns; 49038968 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -163.817ns/-49038.968ns; real time: 3 secs 
Level 2, iteration 1
24(0.03%) conflicts; 730(59.74%) untouched conns; 46019986 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -162.851ns/-46019.986ns; real time: 3 secs 
Level 3, iteration 1
0(0.00%) conflict; 736(60.23%) untouched conns; 48640715 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -164.400ns/-48640.716ns; real time: 3 secs 
Level 4, iteration 1
17(0.02%) conflicts; 0(0.00%) untouched conn; 49391584 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -165.066ns/-49391.584ns; real time: 3 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 12:11:19 12/22/24
Level 4, iteration 1
19(0.02%) conflicts; 0(0.00%) untouched conn; 31737022 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -143.580ns/-31737.022ns; real time: 3 secs 
Level 4, iteration 2
15(0.02%) conflicts; 0(0.00%) untouched conn; 32442487 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -143.488ns/-32442.488ns; real time: 3 secs 
Level 4, iteration 3
12(0.01%) conflicts; 0(0.00%) untouched conn; 32468757 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -143.488ns/-32468.758ns; real time: 3 secs 
Level 4, iteration 4
11(0.01%) conflicts; 0(0.00%) untouched conn; 32468757 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -143.488ns/-32468.758ns; real time: 3 secs 
Level 4, iteration 5
9(0.01%) conflicts; 0(0.00%) untouched conn; 32510461 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -143.488ns/-32510.462ns; real time: 3 secs 
Level 4, iteration 6
8(0.01%) conflicts; 0(0.00%) untouched conn; 32510461 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -143.488ns/-32510.462ns; real time: 3 secs 
Level 4, iteration 7
5(0.01%) conflicts; 0(0.00%) untouched conn; 32786651 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -146.728ns/-32786.652ns; real time: 4 secs 
Level 4, iteration 8
4(0.00%) conflicts; 0(0.00%) untouched conn; 32786651 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -146.728ns/-32786.652ns; real time: 4 secs 
Level 4, iteration 9
4(0.00%) conflicts; 0(0.00%) untouched conn; 32918234 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -148.219ns/-32918.235ns; real time: 4 secs 
Level 4, iteration 10
3(0.00%) conflicts; 0(0.00%) untouched conn; 32918234 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -148.219ns/-32918.235ns; real time: 4 secs 
Level 4, iteration 11
2(0.00%) conflicts; 0(0.00%) untouched conn; 32919035 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -148.219ns/-32919.036ns; real time: 4 secs 
Level 4, iteration 12
1(0.00%) conflict; 0(0.00%) untouched conn; 32919035 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -148.219ns/-32919.036ns; real time: 4 secs 
Level 4, iteration 13
1(0.00%) conflict; 0(0.00%) untouched conn; 32962572 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -148.710ns/-32962.573ns; real time: 4 secs 
Level 4, iteration 14
1(0.00%) conflict; 0(0.00%) untouched conn; 32962572 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -148.710ns/-32962.573ns; real time: 4 secs 
Level 4, iteration 15
1(0.00%) conflict; 0(0.00%) untouched conn; 32962572 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -148.710ns/-32962.573ns; real time: 4 secs 
Level 4, iteration 16
1(0.00%) conflict; 0(0.00%) untouched conn; 32962572 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -148.710ns/-32962.573ns; real time: 4 secs 
Level 4, iteration 17
1(0.00%) conflict; 0(0.00%) untouched conn; 32948144 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -148.710ns/-32948.145ns; real time: 4 secs 
Level 4, iteration 18
1(0.00%) conflict; 0(0.00%) untouched conn; 32948144 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -148.710ns/-32948.145ns; real time: 4 secs 
Level 4, iteration 19
1(0.00%) conflict; 0(0.00%) untouched conn; 32962572 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -148.710ns/-32962.573ns; real time: 4 secs 
Level 4, iteration 20
1(0.00%) conflict; 0(0.00%) untouched conn; 32962572 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -148.710ns/-32962.573ns; real time: 4 secs 
Level 4, iteration 21
1(0.00%) conflict; 0(0.00%) untouched conn; 32988473 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -148.710ns/-32988.474ns; real time: 4 secs 
Level 4, iteration 22
0(0.00%) conflict; 0(0.00%) untouched conn; 32988473 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -148.710ns/-32988.474ns; real time: 4 secs 

Start NBR section for performance tuning (iteration 1) at 12:11:20 12/22/24
Level 4, iteration 1
4(0.00%) conflicts; 0(0.00%) untouched conn; 32795975 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -146.670ns/-32795.976ns; real time: 4 secs 
Level 4, iteration 2
0(0.00%) conflict; 0(0.00%) untouched conn; 33076770 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -149.693ns/-33076.771ns; real time: 4 secs 

Start NBR section for re-routing at 12:11:20 12/22/24
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 32978534 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -148.710ns/-32978.535ns; real time: 4 secs 

Start NBR section for post-routing at 12:11:20 12/22/24

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 305 (24.96%)
  Estimated worst slack<setup> : -148.710ns
  Timing score<setup> : 370125112
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 3 secs 
Total REAL time: 5 secs 
Completely routed.
End of route.  1222 routed (100.00%); 0 unrouted.

Hold time timing score: 91, hold timing errors: 504

Timing score: 370125112 

Dumping design to file FipsyBaseline_Implementation.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -148.710
PAR_SUMMARY::Timing score<setup/<ns>> = 370125.112
PAR_SUMMARY::Worst  slack<hold /<ns>> = -1.134
PAR_SUMMARY::Timing score<hold /<ns>> = 91.549
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 3 secs 
Total REAL time to completion: 5 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "FipsyBaseline_Implementation.pt" -o "FipsyBaseline_Implementation.twr" "FipsyBaseline_Implementation.ncd" "FipsyBaseline_Implementation.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file fipsybaseline_implementation.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Sun Dec 22 12:11:21 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FipsyBaseline_Implementation.twr -gui FipsyBaseline_Implementation.ncd FipsyBaseline_Implementation.prf 
Design file:     fipsybaseline_implementation.ncd
Preference file: fipsybaseline_implementation.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3)



Timing summary (Setup):
---------------

Timing errors: 5062  Score: 370125112
Cumulative negative slack: 370125112

Constraints cover 26615 paths, 2 nets, and 1216 connections (99.51% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Sun Dec 22 12:11:22 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FipsyBaseline_Implementation.twr -gui FipsyBaseline_Implementation.ncd FipsyBaseline_Implementation.prf 
Design file:     fipsybaseline_implementation.ncd
Preference file: fipsybaseline_implementation.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3)



Timing summary (Hold):
---------------

Timing errors: 504  Score: 91549
Cumulative negative slack: 91549

Constraints cover 26615 paths, 2 nets, and 1216 connections (99.51% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 5062 (setup), 504 (hold)
Score: 370125112 (setup), 91549 (hold)
Cumulative negative slack: 370216661 (370125112+91549)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 49 MB


iotiming  "FipsyBaseline_Implementation.ncd" "FipsyBaseline_Implementation.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file fipsybaseline_implementation.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application iotiming from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 4
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file fipsybaseline_implementation.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 5
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file fipsybaseline_implementation.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 6
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file fipsybaseline_implementation.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

tmcheck -par "FipsyBaseline_Implementation.par" 

bitgen -f "FipsyBaseline_Implementation.t2b" -w "FipsyBaseline_Implementation.ncd"  -jedec "FipsyBaseline_Implementation.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file FipsyBaseline_Implementation.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application Bitgen from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from FipsyBaseline_Implementation.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by xo2c00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                         ENABLE  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "FipsyBaseline_Implementation.jed".
 
===========
UFM Summary.
===========
UFM Size:        511 Pages (128*511 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  511 Pages (Page 0 to Page 510).
Initialized UFM Pages:                     0 Page.
 
=========
Padding summary
=========
Padded 268160 bits for this design


Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 254 MB
