
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003353                       # Number of seconds simulated
sim_ticks                                  3352590762                       # Number of ticks simulated
final_tick                               574855513881                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62958                       # Simulator instruction rate (inst/s)
host_op_rate                                    82574                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 100155                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896520                       # Number of bytes of host memory used
host_seconds                                 33474.19                       # Real time elapsed on the host
sim_insts                                  2107472245                       # Number of instructions simulated
sim_ops                                    2764110030                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       192128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        53888                       # Number of bytes read from this memory
system.physmem.bytes_read::total               250112                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        63488                       # Number of bytes written to this memory
system.physmem.bytes_written::total             63488                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1501                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          421                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1954                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             496                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  496                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       610871                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     57307322                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       610871                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16073539                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                74602604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       610871                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       610871                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1221742                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18936997                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18936997                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18936997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       610871                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     57307322                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       610871                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16073539                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               93539600                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8039787                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2876833                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2512472                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185784                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1412913                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374850                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207313                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5876                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3385747                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15993580                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2876833                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582163                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3292678                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         910137                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        402869                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1669123                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74330                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7804623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.361414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.172785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4511945     57.81%     57.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164172      2.10%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298852      3.83%     63.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280403      3.59%     67.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456569      5.85%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475128      6.09%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114400      1.47%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86689      1.11%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1416465     18.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7804623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357825                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.989304                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3495514                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       389845                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3183754                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12899                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        722601                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       314487                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          724                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17896834                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        722601                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3644999                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         143209                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43718                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3045904                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       204183                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17410070                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69407                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        83250                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23126641                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79255249                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79255249                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8213591                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2047                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           548074                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2670632                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582256                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9639                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       218511                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16458711                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13844545                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18099                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5030504                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13799072                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7804623                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.773890                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838413                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2735791     35.05%     35.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1443272     18.49%     53.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1271549     16.29%     69.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773284      9.91%     79.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       802831     10.29%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473163      6.06%     96.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       210186      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56308      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38239      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7804623                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54516     66.25%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17759     21.58%     87.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10019     12.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10865073     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109586      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2375368     17.16%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493518      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13844545                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.722004                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82294                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005944                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35594105                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21491270                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13383196                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13926839                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34397                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       785678                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143315                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        722601                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          82992                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5907                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16460716                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19858                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2670632                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582256                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3055                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97886                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110523                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208409                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13579764                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2280791                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264780                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2762373                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2049560                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481582                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.689070                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13398634                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13383196                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8219393                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20097748                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.664621                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408971                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5088992                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186076                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7082022                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.605725                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.307293                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3285177     46.39%     46.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494440     21.10%     67.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833786     11.77%     79.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283435      4.00%     83.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272838      3.85%     87.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       114567      1.62%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       299123      4.22%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88712      1.25%     94.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       409944      5.79%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7082022                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       409944                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23132848                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33644747                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 235164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.803979                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.803979                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.243814                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.243814                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62791256                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17554870                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18418993                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8039787                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3021420                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2467073                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202675                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1255786                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1187878                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          310538                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8923                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3123120                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16402667                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3021420                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1498416                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3553230                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1054504                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        486695                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1520510                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        78452                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8013229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.530250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.336942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4459999     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          289556      3.61%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          438400      5.47%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          301538      3.76%     68.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          212411      2.65%     71.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          206151      2.57%     73.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124814      1.56%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          267660      3.34%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1712700     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8013229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.375808                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.040187                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3213454                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       508312                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3391925                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        49558                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        849967                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       506930                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19631265                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        849967                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3394711                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          47119                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       200590                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3256660                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       264171                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19040741                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        110278                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        89947                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26717771                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88611760                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88611760                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16405924                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10311831                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3405                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1635                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           788168                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1743716                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       889772                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10692                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       208883                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17736550                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3265                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14156386                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28362                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5933395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18143436                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8013229                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766627                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.920468                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2892170     36.09%     36.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1616030     20.17%     56.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1119911     13.98%     70.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       762180      9.51%     79.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       783434      9.78%     89.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       369796      4.61%     94.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       331379      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        63628      0.79%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74701      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8013229                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          76733     70.58%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15287     14.06%     84.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16701     15.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11839660     83.63%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       178616      1.26%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1630      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1390158      9.82%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       746322      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14156386                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.760791                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             108721                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007680                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36463084                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23673245                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13762175                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14265107                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        44713                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       677652                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          633                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       211741                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        849967                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          24283                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4646                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17739817                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64016                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1743716                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       889772                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1635                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3928                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       122465                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111222                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       233687                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13894533                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1299505                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       261853                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2027021                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1974715                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            727516                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.728222                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13768282                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13762175                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8910645                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25313876                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.711759                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352006                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9538606                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11757773                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5982072                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3260                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       204108                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7163262                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.641399                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174341                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2761113     38.55%     38.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2043655     28.53%     67.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       773676     10.80%     77.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       432918      6.04%     83.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       361158      5.04%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       162415      2.27%     91.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       154290      2.15%     93.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       106731      1.49%     94.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       367306      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7163262                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9538606                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11757773                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1744095                       # Number of memory references committed
system.switch_cpus1.commit.loads              1066064                       # Number of loads committed
system.switch_cpus1.commit.membars               1630                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1705828                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10585144                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       243206                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       367306                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24535801                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36330238                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1618                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  26558                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9538606                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11757773                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9538606                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842868                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842868                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.186425                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.186425                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62402899                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19142722                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18053773                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3260                       # number of misc regfile writes
system.l20.replacements                          1517                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          173258                       # Total number of references to valid blocks.
system.l20.sampled_refs                          9709                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.845092                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                 192                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.268876                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   764.486729                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7220.244395                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023438                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001864                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.093321                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.881377                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3529                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3529                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             971                       # number of Writeback hits
system.l20.Writeback_hits::total                  971                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3529                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3529                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3529                       # number of overall hits
system.l20.overall_hits::total                   3529                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1501                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1517                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1501                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1517                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1501                       # number of overall misses
system.l20.overall_misses::total                 1517                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2153711                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    149308337                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      151462048                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2153711                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    149308337                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       151462048                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2153711                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    149308337                       # number of overall miss cycles
system.l20.overall_miss_latency::total      151462048                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5030                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5046                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          971                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              971                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5030                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5046                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5030                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5046                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.298410                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.300634                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.298410                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.300634                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.298410                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.300634                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 134606.937500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99472.576282                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99843.143045                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 134606.937500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99472.576282                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99843.143045                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 134606.937500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99472.576282                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99843.143045                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 226                       # number of writebacks
system.l20.writebacks::total                      226                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1501                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1517                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1501                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1517                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1501                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1517                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2033170                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    138043939                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    140077109                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2033170                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    138043939                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    140077109                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2033170                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    138043939                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    140077109                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.298410                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.300634                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.298410                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.300634                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.298410                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.300634                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 127073.125000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91967.980680                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92338.239288                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 127073.125000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 91967.980680                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92338.239288                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 127073.125000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 91967.980680                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92338.239288                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           437                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          306586                       # Total number of references to valid blocks.
system.l21.sampled_refs                          8629                       # Sample count of references to valid blocks.
system.l21.avg_refs                         35.529725                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                 379                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.727380                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   208.895575                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7588.377045                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046265                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001920                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.025500                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.926316                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         2741                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2741                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             917                       # number of Writeback hits
system.l21.Writeback_hits::total                  917                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         2741                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2741                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         2741                       # number of overall hits
system.l21.overall_hits::total                   2741                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          421                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  437                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          421                       # number of demand (read+write) misses
system.l21.demand_misses::total                   437                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          421                       # number of overall misses
system.l21.overall_misses::total                  437                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1575450                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     43495812                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       45071262                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1575450                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     43495812                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        45071262                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1575450                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     43495812                       # number of overall miss cycles
system.l21.overall_miss_latency::total       45071262                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3162                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3178                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          917                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              917                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3162                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3178                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3162                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3178                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.133144                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.137508                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.133144                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.137508                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.133144                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.137508                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 98465.625000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 103315.467933                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 103137.899314                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 98465.625000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 103315.467933                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 103137.899314                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 98465.625000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 103315.467933                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 103137.899314                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 270                       # number of writebacks
system.l21.writebacks::total                      270                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          421                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             437                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          421                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              437                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          421                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             437                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1451438                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     40261219                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     41712657                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1451438                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     40261219                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     41712657                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1451438                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     40261219                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     41712657                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.133144                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.137508                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.133144                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.137508                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.133144                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.137508                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90714.875000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95632.349169                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 95452.304348                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 90714.875000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 95632.349169                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 95452.304348                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 90714.875000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 95632.349169                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 95452.304348                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.268840                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001701218                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844753.624309                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.268840                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024469                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869021                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1669104                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1669104                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1669104                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1669104                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1669104                       # number of overall hits
system.cpu0.icache.overall_hits::total        1669104                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2904860                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2904860                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2904860                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2904860                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2904860                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2904860                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1669123                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1669123                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1669123                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1669123                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1669123                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1669123                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 152887.368421                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 152887.368421                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 152887.368421                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 152887.368421                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 152887.368421                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 152887.368421                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2169988                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2169988                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2169988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2169988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2169988                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2169988                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 135624.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 135624.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 135624.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 135624.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 135624.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 135624.250000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5030                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936870                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5286                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42364.144911                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.768047                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.231953                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.780344                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.219656                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2068512                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2068512                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505452                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505452                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505452                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505452                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16044                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16044                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16044                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16044                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16044                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16044                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1038248974                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1038248974                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1038248974                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1038248974                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1038248974                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1038248974                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084556                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084556                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521496                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521496                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521496                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521496                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007697                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007697                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006363                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006363                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006363                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006363                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 64712.601222                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64712.601222                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 64712.601222                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64712.601222                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 64712.601222                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64712.601222                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          971                       # number of writebacks
system.cpu0.dcache.writebacks::total              971                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11014                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11014                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11014                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11014                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11014                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11014                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5030                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5030                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5030                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5030                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5030                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5030                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    175192397                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    175192397                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    175192397                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    175192397                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    175192397                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    175192397                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002413                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002413                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001995                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001995                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001995                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001995                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 34829.502386                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34829.502386                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 34829.502386                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34829.502386                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 34829.502386                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34829.502386                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.727343                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1089461778                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2358142.376623                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.727343                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025204                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.739948                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1520491                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1520491                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1520491                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1520491                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1520491                       # number of overall hits
system.cpu1.icache.overall_hits::total        1520491                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1943476                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1943476                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1943476                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1943476                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1943476                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1943476                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1520510                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1520510                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1520510                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1520510                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1520510                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1520510                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 102288.210526                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 102288.210526                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 102288.210526                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 102288.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 102288.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 102288.210526                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1591697                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1591697                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1591697                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1591697                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1591697                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1591697                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99481.062500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 99481.062500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 99481.062500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 99481.062500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 99481.062500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 99481.062500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3162                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               161252650                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3418                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              47177.486834                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.951032                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.048968                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.831840                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.168160                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       988946                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         988946                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       674771                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        674771                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1634                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1634                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1630                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1630                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1663717                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1663717                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1663717                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1663717                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6386                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6386                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6386                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6386                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6386                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6386                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    204881015                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    204881015                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    204881015                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    204881015                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    204881015                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    204881015                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       995332                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       995332                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       674771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       674771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1630                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1630                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1670103                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1670103                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1670103                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1670103                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006416                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006416                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003824                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003824                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003824                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003824                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32082.839806                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32082.839806                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32082.839806                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32082.839806                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32082.839806                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32082.839806                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          917                       # number of writebacks
system.cpu1.dcache.writebacks::total              917                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3224                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3224                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3224                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3224                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3224                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3224                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3162                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3162                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3162                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3162                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3162                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3162                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     65332960                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     65332960                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     65332960                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     65332960                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     65332960                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     65332960                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003177                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003177                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001893                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001893                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001893                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001893                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20661.910183                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20661.910183                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20661.910183                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20661.910183                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20661.910183                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20661.910183                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
