# do accessCode_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode {C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:17:52 on Mar 08,2016
# vlog -vlog01compat -work work "+incdir+C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode" C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v 
# -- Compiling module accessCode
# 
# Top level modules:
# 	accessCode
# End time: 16:17:53 on Mar 08,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
