#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Mar 26 22:03:43 2019
# Process ID: 14636
# Current directory: E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16056 E:\ECE532\WorkSpace\IPU_proj\main\IPU_v2.0\IPU_v2.0.xpr
# Log file: E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/vivado.log
# Journal file: E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0325-0030'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-0500'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-0300'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0323-2000'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0322-1900'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 873.734 ; gain = 120.590
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'bram'
INFO: [Netlist 29-17] Analyzing 449 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1336.973 ; gain = 433.406
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1864.055 ; gain = 522.449
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Mar 27 02:13:30 2019] Launched synth_1...
Run output will be captured here: E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'bram'
INFO: [Netlist 29-17] Analyzing 421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
ipx::open_ipxact_file E:/ECE532/WorkSpace/IPU_proj/Packaged/0325-0030/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0325-0030/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4308] Project file 'e:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/axi_m_mem.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'e:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/rgb444_diff.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'e:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'e:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/axi_m_mem.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'e:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/rgb444_diff.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'e:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::unload_core e:/ECE532/WorkSpace/IPU_proj/Packaged/0325-0030/component.xml
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Mar 27 02:18:51 2019] Launched synth_1...
Run output will be captured here: E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'bram'
INFO: [Netlist 29-17] Analyzing 421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_design
ipx::package_project -root_dir E:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230 -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-5107] Inferred bus interface 'M00_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S00_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M00_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory E:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230 e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0325-0030'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-0500'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-0300'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0323-2000'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0322-1900'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1976.758 ; gain = 0.000
update_compile_order -fileset sources_1
set_property previous_version_for_upgrade xilinx.com:user:IPU:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230 e:/ECE532/WorkSpace/IPU_proj/Packaged/0325-0030 e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715 e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-0500 e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-0300 e:/ECE532/WorkSpace/IPU_proj/Packaged/0323-2000 e:/ECE532/WorkSpace/IPU_proj/Packaged/0322-1900} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0325-0030'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-0500'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-0300'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0323-2000'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0322-1900'.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Mar 27 02:53:28 2019] Launched synth_1...
Run output will be captured here: E:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.runs/synth_1/runme.log
ipx::open_ipxact_file e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'e:/ECE532/WorkSpace/IPU_proj/Packaged/0327-0230/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4308] Project file 'e:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/axi_m_mem.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'e:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/rgb444_diff.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'e:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'e:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/axi_m_mem.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'e:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/rgb444_diff.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'e:/ECE532/WorkSpace/IPU_proj/main/IPU_v2.0/IPU_v2.0.srcs/sources_1/new/IPU_top.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 03:05:59 2019...
