TRACE::2020-09-26.18:20:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-09-26.18:20:43::SCWPlatform::Opened new HwDB with name design_2_wrapper_0
TRACE::2020-09-26.18:20:44::SCWWriter::formatted JSON is {
	"platformName":	"BTN_IO_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"BTN_IO_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-09-26.18:20:44::SCWWriter::formatted JSON is {
	"platformName":	"BTN_IO_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"BTN_IO_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"BTN_IO_HW",
	"systems":	[{
			"systemName":	"BTN_IO_HW",
			"systemDesc":	"BTN_IO_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"BTN_IO_HW"
		}]
}
TRACE::2020-09-26.18:20:44::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-09-26.18:20:44::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-26.18:20:44::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-09-26.18:20:44::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-09-26.18:20:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:44::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:44::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:44::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:44::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:44::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-09-26.18:20:44::SCWPlatform::Generating the sources  .
TRACE::2020-09-26.18:20:44::SCWBDomain::Generating boot domain sources.
TRACE::2020-09-26.18:20:44::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-09-26.18:20:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:44::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:44::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:44::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:44::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:44::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:44::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:44::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:44::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:44::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:44::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:44::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-09-26.18:20:44::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-09-26.18:20:44::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-09-26.18:20:44::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-09-26.18:20:51::SCWPlatform::Generating sources Done.
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-09-26.18:20:51::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-09-26.18:20:51::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-09-26.18:20:51::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-26.18:20:51::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2020-09-26.18:20:51::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.18:20:51::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWWriter::formatted JSON is {
	"platformName":	"BTN_IO_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"BTN_IO_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"BTN_IO_HW",
	"systems":	[{
			"systemName":	"BTN_IO_HW",
			"systemDesc":	"BTN_IO_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"BTN_IO_HW",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"924da6396cf1c6864883d02ecc452ddc",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-26.18:20:51::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-26.18:20:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-09-26.18:20:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:51::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.18:20:51::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-09-26.18:20:51::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWWriter::formatted JSON is {
	"platformName":	"BTN_IO_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"BTN_IO_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"BTN_IO_HW",
	"systems":	[{
			"systemName":	"BTN_IO_HW",
			"systemDesc":	"BTN_IO_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"BTN_IO_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"924da6396cf1c6864883d02ecc452ddc",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:51::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:51::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.18:20:51::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-09-26.18:20:53::SCWPlatform::Started generating the artifacts platform BTN_IO_HW
TRACE::2020-09-26.18:20:53::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-26.18:20:53::SCWPlatform::Started generating the artifacts for system configuration BTN_IO_HW
LOG::2020-09-26.18:20:53::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-09-26.18:20:53::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-09-26.18:20:53::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-26.18:20:53::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-09-26.18:20:53::SCWSystem::Checking the domain standalone_domain
LOG::2020-09-26.18:20:53::SCWSystem::Not a boot domain 
LOG::2020-09-26.18:20:53::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-09-26.18:20:53::SCWDomain::Generating domain artifcats
TRACE::2020-09-26.18:20:53::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-26.18:20:53::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/sw/BTN_IO_HW/qemu/
TRACE::2020-09-26.18:20:53::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/sw/BTN_IO_HW/standalone_domain/qemu/
TRACE::2020-09-26.18:20:53::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-26.18:20:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:53::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:53::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-09-26.18:20:53::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-09-26.18:20:53::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-09-26.18:20:53::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-26.18:20:53::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:53::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:53::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:53::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2020-09-26.18:20:53::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.18:20:53::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:53::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.18:20:53::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-26.18:20:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-26.18:20:53::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-09-26.18:20:53::SCWMssOS::skipping the bsp build ... 
TRACE::2020-09-26.18:20:53::SCWMssOS::Copying to export directory.
TRACE::2020-09-26.18:20:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-26.18:20:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-09-26.18:20:53::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-09-26.18:20:53::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-09-26.18:20:53::SCWSystem::Completed Processing the sysconfig BTN_IO_HW
LOG::2020-09-26.18:20:53::SCWPlatform::Completed generating the artifacts for system configuration BTN_IO_HW
TRACE::2020-09-26.18:20:53::SCWPlatform::Started preparing the platform 
TRACE::2020-09-26.18:20:53::SCWSystem::Writing the bif file for system config BTN_IO_HW
TRACE::2020-09-26.18:20:53::SCWSystem::dir created 
TRACE::2020-09-26.18:20:53::SCWSystem::Writing the bif 
TRACE::2020-09-26.18:20:53::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-26.18:20:53::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-26.18:20:53::SCWPlatform::Completed generating the platform
TRACE::2020-09-26.18:20:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:53::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:53::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:53::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:53::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:53::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:53::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:53::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:53::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:53::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:53::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:53::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:53::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:53::SCWWriter::formatted JSON is {
	"platformName":	"BTN_IO_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"BTN_IO_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"BTN_IO_HW",
	"systems":	[{
			"systemName":	"BTN_IO_HW",
			"systemDesc":	"BTN_IO_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"BTN_IO_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"924da6396cf1c6864883d02ecc452ddc",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ffa5477d79190324b8e3ccdb30d2411e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-26.18:20:53::SCWPlatform::updated the xpfm file.
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWWriter::formatted JSON is {
	"platformName":	"BTN_IO_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"BTN_IO_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"BTN_IO_HW",
	"systems":	[{
			"systemName":	"BTN_IO_HW",
			"systemDesc":	"BTN_IO_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"BTN_IO_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"924da6396cf1c6864883d02ecc452ddc",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ffa5477d79190324b8e3ccdb30d2411e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWWriter::formatted JSON is {
	"platformName":	"BTN_IO_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"BTN_IO_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"BTN_IO_HW",
	"systems":	[{
			"systemName":	"BTN_IO_HW",
			"systemDesc":	"BTN_IO_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"BTN_IO_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"924da6396cf1c6864883d02ecc452ddc",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ffa5477d79190324b8e3ccdb30d2411e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:54::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Opened existing hwdb design_2_wrapper_0
TRACE::2020-09-26.18:20:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWWriter::formatted JSON is {
	"platformName":	"BTN_IO_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"BTN_IO_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"BTN_IO_HW",
	"systems":	[{
			"systemName":	"BTN_IO_HW",
			"systemDesc":	"BTN_IO_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"BTN_IO_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"924da6396cf1c6864883d02ecc452ddc",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ffa5477d79190324b8e3ccdb30d2411e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-26.18:20:54::SCWPlatform::Clearing the existing platform
TRACE::2020-09-26.18:20:54::SCWSystem::Clearing the existing sysconfig
TRACE::2020-09-26.18:20:54::SCWBDomain::clearing the fsbl build
TRACE::2020-09-26.18:20:54::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:54::SCWSystem::Clearing the domains completed.
TRACE::2020-09-26.18:20:54::SCWPlatform::Clearing the opened hw db.
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:54::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:55::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-09-26.18:20:57::SCWPlatform::Opened new HwDB with name design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWReader::Active system found as  BTN_IO_HW
TRACE::2020-09-26.18:20:57::SCWReader::Handling sysconfig BTN_IO_HW
TRACE::2020-09-26.18:20:57::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-26.18:20:57::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-09-26.18:20:57::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:57::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:57::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2020-09-26.18:20:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.18:20:57::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-09-26.18:20:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-09-26.18:20:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWReader::No isolation master present  
TRACE::2020-09-26.18:20:57::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-26.18:20:57::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-09-26.18:20:57::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:57::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2020-09-26.18:20:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.18:20:57::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-09-26.18:20:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWReader::No isolation master present  
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::In reload Mss file.
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-09-26.18:20:57::SCWMssOS::Could not open the swdb for system_2
KEYINFO::2020-09-26.18:20:57::SCWMssOS::Could not open the sw design at  system_2
ERROR: [Hsi 55-1558] Software Design system_2 is not found

TRACE::2020-09-26.18:20:57::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-26.18:20:57::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2020-09-26.18:20:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.18:20:57::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:57::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:57::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:58::SCWMssOS::In reload Mss file.
TRACE::2020-09-26.18:20:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:58::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:20:58::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:20:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:58::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:58::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:58::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:58::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2020-09-26.18:20:58::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.18:20:58::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:58::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:20:58::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:20:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:58::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:20:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:20:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:20:59::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:20:59::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:20:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:20:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:20:59::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:59::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:59::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:20:59::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2020-09-26.18:20:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.18:20:59::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:21:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:21:06::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:21:06::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:21:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:21:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:21:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:21:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:21:06::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:21:06::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:21:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:21:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:21:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:21:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:21:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:21:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:21:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:21:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:21:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:21:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:21:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:21:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:21:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:21:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:21:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWWriter::formatted JSON is {
	"platformName":	"BTN_IO_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"BTN_IO_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"BTN_IO_HW",
	"systems":	[{
			"systemName":	"BTN_IO_HW",
			"systemDesc":	"BTN_IO_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"BTN_IO_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"924da6396cf1c6864883d02ecc452ddc",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ffa5477d79190324b8e3ccdb30d2411e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:21:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:21:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:21:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::In reload Mss file.
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:21:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:21:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:21:09::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2020-09-26.18:21:09::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.18:21:09::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:21:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:21:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:21:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:21:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:21:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:21:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:21:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:21:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:21:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:21:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:21:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:21:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:21:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:21:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:21:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:21:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:21:09::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:21:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:21:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:21:09::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:09::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2020-09-26.18:21:10::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.18:21:10::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:10::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.18:21:10::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-09-26.18:21:11::SCWMssOS::Removing file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp\system_2.mss
LOG::2020-09-26.18:21:17::SCWPlatform::Started generating the artifacts platform BTN_IO_HW
TRACE::2020-09-26.18:21:17::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-26.18:21:17::SCWPlatform::Started generating the artifacts for system configuration BTN_IO_HW
LOG::2020-09-26.18:21:17::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-09-26.18:21:17::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-09-26.18:21:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-26.18:21:17::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-09-26.18:21:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:21:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:21:17::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:21:17::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:21:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:21:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:21:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:21:17::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-09-26.18:21:17::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-26.18:21:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-26.18:21:17::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl & make 
TRACE::2020-09-26.18:21:17::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-09-26.18:21:17::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-09-26.18:21:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.18:21:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-09-26.18:21:17::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-09-26.18:21:17::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:17::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:17::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.18:21:17::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:17::SCWBDomain::/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.18:21:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.18:21:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.18:21:17::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.18:21:17::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:17::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:17::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.18:21:17::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:17::SCWBDomain::/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.18:21:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.18:21:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.18:21:17::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.18:21:17::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:17::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:17::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2020-09-26.18:21:17::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:17::SCWBDomain::/ddrps_v1_0/src'

TRACE::2020-09-26.18:21:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.18:21:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.18:21:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.18:21:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:18::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:18::SCWBDomain::/devcfg_v3_5/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.18:21:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.18:21:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.18:21:18::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:18::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:18::SCWBDomain::/dmaps_v2_5/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.18:21:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.18:21:18::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.18:21:18::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:18::SCWBDomain::c/emacps_v3_10/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:18::SCWBDomain::/emacps_v3_10/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.18:21:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.18:21:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.18:21:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:18::SCWBDomain::c/gpiops_v3_6/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:18::SCWBDomain::/gpiops_v3_6/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-09-26.18:21:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.18:21:18::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.18:21:18::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:18::SCWBDomain::c/gpio_v4_5/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:18::SCWBDomain::/gpio_v4_5/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.18:21:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.18:21:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.18:21:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:18::SCWBDomain::c/qspips_v3_6/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:18::SCWBDomain::/qspips_v3_6/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.18:21:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.18:21:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.18:21:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:18::SCWBDomain::c/scugic_v4_1/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:18::SCWBDomain::/scugic_v4_1/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.18:21:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-26.18:21:18::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-26.18:21:18::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:18::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:18::SCWBDomain::/scutimer_v2_1/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.18:21:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.18:21:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.18:21:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:18::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:18::SCWBDomain::/scuwdt_v2_1/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.18:21:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.18:21:18::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.18:21:18::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:18::SCWBDomain::c/sdps_v3_8/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:18::SCWBDomain::/sdps_v3_8/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.18:21:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-26.18:21:18::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-26.18:21:18::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:18::SCWBDomain::c/standalone_v7_1/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:18::SCWBDomain::c/standalone_v7_1/src/profile'

TRACE::2020-09-26.18:21:18::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:18::SCWBDomain::/standalone_v7_1/src/profile'

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:18::SCWBDomain::/standalone_v7_1/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.18:21:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.18:21:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.18:21:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:18::SCWBDomain::c/uartps_v3_8/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:18::SCWBDomain::/uartps_v3_8/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.18:21:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.18:21:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.18:21:18::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:18::SCWBDomain::c/usbps_v2_4/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:18::SCWBDomain::/usbps_v2_4/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.18:21:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.18:21:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.18:21:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:18::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:18::SCWBDomain::/xadcps_v2_3/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-09-26.18:21:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.18:21:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.18:21:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:18::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:18::SCWBDomain::/xilffs_v4_2/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-09-26.18:21:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.18:21:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.18:21:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:18::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:18::SCWBDomain::/xilrsa_v1_5/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.18:21:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.18:21:18::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.18:21:18::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:18::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.18:21:18::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-09-26.18:21:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:19::SCWBDomain::/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.18:21:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.18:21:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-26.18:21:19::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-26.18:21:19::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:19::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.18:21:19::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-09-26.18:21:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:19::SCWBDomain::/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.18:21:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.18:21:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.18:21:19::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.18:21:19::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:19::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2020-09-26.18:21:19::SCWBDomain::"Compiling ddrps"

TRACE::2020-09-26.18:21:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:19::SCWBDomain::/ddrps_v1_0/src'

TRACE::2020-09-26.18:21:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.18:21:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.18:21:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.18:21:19::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.18:21:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:19::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2020-09-26.18:21:19::SCWBDomain::"Compiling devcfg"

TRACE::2020-09-26.18:21:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:19::SCWBDomain::/devcfg_v3_5/src'

TRACE::2020-09-26.18:21:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.18:21:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.18:21:19::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.18:21:19::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:19::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2020-09-26.18:21:19::SCWBDomain::"Compiling dmaps"

TRACE::2020-09-26.18:21:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:20::SCWBDomain::/dmaps_v2_5/src'

TRACE::2020-09-26.18:21:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.18:21:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.18:21:20::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.18:21:20::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:20::SCWBDomain::c/emacps_v3_10/src'

TRACE::2020-09-26.18:21:20::SCWBDomain::"Compiling emacps"

TRACE::2020-09-26.18:21:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:21::SCWBDomain::/emacps_v3_10/src'

TRACE::2020-09-26.18:21:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.18:21:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.18:21:21::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.18:21:21::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.18:21:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:21::SCWBDomain::c/gpiops_v3_6/src'

TRACE::2020-09-26.18:21:21::SCWBDomain::"Compiling gpiops"

TRACE::2020-09-26.18:21:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:22::SCWBDomain::/gpiops_v3_6/src'

TRACE::2020-09-26.18:21:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-09-26.18:21:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.18:21:22::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.18:21:22::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-09-26.18:21:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:22::SCWBDomain::c/gpio_v4_5/src'

TRACE::2020-09-26.18:21:22::SCWBDomain::"Compiling gpio"

TRACE::2020-09-26.18:21:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:23::SCWBDomain::/gpio_v4_5/src'

TRACE::2020-09-26.18:21:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.18:21:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.18:21:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.18:21:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.18:21:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:23::SCWBDomain::c/qspips_v3_6/src'

TRACE::2020-09-26.18:21:23::SCWBDomain::"Compiling qspips"

TRACE::2020-09-26.18:21:24::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:24::SCWBDomain::/qspips_v3_6/src'

TRACE::2020-09-26.18:21:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.18:21:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.18:21:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.18:21:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.18:21:24::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:24::SCWBDomain::c/scugic_v4_1/src'

TRACE::2020-09-26.18:21:24::SCWBDomain::"Compiling scugic"

TRACE::2020-09-26.18:21:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:25::SCWBDomain::/scugic_v4_1/src'

TRACE::2020-09-26.18:21:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.18:21:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.18:21:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.18:21:25::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:25::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2020-09-26.18:21:25::SCWBDomain::"Compiling scutimer"

TRACE::2020-09-26.18:21:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:25::SCWBDomain::/scutimer_v2_1/src'

TRACE::2020-09-26.18:21:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.18:21:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.18:21:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.18:21:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.18:21:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:25::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2020-09-26.18:21:25::SCWBDomain::"Compiling scuwdt"

TRACE::2020-09-26.18:21:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:26::SCWBDomain::/scuwdt_v2_1/src'

TRACE::2020-09-26.18:21:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.18:21:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.18:21:26::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.18:21:26::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-09-26.18:21:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:26::SCWBDomain::c/sdps_v3_8/src'

TRACE::2020-09-26.18:21:26::SCWBDomain::"Compiling sdps"

TRACE::2020-09-26.18:21:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:27::SCWBDomain::/sdps_v3_8/src'

TRACE::2020-09-26.18:21:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.18:21:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.18:21:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.18:21:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:27::SCWBDomain::c/standalone_v7_1/src'

TRACE::2020-09-26.18:21:27::SCWBDomain::"Compiling standalone"

TRACE::2020-09-26.18:21:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:30::SCWBDomain::/standalone_v7_1/src'

TRACE::2020-09-26.18:21:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.18:21:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.18:21:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.18:21:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.18:21:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:30::SCWBDomain::c/uartps_v3_8/src'

TRACE::2020-09-26.18:21:30::SCWBDomain::"Compiling uartps"

TRACE::2020-09-26.18:21:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:31::SCWBDomain::/uartps_v3_8/src'

TRACE::2020-09-26.18:21:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.18:21:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.18:21:31::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.18:21:31::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:31::SCWBDomain::c/usbps_v2_4/src'

TRACE::2020-09-26.18:21:31::SCWBDomain::"Compiling usbps"

TRACE::2020-09-26.18:21:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:32::SCWBDomain::/usbps_v2_4/src'

TRACE::2020-09-26.18:21:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.18:21:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.18:21:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.18:21:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.18:21:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:32::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2020-09-26.18:21:32::SCWBDomain::"Compiling xadcps"

TRACE::2020-09-26.18:21:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:33::SCWBDomain::/xadcps_v2_3/src'

TRACE::2020-09-26.18:21:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-09-26.18:21:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.18:21:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.18:21:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.18:21:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:33::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2020-09-26.18:21:33::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-09-26.18:21:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:35::SCWBDomain::/xilffs_v4_2/src'

TRACE::2020-09-26.18:21:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-09-26.18:21:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.18:21:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.18:21:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.18:21:35::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2020-09-26.18:21:35::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2020-09-26.18:21:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2020-09-26.18:21:35::SCWBDomain::/xilrsa_v1_5/src'

TRACE::2020-09-26.18:21:35::SCWBDomain::'Finished building libraries'

TRACE::2020-09-26.18:21:35::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-09-26.18:21:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-09-26.18:21:35::SCWBDomain::include -I.

TRACE::2020-09-26.18:21:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.18:21:35::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.18:21:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-09-26.18:21:35::SCWBDomain::0/include -I.

TRACE::2020-09-26.18:21:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-09-26.18:21:35::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-09-26.18:21:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-09-26.18:21:35::SCWBDomain::0/include -I.

TRACE::2020-09-26.18:21:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-09-26.18:21:35::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-09-26.18:21:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.18:21:35::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.18:21:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-09-26.18:21:36::SCWBDomain::0/include -I.

TRACE::2020-09-26.18:21:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.18:21:36::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.18:21:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-09-26.18:21:36::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-09-26.18:21:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.18:21:36::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.18:21:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-09-26.18:21:36::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-09-26.18:21:36::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-09-26.18:21:36::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-09-26.18:21:36::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-09-26.18:21:36::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2020-09-26.18:21:36::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-09-26.18:21:36::SCWSystem::Checking the domain standalone_domain
LOG::2020-09-26.18:21:36::SCWSystem::Not a boot domain 
LOG::2020-09-26.18:21:36::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-09-26.18:21:36::SCWDomain::Generating domain artifcats
TRACE::2020-09-26.18:21:36::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-26.18:21:36::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/sw/BTN_IO_HW/qemu/
TRACE::2020-09-26.18:21:36::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/sw/BTN_IO_HW/standalone_domain/qemu/
TRACE::2020-09-26.18:21:36::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-26.18:21:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:21:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:21:36::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:21:36::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:21:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:21:36::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:36::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-09-26.18:21:36::SCWMssOS::Could not open the swdb for system_2
KEYINFO::2020-09-26.18:21:36::SCWMssOS::Could not open the sw design at  system_2
ERROR: [Hsi 55-1558] Software Design system_2 is not found

TRACE::2020-09-26.18:21:36::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-26.18:21:36::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:36::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:36::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:36::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2020-09-26.18:21:36::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.18:21:36::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:36::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.18:21:36::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-26.18:21:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-26.18:21:36::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-09-26.18:21:36::SCWMssOS::doing bsp build ... 
TRACE::2020-09-26.18:21:36::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-09-26.18:21:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.18:21:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-09-26.18:21:36::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-09-26.18:21:36::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.18:21:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.18:21:36::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.18:21:36::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.18:21:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.18:21:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.18:21:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.18:21:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.18:21:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.18:21:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.18:21:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.18:21:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.18:21:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.18:21:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.18:21:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.18:21:36::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.18:21:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.18:21:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.18:21:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-09-26.18:21:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.18:21:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.18:21:37::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.18:21:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.18:21:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.18:21:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.18:21:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.18:21:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.18:21:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.18:21:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-26.18:21:37::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-26.18:21:37::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.18:21:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.18:21:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.18:21:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.18:21:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.18:21:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.18:21:37::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.18:21:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-26.18:21:37::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-26.18:21:37::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.18:21:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.18:21:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.18:21:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.18:21:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.18:21:37::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.18:21:37::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.18:21:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.18:21:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.18:21:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.18:21:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.18:21:37::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.18:21:37::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:37::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-09-26.18:21:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.18:21:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-26.18:21:37::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-26.18:21:37::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:37::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-09-26.18:21:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.18:21:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.18:21:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.18:21:37::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:37::SCWMssOS::"Compiling ddrps"

TRACE::2020-09-26.18:21:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.18:21:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.18:21:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.18:21:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.18:21:37::SCWMssOS::"Compiling devcfg"

TRACE::2020-09-26.18:21:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.18:21:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.18:21:38::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.18:21:38::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:38::SCWMssOS::"Compiling dmaps"

TRACE::2020-09-26.18:21:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.18:21:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.18:21:39::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.18:21:39::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:39::SCWMssOS::"Compiling emacps"

TRACE::2020-09-26.18:21:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.18:21:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.18:21:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.18:21:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.18:21:40::SCWMssOS::"Compiling gpiops"

TRACE::2020-09-26.18:21:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-09-26.18:21:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.18:21:41::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.18:21:41::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-09-26.18:21:41::SCWMssOS::"Compiling gpio"

TRACE::2020-09-26.18:21:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.18:21:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.18:21:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.18:21:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.18:21:42::SCWMssOS::"Compiling qspips"

TRACE::2020-09-26.18:21:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.18:21:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.18:21:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.18:21:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.18:21:43::SCWMssOS::"Compiling scugic"

TRACE::2020-09-26.18:21:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.18:21:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.18:21:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.18:21:44::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:44::SCWMssOS::"Compiling scutimer"

TRACE::2020-09-26.18:21:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.18:21:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.18:21:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.18:21:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.18:21:44::SCWMssOS::"Compiling scuwdt"

TRACE::2020-09-26.18:21:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.18:21:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.18:21:45::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.18:21:45::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-09-26.18:21:45::SCWMssOS::"Compiling sdps"

TRACE::2020-09-26.18:21:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.18:21:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.18:21:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.18:21:46::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:46::SCWMssOS::"Compiling standalone"

TRACE::2020-09-26.18:21:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.18:21:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.18:21:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.18:21:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.18:21:50::SCWMssOS::"Compiling uartps"

TRACE::2020-09-26.18:21:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.18:21:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.18:21:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.18:21:51::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.18:21:51::SCWMssOS::"Compiling usbps"

TRACE::2020-09-26.18:21:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.18:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.18:21:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.18:21:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.18:21:52::SCWMssOS::"Compiling xadcps"

TRACE::2020-09-26.18:21:53::SCWMssOS::'Finished building libraries'

TRACE::2020-09-26.18:21:53::SCWMssOS::Copying to export directory.
TRACE::2020-09-26.18:21:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-26.18:21:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-26.18:21:53::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-09-26.18:21:53::SCWSystem::Completed Processing the sysconfig BTN_IO_HW
LOG::2020-09-26.18:21:53::SCWPlatform::Completed generating the artifacts for system configuration BTN_IO_HW
TRACE::2020-09-26.18:21:53::SCWPlatform::Started preparing the platform 
TRACE::2020-09-26.18:21:53::SCWSystem::Writing the bif file for system config BTN_IO_HW
TRACE::2020-09-26.18:21:53::SCWSystem::dir created 
TRACE::2020-09-26.18:21:53::SCWSystem::Writing the bif 
TRACE::2020-09-26.18:21:53::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-26.18:21:53::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-26.18:21:53::SCWPlatform::Completed generating the platform
TRACE::2020-09-26.18:21:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:21:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:21:53::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:21:53::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:21:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:21:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:21:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:21:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.18:21:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:21:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:21:53::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:21:53::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:21:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:21:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:21:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:53::SCWWriter::formatted JSON is {
	"platformName":	"BTN_IO_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"BTN_IO_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"BTN_IO_HW",
	"systems":	[{
			"systemName":	"BTN_IO_HW",
			"systemDesc":	"BTN_IO_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"BTN_IO_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"924da6396cf1c6864883d02ecc452ddc",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d6163a138ad0bf517ffd501d035dd459",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-26.18:21:53::SCWPlatform::updated the xpfm file.
TRACE::2020-09-26.18:21:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-26.18:21:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-26.18:21:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.18:21:53::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper_1
TRACE::2020-09-26.18:21:53::SCWPlatform::Opened existing hwdb design_2_wrapper_1
TRACE::2020-09-26.18:21:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.18:21:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.18:21:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.18:21:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:04:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-30.23:04:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-30.23:04:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-09-30.23:04:45::SCWPlatform::Opened new HwDB with name design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWReader::Active system found as  BTN_IO_HW
TRACE::2020-09-30.23:04:45::SCWReader::Handling sysconfig BTN_IO_HW
TRACE::2020-09-30.23:04:45::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-30.23:04:45::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-09-30.23:04:45::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-30.23:04:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWPlatform::Opened existing hwdb design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-30.23:04:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWPlatform::Opened existing hwdb design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-30.23:04:45::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-30.23:04:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWPlatform::Opened existing hwdb design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-30.23:04:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-30.23:04:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-30.23:04:45::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-30.23:04:45::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-30.23:04:45::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-30.23:04:45::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2020-09-30.23:04:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-30.23:04:45::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-30.23:04:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWPlatform::Opened existing hwdb design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-30.23:04:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-30.23:04:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-30.23:04:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-30.23:04:45::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-30.23:04:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWPlatform::Opened existing hwdb design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-30.23:04:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-30.23:04:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-30.23:04:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-30.23:04:45::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-09-30.23:04:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-09-30.23:04:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-30.23:04:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWPlatform::Opened existing hwdb design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-30.23:04:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-30.23:04:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-30.23:04:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-30.23:04:45::SCWReader::No isolation master present  
TRACE::2020-09-30.23:04:45::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-30.23:04:45::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-09-30.23:04:45::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-30.23:04:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWPlatform::Opened existing hwdb design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-30.23:04:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWPlatform::Opened existing hwdb design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-30.23:04:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:04:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-30.23:04:45::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:04:45::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:04:45::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:04:45::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2020-09-30.23:04:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-30.23:04:45::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-30.23:04:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWPlatform::Opened existing hwdb design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-30.23:04:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:04:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-30.23:04:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-30.23:04:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWPlatform::Opened existing hwdb design_2_wrapper
TRACE::2020-09-30.23:04:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-30.23:04:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:04:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-30.23:04:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:04:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-30.23:04:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-30.23:04:46::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper
TRACE::2020-09-30.23:04:46::SCWPlatform::Opened existing hwdb design_2_wrapper
TRACE::2020-09-30.23:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-30.23:04:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:04:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-30.23:04:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:04:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-30.23:04:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-30.23:04:46::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper
TRACE::2020-09-30.23:04:46::SCWPlatform::Opened existing hwdb design_2_wrapper
TRACE::2020-09-30.23:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-30.23:04:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:04:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-30.23:04:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:04:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-09-30.23:04:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-09-30.23:04:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-30.23:04:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-30.23:04:46::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper
TRACE::2020-09-30.23:04:46::SCWPlatform::Opened existing hwdb design_2_wrapper
TRACE::2020-09-30.23:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-30.23:04:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:04:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-30.23:04:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:04:46::SCWReader::No isolation master present  
LOG::2020-09-30.23:04:46::SCWPlatform::Started generating the artifacts platform BTN_IO_HW
TRACE::2020-09-30.23:04:46::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-30.23:04:46::SCWPlatform::Started generating the artifacts for system configuration BTN_IO_HW
LOG::2020-09-30.23:04:46::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-09-30.23:04:46::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-09-30.23:04:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-30.23:04:46::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-09-30.23:04:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-30.23:04:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-30.23:04:46::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper
TRACE::2020-09-30.23:04:46::SCWPlatform::Opened existing hwdb design_2_wrapper
TRACE::2020-09-30.23:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-30.23:04:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-30.23:04:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-30.23:04:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-30.23:04:46::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-09-30.23:04:46::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-30.23:04:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-30.23:04:46::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl & make 
TRACE::2020-09-30.23:04:46::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2020-09-30.23:04:46::SCWSystem::Checking the domain standalone_domain
LOG::2020-09-30.23:04:46::SCWSystem::Not a boot domain 
LOG::2020-09-30.23:04:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-09-30.23:04:46::SCWDomain::Generating domain artifcats
TRACE::2020-09-30.23:04:46::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-30.23:04:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/sw/BTN_IO_HW/qemu/
TRACE::2020-09-30.23:04:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/sw/BTN_IO_HW/standalone_domain/qemu/
TRACE::2020-09-30.23:04:46::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-30.23:04:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-30.23:04:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:04:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-30.23:04:46::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper
TRACE::2020-09-30.23:04:46::SCWPlatform::Opened existing hwdb design_2_wrapper
TRACE::2020-09-30.23:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-30.23:04:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:04:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-30.23:04:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:04:46::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-30.23:04:46::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:04:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-30.23:04:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-30.23:04:46::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-09-30.23:04:46::SCWMssOS::doing bsp build ... 
TRACE::2020-09-30.23:04:46::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-09-30.23:04:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-30.23:04:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-09-30.23:04:46::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-09-30.23:04:46::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-30.23:04:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-30.23:04:46::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-30.23:04:46::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-30.23:04:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-30.23:04:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-30.23:04:46::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-30.23:04:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-30.23:04:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-30.23:04:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-30.23:04:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-30.23:04:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-30.23:04:46::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-30.23:04:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-30.23:04:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-30.23:04:46::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-30.23:04:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-30.23:04:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-30.23:04:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-09-30.23:04:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-30.23:04:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-30.23:04:46::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-30.23:04:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-30.23:04:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-30.23:04:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-30.23:04:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-30.23:04:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-30.23:04:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-30.23:04:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-30.23:04:47::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-30.23:04:47::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-30.23:04:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-30.23:04:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-30.23:04:47::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-30.23:04:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-30.23:04:47::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-30.23:04:47::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-30.23:04:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-30.23:04:47::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-30.23:04:47::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-30.23:04:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-30.23:04:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-30.23:04:47::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-30.23:04:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-30.23:04:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-30.23:04:47::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-30.23:04:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-30.23:04:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-30.23:04:47::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-30.23:04:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-30.23:04:47::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-30.23:04:47::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:47::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-09-30.23:04:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-30.23:04:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-30.23:04:47::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-30.23:04:48::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:48::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-09-30.23:04:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-30.23:04:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-30.23:04:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-30.23:04:48::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:48::SCWMssOS::"Compiling ddrps"

TRACE::2020-09-30.23:04:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-30.23:04:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-30.23:04:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-30.23:04:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-30.23:04:48::SCWMssOS::"Compiling devcfg"

TRACE::2020-09-30.23:04:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-30.23:04:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-30.23:04:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-30.23:04:48::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:48::SCWMssOS::"Compiling dmaps"

TRACE::2020-09-30.23:04:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-30.23:04:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-30.23:04:49::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-30.23:04:49::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:49::SCWMssOS::"Compiling emacps"

TRACE::2020-09-30.23:04:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-30.23:04:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-30.23:04:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-30.23:04:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-30.23:04:51::SCWMssOS::"Compiling gpiops"

TRACE::2020-09-30.23:04:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-09-30.23:04:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-30.23:04:52::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-30.23:04:52::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-09-30.23:04:52::SCWMssOS::"Compiling gpio"

TRACE::2020-09-30.23:04:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-30.23:04:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-30.23:04:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-30.23:04:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-30.23:04:52::SCWMssOS::"Compiling qspips"

TRACE::2020-09-30.23:04:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-30.23:04:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-30.23:04:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-30.23:04:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-30.23:04:53::SCWMssOS::"Compiling scugic"

TRACE::2020-09-30.23:04:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-30.23:04:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-30.23:04:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-30.23:04:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:54::SCWMssOS::"Compiling scutimer"

TRACE::2020-09-30.23:04:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-30.23:04:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-30.23:04:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-30.23:04:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-30.23:04:55::SCWMssOS::"Compiling scuwdt"

TRACE::2020-09-30.23:04:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-30.23:04:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-30.23:04:55::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-30.23:04:55::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-09-30.23:04:55::SCWMssOS::"Compiling sdps"

TRACE::2020-09-30.23:04:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-30.23:04:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-30.23:04:56::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-30.23:04:56::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-30.23:04:56::SCWMssOS::"Compiling standalone"

TRACE::2020-09-30.23:05:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-30.23:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-30.23:05:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-30.23:05:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-30.23:05:00::SCWMssOS::"Compiling uartps"

TRACE::2020-09-30.23:05:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-30.23:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-30.23:05:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-30.23:05:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-30.23:05:01::SCWMssOS::"Compiling usbps"

TRACE::2020-09-30.23:05:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-30.23:05:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-30.23:05:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-30.23:05:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-30.23:05:03::SCWMssOS::"Compiling xadcps"

TRACE::2020-09-30.23:05:04::SCWMssOS::'Finished building libraries'

TRACE::2020-09-30.23:05:04::SCWMssOS::Copying to export directory.
TRACE::2020-09-30.23:05:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-30.23:05:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-30.23:05:04::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-09-30.23:05:04::SCWSystem::Completed Processing the sysconfig BTN_IO_HW
LOG::2020-09-30.23:05:04::SCWPlatform::Completed generating the artifacts for system configuration BTN_IO_HW
TRACE::2020-09-30.23:05:04::SCWPlatform::Started preparing the platform 
TRACE::2020-09-30.23:05:04::SCWSystem::Writing the bif file for system config BTN_IO_HW
TRACE::2020-09-30.23:05:04::SCWSystem::dir created 
TRACE::2020-09-30.23:05:04::SCWSystem::Writing the bif 
TRACE::2020-09-30.23:05:04::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-30.23:05:04::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-30.23:05:04::SCWPlatform::Completed generating the platform
TRACE::2020-09-30.23:05:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:05:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:05:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:05:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-30.23:05:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:05:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-30.23:05:04::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper
TRACE::2020-09-30.23:05:04::SCWPlatform::Opened existing hwdb design_2_wrapper
TRACE::2020-09-30.23:05:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-30.23:05:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-30.23:05:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-30.23:05:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-30.23:05:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:05:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:05:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:05:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-30.23:05:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:05:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-30.23:05:04::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper
TRACE::2020-09-30.23:05:04::SCWPlatform::Opened existing hwdb design_2_wrapper
TRACE::2020-09-30.23:05:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-30.23:05:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:05:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-30.23:05:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:05:04::SCWWriter::formatted JSON is {
	"platformName":	"BTN_IO_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"BTN_IO_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"BTN_IO_HW",
	"systems":	[{
			"systemName":	"BTN_IO_HW",
			"systemDesc":	"BTN_IO_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"BTN_IO_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"924da6396cf1c6864883d02ecc452ddc",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d6163a138ad0bf517ffd501d035dd459",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-30.23:05:04::SCWPlatform::updated the xpfm file.
TRACE::2020-09-30.23:05:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:05:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:05:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:05:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw
TRACE::2020-09-30.23:05:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/hw/design_2_wrapper.xsa
TRACE::2020-09-30.23:05:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-30.23:05:04::SCWPlatform::Trying to set the existing hwdb with name design_2_wrapper
TRACE::2020-09-30.23:05:04::SCWPlatform::Opened existing hwdb design_2_wrapper
TRACE::2020-09-30.23:05:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-30.23:05:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-30.23:05:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-30.23:05:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
