{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 00:37:28 2009 " "Info: Processing started: Thu Dec 03 00:37:28 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divider4_5 -c divider4_5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off divider4_5 -c divider4_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "¡ divider4_5.v(72) " "Error (10170): Verilog HDL syntax error at divider4_5.v(72) near text ¡" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider4_5/RTL/divider4_5.v" 72 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"¡\";  expecting \";\" divider4_5.v(72) " "Error (10170): Verilog HDL syntax error at divider4_5.v(72) near text \"¡\";  expecting \";\"" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider4_5/RTL/divider4_5.v" 72 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "¯ divider4_5.v(72) " "Error (10170): Verilog HDL syntax error at divider4_5.v(72) near text ¯" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider4_5/RTL/divider4_5.v" 72 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "¡ divider4_5.v(73) " "Error (10170): Verilog HDL syntax error at divider4_5.v(73) near text ¡" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider4_5/RTL/divider4_5.v" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"¡\";  expecting \";\" divider4_5.v(73) " "Error (10170): Verilog HDL syntax error at divider4_5.v(73) near text \"¡\";  expecting \";\"" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider4_5/RTL/divider4_5.v" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "¯ divider4_5.v(73) " "Error (10170): Verilog HDL syntax error at divider4_5.v(73) near text ¯" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider4_5/RTL/divider4_5.v" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "¡ divider4_5.v(74) " "Error (10170): Verilog HDL syntax error at divider4_5.v(74) near text ¡" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider4_5/RTL/divider4_5.v" 74 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"¡\";  expecting \";\" divider4_5.v(74) " "Error (10170): Verilog HDL syntax error at divider4_5.v(74) near text \"¡\";  expecting \";\"" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider4_5/RTL/divider4_5.v" 74 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "¯ divider4_5.v(74) " "Error (10170): Verilog HDL syntax error at divider4_5.v(74) near text ¯" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider4_5/RTL/divider4_5.v" 74 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "divider4_5 divider4_5.v(23) " "Error (10112): Ignored design unit \"divider4_5\" at divider4_5.v(23) due to previous errors" {  } { { "RTL/divider4_5.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider4_5/RTL/divider4_5.v" 23 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/divider4_5.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file RTL/divider4_5.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 10 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Allocated 134 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 03 00:37:29 2009 " "Error: Processing ended: Thu Dec 03 00:37:29 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 10 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
