

================================================================
== Vitis HLS Report for 'PE_67'
================================================================
* Date:           Mon Sep  4 09:30:21 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3080|     3080|  30.800 us|  30.800 us|  3080|  3080|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PE_LOOP  |     3078|     3078|        11|          4|          1|   768|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 4, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k_05 = alloca i32 1"   --->   Operation 14 'alloca' 'k_05' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%C_out_out_0 = alloca i32 1"   --->   Operation 15 'alloca' 'C_out_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_4_6, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_4_5, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_fifo_5_5, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_fifo_5_4, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln7 = store i10 0, i10 %k_05" [systolic_array.cpp:7]   --->   Operation 20 'store' 'store_ln7' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.inc" [systolic_array.cpp:7]   --->   Operation 21 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%k = load i10 %k_05" [systolic_array.cpp:7]   --->   Operation 22 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.77ns)   --->   "%icmp_ln7 = icmp_eq  i10 %k, i10 768" [systolic_array.cpp:7]   --->   Operation 23 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%k_65 = add i10 %k, i10 1" [systolic_array.cpp:7]   --->   Operation 25 'add' 'k_65' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.inc.split, void %for.end.loopexit" [systolic_array.cpp:7]   --->   Operation 26 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln7 = store i10 %k_65, i10 %k_05" [systolic_array.cpp:7]   --->   Operation 27 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 28 [1/1] (3.63ns)   --->   "%A_fifo_5_4_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %A_fifo_5_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'read' 'A_fifo_5_4_read' <Predicate = (!icmp_ln7)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (3.63ns)   --->   "%B_fifo_4_5_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_4_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'read' 'B_fifo_4_5_read' <Predicate = (!icmp_ln7)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 30 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %A_fifo_5_5, i32 %A_fifo_5_4_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 30 'write' 'write_ln174' <Predicate = (!icmp_ln7)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 31 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo_4_6, i32 %B_fifo_4_5_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 31 'write' 'write_ln174' <Predicate = (!icmp_ln7)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %A_fifo_5_4_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'bitcast' 'tmp' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_156 = bitcast i32 %B_fifo_4_5_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'bitcast' 'tmp_156' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 34 [4/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_156" [systolic_array.cpp:11]   --->   Operation 34 'fmul' 'mul' <Predicate = (!icmp_ln7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 35 [3/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_156" [systolic_array.cpp:11]   --->   Operation 35 'fmul' 'mul' <Predicate = (!icmp_ln7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 36 [2/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_156" [systolic_array.cpp:11]   --->   Operation 36 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 37 [1/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_156" [systolic_array.cpp:11]   --->   Operation 37 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%C_out_out_0_load = load i32 %C_out_out_0" [systolic_array.cpp:11]   --->   Operation 38 'load' 'C_out_out_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [5/5] (7.25ns)   --->   "%add = fadd i32 %C_out_out_0_load, i32 %mul" [systolic_array.cpp:11]   --->   Operation 39 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%C_out_out_0_load_36 = load i32 %C_out_out_0" [systolic_array.cpp:15]   --->   Operation 48 'load' 'C_out_out_0_load_36' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln15 = ret i32 %C_out_out_0_load_36" [systolic_array.cpp:15]   --->   Operation 49 'ret' 'ret_ln15' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 40 [4/5] (7.25ns)   --->   "%add = fadd i32 %C_out_out_0_load, i32 %mul" [systolic_array.cpp:11]   --->   Operation 40 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 41 [3/5] (7.25ns)   --->   "%add = fadd i32 %C_out_out_0_load, i32 %mul" [systolic_array.cpp:11]   --->   Operation 41 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 42 [2/5] (7.25ns)   --->   "%add = fadd i32 %C_out_out_0_load, i32 %mul" [systolic_array.cpp:11]   --->   Operation 42 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [systolic_array.cpp:8]   --->   Operation 43 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [systolic_array.cpp:7]   --->   Operation 44 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [1/5] (7.25ns)   --->   "%add = fadd i32 %C_out_out_0_load, i32 %mul" [systolic_array.cpp:11]   --->   Operation 45 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %add, i32 %C_out_out_0" [systolic_array.cpp:7]   --->   Operation 46 'store' 'store_ln7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.inc" [systolic_array.cpp:7]   --->   Operation 47 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.36ns
The critical path consists of the following:
	'alloca' operation ('k') [5]  (0 ns)
	'load' operation ('k', systolic_array.cpp:7) on local variable 'k' [14]  (0 ns)
	'add' operation ('k', systolic_array.cpp:7) [17]  (1.73 ns)
	'store' operation ('store_ln7', systolic_array.cpp:7) of variable 'k', systolic_array.cpp:7 on local variable 'k' [32]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

 <State 2>: 7.27ns
The critical path consists of the following:
	fifo read operation ('A_fifo_5_4_read', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'A_fifo_5_4' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [23]  (3.63 ns)
	fifo write operation ('write_ln174', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'A_fifo_5_5' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [29]  (3.63 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', systolic_array.cpp:11) [27]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', systolic_array.cpp:11) [27]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', systolic_array.cpp:11) [27]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', systolic_array.cpp:11) [27]  (5.7 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0' [20]  (0 ns)
	'fadd' operation ('add', systolic_array.cpp:11) [28]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', systolic_array.cpp:11) [28]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', systolic_array.cpp:11) [28]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', systolic_array.cpp:11) [28]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', systolic_array.cpp:11) [28]  (7.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
