{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400599074744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400599074745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 17:17:54 2014 " "Processing started: Tue May 20 17:17:54 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400599074745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400599074745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IF_PHASE -c IF_PHASE " "Command: quartus_map --read_settings_files=on --write_settings_files=off IF_PHASE -c IF_PHASE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400599074745 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1400599075522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/kes/instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/kes/instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_cache_mem-behavior " "Found design unit 1: instruction_cache_mem-behavior" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400599076839 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_cache_mem " "Found entity 1: instruction_cache_mem" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400599076839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400599076839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_phase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_phase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_PHASE-structural " "Found design unit 1: IF_PHASE-structural" {  } { { "IF_PHASE.vhd" "" { Text "D:/fax/VLSI Literatura/IF_PHASE/IF_PHASE.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400599076844 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_PHASE " "Found entity 1: IF_PHASE" {  } { { "IF_PHASE.vhd" "" { Text "D:/fax/VLSI Literatura/IF_PHASE/IF_PHASE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400599076844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400599076844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_PC-Behavioral " "Found design unit 1: IF_PC-Behavioral" {  } { { "IF_PC.vhd" "" { Text "D:/fax/VLSI Literatura/IF_PHASE/IF_PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400599076848 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_PC " "Found entity 1: IF_PC" {  } { { "IF_PC.vhd" "" { Text "D:/fax/VLSI Literatura/IF_PHASE/IF_PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400599076848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400599076848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID-behavioral " "Found design unit 1: IF_ID-behavioral" {  } { { "IF_ID.vhd" "" { Text "D:/fax/VLSI Literatura/IF_PHASE/IF_ID.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400599076853 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.vhd" "" { Text "D:/fax/VLSI Literatura/IF_PHASE/IF_ID.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400599076853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400599076853 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IF_PHASE " "Elaborating entity \"IF_PHASE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1400599076920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC IF_PC:IF_PC_reg " "Elaborating entity \"IF_PC\" for hierarchy \"IF_PC:IF_PC_reg\"" {  } { { "IF_PHASE.vhd" "IF_PC_reg" { Text "D:/fax/VLSI Literatura/IF_PHASE/IF_PHASE.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599077096 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INIT IF_PC.vhd(34) " "VHDL Process Statement warning at IF_PC.vhd(34): signal \"INIT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IF_PC.vhd" "" { Text "D:/fax/VLSI Literatura/IF_PHASE/IF_PC.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400599077113 "|IF_PHASE|IF_PC:IF_PC_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_cache_mem instruction_cache_mem:instruction_mem " "Elaborating entity \"instruction_cache_mem\" for hierarchy \"instruction_cache_mem:instruction_mem\"" {  } { { "IF_PHASE.vhd" "instruction_mem" { Text "D:/fax/VLSI Literatura/IF_PHASE/IF_PHASE.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599077140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:IF_ID_stanglica " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:IF_ID_stanglica\"" {  } { { "IF_PHASE.vhd" "IF_ID_stanglica" { Text "D:/fax/VLSI Literatura/IF_PHASE/IF_PHASE.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599077246 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[24\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[24\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[23\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[23\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[22\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[22\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[21\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[21\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[20\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[20\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[19\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[19\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[18\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[18\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[17\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[17\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[16\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[16\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[15\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[14\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[13\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[12\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[11\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[10\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[25\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[25\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[9\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[8\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[7\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[6\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[5\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[4\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[3\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[2\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[1\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[0\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[26\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[26\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[27\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[27\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[28\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[28\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[29\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[29\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[30\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[30\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_cache_mem:instruction_mem\|data_out\[31\] " "Converted tri-state buffer \"instruction_cache_mem:instruction_mem\|data_out\[31\]\" feeding internal logic into a wire" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400599077772 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1400599077772 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "instruction_cache_mem:instruction_mem\|tag_rtl_0 " "Inferred RAM node \"instruction_cache_mem:instruction_mem\|tag_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1400599078045 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instruction_cache_mem:instruction_mem\|tag_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instruction_cache_mem:instruction_mem\|tag_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 26 " "Parameter WIDTH_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 26 " "Parameter WIDTH_B set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instruction_cache_mem:instruction_mem\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instruction_cache_mem:instruction_mem\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400599078527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1400599078527 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1400599078527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_cache_mem:instruction_mem\|altsyncram:tag_rtl_0 " "Elaborated megafunction instantiation \"instruction_cache_mem:instruction_mem\|altsyncram:tag_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400599079995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_cache_mem:instruction_mem\|altsyncram:tag_rtl_0 " "Instantiated megafunction \"instruction_cache_mem:instruction_mem\|altsyncram:tag_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599080030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 26 " "Parameter \"WIDTH_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599080030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599080030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599080030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 26 " "Parameter \"WIDTH_B\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599080030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599080030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599080030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599080030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599080030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599080030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599080030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599080030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599080030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599080030 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400599080030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jnd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jnd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jnd1 " "Found entity 1: altsyncram_jnd1" {  } { { "db/altsyncram_jnd1.tdf" "" { Text "D:/fax/VLSI Literatura/IF_PHASE/db/altsyncram_jnd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400599080515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400599080515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_cache_mem:instruction_mem\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"instruction_cache_mem:instruction_mem\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400599081205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_cache_mem:instruction_mem\|altsyncram:data_rtl_0 " "Instantiated megafunction \"instruction_cache_mem:instruction_mem\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599081205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599081205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599081205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599081205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599081205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599081205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599081205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599081205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599081205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599081205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599081205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599081205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599081205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599081205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400599081205 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400599081205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8og1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8og1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8og1 " "Found entity 1: altsyncram_8og1" {  } { { "db/altsyncram_8og1.tdf" "" { Text "D:/fax/VLSI Literatura/IF_PHASE/db/altsyncram_8og1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400599081477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400599081477 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1400599086572 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400599086572 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wrEnable " "No output dependent on input pin \"wrEnable\"" {  } { { "IF_PHASE.vhd" "" { Text "D:/fax/VLSI Literatura/IF_PHASE/IF_PHASE.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400599086989 "|IF_PHASE|wrEnable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1400599086989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "579 " "Implemented 579 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1400599086991 ""} { "Info" "ICUT_CUT_TM_OPINS" "131 " "Implemented 131 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1400599086991 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1400599086991 ""} { "Info" "ICUT_CUT_TM_LCELLS" "321 " "Implemented 321 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1400599086991 ""} { "Info" "ICUT_CUT_TM_RAMS" "58 " "Implemented 58 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1400599086991 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1400599086991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400599087095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 17:18:07 2014 " "Processing ended: Tue May 20 17:18:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400599087095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400599087095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400599087095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400599087095 ""}
