
*** Running vivado
    with args -log mult_flot_vio.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mult_flot_vio.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mult_flot_vio.tcl -notrace
Command: synth_design -top mult_flot_vio -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31164 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 378.895 ; gain = 100.234
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mult_flot_vio' [C:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Sintesis/multiplicador_flotante.srcs/sources_1/new/mult_flot_vio.vhd:40]
INFO: [Synth 8-3491] module 'vio_0' declared at 'C:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Sintesis/multiplicador_flotante.runs/synth_1/.Xil/Vivado-25496-cellanome-msb/realtime/vio_0_stub.vhdl:5' bound to instance 'vio_inst' of component 'vio_0' [C:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Sintesis/multiplicador_flotante.srcs/sources_1/new/mult_flot_vio.vhd:71]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Sintesis/multiplicador_flotante.runs/synth_1/.Xil/Vivado-25496-cellanome-msb/realtime/vio_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'mult_flotante_top' declared at 'C:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Fuentes/mult_flotante_top.vhd:10' bound to instance 'mult_flotante_inst' of component 'mult_flotante_top' [C:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Sintesis/multiplicador_flotante.srcs/sources_1/new/mult_flot_vio.vhd:82]
INFO: [Synth 8-638] synthesizing module 'mult_flotante_top' [C:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Fuentes/mult_flotante_top.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'mult_flotante_top' (1#1) [C:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Fuentes/mult_flotante_top.vhd:22]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mult_flotante_inst'. This will prevent further optimization [C:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Sintesis/multiplicador_flotante.srcs/sources_1/new/mult_flot_vio.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'mult_flot_vio' (2#1) [C:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Sintesis/multiplicador_flotante.srcs/sources_1/new/mult_flot_vio.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 432.676 ; gain = 154.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 432.676 ; gain = 154.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 432.676 ; gain = 154.016
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Sintesis/multiplicador_flotante.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_inst'
Finished Parsing XDC File [c:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Sintesis/multiplicador_flotante.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_inst'
Parsing XDC File [C:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Fuentes/Arty-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Fuentes/Arty-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Fuentes/Arty-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mult_flot_vio_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mult_flot_vio_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 762.570 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 762.570 ; gain = 483.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 762.570 ; gain = 483.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vio_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 762.570 ; gain = 483.910
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Fuentes/mult_flotante_pkg.vhd:79]
WARNING: [Synth 8-6014] Unused sequential element instancia_mult_flot_reg[result_mult_mantisa] was removed.  [C:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Fuentes/mult_flotante_top.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Fuentes/mult_flotante_pkg.vhd:79]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 762.570 ; gain = 483.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mult_flotante_top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [C:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Fuentes/mult_flotante_pkg.vhd:79]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Fuentes/mult_flotante_pkg.vhd:79]
DSP Report: Generating DSP self_result_mult_mantisa_out, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP self_result_mult_mantisa_out.
DSP Report: operator self_result_mult_mantisa_out is absorbed into DSP self_result_mult_mantisa_out.
DSP Report: operator self_result_mult_mantisa_out is absorbed into DSP self_result_mult_mantisa_out.
DSP Report: Generating DSP instancia_mult_flot_reg[result_mult_mantisa], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register instancia_mult_flot_reg[result_mult_mantisa] is absorbed into DSP instancia_mult_flot_reg[result_mult_mantisa].
DSP Report: operator self_result_mult_mantisa_out is absorbed into DSP instancia_mult_flot_reg[result_mult_mantisa].
DSP Report: operator self_result_mult_mantisa_out is absorbed into DSP instancia_mult_flot_reg[result_mult_mantisa].
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mult_flotante_inst/\instancia_mult_flot_reg[registro_desplazamiento][0] )
INFO: [Synth 8-3886] merging instance 'mult_flotante_inst/instancia_mult_flot_reg[registro_desplazamiento][1]' (FDE) to 'mult_flotante_inst/instancia_mult_flot_reg[registro_desplazamiento][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mult_flotante_inst/\instancia_mult_flot_reg[registro_desplazamiento][0] )
INFO: [Synth 8-3886] merging instance 'mult_flotante_inst/instancia_mult_flot_reg[registro_desplazamiento][2]' (FDE) to 'mult_flotante_inst/instancia_mult_flot_reg[registro_desplazamiento][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mult_flotante_inst/\instancia_mult_flot_reg[registro_desplazamiento][0] )
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[registro_desplazamiento][0]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][47]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][46]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][45]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][44]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][43]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][42]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][41]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][40]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][39]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][38]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][37]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][36]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][35]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][34]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][33]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][32]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][31]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][30]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][29]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][28]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][27]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][26]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][25]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][24]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][23]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][22]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][21]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][20]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][19]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][18]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][17]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][16]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][15]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][14]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][13]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][12]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][11]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][10]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][9]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][8]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][7]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][6]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][5]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][4]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][3]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][2]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][1]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[result_mult_mantisa][0]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[izq][mantisa][16]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[izq][mantisa][15]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[izq][mantisa][14]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[izq][mantisa][13]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[izq][mantisa][12]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[izq][mantisa][11]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[izq][mantisa][10]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[izq][mantisa][9]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[izq][mantisa][8]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[izq][mantisa][7]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[izq][mantisa][6]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[izq][mantisa][5]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[izq][mantisa][4]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[izq][mantisa][3]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[izq][mantisa][2]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[izq][mantisa][1]) is unused and will be removed from module mult_flotante_top.
WARNING: [Synth 8-3332] Sequential element (instancia_mult_flot_reg[izq][mantisa][0]) is unused and will be removed from module mult_flotante_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 762.570 ; gain = 483.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult_flotante_top | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mult_flotante_top | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 811.738 ; gain = 533.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 811.812 ; gain = 533.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 821.781 ; gain = 543.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 821.781 ; gain = 543.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 821.781 ; gain = 543.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 821.781 ; gain = 543.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 821.781 ; gain = 543.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 821.781 ; gain = 543.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 821.781 ; gain = 543.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |vio_0_bbox_0 |     1|
|2     |BUFG         |     1|
|3     |CARRY4       |     2|
|4     |DSP48E1      |     1|
|5     |DSP48E1_1    |     1|
|6     |LUT2         |    12|
|7     |LUT3         |    25|
|8     |LUT4         |     2|
|9     |LUT5         |     1|
|10    |LUT6         |     2|
|11    |FDRE         |   121|
|12    |IBUF         |     1|
+------+-------------+------+

Report Instance Areas: 
+------+---------------------+------------------+------+
|      |Instance             |Module            |Cells |
+------+---------------------+------------------+------+
|1     |top                  |                  |   235|
|2     |  mult_flotante_inst |mult_flotante_top |   167|
+------+---------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 821.781 ; gain = 543.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 821.781 ; gain = 213.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 821.781 ; gain = 543.121
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 821.781 ; gain = 551.805
INFO: [Common 17-1381] The checkpoint 'C:/pd/2024-CLP/01_guia_vhdl/19-mult-punto-flotante/Sintesis/multiplicador_flotante.runs/synth_1/mult_flot_vio.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mult_flot_vio_utilization_synth.rpt -pb mult_flot_vio_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 821.781 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May  2 09:50:24 2024...
