{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650567843129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650567843130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 22 01:04:03 2022 " "Processing started: Fri Apr 22 01:04:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650567843130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650567843130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPU32bitAdder -c FPU32bitAdderTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPU32bitAdder -c FPU32bitAdderTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650567843130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650567844327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650567844327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu32bitaddertop.v 5 5 " "Found 5 design units, including 5 entities, in source file fpu32bitaddertop.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU32bitAdderTop " "Found entity 1: FPU32bitAdderTop" {  } { { "FPU32bitAdderTop.v" "" { Text "E:/Backup/Study/DE10 Standard FPGA/FPU32bitAdder/FPU32bitAdderTop.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650567851870 ""} { "Info" "ISGN_ENTITY_NAME" "2 cmpshift " "Found entity 2: cmpshift" {  } { { "FPU32bitAdderTop.v" "" { Text "E:/Backup/Study/DE10 Standard FPGA/FPU32bitAdder/FPU32bitAdderTop.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650567851870 ""} { "Info" "ISGN_ENTITY_NAME" "3 normalized " "Found entity 3: normalized" {  } { { "FPU32bitAdderTop.v" "" { Text "E:/Backup/Study/DE10 Standard FPGA/FPU32bitAdder/FPU32bitAdderTop.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650567851870 ""} { "Info" "ISGN_ENTITY_NAME" "4 faddsub " "Found entity 4: faddsub" {  } { { "FPU32bitAdderTop.v" "" { Text "E:/Backup/Study/DE10 Standard FPGA/FPU32bitAdder/FPU32bitAdderTop.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650567851870 ""} { "Info" "ISGN_ENTITY_NAME" "5 buffer " "Found entity 5: buffer" {  } { { "FPU32bitAdderTop.v" "" { Text "E:/Backup/Study/DE10 Standard FPGA/FPU32bitAdder/FPU32bitAdderTop.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650567851870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650567851870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu32bitaddertb.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu32bitaddertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU32bitAdderTB " "Found entity 1: FPU32bitAdderTB" {  } { { "FPU32bitAdderTB.v" "" { Text "E:/Backup/Study/DE10 Standard FPGA/FPU32bitAdder/FPU32bitAdderTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650567851871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650567851871 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPU32bitAdderTop " "Elaborating entity \"FPU32bitAdderTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650567851899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpshift cmpshift:as " "Elaborating entity \"cmpshift\" for hierarchy \"cmpshift:as\"" {  } { { "FPU32bitAdderTop.v" "as" { Text "E:/Backup/Study/DE10 Standard FPGA/FPU32bitAdder/FPU32bitAdderTop.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650567851912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "faddsub faddsub:as1 " "Elaborating entity \"faddsub\" for hierarchy \"faddsub:as1\"" {  } { { "FPU32bitAdderTop.v" "as1" { Text "E:/Backup/Study/DE10 Standard FPGA/FPU32bitAdder/FPU32bitAdderTop.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650567851920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer buffer:buff " "Elaborating entity \"buffer\" for hierarchy \"buffer:buff\"" {  } { { "FPU32bitAdderTop.v" "buff" { Text "E:/Backup/Study/DE10 Standard FPGA/FPU32bitAdder/FPU32bitAdderTop.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650567851926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "normalized normalized:as2 " "Elaborating entity \"normalized\" for hierarchy \"normalized:as2\"" {  } { { "FPU32bitAdderTop.v" "as2" { Text "E:/Backup/Study/DE10 Standard FPGA/FPU32bitAdder/FPU32bitAdderTop.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650567851932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650567853669 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650567857990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650567857990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1112 " "Implemented 1112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650567858166 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650567858166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1015 " "Implemented 1015 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650567858166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650567858166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650567858180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 22 01:04:18 2022 " "Processing ended: Fri Apr 22 01:04:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650567858180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650567858180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650567858180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650567858180 ""}
