<profile>

<ReportVersion>
<Version>2021.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcvu9p-flgb2104-2-i</Part>
<TopModelName>convertSuperStreamToArray_1_80001_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_s</TopModelName>
<TargetClockPeriod>4.00</TargetClockPeriod>
<ClockUncertainty>1.08</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.131</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>3</Best-caseLatency>
<Average-caseLatency>3</Average-caseLatency>
<Worst-caseLatency>4</Worst-caseLatency>
<Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
<Interval-min>3</Interval-min>
<Interval-max>4</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_165_1>
<TripCount>4</TripCount>
<Latency>3</Latency>
<AbsoluteTimeLatency>12</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_165_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<FF>5</FF>
<LUT>70</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>4320</BRAM_18K>
<DSP>6840</DSP>
<FF>2364480</FF>
<LUT>1182240</LUT>
<URAM>960</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>convertSuperStreamToArray&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>convertSuperStreamToArray&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>convertSuperStreamToArray&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>convertSuperStreamToArray&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>convertSuperStreamToArray&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>convertSuperStreamToArray&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>convertSuperStreamToArray&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ext_blocking_n</name>
<Object>convertSuperStreamToArray&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_str_blocking_n</name>
<Object>convertSuperStreamToArray&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_int_blocking_n</name>
<Object>convertSuperStreamToArray&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ssrWideStream4kernelIn_dout</name>
<Object>ssrWideStream4kernelIn</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ssrWideStream4kernelIn_empty_n</name>
<Object>ssrWideStream4kernelIn</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ssrWideStream4kernelIn_read</name>
<Object>ssrWideStream4kernelIn</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_real_address0</name>
<Object>p_outDataArray_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_real_ce0</name>
<Object>p_outDataArray_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_real_we0</name>
<Object>p_outDataArray_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_real_d0</name>
<Object>p_outDataArray_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>27</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_real1_address0</name>
<Object>p_outDataArray_M_real1</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_real1_ce0</name>
<Object>p_outDataArray_M_real1</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_real1_we0</name>
<Object>p_outDataArray_M_real1</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_real1_d0</name>
<Object>p_outDataArray_M_real1</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>27</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_real2_address0</name>
<Object>p_outDataArray_M_real2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_real2_ce0</name>
<Object>p_outDataArray_M_real2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_real2_we0</name>
<Object>p_outDataArray_M_real2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_real2_d0</name>
<Object>p_outDataArray_M_real2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>27</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_real3_address0</name>
<Object>p_outDataArray_M_real3</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_real3_ce0</name>
<Object>p_outDataArray_M_real3</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_real3_we0</name>
<Object>p_outDataArray_M_real3</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_real3_d0</name>
<Object>p_outDataArray_M_real3</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>27</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_imag_address0</name>
<Object>p_outDataArray_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_imag_ce0</name>
<Object>p_outDataArray_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_imag_we0</name>
<Object>p_outDataArray_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_imag_d0</name>
<Object>p_outDataArray_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>27</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_imag4_address0</name>
<Object>p_outDataArray_M_imag4</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_imag4_ce0</name>
<Object>p_outDataArray_M_imag4</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_imag4_we0</name>
<Object>p_outDataArray_M_imag4</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_imag4_d0</name>
<Object>p_outDataArray_M_imag4</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>27</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_imag5_address0</name>
<Object>p_outDataArray_M_imag5</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_imag5_ce0</name>
<Object>p_outDataArray_M_imag5</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_imag5_we0</name>
<Object>p_outDataArray_M_imag5</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_imag5_d0</name>
<Object>p_outDataArray_M_imag5</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>27</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_imag6_address0</name>
<Object>p_outDataArray_M_imag6</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_imag6_ce0</name>
<Object>p_outDataArray_M_imag6</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_imag6_we0</name>
<Object>p_outDataArray_M_imag6</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outDataArray_M_imag6_d0</name>
<Object>p_outDataArray_M_imag6</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>27</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
