// Seed: 3342295321
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    input tri id_2,
    output tri0 id_3,
    output wand id_4
);
  assign id_4 = id_4++;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input tri0 id_4
    , id_9,
    output supply1 id_5,
    input tri0 id_6,
    input wor id_7
);
  assign id_2 = id_6;
  wire id_10;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_5,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 ();
  logic id_1;
  assign module_0.id_1 = 0;
  wire  id_2;
  logic id_3;
  ;
  assign id_1[-1] = -1;
  wire id_4;
  ;
endmodule
