# End time: 20:11:46 on Mar 17,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# vsim -modelsimini /home/borg/Desktop/projet1/Z01.1-Hersheys/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Desktop/projet1/Z01.1-Hersheys/vunit_out/test_output/lib.tb_circuito.all_347767f0390b3f70e16eaaa33f18e7dfd8b56fab/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_circuito(tb) -L vunit_lib -L lib -g/tb_circuito/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Desktop/projet1/Z01.1-Hersheys/vunit_out/test_output/lib.tb_circuito.all_347767f0390b3f70e16eaaa33f18e7dfd8b56fab/,tb path : /home/borg/Desktop/projet1/Z01.1-Hersheys/Projetos/B-LogicaCombinacional/testes/,use_color : true" 
# Start time: 20:11:46 on Mar 17,2022
# ** Warning: Design size of 21406 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_circuito/uCircuito/x has no driver.
# This port will contribute value (U) to the signal network.
# ** Error: Falha em BCD=0
#    Time: 500 ps  Iteration: 1  Process: /tb_circuito/main File: /home/borg/Desktop/projet1/Z01.1-Hersheys/Projetos/B-LogicaCombinacional/testes/tb_circuito.vhd
# Break in Process main at /home/borg/Desktop/projet1/Z01.1-Hersheys/Projetos/B-LogicaCombinacional/testes/tb_circuito.vhd line 49
# Stopped at /home/borg/Desktop/projet1/Z01.1-Hersheys/Projetos/B-LogicaCombinacional/testes/tb_circuito.vhd line 49
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Desktop/projet1/Z01.1-Hersheys/Projetos/B-LogicaCombinacional/testes/tb_circuito.vhd 49 return [address 0xf6d497cb] Process main
# 
# 
# Surrounding code from 'see' command
#   44 :   begin
#   45 :     test_runner_setup(runner, runner_cfg);
#   46 : 
#   47 :     A <= '0'; B <= '0'; C <= '0';
#   48 :     wait until clk='1' ;
# ->49 :     assert(X = '0')  report "Falha em BCD=0" severity error;
#   50 : 
#   51 :     A <= '1'; B <= '1'; C <= '0';
#   52 :     wait until clk='1' ;
#   53 :     assert(X = '1')  report "Falha em BCD=0" severity error;
# 
