#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Nov 26 23:27:42 2023
# Process ID: 61684
# Current directory: /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1
# Command line: vivado -log mlp_system_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mlp_system_design_wrapper.tcl
# Log file: /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/mlp_system_design_wrapper.vds
# Journal file: /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mlp_system_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sszabo/github/CPRE587/project/hw_top/mlp_conv'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/Xilinx/2020.1/Vivado/2020.1/data/ip'.
Command: synth_design -top mlp_system_design_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 61794
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2419.219 ; gain = 51.660 ; free physical = 5283 ; free virtual = 16588
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_wrapper' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/mlp_system_design_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'mlp_system_design' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:8309' bound to instance 'mlp_system_design_i' of component 'mlp_system_design' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/mlp_system_design_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:8339]
INFO: [Synth 8-3491] module 'mlp_system_design_input_blk_mem_0' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_input_blk_mem_0_stub.vhdl:5' bound to instance 'input_blk_mem' of component 'mlp_system_design_input_blk_mem_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:9368]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_input_blk_mem_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_input_blk_mem_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'mlp_system_design_input_bram_ctrl_0' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_input_bram_ctrl_0_stub.vhdl:5' bound to instance 'input_bram_ctrl' of component 'mlp_system_design_input_bram_ctrl_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:9389]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_input_bram_ctrl_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_input_bram_ctrl_0_stub.vhdl:58]
INFO: [Synth 8-3491] module 'mlp_system_design_inter_cont_0' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_inter_cont_0_stub.vhdl:5' bound to instance 'inter_cont' of component 'mlp_system_design_inter_cont_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:9439]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_inter_cont_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_inter_cont_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'mlp_system_design_mlp_conv_0_0' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_mlp_conv_0_0_stub.vhdl:5' bound to instance 'mlp_conv_0' of component 'mlp_system_design_mlp_conv_0_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:9463]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_mlp_conv_0_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_mlp_conv_0_0_stub.vhdl:138]
INFO: [Synth 8-3491] module 'mlp_system_design_output_blk_mem_0' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_output_blk_mem_0_stub.vhdl:5' bound to instance 'output_blk_mem' of component 'mlp_system_design_output_blk_mem_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:9593]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_output_blk_mem_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_output_blk_mem_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'mlp_system_design_output_bram_ctrl_0' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_output_bram_ctrl_0_stub.vhdl:5' bound to instance 'output_bram_ctrl' of component 'mlp_system_design_output_bram_ctrl_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:9614]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_output_bram_ctrl_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_output_bram_ctrl_0_stub.vhdl:58]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_periph_intercon_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:5748]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1L1TY2F' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:78]
INFO: [Synth 8-3491] module 'mlp_system_design_auto_ds_0' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'mlp_system_design_auto_ds_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:372]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_auto_ds_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'mlp_system_design_auto_pc_0' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'mlp_system_design_auto_pc_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:451]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_auto_pc_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1L1TY2F' (1#1) [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:78]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_198UARA' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:580]
INFO: [Synth 8-3491] module 'mlp_system_design_auto_ds_1' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'mlp_system_design_auto_ds_1' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:875]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_auto_ds_1' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-3491] module 'mlp_system_design_auto_pc_1' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'mlp_system_design_auto_pc_1' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:954]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_auto_pc_1' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_pc_1_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_198UARA' (2#1) [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:580]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_4L0OC5' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:1104]
INFO: [Synth 8-3491] module 'mlp_system_design_auto_pc_2' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'mlp_system_design_auto_pc_2' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:1347]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_auto_pc_2' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_pc_2_stub.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_4L0OC5' (3#1) [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:1104]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YYXZEC' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:1513]
INFO: [Synth 8-3491] module 'mlp_system_design_auto_ds_2' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_ds_2_stub.vhdl:5' bound to instance 'auto_ds' of component 'mlp_system_design_auto_ds_2' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:1743]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_auto_ds_2' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_ds_2_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YYXZEC' (4#1) [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:1513]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1BYNCOI' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:1906]
INFO: [Synth 8-3491] module 'mlp_system_design_auto_ds_3' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_ds_3_stub.vhdl:5' bound to instance 'auto_ds' of component 'mlp_system_design_auto_ds_3' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:2136]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_auto_ds_3' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_ds_3_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1BYNCOI' (5#1) [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:1906]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1HWXN03' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:2299]
INFO: [Synth 8-3491] module 'mlp_system_design_auto_ds_4' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_ds_4_stub.vhdl:5' bound to instance 'auto_ds' of component 'mlp_system_design_auto_ds_4' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:2529]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_auto_ds_4' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_ds_4_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1HWXN03' (6#1) [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:2299]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_VKDO4W' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:2680]
INFO: [Synth 8-3491] module 'mlp_system_design_auto_ds_5' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_ds_5_stub.vhdl:5' bound to instance 'auto_ds' of component 'mlp_system_design_auto_ds_5' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:2977]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_auto_ds_5' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_ds_5_stub.vhdl:87]
INFO: [Synth 8-3491] module 'mlp_system_design_auto_pc_3' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_pc_3_stub.vhdl:5' bound to instance 'auto_pc' of component 'mlp_system_design_auto_pc_3' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:3056]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_auto_pc_3' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_pc_3_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_VKDO4W' (7#1) [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:2680]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_8OGT9T' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:3203]
INFO: [Synth 8-3491] module 'mlp_system_design_auto_ds_6' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_ds_6_stub.vhdl:5' bound to instance 'auto_ds' of component 'mlp_system_design_auto_ds_6' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:3437]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_auto_ds_6' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_ds_6_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_8OGT9T' (8#1) [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:3203]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_472BZX' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:3588]
INFO: [Synth 8-3491] module 'mlp_system_design_auto_ds_7' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_ds_7_stub.vhdl:5' bound to instance 'auto_ds' of component 'mlp_system_design_auto_ds_7' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:3885]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_auto_ds_7' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_ds_7_stub.vhdl:87]
INFO: [Synth 8-3491] module 'mlp_system_design_auto_pc_4' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_pc_4_stub.vhdl:5' bound to instance 'auto_pc' of component 'mlp_system_design_auto_pc_4' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:3964]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_auto_pc_4' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_pc_4_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_472BZX' (9#1) [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:3588]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_WFS39L' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:4099]
INFO: [Synth 8-3491] module 'mlp_system_design_auto_us_0' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_us_0_stub.vhdl:5' bound to instance 'auto_us' of component 'mlp_system_design_auto_us_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:4307]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_auto_us_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_us_0_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_WFS39L' (10#1) [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:4099]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_7BN9AG' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:4467]
INFO: [Synth 8-3491] module 'mlp_system_design_auto_pc_5' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_pc_5_stub.vhdl:5' bound to instance 'auto_pc' of component 'mlp_system_design_auto_pc_5' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:4819]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_auto_pc_5' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_pc_5_stub.vhdl:90]
INFO: [Synth 8-3491] module 'mlp_system_design_auto_us_1' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_us_1_stub.vhdl:5' bound to instance 'auto_us' of component 'mlp_system_design_auto_us_1' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:4901]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_auto_us_1' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_us_1_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_7BN9AG' (11#1) [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:4467]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1B5HONF' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:5064]
INFO: [Synth 8-3491] module 'mlp_system_design_auto_us_2' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_us_2_stub.vhdl:5' bound to instance 'auto_us' of component 'mlp_system_design_auto_us_2' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:5292]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_auto_us_2' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_auto_us_2_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1B5HONF' (12#1) [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:5064]
INFO: [Synth 8-3491] module 'mlp_system_design_xbar_0' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'mlp_system_design_xbar_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:7845]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_xbar_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_xbar_0_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'mlp_system_design_periph_intercon_0' (13#1) [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:5748]
INFO: [Synth 8-3491] module 'mlp_system_design_processing_system_0' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_processing_system_0_stub.vhdl:5' bound to instance 'processing_system' of component 'mlp_system_design_processing_system_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:10034]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_processing_system_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_processing_system_0_stub.vhdl:127]
INFO: [Synth 8-3491] module 'mlp_system_design_rst_ps_100M_0' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_rst_ps_100M_0_stub.vhdl:5' bound to instance 'rst_ps_100M' of component 'mlp_system_design_rst_ps_100M_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:10156]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_rst_ps_100M_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_rst_ps_100M_0_stub.vhdl:21]
WARNING: [Synth 8-5640] Port 'cdma_tvect_out' is missing in component declaration [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:8772]
INFO: [Synth 8-3491] module 'mlp_system_design_system_dma_0' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_system_dma_0_stub.vhdl:5' bound to instance 'system_dma' of component 'mlp_system_design_system_dma_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:10169]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_system_dma_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_system_dma_0_stub.vhdl:61]
INFO: [Synth 8-3491] module 'mlp_system_design_weight_blk_mem_0' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_weight_blk_mem_0_stub.vhdl:5' bound to instance 'weight_blk_mem' of component 'mlp_system_design_weight_blk_mem_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:10221]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_weight_blk_mem_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_weight_blk_mem_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'mlp_system_design_weight_bram_ctrl_0' declared at '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_weight_bram_ctrl_0_stub.vhdl:5' bound to instance 'weight_bram_ctrl' of component 'mlp_system_design_weight_bram_ctrl_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:10242]
INFO: [Synth 8-638] synthesizing module 'mlp_system_design_weight_bram_ctrl_0' [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/.Xil/Vivado-61684-linuxvdi-28.ece.iastate.edu/realtime/mlp_system_design_weight_bram_ctrl_0_stub.vhdl:58]
INFO: [Synth 8-256] done synthesizing module 'mlp_system_design' (14#1) [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/synth/mlp_system_design.vhd:8339]
INFO: [Synth 8-256] done synthesizing module 'mlp_system_design_wrapper' (15#1) [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/mlp_system_design_wrapper.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2486.125 ; gain = 118.566 ; free physical = 5330 ; free virtual = 16636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2500.969 ; gain = 133.410 ; free physical = 5332 ; free virtual = 16637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2500.969 ; gain = 133.410 ; free physical = 5332 ; free virtual = 16637
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2500.969 ; gain = 0.000 ; free physical = 5319 ; free virtual = 16624
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_input_blk_mem_0/mlp_system_design_input_blk_mem_0/mlp_system_design_weight_blk_mem_0_in_context.xdc] for cell 'mlp_system_design_i/input_blk_mem'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_input_blk_mem_0/mlp_system_design_input_blk_mem_0/mlp_system_design_weight_blk_mem_0_in_context.xdc] for cell 'mlp_system_design_i/input_blk_mem'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_input_bram_ctrl_0/mlp_system_design_input_bram_ctrl_0/mlp_system_design_output_bram_ctrl_0_in_context.xdc] for cell 'mlp_system_design_i/input_bram_ctrl'
WARNING: [Vivado 12-584] No ports matched ''. [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_input_bram_ctrl_0/mlp_system_design_input_bram_ctrl_0/mlp_system_design_output_bram_ctrl_0_in_context.xdc:2]
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_input_bram_ctrl_0/mlp_system_design_input_bram_ctrl_0/mlp_system_design_output_bram_ctrl_0_in_context.xdc] for cell 'mlp_system_design_i/input_bram_ctrl'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_inter_cont_0/mlp_system_design_inter_cont_0/mlp_system_design_inter_cont_0_in_context.xdc] for cell 'mlp_system_design_i/inter_cont'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_inter_cont_0/mlp_system_design_inter_cont_0/mlp_system_design_inter_cont_0_in_context.xdc] for cell 'mlp_system_design_i/inter_cont'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_mlp_conv_0_0/mlp_system_design_mlp_conv_0_0/mlp_system_design_mlp_conv_0_0_in_context.xdc] for cell 'mlp_system_design_i/mlp_conv_0'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_mlp_conv_0_0/mlp_system_design_mlp_conv_0_0/mlp_system_design_mlp_conv_0_0_in_context.xdc] for cell 'mlp_system_design_i/mlp_conv_0'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_output_blk_mem_0/mlp_system_design_output_blk_mem_0/mlp_system_design_weight_blk_mem_0_in_context.xdc] for cell 'mlp_system_design_i/output_blk_mem'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_output_blk_mem_0/mlp_system_design_output_blk_mem_0/mlp_system_design_weight_blk_mem_0_in_context.xdc] for cell 'mlp_system_design_i/output_blk_mem'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_output_bram_ctrl_0/mlp_system_design_output_bram_ctrl_0/mlp_system_design_output_bram_ctrl_0_in_context.xdc] for cell 'mlp_system_design_i/output_bram_ctrl'
WARNING: [Vivado 12-584] No ports matched ''. [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_output_bram_ctrl_0/mlp_system_design_output_bram_ctrl_0/mlp_system_design_output_bram_ctrl_0_in_context.xdc:2]
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_output_bram_ctrl_0/mlp_system_design_output_bram_ctrl_0/mlp_system_design_output_bram_ctrl_0_in_context.xdc] for cell 'mlp_system_design_i/output_bram_ctrl'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_xbar_0/mlp_system_design_xbar_0/mlp_system_design_xbar_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/xbar'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_xbar_0/mlp_system_design_xbar_0/mlp_system_design_xbar_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/xbar'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_us_0/mlp_system_design_auto_us_0/mlp_system_design_auto_us_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/s00_couplers/auto_us'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_us_0/mlp_system_design_auto_us_0/mlp_system_design_auto_us_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/s00_couplers/auto_us'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_pc_5/mlp_system_design_auto_pc_5/mlp_system_design_auto_pc_5_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/s01_couplers/auto_pc'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_pc_5/mlp_system_design_auto_pc_5/mlp_system_design_auto_pc_5_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/s01_couplers/auto_pc'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_us_1/mlp_system_design_auto_us_1/mlp_system_design_auto_us_1_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/s01_couplers/auto_us'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_us_1/mlp_system_design_auto_us_1/mlp_system_design_auto_us_1_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/s01_couplers/auto_us'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_us_2/mlp_system_design_auto_us_2/mlp_system_design_auto_us_2_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/s02_couplers/auto_us'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_us_2/mlp_system_design_auto_us_2/mlp_system_design_auto_us_2_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/s02_couplers/auto_us'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_0/mlp_system_design_auto_ds_0/mlp_system_design_auto_ds_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_0/mlp_system_design_auto_ds_0/mlp_system_design_auto_ds_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m00_couplers/auto_ds'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_pc_0/mlp_system_design_auto_pc_0/mlp_system_design_auto_pc_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_pc_0/mlp_system_design_auto_pc_0/mlp_system_design_auto_pc_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m00_couplers/auto_pc'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_1/mlp_system_design_auto_ds_1/mlp_system_design_auto_ds_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_1/mlp_system_design_auto_ds_1/mlp_system_design_auto_ds_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m01_couplers/auto_ds'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_pc_1/mlp_system_design_auto_pc_1/mlp_system_design_auto_pc_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m01_couplers/auto_pc'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_pc_1/mlp_system_design_auto_pc_1/mlp_system_design_auto_pc_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m01_couplers/auto_pc'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_pc_2/mlp_system_design_auto_pc_2/mlp_system_design_auto_pc_2_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m02_couplers/auto_pc'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_pc_2/mlp_system_design_auto_pc_2/mlp_system_design_auto_pc_2_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m02_couplers/auto_pc'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_2/mlp_system_design_auto_ds_2/mlp_system_design_auto_ds_2_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m03_couplers/auto_ds'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_2/mlp_system_design_auto_ds_2/mlp_system_design_auto_ds_2_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m03_couplers/auto_ds'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_3/mlp_system_design_auto_ds_3/mlp_system_design_auto_ds_2_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m04_couplers/auto_ds'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_3/mlp_system_design_auto_ds_3/mlp_system_design_auto_ds_2_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m04_couplers/auto_ds'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_4/mlp_system_design_auto_ds_4/mlp_system_design_auto_ds_2_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m05_couplers/auto_ds'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_4/mlp_system_design_auto_ds_4/mlp_system_design_auto_ds_2_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m05_couplers/auto_ds'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_5/mlp_system_design_auto_ds_5/mlp_system_design_auto_ds_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m06_couplers/auto_ds'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_5/mlp_system_design_auto_ds_5/mlp_system_design_auto_ds_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m06_couplers/auto_ds'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_pc_3/mlp_system_design_auto_pc_3/mlp_system_design_auto_pc_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m06_couplers/auto_pc'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_pc_3/mlp_system_design_auto_pc_3/mlp_system_design_auto_pc_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m06_couplers/auto_pc'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_6/mlp_system_design_auto_ds_6/mlp_system_design_auto_ds_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m07_couplers/auto_ds'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_6/mlp_system_design_auto_ds_6/mlp_system_design_auto_ds_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m07_couplers/auto_ds'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_7/mlp_system_design_auto_ds_7/mlp_system_design_auto_ds_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m08_couplers/auto_ds'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_ds_7/mlp_system_design_auto_ds_7/mlp_system_design_auto_ds_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m08_couplers/auto_ds'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_pc_4/mlp_system_design_auto_pc_4/mlp_system_design_auto_pc_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m08_couplers/auto_pc'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_auto_pc_4/mlp_system_design_auto_pc_4/mlp_system_design_auto_pc_0_in_context.xdc] for cell 'mlp_system_design_i/periph_intercon/m08_couplers/auto_pc'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc] for cell 'mlp_system_design_i/processing_system'
WARNING: [Vivado 12-584] No ports matched ''. [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc:2]
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc] for cell 'mlp_system_design_i/processing_system'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_rst_ps_100M_0/mlp_system_design_rst_ps_100M_0/mlp_system_design_rst_ps_100M_0_in_context.xdc] for cell 'mlp_system_design_i/rst_ps_100M'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_rst_ps_100M_0/mlp_system_design_rst_ps_100M_0/mlp_system_design_rst_ps_100M_0_in_context.xdc] for cell 'mlp_system_design_i/rst_ps_100M'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_system_dma_0/mlp_system_design_system_dma_0/mlp_system_design_system_dma_0_in_context.xdc] for cell 'mlp_system_design_i/system_dma'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_system_dma_0/mlp_system_design_system_dma_0/mlp_system_design_system_dma_0_in_context.xdc] for cell 'mlp_system_design_i/system_dma'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_weight_blk_mem_0/mlp_system_design_weight_blk_mem_0/mlp_system_design_weight_blk_mem_0_in_context.xdc] for cell 'mlp_system_design_i/weight_blk_mem'
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_weight_blk_mem_0/mlp_system_design_weight_blk_mem_0/mlp_system_design_weight_blk_mem_0_in_context.xdc] for cell 'mlp_system_design_i/weight_blk_mem'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_weight_bram_ctrl_0/mlp_system_design_weight_bram_ctrl_0/mlp_system_design_output_bram_ctrl_0_in_context.xdc] for cell 'mlp_system_design_i/weight_bram_ctrl'
WARNING: [Vivado 12-584] No ports matched ''. [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_weight_bram_ctrl_0/mlp_system_design_weight_bram_ctrl_0/mlp_system_design_output_bram_ctrl_0_in_context.xdc:2]
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_weight_bram_ctrl_0/mlp_system_design_weight_bram_ctrl_0/mlp_system_design_output_bram_ctrl_0_in_context.xdc] for cell 'mlp_system_design_i/weight_bram_ctrl'
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc:361]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc:366]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc:371]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc:374]
WARNING: [Vivado 12-584] No ports matched 'ACLK'. [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc:376]
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mlp_system_design_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/hdl/zedboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mlp_system_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mlp_system_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2606.672 ; gain = 0.000 ; free physical = 5201 ; free virtual = 16507
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2606.672 ; gain = 0.000 ; free physical = 5201 ; free virtual = 16507
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mlp_system_design_i/input_blk_mem' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mlp_system_design_i/output_blk_mem' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mlp_system_design_i/weight_blk_mem' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2612.609 ; gain = 245.051 ; free physical = 5303 ; free virtual = 16610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2612.609 ; gain = 245.051 ; free physical = 5303 ; free virtual = 16610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.srcs/sources_1/bd/mlp_system_design/ip/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0/mlp_system_design_processing_system_0_in_context.xdc, line 262).
Applied set_property DONT_TOUCH = true for mlp_system_design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/input_blk_mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/input_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/inter_cont. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/mlp_conv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/output_blk_mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/output_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/periph_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/periph_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/periph_intercon/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/periph_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/periph_intercon/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/periph_intercon/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/periph_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/periph_intercon/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/periph_intercon/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/periph_intercon/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/periph_intercon/m03_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/periph_intercon/m04_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/periph_intercon/m05_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/periph_intercon/m06_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/periph_intercon/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/periph_intercon/m07_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/periph_intercon/m08_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/periph_intercon/m08_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/periph_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/processing_system. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/rst_ps_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/system_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/weight_blk_mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mlp_system_design_i/weight_bram_ctrl. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2612.609 ; gain = 245.051 ; free physical = 5300 ; free virtual = 16607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2612.609 ; gain = 245.051 ; free physical = 5302 ; free virtual = 16610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2612.609 ; gain = 245.051 ; free physical = 5300 ; free virtual = 16613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2612.609 ; gain = 245.051 ; free physical = 5158 ; free virtual = 16470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2612.609 ; gain = 245.051 ; free physical = 5157 ; free virtual = 16470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2612.609 ; gain = 245.051 ; free physical = 5156 ; free virtual = 16469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2612.609 ; gain = 245.051 ; free physical = 5164 ; free virtual = 16476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2612.609 ; gain = 245.051 ; free physical = 5164 ; free virtual = 16476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2612.609 ; gain = 245.051 ; free physical = 5164 ; free virtual = 16476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2612.609 ; gain = 245.051 ; free physical = 5163 ; free virtual = 16476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2612.609 ; gain = 245.051 ; free physical = 5163 ; free virtual = 16476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2612.609 ; gain = 245.051 ; free physical = 5163 ; free virtual = 16476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |mlp_system_design_xbar_0              |         1|
|2     |mlp_system_design_auto_ds_0           |         1|
|3     |mlp_system_design_auto_pc_0           |         1|
|4     |mlp_system_design_auto_ds_1           |         1|
|5     |mlp_system_design_auto_pc_1           |         1|
|6     |mlp_system_design_auto_pc_2           |         1|
|7     |mlp_system_design_auto_ds_2           |         1|
|8     |mlp_system_design_auto_ds_3           |         1|
|9     |mlp_system_design_auto_ds_4           |         1|
|10    |mlp_system_design_auto_ds_5           |         1|
|11    |mlp_system_design_auto_pc_3           |         1|
|12    |mlp_system_design_auto_ds_6           |         1|
|13    |mlp_system_design_auto_ds_7           |         1|
|14    |mlp_system_design_auto_pc_4           |         1|
|15    |mlp_system_design_auto_us_0           |         1|
|16    |mlp_system_design_auto_pc_5           |         1|
|17    |mlp_system_design_auto_us_1           |         1|
|18    |mlp_system_design_auto_us_2           |         1|
|19    |mlp_system_design_input_blk_mem_0     |         1|
|20    |mlp_system_design_input_bram_ctrl_0   |         1|
|21    |mlp_system_design_inter_cont_0        |         1|
|22    |mlp_system_design_mlp_conv_0_0        |         1|
|23    |mlp_system_design_output_blk_mem_0    |         1|
|24    |mlp_system_design_output_bram_ctrl_0  |         1|
|25    |mlp_system_design_processing_system_0 |         1|
|26    |mlp_system_design_rst_ps_100M_0       |         1|
|27    |mlp_system_design_system_dma_0        |         1|
|28    |mlp_system_design_weight_blk_mem_0    |         1|
|29    |mlp_system_design_weight_bram_ctrl_0  |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------+------+
|      |Cell                                       |Count |
+------+-------------------------------------------+------+
|1     |mlp_system_design_auto_ds_0_bbox           |     1|
|2     |mlp_system_design_auto_ds_1_bbox           |     1|
|3     |mlp_system_design_auto_ds_2_bbox           |     1|
|4     |mlp_system_design_auto_ds_3_bbox           |     1|
|5     |mlp_system_design_auto_ds_4_bbox           |     1|
|6     |mlp_system_design_auto_ds_5_bbox           |     1|
|7     |mlp_system_design_auto_ds_6_bbox           |     1|
|8     |mlp_system_design_auto_ds_7_bbox           |     1|
|9     |mlp_system_design_auto_pc_0_bbox           |     1|
|10    |mlp_system_design_auto_pc_1_bbox           |     1|
|11    |mlp_system_design_auto_pc_2_bbox           |     1|
|12    |mlp_system_design_auto_pc_3_bbox           |     1|
|13    |mlp_system_design_auto_pc_4_bbox           |     1|
|14    |mlp_system_design_auto_pc_5_bbox           |     1|
|15    |mlp_system_design_auto_us_0_bbox           |     1|
|16    |mlp_system_design_auto_us_1_bbox           |     1|
|17    |mlp_system_design_auto_us_2_bbox           |     1|
|18    |mlp_system_design_input_blk_mem_0_bbox     |     1|
|19    |mlp_system_design_input_bram_ctrl_0_bbox   |     1|
|20    |mlp_system_design_inter_cont_0_bbox        |     1|
|21    |mlp_system_design_mlp_conv_0_0_bbox        |     1|
|22    |mlp_system_design_output_blk_mem_0_bbox    |     1|
|23    |mlp_system_design_output_bram_ctrl_0_bbox  |     1|
|24    |mlp_system_design_processing_system_0_bbox |     1|
|25    |mlp_system_design_rst_ps_100M_0_bbox       |     1|
|26    |mlp_system_design_system_dma_0_bbox        |     1|
|27    |mlp_system_design_weight_blk_mem_0_bbox    |     1|
|28    |mlp_system_design_weight_bram_ctrl_0_bbox  |     1|
|29    |mlp_system_design_xbar_0_bbox              |     1|
+------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2612.609 ; gain = 245.051 ; free physical = 5163 ; free virtual = 16476
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2612.609 ; gain = 133.410 ; free physical = 5215 ; free virtual = 16528
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2612.617 ; gain = 245.051 ; free physical = 5216 ; free virtual = 16528
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2612.617 ; gain = 0.000 ; free physical = 5291 ; free virtual = 16603
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.617 ; gain = 0.000 ; free physical = 5232 ; free virtual = 16544
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
105 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 2612.617 ; gain = 249.238 ; free physical = 5282 ; free virtual = 16595
INFO: [Common 17-1381] The checkpoint '/home/sszabo/github/CPRE587/project/hw_top/mlp_system/vivado/mlp_system/mlp_system.runs/synth_1/mlp_system_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mlp_system_design_wrapper_utilization_synth.rpt -pb mlp_system_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 26 23:28:51 2023...
