-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ma_unitdatax_request is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    source_addr_mac_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    source_addr_mac_ce0 : OUT STD_LOGIC;
    source_addr_mac_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    source_addr_mac_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    source_addr_mac_ce1 : OUT STD_LOGIC;
    source_addr_mac_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    dest_addr_mac_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    dest_addr_mac_ce0 : OUT STD_LOGIC;
    dest_addr_mac_we0 : OUT STD_LOGIC;
    dest_addr_mac_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    dest_addr_mac_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    dest_addr_mac_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    dest_addr_mac_ce1 : OUT STD_LOGIC;
    dest_addr_mac_we1 : OUT STD_LOGIC;
    dest_addr_mac_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    dest_addr_mac_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    data_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    data_ce0 : OUT STD_LOGIC;
    data_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    up : IN STD_LOGIC_VECTOR (3 downto 0);
    s_class : IN STD_LOGIC_VECTOR (0 downto 0);
    c_identifier_operating_class : IN STD_LOGIC_VECTOR (7 downto 0);
    c_identifier_channel_number : IN STD_LOGIC_VECTOR (7 downto 0);
    t_slot : IN STD_LOGIC_VECTOR (1 downto 0);
    d_rate : IN STD_LOGIC_VECTOR (6 downto 0);
    tx_power_lvl : IN STD_LOGIC_VECTOR (3 downto 0);
    expiry_time : IN STD_LOGIC_VECTOR (63 downto 0);
    medium_state : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of ma_unitdatax_request is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "ma_unitdatax_request,hls_ip_2019_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7a35t-cpg236-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.485250,HLS_SYN_LAT=998,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=2,HLS_SYN_FF=554,HLS_SYN_LUT=2338,HLS_VERSION=2019_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (16 downto 0) := "00000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (16 downto 0) := "00000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (16 downto 0) := "00001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (16 downto 0) := "00010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (16 downto 0) := "00100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_B2 : STD_LOGIC_VECTOR (7 downto 0) := "10110010";
    constant ap_const_lv7_18 : STD_LOGIC_VECTOR (6 downto 0) := "0011000";
    constant ap_const_lv7_C : STD_LOGIC_VECTOR (6 downto 0) := "0001100";
    constant ap_const_lv7_6 : STD_LOGIC_VECTOR (6 downto 0) := "0000110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_46 : STD_LOGIC_VECTOR (6 downto 0) := "1000110";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal seq_number : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal s_class_read_read_fu_188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_327_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_576 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln23_fu_347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln23_reg_580 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_12_fu_377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_12_reg_584 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_27_fu_467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_27_reg_588 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_479_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_reg_595 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal zext_ln36_fu_485_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln36_reg_600 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln35_fu_473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal seq_number_load_reg_610 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln41_fu_510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_reg_616 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_compose_mac_frame_fu_271_ap_ready : STD_LOGIC;
    signal grp_compose_mac_frame_fu_271_ap_done : STD_LOGIC;
    signal empty_31_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_31_reg_620 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_fu_535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_reg_624 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_fu_556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_reg_628 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln82_reg_632 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_enqueue_dequeue_fram_fu_243_ap_ready : STD_LOGIC;
    signal grp_enqueue_dequeue_fram_fu_243_ap_done : STD_LOGIC;
    signal grp_read_fu_200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal medium_state_read_3_reg_636 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln69_reg_640 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal medium_state_read_2_reg_644 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln56_reg_648 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal medium_state_read_1_reg_652 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_reg_656 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal medium_state_read_reg_660 : STD_LOGIC_VECTOR (0 downto 0);
    signal llc_data_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal llc_data_ce0 : STD_LOGIC;
    signal llc_data_we0 : STD_LOGIC;
    signal llc_data_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mac_data_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mac_data_ce0 : STD_LOGIC;
    signal mac_data_we0 : STD_LOGIC;
    signal mac_data_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mac_data_ce1 : STD_LOGIC;
    signal mac_data_we1 : STD_LOGIC;
    signal mac_data_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_enqueue_dequeue_fram_fu_243_ap_start : STD_LOGIC;
    signal grp_enqueue_dequeue_fram_fu_243_ap_idle : STD_LOGIC;
    signal grp_enqueue_dequeue_fram_fu_243_ac : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_enqueue_dequeue_fram_fu_243_inout_frame_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_enqueue_dequeue_fram_fu_243_inout_frame_ce0 : STD_LOGIC;
    signal grp_enqueue_dequeue_fram_fu_243_ap_return : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compose_mac_frame_fu_271_ap_start : STD_LOGIC;
    signal grp_compose_mac_frame_fu_271_ap_idle : STD_LOGIC;
    signal grp_compose_mac_frame_fu_271_source_addr_mac_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compose_mac_frame_fu_271_source_addr_mac_ce0 : STD_LOGIC;
    signal grp_compose_mac_frame_fu_271_source_addr_mac_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_compose_mac_frame_fu_271_source_addr_mac_ce1 : STD_LOGIC;
    signal grp_compose_mac_frame_fu_271_data_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compose_mac_frame_fu_271_data_ce0 : STD_LOGIC;
    signal grp_compose_mac_frame_fu_271_mac_frame_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compose_mac_frame_fu_271_mac_frame_ce0 : STD_LOGIC;
    signal grp_compose_mac_frame_fu_271_mac_frame_we0 : STD_LOGIC;
    signal grp_compose_mac_frame_fu_271_mac_frame_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_compose_mac_frame_fu_271_mac_frame_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_compose_mac_frame_fu_271_mac_frame_ce1 : STD_LOGIC;
    signal grp_compose_mac_frame_fu_271_mac_frame_we1 : STD_LOGIC;
    signal grp_compose_mac_frame_fu_271_mac_frame_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_random_int_gen_fu_281_ap_start : STD_LOGIC;
    signal grp_random_int_gen_fu_281_ap_done : STD_LOGIC;
    signal grp_random_int_gen_fu_281_ap_idle : STD_LOGIC;
    signal grp_random_int_gen_fu_281_ap_ready : STD_LOGIC;
    signal grp_ma_unitdatax_status_s_fu_287_ap_start : STD_LOGIC;
    signal grp_ma_unitdatax_status_s_fu_287_ap_done : STD_LOGIC;
    signal grp_ma_unitdatax_status_s_fu_287_ap_idle : STD_LOGIC;
    signal grp_ma_unitdatax_status_s_fu_287_ap_ready : STD_LOGIC;
    signal grp_ma_unitdatax_status_s_fu_287_trans_sts : STD_LOGIC_VECTOR (2 downto 0);
    signal i_0_reg_232 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_enqueue_dequeue_fram_fu_243_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_compose_mac_frame_fu_271_ap_start_reg : STD_LOGIC := '0';
    signal grp_random_int_gen_fu_281_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_predicate_op112_call_state9 : BOOLEAN;
    signal ap_predicate_op120_call_state9 : BOOLEAN;
    signal ap_predicate_op128_call_state9 : BOOLEAN;
    signal ap_predicate_op136_call_state9 : BOOLEAN;
    signal ap_block_state9_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_fu_316_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln23_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln23_1_fu_341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_9_fu_359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_11_fu_371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_10_fu_365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_14_fu_389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_13_fu_383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_16_fu_401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_15_fu_395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_18_fu_413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_17_fu_407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_20_fu_425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_19_fu_419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_22_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_21_fu_431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_24_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_23_fu_443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_26_fu_461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_25_fu_455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln41_fu_495_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_500_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_30_fu_521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_29_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln67_fu_532_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln80_fu_541_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_546_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (16 downto 0);

    component enqueue_dequeue_fram IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ac : IN STD_LOGIC_VECTOR (1 downto 0);
        inout_frame_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        inout_frame_ce0 : OUT STD_LOGIC;
        inout_frame_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component compose_mac_frame IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        source_addr_mac_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        source_addr_mac_ce0 : OUT STD_LOGIC;
        source_addr_mac_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        source_addr_mac_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        source_addr_mac_ce1 : OUT STD_LOGIC;
        source_addr_mac_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        seqnumber : IN STD_LOGIC_VECTOR (11 downto 0);
        up : IN STD_LOGIC_VECTOR (3 downto 0);
        data_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        mac_frame_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        mac_frame_ce0 : OUT STD_LOGIC;
        mac_frame_we0 : OUT STD_LOGIC;
        mac_frame_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        mac_frame_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        mac_frame_ce1 : OUT STD_LOGIC;
        mac_frame_we1 : OUT STD_LOGIC;
        mac_frame_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        mac_frame_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component random_int_gen IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC );
    end component;


    component ma_unitdatax_status_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trans_sts : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component ma_unitdatax_requdEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component ma_unitdatax_requeOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    llc_data_U : component ma_unitdatax_requdEe
    generic map (
        DataWidth => 8,
        AddressRange => 70,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => llc_data_address0,
        ce0 => llc_data_ce0,
        we0 => llc_data_we0,
        d0 => data_q0,
        q0 => llc_data_q0);

    mac_data_U : component ma_unitdatax_requeOg
    generic map (
        DataWidth => 8,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mac_data_address0,
        ce0 => mac_data_ce0,
        we0 => mac_data_we0,
        d0 => grp_compose_mac_frame_fu_271_mac_frame_d0,
        q0 => mac_data_q0,
        address1 => grp_compose_mac_frame_fu_271_mac_frame_address1,
        ce1 => mac_data_ce1,
        we1 => mac_data_we1,
        d1 => grp_compose_mac_frame_fu_271_mac_frame_d1,
        q1 => mac_data_q1);

    grp_enqueue_dequeue_fram_fu_243 : component enqueue_dequeue_fram
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_enqueue_dequeue_fram_fu_243_ap_start,
        ap_done => grp_enqueue_dequeue_fram_fu_243_ap_done,
        ap_idle => grp_enqueue_dequeue_fram_fu_243_ap_idle,
        ap_ready => grp_enqueue_dequeue_fram_fu_243_ap_ready,
        ac => grp_enqueue_dequeue_fram_fu_243_ac,
        inout_frame_address0 => grp_enqueue_dequeue_fram_fu_243_inout_frame_address0,
        inout_frame_ce0 => grp_enqueue_dequeue_fram_fu_243_inout_frame_ce0,
        inout_frame_q0 => mac_data_q0,
        ap_return => grp_enqueue_dequeue_fram_fu_243_ap_return);

    grp_compose_mac_frame_fu_271 : component compose_mac_frame
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compose_mac_frame_fu_271_ap_start,
        ap_done => grp_compose_mac_frame_fu_271_ap_done,
        ap_idle => grp_compose_mac_frame_fu_271_ap_idle,
        ap_ready => grp_compose_mac_frame_fu_271_ap_ready,
        source_addr_mac_address0 => grp_compose_mac_frame_fu_271_source_addr_mac_address0,
        source_addr_mac_ce0 => grp_compose_mac_frame_fu_271_source_addr_mac_ce0,
        source_addr_mac_q0 => source_addr_mac_q0,
        source_addr_mac_address1 => grp_compose_mac_frame_fu_271_source_addr_mac_address1,
        source_addr_mac_ce1 => grp_compose_mac_frame_fu_271_source_addr_mac_ce1,
        source_addr_mac_q1 => source_addr_mac_q1,
        seqnumber => seq_number_load_reg_610,
        up => up,
        data_address0 => grp_compose_mac_frame_fu_271_data_address0,
        data_ce0 => grp_compose_mac_frame_fu_271_data_ce0,
        data_q0 => llc_data_q0,
        mac_frame_address0 => grp_compose_mac_frame_fu_271_mac_frame_address0,
        mac_frame_ce0 => grp_compose_mac_frame_fu_271_mac_frame_ce0,
        mac_frame_we0 => grp_compose_mac_frame_fu_271_mac_frame_we0,
        mac_frame_d0 => grp_compose_mac_frame_fu_271_mac_frame_d0,
        mac_frame_address1 => grp_compose_mac_frame_fu_271_mac_frame_address1,
        mac_frame_ce1 => grp_compose_mac_frame_fu_271_mac_frame_ce1,
        mac_frame_we1 => grp_compose_mac_frame_fu_271_mac_frame_we1,
        mac_frame_d1 => grp_compose_mac_frame_fu_271_mac_frame_d1,
        mac_frame_q1 => mac_data_q1);

    grp_random_int_gen_fu_281 : component random_int_gen
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_random_int_gen_fu_281_ap_start,
        ap_done => grp_random_int_gen_fu_281_ap_done,
        ap_idle => grp_random_int_gen_fu_281_ap_idle,
        ap_ready => grp_random_int_gen_fu_281_ap_ready);

    grp_ma_unitdatax_status_s_fu_287 : component ma_unitdatax_status_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ma_unitdatax_status_s_fu_287_ap_start,
        ap_done => grp_ma_unitdatax_status_s_fu_287_ap_done,
        ap_idle => grp_ma_unitdatax_status_s_fu_287_ap_idle,
        ap_ready => grp_ma_unitdatax_status_s_fu_287_ap_ready,
        trans_sts => grp_ma_unitdatax_status_s_fu_287_trans_sts);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_compose_mac_frame_fu_271_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compose_mac_frame_fu_271_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln35_fu_473_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_compose_mac_frame_fu_271_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compose_mac_frame_fu_271_ap_ready = ap_const_logic_1)) then 
                    grp_compose_mac_frame_fu_271_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_enqueue_dequeue_fram_fu_243_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_enqueue_dequeue_fram_fu_243_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_enqueue_dequeue_fram_fu_243_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_enqueue_dequeue_fram_fu_243_ap_ready = ap_const_logic_1)) then 
                    grp_enqueue_dequeue_fram_fu_243_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_random_int_gen_fu_281_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_random_int_gen_fu_281_ap_start_reg <= ap_const_logic_0;
            else
                if ((((grp_fu_310_p2 = ap_const_lv1_1) and (grp_read_fu_200_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15) and (grp_enqueue_dequeue_fram_fu_243_ap_done = ap_const_logic_1)) or ((grp_fu_310_p2 = ap_const_lv1_1) and (grp_read_fu_200_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (grp_enqueue_dequeue_fram_fu_243_ap_done = ap_const_logic_1)) or ((grp_fu_310_p2 = ap_const_lv1_1) and (grp_read_fu_200_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11) and (grp_enqueue_dequeue_fram_fu_243_ap_done = ap_const_logic_1)) or ((grp_fu_310_p2 = ap_const_lv1_1) and (grp_read_fu_200_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8) and (grp_enqueue_dequeue_fram_fu_243_ap_done = ap_const_logic_1)))) then 
                    grp_random_int_gen_fu_281_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_random_int_gen_fu_281_ap_ready = ap_const_logic_1)) then 
                    grp_random_int_gen_fu_281_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_0_reg_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_12_fu_377_p2 = ap_const_lv1_1) and (empty_27_fu_467_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_fu_347_p2) and (tmp_fu_327_p3 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_reg_232 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                i_0_reg_232 <= i_reg_595;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_327_p3 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                and_ln23_reg_580 <= and_ln23_fu_347_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln23_fu_347_p2) and (tmp_fu_327_p3 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                empty_12_reg_584 <= empty_12_fu_377_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_12_fu_377_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln23_fu_347_p2) and (tmp_fu_327_p3 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                empty_27_reg_588 <= empty_27_fu_467_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln41_fu_510_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6) and (grp_compose_mac_frame_fu_271_ap_done = ap_const_logic_1))) then
                empty_31_reg_620 <= empty_31_fu_526_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                i_reg_595 <= i_fu_479_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_compose_mac_frame_fu_271_ap_done = ap_const_logic_1))) then
                icmp_ln41_reg_616 <= icmp_ln41_fu_510_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_enqueue_dequeue_fram_fu_243_ap_done = ap_const_logic_1))) then
                icmp_ln43_reg_656 <= grp_fu_310_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_enqueue_dequeue_fram_fu_243_ap_done = ap_const_logic_1))) then
                icmp_ln56_reg_648 <= grp_fu_310_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_31_fu_526_p2 = ap_const_lv1_0) and (icmp_ln41_fu_510_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6) and (grp_compose_mac_frame_fu_271_ap_done = ap_const_logic_1))) then
                icmp_ln67_reg_624 <= icmp_ln67_fu_535_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_enqueue_dequeue_fram_fu_243_ap_done = ap_const_logic_1))) then
                icmp_ln69_reg_640 <= grp_fu_310_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln67_fu_535_p2 = ap_const_lv1_0) and (empty_31_fu_526_p2 = ap_const_lv1_0) and (icmp_ln41_fu_510_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6) and (grp_compose_mac_frame_fu_271_ap_done = ap_const_logic_1))) then
                icmp_ln80_reg_628 <= icmp_ln80_fu_556_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_enqueue_dequeue_fram_fu_243_ap_done = ap_const_logic_1))) then
                icmp_ln82_reg_632 <= grp_fu_310_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fu_310_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13) and (grp_enqueue_dequeue_fram_fu_243_ap_done = ap_const_logic_1))) then
                medium_state_read_1_reg_652 <= medium_state;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fu_310_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11) and (grp_enqueue_dequeue_fram_fu_243_ap_done = ap_const_logic_1))) then
                medium_state_read_2_reg_644 <= medium_state;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fu_310_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8) and (grp_enqueue_dequeue_fram_fu_243_ap_done = ap_const_logic_1))) then
                medium_state_read_3_reg_636 <= medium_state;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fu_310_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15) and (grp_enqueue_dequeue_fram_fu_243_ap_done = ap_const_logic_1))) then
                medium_state_read_reg_660 <= medium_state;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln43_reg_656 = ap_const_lv1_1) and (icmp_ln41_reg_616 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln56_reg_648 = ap_const_lv1_1) and (empty_31_reg_620 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (icmp_ln41_reg_616 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln69_reg_640 = ap_const_lv1_1) and (icmp_ln67_reg_624 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (empty_31_reg_620 = ap_const_lv1_0) and (icmp_ln41_reg_616 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln82_reg_632 = ap_const_lv1_1) and (icmp_ln80_reg_628 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (icmp_ln67_reg_624 = ap_const_lv1_0) and (empty_31_reg_620 = ap_const_lv1_0) and (icmp_ln41_reg_616 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then
                seq_number <= grp_fu_316_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln35_fu_473_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                seq_number_load_reg_610 <= seq_number;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_reg_576 <= up(3 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln35_fu_473_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    zext_ln36_reg_600(6 downto 0) <= zext_ln36_fu_485_p1(6 downto 0);
            end if;
        end if;
    end process;
    zext_ln36_reg_600(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, s_class, s_class_read_read_fu_188_p2, tmp_fu_327_p3, and_ln23_fu_347_p2, empty_12_fu_377_p2, empty_27_fu_467_p2, ap_CS_fsm_state4, icmp_ln35_fu_473_p2, icmp_ln41_fu_510_p2, ap_CS_fsm_state6, grp_compose_mac_frame_fu_271_ap_done, empty_31_fu_526_p2, icmp_ln67_fu_535_p2, icmp_ln80_fu_556_p2, ap_CS_fsm_state8, grp_enqueue_dequeue_fram_fu_243_ap_done, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state9, ap_block_state9_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((empty_12_fu_377_p2 = ap_const_lv1_1) and (empty_27_fu_467_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_fu_347_p2) and (tmp_fu_327_p3 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (((empty_12_fu_377_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_fu_347_p2) and (tmp_fu_327_p3 = ap_const_lv1_0) and (s_class = ap_const_lv1_1)) or ((empty_27_fu_467_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln23_fu_347_p2) and (tmp_fu_327_p3 = ap_const_lv1_0) and (s_class = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                elsif (((ap_const_lv1_0 = and_ln23_fu_347_p2) and (tmp_fu_327_p3 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((tmp_fu_327_p3 = ap_const_lv1_0) and (s_class_read_read_fu_188_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif (((tmp_fu_327_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln35_fu_473_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln80_fu_556_p2 = ap_const_lv1_0) and (icmp_ln67_fu_535_p2 = ap_const_lv1_0) and (empty_31_fu_526_p2 = ap_const_lv1_0) and (icmp_ln41_fu_510_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6) and (grp_compose_mac_frame_fu_271_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                elsif (((icmp_ln80_fu_556_p2 = ap_const_lv1_1) and (icmp_ln67_fu_535_p2 = ap_const_lv1_0) and (empty_31_fu_526_p2 = ap_const_lv1_0) and (icmp_ln41_fu_510_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6) and (grp_compose_mac_frame_fu_271_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                elsif (((icmp_ln67_fu_535_p2 = ap_const_lv1_1) and (empty_31_fu_526_p2 = ap_const_lv1_0) and (icmp_ln41_fu_510_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6) and (grp_compose_mac_frame_fu_271_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                elsif (((empty_31_fu_526_p2 = ap_const_lv1_1) and (icmp_ln41_fu_510_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6) and (grp_compose_mac_frame_fu_271_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                elsif (((icmp_ln41_fu_510_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6) and (grp_compose_mac_frame_fu_271_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_enqueue_dequeue_fram_fu_243_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_enqueue_dequeue_fram_fu_243_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_enqueue_dequeue_fram_fu_243_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_enqueue_dequeue_fram_fu_243_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln41_fu_495_p2 <= std_logic_vector(unsigned(up) + unsigned(ap_const_lv4_F));
    add_ln80_fu_541_p2 <= std_logic_vector(unsigned(up) + unsigned(ap_const_lv4_A));
    and_ln23_fu_347_p2 <= (icmp_ln23_fu_335_p2 and icmp_ln23_1_fu_341_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state9_on_subcall_done_assign_proc : process(grp_random_int_gen_fu_281_ap_done, ap_predicate_op112_call_state9, ap_predicate_op120_call_state9, ap_predicate_op128_call_state9, ap_predicate_op136_call_state9)
    begin
                ap_block_state9_on_subcall_done <= (((ap_predicate_op136_call_state9 = ap_const_boolean_1) and (grp_random_int_gen_fu_281_ap_done = ap_const_logic_0)) or ((ap_predicate_op128_call_state9 = ap_const_boolean_1) and (grp_random_int_gen_fu_281_ap_done = ap_const_logic_0)) or ((ap_predicate_op120_call_state9 = ap_const_boolean_1) and (grp_random_int_gen_fu_281_ap_done = ap_const_logic_0)) or ((ap_predicate_op112_call_state9 = ap_const_boolean_1) and (grp_random_int_gen_fu_281_ap_done = ap_const_logic_0)));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state9, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op112_call_state9_assign_proc : process(s_class, tmp_reg_576, and_ln23_reg_580, empty_12_reg_584, empty_27_reg_588, icmp_ln41_reg_616, empty_31_reg_620, icmp_ln67_reg_624, icmp_ln80_reg_628, icmp_ln82_reg_632, medium_state_read_3_reg_636)
    begin
                ap_predicate_op112_call_state9 <= ((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln82_reg_632 = ap_const_lv1_1) and (icmp_ln80_reg_628 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (medium_state_read_3_reg_636 = ap_const_lv1_0) and (icmp_ln67_reg_624 = ap_const_lv1_0) and (empty_31_reg_620 = ap_const_lv1_0) and (icmp_ln41_reg_616 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1));
    end process;


    ap_predicate_op120_call_state9_assign_proc : process(s_class, tmp_reg_576, and_ln23_reg_580, empty_12_reg_584, empty_27_reg_588, icmp_ln41_reg_616, empty_31_reg_620, icmp_ln67_reg_624, icmp_ln69_reg_640, medium_state_read_2_reg_644)
    begin
                ap_predicate_op120_call_state9 <= ((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln69_reg_640 = ap_const_lv1_1) and (icmp_ln67_reg_624 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (medium_state_read_2_reg_644 = ap_const_lv1_0) and (empty_31_reg_620 = ap_const_lv1_0) and (icmp_ln41_reg_616 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1));
    end process;


    ap_predicate_op128_call_state9_assign_proc : process(s_class, tmp_reg_576, and_ln23_reg_580, empty_12_reg_584, empty_27_reg_588, icmp_ln41_reg_616, empty_31_reg_620, icmp_ln56_reg_648, medium_state_read_1_reg_652)
    begin
                ap_predicate_op128_call_state9 <= ((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln56_reg_648 = ap_const_lv1_1) and (empty_31_reg_620 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (medium_state_read_1_reg_652 = ap_const_lv1_0) and (icmp_ln41_reg_616 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1));
    end process;


    ap_predicate_op136_call_state9_assign_proc : process(s_class, tmp_reg_576, and_ln23_reg_580, empty_12_reg_584, empty_27_reg_588, icmp_ln41_reg_616, icmp_ln43_reg_656, medium_state_read_reg_660)
    begin
                ap_predicate_op136_call_state9 <= ((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln43_reg_656 = ap_const_lv1_1) and (icmp_ln41_reg_616 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (medium_state_read_reg_660 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state9, ap_block_state9_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    data_address0 <= zext_ln36_fu_485_p1(7 - 1 downto 0);

    data_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_ce0 <= ap_const_logic_1;
        else 
            data_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dest_addr_mac_address0 <= ap_const_lv3_0;
    dest_addr_mac_address1 <= ap_const_lv3_0;
    dest_addr_mac_ce0 <= ap_const_logic_0;
    dest_addr_mac_ce1 <= ap_const_logic_0;
    dest_addr_mac_d0 <= ap_const_lv8_0;
    dest_addr_mac_d1 <= ap_const_lv8_0;
    dest_addr_mac_we0 <= ap_const_logic_0;
    dest_addr_mac_we1 <= ap_const_logic_0;
    empty_10_fu_365_p2 <= (empty_fu_353_p2 or empty_9_fu_359_p2);
    empty_11_fu_371_p2 <= "1" when (d_rate = ap_const_lv7_6) else "0";
    empty_12_fu_377_p2 <= (empty_11_fu_371_p2 or empty_10_fu_365_p2);
    empty_13_fu_383_p2 <= "1" when (tx_power_lvl = ap_const_lv4_F) else "0";
    empty_14_fu_389_p2 <= "1" when (tx_power_lvl = ap_const_lv4_E) else "0";
    empty_15_fu_395_p2 <= (empty_14_fu_389_p2 or empty_13_fu_383_p2);
    empty_16_fu_401_p2 <= "1" when (tx_power_lvl = ap_const_lv4_D) else "0";
    empty_17_fu_407_p2 <= (empty_16_fu_401_p2 or empty_15_fu_395_p2);
    empty_18_fu_413_p2 <= "1" when (tx_power_lvl = ap_const_lv4_C) else "0";
    empty_19_fu_419_p2 <= (empty_18_fu_413_p2 or empty_17_fu_407_p2);
    empty_20_fu_425_p2 <= "1" when (tx_power_lvl = ap_const_lv4_B) else "0";
    empty_21_fu_431_p2 <= (empty_20_fu_425_p2 or empty_19_fu_419_p2);
    empty_22_fu_437_p2 <= "1" when (tx_power_lvl = ap_const_lv4_A) else "0";
    empty_23_fu_443_p2 <= (empty_22_fu_437_p2 or empty_21_fu_431_p2);
    empty_24_fu_449_p2 <= "1" when (tx_power_lvl = ap_const_lv4_9) else "0";
    empty_25_fu_455_p2 <= (empty_24_fu_449_p2 or empty_23_fu_443_p2);
    empty_26_fu_461_p2 <= "1" when (tx_power_lvl = ap_const_lv4_0) else "0";
    empty_27_fu_467_p2 <= (empty_26_fu_461_p2 or empty_25_fu_455_p2);
    empty_29_fu_516_p2 <= "1" when (up = ap_const_lv4_3) else "0";
    empty_30_fu_521_p2 <= "1" when (up = ap_const_lv4_0) else "0";
    empty_31_fu_526_p2 <= (empty_30_fu_521_p2 or empty_29_fu_516_p2);
    empty_9_fu_359_p2 <= "1" when (d_rate = ap_const_lv7_C) else "0";
    empty_fu_353_p2 <= "1" when (d_rate = ap_const_lv7_18) else "0";
    grp_compose_mac_frame_fu_271_ap_start <= grp_compose_mac_frame_fu_271_ap_start_reg;

    grp_enqueue_dequeue_fram_fu_243_ac_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_enqueue_dequeue_fram_fu_243_ac <= ap_const_lv2_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_enqueue_dequeue_fram_fu_243_ac <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_enqueue_dequeue_fram_fu_243_ac <= ap_const_lv2_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_enqueue_dequeue_fram_fu_243_ac <= ap_const_lv2_3;
        else 
            grp_enqueue_dequeue_fram_fu_243_ac <= "XX";
        end if; 
    end process;

    grp_enqueue_dequeue_fram_fu_243_ap_start <= grp_enqueue_dequeue_fram_fu_243_ap_start_reg;
    grp_fu_310_p2 <= "1" when (grp_enqueue_dequeue_fram_fu_243_ap_return = ap_const_lv3_6) else "0";
    grp_fu_316_p2 <= std_logic_vector(unsigned(seq_number_load_reg_610) + unsigned(ap_const_lv12_1));

    grp_ma_unitdatax_status_s_fu_287_ap_start_assign_proc : process(s_class, tmp_reg_576, and_ln23_reg_580, empty_12_reg_584, empty_27_reg_588, icmp_ln41_reg_616, empty_31_reg_620, icmp_ln67_reg_624, icmp_ln80_reg_628, icmp_ln82_reg_632, icmp_ln69_reg_640, icmp_ln56_reg_648, icmp_ln43_reg_656, ap_CS_fsm_state9, ap_block_state9_on_subcall_done, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln41_reg_616 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (icmp_ln43_reg_656 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln43_reg_656 = ap_const_lv1_1) and (icmp_ln41_reg_616 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((empty_12_reg_584 = ap_const_lv1_1) and (empty_31_reg_620 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (icmp_ln56_reg_648 = ap_const_lv1_0) and (icmp_ln41_reg_616 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln56_reg_648 = ap_const_lv1_1) and (empty_31_reg_620 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (icmp_ln41_reg_616 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln67_reg_624 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (icmp_ln69_reg_640 = ap_const_lv1_0) and (empty_31_reg_620 = ap_const_lv1_0) and (icmp_ln41_reg_616 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln69_reg_640 = ap_const_lv1_1) and (icmp_ln67_reg_624 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (empty_31_reg_620 = ap_const_lv1_0) and (icmp_ln41_reg_616 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln80_reg_628 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (icmp_ln82_reg_632 = ap_const_lv1_0) and (icmp_ln67_reg_624 = ap_const_lv1_0) and (empty_31_reg_620 = ap_const_lv1_0) and (icmp_ln41_reg_616 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln82_reg_632 = ap_const_lv1_1) and (icmp_ln80_reg_628 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (icmp_ln67_reg_624 = ap_const_lv1_0) and (empty_31_reg_620 = ap_const_lv1_0) and (icmp_ln41_reg_616 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_ma_unitdatax_status_s_fu_287_ap_start <= ap_const_logic_1;
        else 
            grp_ma_unitdatax_status_s_fu_287_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_ma_unitdatax_status_s_fu_287_trans_sts_assign_proc : process(s_class, tmp_reg_576, and_ln23_reg_580, empty_12_reg_584, empty_27_reg_588, icmp_ln41_reg_616, empty_31_reg_620, icmp_ln67_reg_624, icmp_ln80_reg_628, icmp_ln82_reg_632, icmp_ln69_reg_640, icmp_ln56_reg_648, icmp_ln43_reg_656, ap_CS_fsm_state9, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_ma_unitdatax_status_s_fu_287_trans_sts <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_ma_unitdatax_status_s_fu_287_trans_sts <= ap_const_lv3_4;
        elsif ((((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln43_reg_656 = ap_const_lv1_1) and (icmp_ln41_reg_616 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln56_reg_648 = ap_const_lv1_1) and (empty_31_reg_620 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (icmp_ln41_reg_616 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln69_reg_640 = ap_const_lv1_1) and (icmp_ln67_reg_624 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (empty_31_reg_620 = ap_const_lv1_0) and (icmp_ln41_reg_616 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln82_reg_632 = ap_const_lv1_1) and (icmp_ln80_reg_628 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (icmp_ln67_reg_624 = ap_const_lv1_0) and (empty_31_reg_620 = ap_const_lv1_0) and (icmp_ln41_reg_616 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_ma_unitdatax_status_s_fu_287_trans_sts <= ap_const_lv3_0;
        elsif ((((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln41_reg_616 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (icmp_ln43_reg_656 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((empty_12_reg_584 = ap_const_lv1_1) and (empty_31_reg_620 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (icmp_ln56_reg_648 = ap_const_lv1_0) and (icmp_ln41_reg_616 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln67_reg_624 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (icmp_ln69_reg_640 = ap_const_lv1_0) and (empty_31_reg_620 = ap_const_lv1_0) and (icmp_ln41_reg_616 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((empty_12_reg_584 = ap_const_lv1_1) and (icmp_ln80_reg_628 = ap_const_lv1_1) and (empty_27_reg_588 = ap_const_lv1_0) and (icmp_ln82_reg_632 = ap_const_lv1_0) and (icmp_ln67_reg_624 = ap_const_lv1_0) and (empty_31_reg_620 = ap_const_lv1_0) and (icmp_ln41_reg_616 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_reg_580) and (tmp_reg_576 = ap_const_lv1_0) and (s_class = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            grp_ma_unitdatax_status_s_fu_287_trans_sts <= ap_const_lv3_5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_ma_unitdatax_status_s_fu_287_trans_sts <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_ma_unitdatax_status_s_fu_287_trans_sts <= ap_const_lv3_2;
        else 
            grp_ma_unitdatax_status_s_fu_287_trans_sts <= "XXX";
        end if; 
    end process;

    grp_random_int_gen_fu_281_ap_start <= grp_random_int_gen_fu_281_ap_start_reg;
    grp_read_fu_200_p2 <= medium_state;
    i_fu_479_p2 <= std_logic_vector(unsigned(i_0_reg_232) + unsigned(ap_const_lv7_1));
    icmp_ln23_1_fu_341_p2 <= "1" when (c_identifier_channel_number = ap_const_lv8_B2) else "0";
    icmp_ln23_fu_335_p2 <= "1" when (c_identifier_operating_class = ap_const_lv8_11) else "0";
    icmp_ln35_fu_473_p2 <= "1" when (i_0_reg_232 = ap_const_lv7_46) else "0";
    icmp_ln41_fu_510_p2 <= "1" when (tmp_2_fu_500_p4 = ap_const_lv3_0) else "0";
    icmp_ln67_fu_535_p2 <= "1" when (signed(trunc_ln67_fu_532_p1) < signed(ap_const_lv3_6)) else "0";
    icmp_ln80_fu_556_p2 <= "1" when (tmp_3_fu_546_p4 = ap_const_lv3_0) else "0";

    llc_data_address0_assign_proc : process(zext_ln36_reg_600, ap_CS_fsm_state6, grp_compose_mac_frame_fu_271_data_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            llc_data_address0 <= zext_ln36_reg_600(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            llc_data_address0 <= grp_compose_mac_frame_fu_271_data_address0;
        else 
            llc_data_address0 <= "XXXXXXX";
        end if; 
    end process;


    llc_data_ce0_assign_proc : process(ap_CS_fsm_state6, grp_compose_mac_frame_fu_271_data_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            llc_data_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            llc_data_ce0 <= grp_compose_mac_frame_fu_271_data_ce0;
        else 
            llc_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    llc_data_we0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            llc_data_we0 <= ap_const_logic_1;
        else 
            llc_data_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mac_data_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, grp_enqueue_dequeue_fram_fu_243_inout_frame_address0, grp_compose_mac_frame_fu_271_mac_frame_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            mac_data_address0 <= grp_compose_mac_frame_fu_271_mac_frame_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            mac_data_address0 <= grp_enqueue_dequeue_fram_fu_243_inout_frame_address0;
        else 
            mac_data_address0 <= "XXXXXXX";
        end if; 
    end process;


    mac_data_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, grp_enqueue_dequeue_fram_fu_243_inout_frame_ce0, grp_compose_mac_frame_fu_271_mac_frame_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            mac_data_ce0 <= grp_compose_mac_frame_fu_271_mac_frame_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            mac_data_ce0 <= grp_enqueue_dequeue_fram_fu_243_inout_frame_ce0;
        else 
            mac_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mac_data_ce1_assign_proc : process(ap_CS_fsm_state6, grp_compose_mac_frame_fu_271_mac_frame_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            mac_data_ce1 <= grp_compose_mac_frame_fu_271_mac_frame_ce1;
        else 
            mac_data_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    mac_data_we0_assign_proc : process(ap_CS_fsm_state6, grp_compose_mac_frame_fu_271_mac_frame_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            mac_data_we0 <= grp_compose_mac_frame_fu_271_mac_frame_we0;
        else 
            mac_data_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mac_data_we1_assign_proc : process(ap_CS_fsm_state6, grp_compose_mac_frame_fu_271_mac_frame_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            mac_data_we1 <= grp_compose_mac_frame_fu_271_mac_frame_we1;
        else 
            mac_data_we1 <= ap_const_logic_0;
        end if; 
    end process;

    s_class_read_read_fu_188_p2 <= s_class;
    source_addr_mac_address0 <= grp_compose_mac_frame_fu_271_source_addr_mac_address0;
    source_addr_mac_address1 <= grp_compose_mac_frame_fu_271_source_addr_mac_address1;
    source_addr_mac_ce0 <= grp_compose_mac_frame_fu_271_source_addr_mac_ce0;
    source_addr_mac_ce1 <= grp_compose_mac_frame_fu_271_source_addr_mac_ce1;
    tmp_2_fu_500_p4 <= add_ln41_fu_495_p2(3 downto 1);
    tmp_3_fu_546_p4 <= add_ln80_fu_541_p2(3 downto 1);
    tmp_fu_327_p3 <= up(3 downto 3);
    trunc_ln67_fu_532_p1 <= up(3 - 1 downto 0);
    zext_ln36_fu_485_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_reg_232),64));
end behav;
