{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1664572559384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1664572559384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 30 18:15:59 2022 " "Processing started: Fri Sep 30 18:15:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1664572559384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1664572559384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1664572559384 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1664572559727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IMM Imm processador.v(8) " "Verilog HDL Declaration information at processador.v(8): object \"IMM\" differs only in case from object \"Imm\" in the same scope" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1664572559790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 2 2 " "Found 2 design units, including 2 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoProcessador " "Found entity 1: projetoProcessador" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664572559790 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Found entity 2: dec3to8" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664572559790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664572559790 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoProcessador " "Elaborating entity \"projetoProcessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1664572559837 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IR processador.v(6) " "Verilog HDL warning at processador.v(6): object IR used but never assigned" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1664572559837 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IMM processador.v(8) " "Verilog HDL or VHDL warning at processador.v(8): object \"IMM\" assigned a value but never read" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1664572559837 "|projetoProcessador"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Tstep_Q processador.v(11) " "Verilog HDL warning at processador.v(11): object Tstep_Q used but never assigned" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1664572559837 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Tstep_D processador.v(11) " "Verilog HDL or VHDL warning at processador.v(11): object \"Tstep_D\" assigned a value but never read" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1664572559837 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BusWires processador.v(11) " "Verilog HDL or VHDL warning at processador.v(11): object \"BusWires\" assigned a value but never read" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1664572559837 "|projetoProcessador"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "r0 processador.v(12) " "Verilog HDL warning at processador.v(12): object r0 used but never assigned" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1664572559837 "|projetoProcessador"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "r7 processador.v(12) " "Verilog HDL warning at processador.v(12): object r7 used but never assigned" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1664572559837 "|projetoProcessador"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "r1 processador.v(12) " "Verilog HDL warning at processador.v(12): object r1 used but never assigned" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1664572559837 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_in processador.v(13) " "Verilog HDL or VHDL warning at processador.v(13): object \"IR_in\" assigned a value but never read" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1664572559837 "|projetoProcessador"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Imm processador.v(14) " "Verilog HDL warning at processador.v(14): object Imm used but never assigned" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 14 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1664572559837 "|projetoProcessador"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "G processador.v(15) " "Verilog HDL warning at processador.v(15): object G used but never assigned" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 15 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1664572559837 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processador.v(47) " "Verilog HDL Case Statement warning at processador.v(47): incomplete case statement has no default case item" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1664572559837 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Select processador.v(42) " "Verilog HDL Always Construct warning at processador.v(42): inferring latch(es) for variable \"Select\", which holds its previous value in one or more paths through the always construct" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1664572559837 "|projetoProcessador"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR\[15..13\] 0 processador.v(6) " "Net \"IR\[15..13\]\" at processador.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1664572559837 "|projetoProcessador"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR\[11..9\] 0 processador.v(6) " "Net \"IR\[11..9\]\" at processador.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1664572559837 "|projetoProcessador"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Tstep_Q.T0 0 processador.v(11) " "Net \"Tstep_Q.T0\" at processador.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1664572559837 "|projetoProcessador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "processador.v" "decX" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664572559852 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Done VCC " "Pin \"Done\" is stuck at VCC" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664572560118 "|projetoProcessador|Done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1664572560118 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/projetoProcessador_Pratica2/projetoProcessador/output_files/projetoProcessador.map.smsg " "Generated suppressed messages file C:/projetoProcessador_Pratica2/projetoProcessador/output_files/projetoProcessador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1664572560165 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1664572560243 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664572560243 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[0\] " "No output dependent on input pin \"DIN\[0\]\"" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664572560274 "|projetoProcessador|DIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[1\] " "No output dependent on input pin \"DIN\[1\]\"" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664572560274 "|projetoProcessador|DIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[2\] " "No output dependent on input pin \"DIN\[2\]\"" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664572560274 "|projetoProcessador|DIN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[3\] " "No output dependent on input pin \"DIN\[3\]\"" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664572560274 "|projetoProcessador|DIN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[4\] " "No output dependent on input pin \"DIN\[4\]\"" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664572560274 "|projetoProcessador|DIN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[5\] " "No output dependent on input pin \"DIN\[5\]\"" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664572560274 "|projetoProcessador|DIN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[6\] " "No output dependent on input pin \"DIN\[6\]\"" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664572560274 "|projetoProcessador|DIN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[7\] " "No output dependent on input pin \"DIN\[7\]\"" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664572560274 "|projetoProcessador|DIN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[8\] " "No output dependent on input pin \"DIN\[8\]\"" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664572560274 "|projetoProcessador|DIN[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[9\] " "No output dependent on input pin \"DIN\[9\]\"" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664572560274 "|projetoProcessador|DIN[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[10\] " "No output dependent on input pin \"DIN\[10\]\"" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664572560274 "|projetoProcessador|DIN[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[11\] " "No output dependent on input pin \"DIN\[11\]\"" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664572560274 "|projetoProcessador|DIN[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[12\] " "No output dependent on input pin \"DIN\[12\]\"" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664572560274 "|projetoProcessador|DIN[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[13\] " "No output dependent on input pin \"DIN\[13\]\"" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664572560274 "|projetoProcessador|DIN[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[14\] " "No output dependent on input pin \"DIN\[14\]\"" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664572560274 "|projetoProcessador|DIN[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[15\] " "No output dependent on input pin \"DIN\[15\]\"" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664572560274 "|projetoProcessador|DIN[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Resetn " "No output dependent on input pin \"Resetn\"" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664572560274 "|projetoProcessador|Resetn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664572560274 "|projetoProcessador|Clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "No output dependent on input pin \"Run\"" {  } { { "processador.v" "" { Text "C:/projetoProcessador_Pratica2/projetoProcessador/processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664572560274 "|projetoProcessador|Run"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1664572560274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1664572560274 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1664572560274 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1664572560274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1664572560290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 30 18:16:00 2022 " "Processing ended: Fri Sep 30 18:16:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1664572560290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1664572560290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1664572560290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664572560290 ""}
