WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500096 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 02 min 55 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2500097 cumulative IPC: 4 (Simulation time: 00 hr 02 min 55 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2500097 cumulative IPC: 4 (Simulation time: 00 hr 02 min 55 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 22395084 heartbeat IPC: 0.5026 cumulative IPC: 0.5026 (Simulation time: 00 hr 07 min 08 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 19894990 cumulative IPC: 0.5026 (Simulation time: 00 hr 07 min 08 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 19894990 cumulative IPC: 0.5026 (Simulation time: 00 hr 07 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/astar_23B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5026 instructions: 10000002 cycles: 19894990
CPU 0 Branch Prediction Accuracy: 73.97% MPKI: 49.7 Average ROB Occupancy at Mispredict: 5.562
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 49.7
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     264727 HIT:     241992 MISS:      22735
LLC LOAD         ACCESS:     193510 HIT:     170948 MISS:      22562
LLC RFO          ACCESS:       1647 HIT:       1601 MISS:         46
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      67735 HIT:      67734 MISS:          1
LLC TRANSLATION  ACCESS:       1835 HIT:       1709 MISS:        126
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 196.1 cycles
cpu0_DTLB TOTAL        ACCESS:    2776497 HIT:    2477469 MISS:     299028
cpu0_DTLB LOAD         ACCESS:    2776497 HIT:    2477469 MISS:     299028
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.844 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3124160 HIT:    2722073 MISS:     402087
cpu0_L1D LOAD         ACCESS:    2669012 HIT:    2278668 MISS:     390344
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     429258 HIT:     423975 MISS:       5283
cpu0_L1D TRANSLATION  ACCESS:      25890 HIT:      19430 MISS:       6460
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 28.41 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     385750 HIT:     188478 MISS:     197272
cpu0_L2C LOAD         ACCESS:     280950 HIT:      87440 MISS:     193510
cpu0_L2C RFO          ACCESS:       4767 HIT:       3120 MISS:       1647
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      93652 HIT:      93372 MISS:        280
cpu0_L2C TRANSLATION  ACCESS:       6381 HIT:       4546 MISS:       1835
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 42.69 cycles
cpu0_STLB TOTAL        ACCESS:     228556 HIT:     202667 MISS:      25889
cpu0_STLB LOAD         ACCESS:     228556 HIT:     202667 MISS:      25889
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 15.58 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4843
  ROW_BUFFER_MISS:      17889
 AVG DBUS CONGESTED CYCLE: 3.844
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        863
  FULL:       7913
