
==============================================================================
XRT Build Version: 2.3.1301
       Build Date: 2019-10-25 03:04:42
          Hash ID: 192e706aea53163a04c574f9b3fe9ed76b6ca471
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2019.2.1) on Thu Dec  5 04:48:12 MST 2019
   Version:                2.3.1301
   Kernels:                SysArray
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          84d465aa-ff69-4cb2-9fab-b7a26fed631a
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u250
   Name:                   xdma
   Version:                201830.2
   Generated Version:      Vivado 2018.3 (SW Build: 2576915)
   Created:                Thu Jun 27 12:02:52 2019
   FPGA Device:            xcu250
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au250:1.0
   Board Part:             xilinx.com:au250:part0:1.0
   Platform VBNV:          xilinx_u250_xdma_201830_2
   Static UUID:            6d0cbc7c-2f18-47c6-8877-51e729503014
   Feature ROM TimeStamp:  1561656294

Clocks
------
   Name:      DATA_CLK
   Index:     0
   Type:      DATA
   Frequency: 193 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x5000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x6000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank3
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x7000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x3000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x3000200000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x3000400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x3000600000
   Address Size: 0x20000
   Bank Used:    No
==============================================================================
Kernel: SysArray

Definition
----------
   Signature: SysArray (uint scalar00, uint scalar01, int* input_matrix, int* weight_matrix, int* output_matrix)

Ports
-----
   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m00_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          m01_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          m02_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

--------------------------
Instance:        SysArray_1
   Base Address: 0x1800000

   Argument:          scalar00
   Register Offset:   0x010
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          scalar01
   Register Offset:   0x018
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          input_matrix
   Register Offset:   0x020
   Port:              m00_axi
   Memory:            bank0 (MEM_DDR4)

   Argument:          weight_matrix
   Register Offset:   0x02c
   Port:              m01_axi
   Memory:            bank0 (MEM_DDR4)

   Argument:          output_matrix
   Register Offset:   0x038
   Port:              m02_axi
   Memory:            bank0 (MEM_DDR4)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2019.2.1 - Thu Dec  5 04:48:12 MST 2019 (SW BUILD: 2729669)
   Command Line:  v++ -t hw -lo SysArray.xclbin SysArray.xo --platform xilinx_u250_xdma_201830_2 -k SysArray --kernel_frequency 255 
   Options:       -t hw
                  -lo SysArray.xclbin SysArray.xo
                  --platform xilinx_u250_xdma_201830_2
                  -k SysArray
                  --kernel_frequency 255 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
