module wideexpr_00020(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (((ctrl[2]?3'sb100:(s0)|(+(((2'sb00)^(s0))|((s5)<<<(6'b101000))))))&((ctrl[5]?((+((s0)>>(6'b110100)))>>(-($signed(s2))))>>>({1{(ctrl[6]?(2'sb01)^(s4):(ctrl[5]?5'sb00101:s2))}}):(ctrl[0]?s3:s1))))-(s1);
  assign y1 = (ctrl[3]?(((($signed(s0))>>(4'b0111))+(((s0)<<(s0))>>({2'sb10,u7,u6,s0})))<<($signed(u7)))<<<(s5):s5);
  assign y2 = (ctrl[3]?($signed(5'sb01101))&(s6):s5);
  assign y3 = ((ctrl[2]?~^((-($unsigned(4'sb0011)))+(-((s5)<<(5'sb10110)))):(+(6'sb101100))<(-({$unsigned(2'sb11)}))))<<(s3);
  assign y4 = (s7)|(-(({4{s0}})<<(5'sb01000)));
  assign y5 = (3'sb011)&((3'sb000)+(6'b100100));
  assign y6 = (ctrl[6]?(+((~&($signed(-(s5))))^($unsigned(2'sb01))))>>(2'sb01):((s1)&((ctrl[6]?(5'sb01110)^~(((ctrl[0]?$signed((6'b101100)&(u1)):$signed((3'b100)|(2'sb01))))<<<((6'sb010011)<<<(5'sb10110))):-(u6))))|(((1'sb0)<<($signed(({(ctrl[6]?(ctrl[6]?s7:s2):-(s4)),(4'b1110)==({4{5'sb11111}})})<<((u4)>>($unsigned($signed(s5)))))))^~(s0)));
  assign y7 = (+({3'sb000}))+((ctrl[1]?(s2)>>((u4)&({3{{s6,4'b0011}}})):$signed(((1'b0)>=({1{2'b01}}))==(+({s4,5'b11000})))));
endmodule
