// Seed: 2996057276
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    input tri id_2,
    output tri1 id_3,
    output tri id_4,
    input uwire id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply0 id_8,
    output uwire id_9,
    input supply0 id_10,
    input tri1 id_11,
    output wor id_12,
    output uwire id_13,
    input tri0 id_14,
    output tri id_15,
    input tri id_16,
    input tri0 id_17,
    input supply1 id_18,
    input supply1 id_19,
    input wor id_20,
    input tri0 id_21,
    input supply1 id_22,
    input supply1 id_23,
    output uwire id_24,
    input wire id_25,
    input supply0 id_26,
    output wire id_27,
    input uwire id_28,
    output wand id_29,
    output wand id_30,
    output uwire id_31
);
  assign id_27 = id_20 ? 1 : id_2;
  wire id_33;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri  id_1
);
  generate
    wire id_3;
  endgenerate
  module_0(
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0
  );
endmodule
