{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 08 17:41:51 2012 " "Info: Processing started: Sun Jan 08 17:41:51 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_level -c top_level --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_level -c top_level --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 320 248 416 336 "clock" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "instruction\[5\] " "Info: Assuming node \"instruction\[5\]\" is an undefined clock" {  } { { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "instruction\[4\] " "Info: Assuming node \"instruction\[4\]\" is an undefined clock" {  } { { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "instruction_decode:inst1\|mul_decode:inst2\|inst47 " "Info: Detected gated clock \"instruction_decode:inst1\|mul_decode:inst2\|inst47\" as buffer" {  } { { "mul_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/mul_decode.bdf" { { 544 456 520 592 "inst47" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|mul_decode:inst2\|inst47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instruction_decode:inst1\|mul_decode:inst2\|inst26 " "Info: Detected ripple clock \"instruction_decode:inst1\|mul_decode:inst2\|inst26\" as buffer" {  } { { "mul_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/mul_decode.bdf" { { 426 360 424 506 "inst26" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|mul_decode:inst2\|inst26" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "instruction_decode:inst1\|inst18 " "Info: Detected gated clock \"instruction_decode:inst1\|inst18\" as buffer" {  } { { "instruction_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/instruction_decode.bdf" { { -128 704 768 -80 "inst18" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "instruction_decode:inst1\|inst14 " "Info: Detected gated clock \"instruction_decode:inst1\|inst14\" as buffer" {  } { { "instruction_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/instruction_decode.bdf" { { -48 704 768 0 "inst14" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "instruction_decode:inst1\|inst20 " "Info: Detected gated clock \"instruction_decode:inst1\|inst20\" as buffer" {  } { { "instruction_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/instruction_decode.bdf" { { -208 704 768 -160 "inst20" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "instruction_decode:inst1\|str_decode:inst62\|inst47 " "Info: Detected gated clock \"instruction_decode:inst1\|str_decode:inst62\|inst47\" as buffer" {  } { { "str_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/str_decode.bdf" { { 472 360 424 520 "inst47" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|str_decode:inst62\|inst47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instruction_decode:inst1\|str_decode:inst62\|inst26 " "Info: Detected ripple clock \"instruction_decode:inst1\|str_decode:inst62\|inst26\" as buffer" {  } { { "str_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/str_decode.bdf" { { 354 264 328 434 "inst26" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|str_decode:inst62\|inst26" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instruction_decode:inst1\|ldr_decode:inst68\|inst1 " "Info: Detected ripple clock \"instruction_decode:inst1\|ldr_decode:inst68\|inst1\" as buffer" {  } { { "ldr_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/ldr_decode.bdf" { { 344 768 832 424 "inst1" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|ldr_decode:inst68\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "instruction_decode:inst1\|ldr_decode:inst68\|inst25 " "Info: Detected gated clock \"instruction_decode:inst1\|ldr_decode:inst68\|inst25\" as buffer" {  } { { "ldr_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/ldr_decode.bdf" { { 456 544 608 504 "inst25" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|ldr_decode:inst68\|inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instruction_decode:inst1\|ldr_decode:inst68\|inst24 " "Info: Detected ripple clock \"instruction_decode:inst1\|ldr_decode:inst68\|inst24\" as buffer" {  } { { "ldr_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/ldr_decode.bdf" { { 352 400 464 432 "inst24" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|ldr_decode:inst68\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instruction_decode:inst1\|ldr_decode:inst68\|inst " "Info: Detected ripple clock \"instruction_decode:inst1\|ldr_decode:inst68\|inst\" as buffer" {  } { { "ldr_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/ldr_decode.bdf" { { 344 640 704 424 "inst" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|ldr_decode:inst68\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register instruction_decode:inst1\|mul_decode:inst2\|inst2 register instruction_decode:inst1\|mul_decode:inst2\|inst26 96.8 MHz 10.331 ns Internal " "Info: Clock \"clock\" has Internal fmax of 96.8 MHz between source register \"instruction_decode:inst1\|mul_decode:inst2\|inst2\" and destination register \"instruction_decode:inst1\|mul_decode:inst2\|inst26\" (period= 10.331 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.038 ns + Longest register register " "Info: + Longest register to register delay is 1.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instruction_decode:inst1\|mul_decode:inst2\|inst2 1 REG LC_X9_Y16_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y16_N0; Fanout = 3; REG Node = 'instruction_decode:inst1\|mul_decode:inst2\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_decode:inst1|mul_decode:inst2|inst2 } "NODE_NAME" } } { "mul_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/mul_decode.bdf" { { 416 672 736 496 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.537 ns) 1.038 ns instruction_decode:inst1\|mul_decode:inst2\|inst26 2 REG LC_X9_Y16_N2 4 " "Info: 2: + IC(0.501 ns) + CELL(0.537 ns) = 1.038 ns; Loc. = LC_X9_Y16_N2; Fanout = 4; REG Node = 'instruction_decode:inst1\|mul_decode:inst2\|inst26'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { instruction_decode:inst1|mul_decode:inst2|inst2 instruction_decode:inst1|mul_decode:inst2|inst26 } "NODE_NAME" } } { "mul_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/mul_decode.bdf" { { 426 360 424 506 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 51.73 % ) " "Info: Total cell delay = 0.537 ns ( 51.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.501 ns ( 48.27 % ) " "Info: Total interconnect delay = 0.501 ns ( 48.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { instruction_decode:inst1|mul_decode:inst2|inst2 instruction_decode:inst1|mul_decode:inst2|inst26 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.038 ns" { instruction_decode:inst1|mul_decode:inst2|inst2 {} instruction_decode:inst1|mul_decode:inst2|inst26 {} } { 0.000ns 0.501ns } { 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.062 ns - Smallest " "Info: - Smallest clock skew is -9.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.806 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 6 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 320 248 416 336 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.629 ns) 2.806 ns instruction_decode:inst1\|mul_decode:inst2\|inst26 2 REG LC_X9_Y16_N2 4 " "Info: 2: + IC(0.878 ns) + CELL(0.629 ns) = 2.806 ns; Loc. = LC_X9_Y16_N2; Fanout = 4; REG Node = 'instruction_decode:inst1\|mul_decode:inst2\|inst26'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { clock instruction_decode:inst1|mul_decode:inst2|inst26 } "NODE_NAME" } } { "mul_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/mul_decode.bdf" { { 426 360 424 506 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.71 % ) " "Info: Total cell delay = 1.928 ns ( 68.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.878 ns ( 31.29 % ) " "Info: Total interconnect delay = 0.878 ns ( 31.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { clock instruction_decode:inst1|mul_decode:inst2|inst26 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { clock {} clock~out0 {} instruction_decode:inst1|mul_decode:inst2|inst26 {} } { 0.000ns 0.000ns 0.878ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 11.868 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 11.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 6 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 320 248 416 336 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.827 ns) 3.004 ns instruction_decode:inst1\|mul_decode:inst2\|inst26 2 REG LC_X9_Y16_N2 4 " "Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X9_Y16_N2; Fanout = 4; REG Node = 'instruction_decode:inst1\|mul_decode:inst2\|inst26'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { clock instruction_decode:inst1|mul_decode:inst2|inst26 } "NODE_NAME" } } { "mul_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/mul_decode.bdf" { { 426 360 424 506 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.503 ns) + CELL(0.258 ns) 3.765 ns instruction_decode:inst1\|mul_decode:inst2\|inst47 3 COMB LC_X9_Y16_N8 2 " "Info: 3: + IC(0.503 ns) + CELL(0.258 ns) = 3.765 ns; Loc. = LC_X9_Y16_N8; Fanout = 2; COMB Node = 'instruction_decode:inst1\|mul_decode:inst2\|inst47'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { instruction_decode:inst1|mul_decode:inst2|inst26 instruction_decode:inst1|mul_decode:inst2|inst47 } "NODE_NAME" } } { "mul_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/mul_decode.bdf" { { 544 456 520 592 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.474 ns) + CELL(0.629 ns) 11.868 ns instruction_decode:inst1\|mul_decode:inst2\|inst2 4 REG LC_X9_Y16_N0 3 " "Info: 4: + IC(7.474 ns) + CELL(0.629 ns) = 11.868 ns; Loc. = LC_X9_Y16_N0; Fanout = 3; REG Node = 'instruction_decode:inst1\|mul_decode:inst2\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.103 ns" { instruction_decode:inst1|mul_decode:inst2|inst47 instruction_decode:inst1|mul_decode:inst2|inst2 } "NODE_NAME" } } { "mul_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/mul_decode.bdf" { { 416 672 736 496 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.013 ns ( 25.39 % ) " "Info: Total cell delay = 3.013 ns ( 25.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.855 ns ( 74.61 % ) " "Info: Total interconnect delay = 8.855 ns ( 74.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.868 ns" { clock instruction_decode:inst1|mul_decode:inst2|inst26 instruction_decode:inst1|mul_decode:inst2|inst47 instruction_decode:inst1|mul_decode:inst2|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.868 ns" { clock {} clock~out0 {} instruction_decode:inst1|mul_decode:inst2|inst26 {} instruction_decode:inst1|mul_decode:inst2|inst47 {} instruction_decode:inst1|mul_decode:inst2|inst2 {} } { 0.000ns 0.000ns 0.878ns 0.503ns 7.474ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { clock instruction_decode:inst1|mul_decode:inst2|inst26 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { clock {} clock~out0 {} instruction_decode:inst1|mul_decode:inst2|inst26 {} } { 0.000ns 0.000ns 0.878ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.868 ns" { clock instruction_decode:inst1|mul_decode:inst2|inst26 instruction_decode:inst1|mul_decode:inst2|inst47 instruction_decode:inst1|mul_decode:inst2|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.868 ns" { clock {} clock~out0 {} instruction_decode:inst1|mul_decode:inst2|inst26 {} instruction_decode:inst1|mul_decode:inst2|inst47 {} instruction_decode:inst1|mul_decode:inst2|inst2 {} } { 0.000ns 0.000ns 0.878ns 0.503ns 7.474ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "mul_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/mul_decode.bdf" { { 416 672 736 496 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "mul_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/mul_decode.bdf" { { 426 360 424 506 "inst26" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { instruction_decode:inst1|mul_decode:inst2|inst2 instruction_decode:inst1|mul_decode:inst2|inst26 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.038 ns" { instruction_decode:inst1|mul_decode:inst2|inst2 {} instruction_decode:inst1|mul_decode:inst2|inst26 {} } { 0.000ns 0.501ns } { 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { clock instruction_decode:inst1|mul_decode:inst2|inst26 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { clock {} clock~out0 {} instruction_decode:inst1|mul_decode:inst2|inst26 {} } { 0.000ns 0.000ns 0.878ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.868 ns" { clock instruction_decode:inst1|mul_decode:inst2|inst26 instruction_decode:inst1|mul_decode:inst2|inst47 instruction_decode:inst1|mul_decode:inst2|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.868 ns" { clock {} clock~out0 {} instruction_decode:inst1|mul_decode:inst2|inst26 {} instruction_decode:inst1|mul_decode:inst2|inst47 {} instruction_decode:inst1|mul_decode:inst2|inst2 {} } { 0.000ns 0.000ns 0.878ns 0.503ns 7.474ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "instruction\[5\] register 4bit_register:inst7\|inst register 4bit_register:inst5\|inst 149.79 MHz 6.676 ns Internal " "Info: Clock \"instruction\[5\]\" has Internal fmax of 149.79 MHz between source register \"4bit_register:inst7\|inst\" and destination register \"4bit_register:inst5\|inst\" (period= 6.676 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.171 ns + Longest register register " "Info: + Longest register to register delay is 2.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 4bit_register:inst7\|inst 1 REG LC_X58_Y32_N8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X58_Y32_N8; Fanout = 4; REG Node = '4bit_register:inst7\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 4bit_register:inst7|inst } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.258 ns) 0.977 ns data_mem2:inst18\|inst32~61 2 COMB LC_X59_Y32_N8 1 " "Info: 2: + IC(0.719 ns) + CELL(0.258 ns) = 0.977 ns; Loc. = LC_X59_Y32_N8; Fanout = 1; COMB Node = 'data_mem2:inst18\|inst32~61'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { 4bit_register:inst7|inst data_mem2:inst18|inst32~61 } "NODE_NAME" } } { "data_mem2.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/data_mem2.bdf" { { 960 1720 1768 992 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 1.239 ns data_mem2:inst18\|inst32~62 3 COMB LC_X59_Y32_N9 5 " "Info: 3: + IC(0.161 ns) + CELL(0.101 ns) = 1.239 ns; Loc. = LC_X59_Y32_N9; Fanout = 5; COMB Node = 'data_mem2:inst18\|inst32~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { data_mem2:inst18|inst32~61 data_mem2:inst18|inst32~62 } "NODE_NAME" } } { "data_mem2.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/data_mem2.bdf" { { 960 1720 1768 992 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.273 ns) 2.171 ns 4bit_register:inst5\|inst 4 REG LC_X60_Y32_N4 4 " "Info: 4: + IC(0.659 ns) + CELL(0.273 ns) = 2.171 ns; Loc. = LC_X60_Y32_N4; Fanout = 4; REG Node = '4bit_register:inst5\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { data_mem2:inst18|inst32~62 4bit_register:inst5|inst } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.632 ns ( 29.11 % ) " "Info: Total cell delay = 0.632 ns ( 29.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.539 ns ( 70.89 % ) " "Info: Total interconnect delay = 1.539 ns ( 70.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.171 ns" { 4bit_register:inst7|inst data_mem2:inst18|inst32~61 data_mem2:inst18|inst32~62 4bit_register:inst5|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.171 ns" { 4bit_register:inst7|inst {} data_mem2:inst18|inst32~61 {} data_mem2:inst18|inst32~62 {} 4bit_register:inst5|inst {} } { 0.000ns 0.719ns 0.161ns 0.659ns } { 0.000ns 0.258ns 0.101ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.274 ns - Smallest " "Info: - Smallest clock skew is -4.274 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instruction\[5\] destination 6.981 ns + Shortest register " "Info: + Shortest clock path from clock \"instruction\[5\]\" to destination register is 6.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns instruction\[5\] 1 CLK PIN_M8 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M8; Fanout = 4; CLK Node = 'instruction\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[5] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.101 ns) 3.174 ns instruction_decode:inst1\|inst20 2 COMB LC_X8_Y16_N2 9 " "Info: 2: + IC(1.774 ns) + CELL(0.101 ns) = 3.174 ns; Loc. = LC_X8_Y16_N2; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { instruction[5] instruction_decode:inst1|inst20 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/instruction_decode.bdf" { { -208 704 768 -160 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.178 ns) + CELL(0.629 ns) 6.981 ns 4bit_register:inst5\|inst 3 REG LC_X60_Y32_N4 4 " "Info: 3: + IC(3.178 ns) + CELL(0.629 ns) = 6.981 ns; Loc. = LC_X60_Y32_N4; Fanout = 4; REG Node = '4bit_register:inst5\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.807 ns" { instruction_decode:inst1|inst20 4bit_register:inst5|inst } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.029 ns ( 29.06 % ) " "Info: Total cell delay = 2.029 ns ( 29.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.952 ns ( 70.94 % ) " "Info: Total interconnect delay = 4.952 ns ( 70.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.981 ns" { instruction[5] instruction_decode:inst1|inst20 4bit_register:inst5|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.981 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst {} } { 0.000ns 0.000ns 1.774ns 3.178ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instruction\[5\] source 11.255 ns - Longest register " "Info: - Longest clock path from clock \"instruction\[5\]\" to source register is 11.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns instruction\[5\] 1 CLK PIN_M8 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M8; Fanout = 4; CLK Node = 'instruction\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[5] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.775 ns) + CELL(0.101 ns) 3.175 ns instruction_decode:inst1\|inst18 2 COMB LC_X8_Y16_N1 9 " "Info: 2: + IC(1.775 ns) + CELL(0.101 ns) = 3.175 ns; Loc. = LC_X8_Y16_N1; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst18'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { instruction[5] instruction_decode:inst1|inst18 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/instruction_decode.bdf" { { -128 704 768 -80 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.451 ns) + CELL(0.629 ns) 11.255 ns 4bit_register:inst7\|inst 3 REG LC_X58_Y32_N8 4 " "Info: 3: + IC(7.451 ns) + CELL(0.629 ns) = 11.255 ns; Loc. = LC_X58_Y32_N8; Fanout = 4; REG Node = '4bit_register:inst7\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.080 ns" { instruction_decode:inst1|inst18 4bit_register:inst7|inst } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.029 ns ( 18.03 % ) " "Info: Total cell delay = 2.029 ns ( 18.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.226 ns ( 81.97 % ) " "Info: Total interconnect delay = 9.226 ns ( 81.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.255 ns" { instruction[5] instruction_decode:inst1|inst18 4bit_register:inst7|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.255 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst18 {} 4bit_register:inst7|inst {} } { 0.000ns 0.000ns 1.775ns 7.451ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.981 ns" { instruction[5] instruction_decode:inst1|inst20 4bit_register:inst5|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.981 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst {} } { 0.000ns 0.000ns 1.774ns 3.178ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.255 ns" { instruction[5] instruction_decode:inst1|inst18 4bit_register:inst7|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.255 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst18 {} 4bit_register:inst7|inst {} } { 0.000ns 0.000ns 1.775ns 7.451ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.171 ns" { 4bit_register:inst7|inst data_mem2:inst18|inst32~61 data_mem2:inst18|inst32~62 4bit_register:inst5|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.171 ns" { 4bit_register:inst7|inst {} data_mem2:inst18|inst32~61 {} data_mem2:inst18|inst32~62 {} 4bit_register:inst5|inst {} } { 0.000ns 0.719ns 0.161ns 0.659ns } { 0.000ns 0.258ns 0.101ns 0.273ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.981 ns" { instruction[5] instruction_decode:inst1|inst20 4bit_register:inst5|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.981 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst {} } { 0.000ns 0.000ns 1.774ns 3.178ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.255 ns" { instruction[5] instruction_decode:inst1|inst18 4bit_register:inst7|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.255 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst18 {} 4bit_register:inst7|inst {} } { 0.000ns 0.000ns 1.775ns 7.451ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "instruction\[4\] register 4bit_register:inst7\|inst register 4bit_register:inst5\|inst 149.84 MHz 6.674 ns Internal " "Info: Clock \"instruction\[4\]\" has Internal fmax of 149.84 MHz between source register \"4bit_register:inst7\|inst\" and destination register \"4bit_register:inst5\|inst\" (period= 6.674 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.171 ns + Longest register register " "Info: + Longest register to register delay is 2.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 4bit_register:inst7\|inst 1 REG LC_X58_Y32_N8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X58_Y32_N8; Fanout = 4; REG Node = '4bit_register:inst7\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 4bit_register:inst7|inst } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.258 ns) 0.977 ns data_mem2:inst18\|inst32~61 2 COMB LC_X59_Y32_N8 1 " "Info: 2: + IC(0.719 ns) + CELL(0.258 ns) = 0.977 ns; Loc. = LC_X59_Y32_N8; Fanout = 1; COMB Node = 'data_mem2:inst18\|inst32~61'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { 4bit_register:inst7|inst data_mem2:inst18|inst32~61 } "NODE_NAME" } } { "data_mem2.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/data_mem2.bdf" { { 960 1720 1768 992 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 1.239 ns data_mem2:inst18\|inst32~62 3 COMB LC_X59_Y32_N9 5 " "Info: 3: + IC(0.161 ns) + CELL(0.101 ns) = 1.239 ns; Loc. = LC_X59_Y32_N9; Fanout = 5; COMB Node = 'data_mem2:inst18\|inst32~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { data_mem2:inst18|inst32~61 data_mem2:inst18|inst32~62 } "NODE_NAME" } } { "data_mem2.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/data_mem2.bdf" { { 960 1720 1768 992 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.273 ns) 2.171 ns 4bit_register:inst5\|inst 4 REG LC_X60_Y32_N4 4 " "Info: 4: + IC(0.659 ns) + CELL(0.273 ns) = 2.171 ns; Loc. = LC_X60_Y32_N4; Fanout = 4; REG Node = '4bit_register:inst5\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { data_mem2:inst18|inst32~62 4bit_register:inst5|inst } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.632 ns ( 29.11 % ) " "Info: Total cell delay = 0.632 ns ( 29.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.539 ns ( 70.89 % ) " "Info: Total interconnect delay = 1.539 ns ( 70.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.171 ns" { 4bit_register:inst7|inst data_mem2:inst18|inst32~61 data_mem2:inst18|inst32~62 4bit_register:inst5|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.171 ns" { 4bit_register:inst7|inst {} data_mem2:inst18|inst32~61 {} data_mem2:inst18|inst32~62 {} 4bit_register:inst5|inst {} } { 0.000ns 0.719ns 0.161ns 0.659ns } { 0.000ns 0.258ns 0.101ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.272 ns - Smallest " "Info: - Smallest clock skew is -4.272 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instruction\[4\] destination 8.092 ns + Shortest register " "Info: + Shortest clock path from clock \"instruction\[4\]\" to destination register is 8.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns instruction\[4\] 1 CLK PIN_B5 4 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B5; Fanout = 4; CLK Node = 'instruction\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[4] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.722 ns) + CELL(0.258 ns) 4.285 ns instruction_decode:inst1\|inst20 2 COMB LC_X8_Y16_N2 9 " "Info: 2: + IC(2.722 ns) + CELL(0.258 ns) = 4.285 ns; Loc. = LC_X8_Y16_N2; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { instruction[4] instruction_decode:inst1|inst20 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/instruction_decode.bdf" { { -208 704 768 -160 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.178 ns) + CELL(0.629 ns) 8.092 ns 4bit_register:inst5\|inst 3 REG LC_X60_Y32_N4 4 " "Info: 3: + IC(3.178 ns) + CELL(0.629 ns) = 8.092 ns; Loc. = LC_X60_Y32_N4; Fanout = 4; REG Node = '4bit_register:inst5\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.807 ns" { instruction_decode:inst1|inst20 4bit_register:inst5|inst } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.192 ns ( 27.09 % ) " "Info: Total cell delay = 2.192 ns ( 27.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.900 ns ( 72.91 % ) " "Info: Total interconnect delay = 5.900 ns ( 72.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.092 ns" { instruction[4] instruction_decode:inst1|inst20 4bit_register:inst5|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.092 ns" { instruction[4] {} instruction[4]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst {} } { 0.000ns 0.000ns 2.722ns 3.178ns } { 0.000ns 1.305ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instruction\[4\] source 12.364 ns - Longest register " "Info: - Longest clock path from clock \"instruction\[4\]\" to source register is 12.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns instruction\[4\] 1 CLK PIN_B5 4 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B5; Fanout = 4; CLK Node = 'instruction\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[4] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.721 ns) + CELL(0.258 ns) 4.284 ns instruction_decode:inst1\|inst18 2 COMB LC_X8_Y16_N1 9 " "Info: 2: + IC(2.721 ns) + CELL(0.258 ns) = 4.284 ns; Loc. = LC_X8_Y16_N1; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst18'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.979 ns" { instruction[4] instruction_decode:inst1|inst18 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/instruction_decode.bdf" { { -128 704 768 -80 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.451 ns) + CELL(0.629 ns) 12.364 ns 4bit_register:inst7\|inst 3 REG LC_X58_Y32_N8 4 " "Info: 3: + IC(7.451 ns) + CELL(0.629 ns) = 12.364 ns; Loc. = LC_X58_Y32_N8; Fanout = 4; REG Node = '4bit_register:inst7\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.080 ns" { instruction_decode:inst1|inst18 4bit_register:inst7|inst } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.192 ns ( 17.73 % ) " "Info: Total cell delay = 2.192 ns ( 17.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.172 ns ( 82.27 % ) " "Info: Total interconnect delay = 10.172 ns ( 82.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.364 ns" { instruction[4] instruction_decode:inst1|inst18 4bit_register:inst7|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.364 ns" { instruction[4] {} instruction[4]~out0 {} instruction_decode:inst1|inst18 {} 4bit_register:inst7|inst {} } { 0.000ns 0.000ns 2.721ns 7.451ns } { 0.000ns 1.305ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.092 ns" { instruction[4] instruction_decode:inst1|inst20 4bit_register:inst5|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.092 ns" { instruction[4] {} instruction[4]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst {} } { 0.000ns 0.000ns 2.722ns 3.178ns } { 0.000ns 1.305ns 0.258ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.364 ns" { instruction[4] instruction_decode:inst1|inst18 4bit_register:inst7|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.364 ns" { instruction[4] {} instruction[4]~out0 {} instruction_decode:inst1|inst18 {} 4bit_register:inst7|inst {} } { 0.000ns 0.000ns 2.721ns 7.451ns } { 0.000ns 1.305ns 0.258ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.171 ns" { 4bit_register:inst7|inst data_mem2:inst18|inst32~61 data_mem2:inst18|inst32~62 4bit_register:inst5|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.171 ns" { 4bit_register:inst7|inst {} data_mem2:inst18|inst32~61 {} data_mem2:inst18|inst32~62 {} 4bit_register:inst5|inst {} } { 0.000ns 0.719ns 0.161ns 0.659ns } { 0.000ns 0.258ns 0.101ns 0.273ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.092 ns" { instruction[4] instruction_decode:inst1|inst20 4bit_register:inst5|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.092 ns" { instruction[4] {} instruction[4]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst {} } { 0.000ns 0.000ns 2.722ns 3.178ns } { 0.000ns 1.305ns 0.258ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.364 ns" { instruction[4] instruction_decode:inst1|inst18 4bit_register:inst7|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.364 ns" { instruction[4] {} instruction[4]~out0 {} instruction_decode:inst1|inst18 {} 4bit_register:inst7|inst {} } { 0.000ns 0.000ns 2.721ns 7.451ns } { 0.000ns 1.305ns 0.258ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 53 " "Warning: Circuit may not operate. Detected 53 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "instruction_decode:inst1\|mul_decode:inst2\|inst26 instruction_decode:inst1\|mul_decode:inst2\|inst45 clock 7.952 ns " "Info: Found hold time violation between source  pin or register \"instruction_decode:inst1\|mul_decode:inst2\|inst26\" and destination pin or register \"instruction_decode:inst1\|mul_decode:inst2\|inst45\" for clock \"clock\" (Hold time is 7.952 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.062 ns + Largest " "Info: + Largest clock skew is 9.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 11.868 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 11.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 6 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 320 248 416 336 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.827 ns) 3.004 ns instruction_decode:inst1\|mul_decode:inst2\|inst26 2 REG LC_X9_Y16_N2 4 " "Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X9_Y16_N2; Fanout = 4; REG Node = 'instruction_decode:inst1\|mul_decode:inst2\|inst26'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { clock instruction_decode:inst1|mul_decode:inst2|inst26 } "NODE_NAME" } } { "mul_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/mul_decode.bdf" { { 426 360 424 506 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.503 ns) + CELL(0.258 ns) 3.765 ns instruction_decode:inst1\|mul_decode:inst2\|inst47 3 COMB LC_X9_Y16_N8 2 " "Info: 3: + IC(0.503 ns) + CELL(0.258 ns) = 3.765 ns; Loc. = LC_X9_Y16_N8; Fanout = 2; COMB Node = 'instruction_decode:inst1\|mul_decode:inst2\|inst47'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { instruction_decode:inst1|mul_decode:inst2|inst26 instruction_decode:inst1|mul_decode:inst2|inst47 } "NODE_NAME" } } { "mul_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/mul_decode.bdf" { { 544 456 520 592 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.474 ns) + CELL(0.629 ns) 11.868 ns instruction_decode:inst1\|mul_decode:inst2\|inst45 4 REG LC_X9_Y16_N3 4 " "Info: 4: + IC(7.474 ns) + CELL(0.629 ns) = 11.868 ns; Loc. = LC_X9_Y16_N3; Fanout = 4; REG Node = 'instruction_decode:inst1\|mul_decode:inst2\|inst45'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.103 ns" { instruction_decode:inst1|mul_decode:inst2|inst47 instruction_decode:inst1|mul_decode:inst2|inst45 } "NODE_NAME" } } { "mul_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/mul_decode.bdf" { { 416 544 608 496 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.013 ns ( 25.39 % ) " "Info: Total cell delay = 3.013 ns ( 25.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.855 ns ( 74.61 % ) " "Info: Total interconnect delay = 8.855 ns ( 74.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.868 ns" { clock instruction_decode:inst1|mul_decode:inst2|inst26 instruction_decode:inst1|mul_decode:inst2|inst47 instruction_decode:inst1|mul_decode:inst2|inst45 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.868 ns" { clock {} clock~out0 {} instruction_decode:inst1|mul_decode:inst2|inst26 {} instruction_decode:inst1|mul_decode:inst2|inst47 {} instruction_decode:inst1|mul_decode:inst2|inst45 {} } { 0.000ns 0.000ns 0.878ns 0.503ns 7.474ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.806 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 6 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 320 248 416 336 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.629 ns) 2.806 ns instruction_decode:inst1\|mul_decode:inst2\|inst26 2 REG LC_X9_Y16_N2 4 " "Info: 2: + IC(0.878 ns) + CELL(0.629 ns) = 2.806 ns; Loc. = LC_X9_Y16_N2; Fanout = 4; REG Node = 'instruction_decode:inst1\|mul_decode:inst2\|inst26'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { clock instruction_decode:inst1|mul_decode:inst2|inst26 } "NODE_NAME" } } { "mul_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/mul_decode.bdf" { { 426 360 424 506 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.71 % ) " "Info: Total cell delay = 1.928 ns ( 68.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.878 ns ( 31.29 % ) " "Info: Total interconnect delay = 0.878 ns ( 31.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { clock instruction_decode:inst1|mul_decode:inst2|inst26 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { clock {} clock~out0 {} instruction_decode:inst1|mul_decode:inst2|inst26 {} } { 0.000ns 0.000ns 0.878ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.868 ns" { clock instruction_decode:inst1|mul_decode:inst2|inst26 instruction_decode:inst1|mul_decode:inst2|inst47 instruction_decode:inst1|mul_decode:inst2|inst45 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.868 ns" { clock {} clock~out0 {} instruction_decode:inst1|mul_decode:inst2|inst26 {} instruction_decode:inst1|mul_decode:inst2|inst47 {} instruction_decode:inst1|mul_decode:inst2|inst45 {} } { 0.000ns 0.000ns 0.878ns 0.503ns 7.474ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { clock instruction_decode:inst1|mul_decode:inst2|inst26 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { clock {} clock~out0 {} instruction_decode:inst1|mul_decode:inst2|inst26 {} } { 0.000ns 0.000ns 0.878ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "mul_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/mul_decode.bdf" { { 426 360 424 506 "inst26" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.925 ns - Shortest register register " "Info: - Shortest register to register delay is 0.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instruction_decode:inst1\|mul_decode:inst2\|inst26 1 REG LC_X9_Y16_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y16_N2; Fanout = 4; REG Node = 'instruction_decode:inst1\|mul_decode:inst2\|inst26'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_decode:inst1|mul_decode:inst2|inst26 } "NODE_NAME" } } { "mul_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/mul_decode.bdf" { { 426 360 424 506 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.423 ns) 0.925 ns instruction_decode:inst1\|mul_decode:inst2\|inst45 2 REG LC_X9_Y16_N3 4 " "Info: 2: + IC(0.502 ns) + CELL(0.423 ns) = 0.925 ns; Loc. = LC_X9_Y16_N3; Fanout = 4; REG Node = 'instruction_decode:inst1\|mul_decode:inst2\|inst45'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { instruction_decode:inst1|mul_decode:inst2|inst26 instruction_decode:inst1|mul_decode:inst2|inst45 } "NODE_NAME" } } { "mul_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/mul_decode.bdf" { { 416 544 608 496 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.423 ns ( 45.73 % ) " "Info: Total cell delay = 0.423 ns ( 45.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.502 ns ( 54.27 % ) " "Info: Total interconnect delay = 0.502 ns ( 54.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { instruction_decode:inst1|mul_decode:inst2|inst26 instruction_decode:inst1|mul_decode:inst2|inst45 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.925 ns" { instruction_decode:inst1|mul_decode:inst2|inst26 {} instruction_decode:inst1|mul_decode:inst2|inst45 {} } { 0.000ns 0.502ns } { 0.000ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "mul_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/mul_decode.bdf" { { 416 544 608 496 "inst45" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.868 ns" { clock instruction_decode:inst1|mul_decode:inst2|inst26 instruction_decode:inst1|mul_decode:inst2|inst47 instruction_decode:inst1|mul_decode:inst2|inst45 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.868 ns" { clock {} clock~out0 {} instruction_decode:inst1|mul_decode:inst2|inst26 {} instruction_decode:inst1|mul_decode:inst2|inst47 {} instruction_decode:inst1|mul_decode:inst2|inst45 {} } { 0.000ns 0.000ns 0.878ns 0.503ns 7.474ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { clock instruction_decode:inst1|mul_decode:inst2|inst26 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { clock {} clock~out0 {} instruction_decode:inst1|mul_decode:inst2|inst26 {} } { 0.000ns 0.000ns 0.878ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { instruction_decode:inst1|mul_decode:inst2|inst26 instruction_decode:inst1|mul_decode:inst2|inst45 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.925 ns" { instruction_decode:inst1|mul_decode:inst2|inst26 {} instruction_decode:inst1|mul_decode:inst2|inst45 {} } { 0.000ns 0.502ns } { 0.000ns 0.423ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "instruction\[5\] 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"instruction\[5\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "4bit_register:inst5\|inst3 4bit_register:inst7\|inst3 instruction\[5\] 2.433 ns " "Info: Found hold time violation between source  pin or register \"4bit_register:inst5\|inst3\" and destination pin or register \"4bit_register:inst7\|inst3\" for clock \"instruction\[5\]\" (Hold time is 2.433 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.274 ns + Largest " "Info: + Largest clock skew is 4.274 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instruction\[5\] destination 11.255 ns + Longest register " "Info: + Longest clock path from clock \"instruction\[5\]\" to destination register is 11.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns instruction\[5\] 1 CLK PIN_M8 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M8; Fanout = 4; CLK Node = 'instruction\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[5] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.775 ns) + CELL(0.101 ns) 3.175 ns instruction_decode:inst1\|inst18 2 COMB LC_X8_Y16_N1 9 " "Info: 2: + IC(1.775 ns) + CELL(0.101 ns) = 3.175 ns; Loc. = LC_X8_Y16_N1; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst18'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { instruction[5] instruction_decode:inst1|inst18 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/instruction_decode.bdf" { { -128 704 768 -80 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.451 ns) + CELL(0.629 ns) 11.255 ns 4bit_register:inst7\|inst3 3 REG LC_X58_Y32_N1 4 " "Info: 3: + IC(7.451 ns) + CELL(0.629 ns) = 11.255 ns; Loc. = LC_X58_Y32_N1; Fanout = 4; REG Node = '4bit_register:inst7\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.080 ns" { instruction_decode:inst1|inst18 4bit_register:inst7|inst3 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.029 ns ( 18.03 % ) " "Info: Total cell delay = 2.029 ns ( 18.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.226 ns ( 81.97 % ) " "Info: Total interconnect delay = 9.226 ns ( 81.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.255 ns" { instruction[5] instruction_decode:inst1|inst18 4bit_register:inst7|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.255 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst18 {} 4bit_register:inst7|inst3 {} } { 0.000ns 0.000ns 1.775ns 7.451ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instruction\[5\] source 6.981 ns - Shortest register " "Info: - Shortest clock path from clock \"instruction\[5\]\" to source register is 6.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns instruction\[5\] 1 CLK PIN_M8 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M8; Fanout = 4; CLK Node = 'instruction\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[5] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.101 ns) 3.174 ns instruction_decode:inst1\|inst20 2 COMB LC_X8_Y16_N2 9 " "Info: 2: + IC(1.774 ns) + CELL(0.101 ns) = 3.174 ns; Loc. = LC_X8_Y16_N2; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { instruction[5] instruction_decode:inst1|inst20 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/instruction_decode.bdf" { { -208 704 768 -160 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.178 ns) + CELL(0.629 ns) 6.981 ns 4bit_register:inst5\|inst3 3 REG LC_X57_Y32_N2 4 " "Info: 3: + IC(3.178 ns) + CELL(0.629 ns) = 6.981 ns; Loc. = LC_X57_Y32_N2; Fanout = 4; REG Node = '4bit_register:inst5\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.807 ns" { instruction_decode:inst1|inst20 4bit_register:inst5|inst3 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.029 ns ( 29.06 % ) " "Info: Total cell delay = 2.029 ns ( 29.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.952 ns ( 70.94 % ) " "Info: Total interconnect delay = 4.952 ns ( 70.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.981 ns" { instruction[5] instruction_decode:inst1|inst20 4bit_register:inst5|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.981 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst3 {} } { 0.000ns 0.000ns 1.774ns 3.178ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.255 ns" { instruction[5] instruction_decode:inst1|inst18 4bit_register:inst7|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.255 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst18 {} 4bit_register:inst7|inst3 {} } { 0.000ns 0.000ns 1.775ns 7.451ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.981 ns" { instruction[5] instruction_decode:inst1|inst20 4bit_register:inst5|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.981 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst3 {} } { 0.000ns 0.000ns 1.774ns 3.178ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.656 ns - Shortest register register " "Info: - Shortest register to register delay is 1.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 4bit_register:inst5\|inst3 1 REG LC_X57_Y32_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X57_Y32_N2; Fanout = 4; REG Node = '4bit_register:inst5\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 4bit_register:inst5|inst3 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.258 ns) 0.749 ns data_mem2:inst18\|inst30~175 2 COMB LC_X57_Y32_N6 5 " "Info: 2: + IC(0.491 ns) + CELL(0.258 ns) = 0.749 ns; Loc. = LC_X57_Y32_N6; Fanout = 5; COMB Node = 'data_mem2:inst18\|inst30~175'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { 4bit_register:inst5|inst3 data_mem2:inst18|inst30~175 } "NODE_NAME" } } { "data_mem2.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/data_mem2.bdf" { { 880 1624 1672 912 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.273 ns) 1.656 ns 4bit_register:inst7\|inst3 3 REG LC_X58_Y32_N1 4 " "Info: 3: + IC(0.634 ns) + CELL(0.273 ns) = 1.656 ns; Loc. = LC_X58_Y32_N1; Fanout = 4; REG Node = '4bit_register:inst7\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { data_mem2:inst18|inst30~175 4bit_register:inst7|inst3 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.531 ns ( 32.07 % ) " "Info: Total cell delay = 0.531 ns ( 32.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.125 ns ( 67.93 % ) " "Info: Total interconnect delay = 1.125 ns ( 67.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { 4bit_register:inst5|inst3 data_mem2:inst18|inst30~175 4bit_register:inst7|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.656 ns" { 4bit_register:inst5|inst3 {} data_mem2:inst18|inst30~175 {} 4bit_register:inst7|inst3 {} } { 0.000ns 0.491ns 0.634ns } { 0.000ns 0.258ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.255 ns" { instruction[5] instruction_decode:inst1|inst18 4bit_register:inst7|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.255 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst18 {} 4bit_register:inst7|inst3 {} } { 0.000ns 0.000ns 1.775ns 7.451ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.981 ns" { instruction[5] instruction_decode:inst1|inst20 4bit_register:inst5|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.981 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst3 {} } { 0.000ns 0.000ns 1.774ns 3.178ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { 4bit_register:inst5|inst3 data_mem2:inst18|inst30~175 4bit_register:inst7|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.656 ns" { 4bit_register:inst5|inst3 {} data_mem2:inst18|inst30~175 {} 4bit_register:inst7|inst3 {} } { 0.000ns 0.491ns 0.634ns } { 0.000ns 0.258ns 0.273ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "instruction\[4\] 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"instruction\[4\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "4bit_register:inst5\|inst3 4bit_register:inst7\|inst3 instruction\[4\] 2.431 ns " "Info: Found hold time violation between source  pin or register \"4bit_register:inst5\|inst3\" and destination pin or register \"4bit_register:inst7\|inst3\" for clock \"instruction\[4\]\" (Hold time is 2.431 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.272 ns + Largest " "Info: + Largest clock skew is 4.272 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instruction\[4\] destination 12.364 ns + Longest register " "Info: + Longest clock path from clock \"instruction\[4\]\" to destination register is 12.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns instruction\[4\] 1 CLK PIN_B5 4 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B5; Fanout = 4; CLK Node = 'instruction\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[4] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.721 ns) + CELL(0.258 ns) 4.284 ns instruction_decode:inst1\|inst18 2 COMB LC_X8_Y16_N1 9 " "Info: 2: + IC(2.721 ns) + CELL(0.258 ns) = 4.284 ns; Loc. = LC_X8_Y16_N1; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst18'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.979 ns" { instruction[4] instruction_decode:inst1|inst18 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/instruction_decode.bdf" { { -128 704 768 -80 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.451 ns) + CELL(0.629 ns) 12.364 ns 4bit_register:inst7\|inst3 3 REG LC_X58_Y32_N1 4 " "Info: 3: + IC(7.451 ns) + CELL(0.629 ns) = 12.364 ns; Loc. = LC_X58_Y32_N1; Fanout = 4; REG Node = '4bit_register:inst7\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.080 ns" { instruction_decode:inst1|inst18 4bit_register:inst7|inst3 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.192 ns ( 17.73 % ) " "Info: Total cell delay = 2.192 ns ( 17.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.172 ns ( 82.27 % ) " "Info: Total interconnect delay = 10.172 ns ( 82.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.364 ns" { instruction[4] instruction_decode:inst1|inst18 4bit_register:inst7|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.364 ns" { instruction[4] {} instruction[4]~out0 {} instruction_decode:inst1|inst18 {} 4bit_register:inst7|inst3 {} } { 0.000ns 0.000ns 2.721ns 7.451ns } { 0.000ns 1.305ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instruction\[4\] source 8.092 ns - Shortest register " "Info: - Shortest clock path from clock \"instruction\[4\]\" to source register is 8.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns instruction\[4\] 1 CLK PIN_B5 4 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B5; Fanout = 4; CLK Node = 'instruction\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[4] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.722 ns) + CELL(0.258 ns) 4.285 ns instruction_decode:inst1\|inst20 2 COMB LC_X8_Y16_N2 9 " "Info: 2: + IC(2.722 ns) + CELL(0.258 ns) = 4.285 ns; Loc. = LC_X8_Y16_N2; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { instruction[4] instruction_decode:inst1|inst20 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/instruction_decode.bdf" { { -208 704 768 -160 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.178 ns) + CELL(0.629 ns) 8.092 ns 4bit_register:inst5\|inst3 3 REG LC_X57_Y32_N2 4 " "Info: 3: + IC(3.178 ns) + CELL(0.629 ns) = 8.092 ns; Loc. = LC_X57_Y32_N2; Fanout = 4; REG Node = '4bit_register:inst5\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.807 ns" { instruction_decode:inst1|inst20 4bit_register:inst5|inst3 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.192 ns ( 27.09 % ) " "Info: Total cell delay = 2.192 ns ( 27.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.900 ns ( 72.91 % ) " "Info: Total interconnect delay = 5.900 ns ( 72.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.092 ns" { instruction[4] instruction_decode:inst1|inst20 4bit_register:inst5|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.092 ns" { instruction[4] {} instruction[4]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst3 {} } { 0.000ns 0.000ns 2.722ns 3.178ns } { 0.000ns 1.305ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.364 ns" { instruction[4] instruction_decode:inst1|inst18 4bit_register:inst7|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.364 ns" { instruction[4] {} instruction[4]~out0 {} instruction_decode:inst1|inst18 {} 4bit_register:inst7|inst3 {} } { 0.000ns 0.000ns 2.721ns 7.451ns } { 0.000ns 1.305ns 0.258ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.092 ns" { instruction[4] instruction_decode:inst1|inst20 4bit_register:inst5|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.092 ns" { instruction[4] {} instruction[4]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst3 {} } { 0.000ns 0.000ns 2.722ns 3.178ns } { 0.000ns 1.305ns 0.258ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.656 ns - Shortest register register " "Info: - Shortest register to register delay is 1.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 4bit_register:inst5\|inst3 1 REG LC_X57_Y32_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X57_Y32_N2; Fanout = 4; REG Node = '4bit_register:inst5\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 4bit_register:inst5|inst3 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.258 ns) 0.749 ns data_mem2:inst18\|inst30~175 2 COMB LC_X57_Y32_N6 5 " "Info: 2: + IC(0.491 ns) + CELL(0.258 ns) = 0.749 ns; Loc. = LC_X57_Y32_N6; Fanout = 5; COMB Node = 'data_mem2:inst18\|inst30~175'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { 4bit_register:inst5|inst3 data_mem2:inst18|inst30~175 } "NODE_NAME" } } { "data_mem2.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/data_mem2.bdf" { { 880 1624 1672 912 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.273 ns) 1.656 ns 4bit_register:inst7\|inst3 3 REG LC_X58_Y32_N1 4 " "Info: 3: + IC(0.634 ns) + CELL(0.273 ns) = 1.656 ns; Loc. = LC_X58_Y32_N1; Fanout = 4; REG Node = '4bit_register:inst7\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { data_mem2:inst18|inst30~175 4bit_register:inst7|inst3 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.531 ns ( 32.07 % ) " "Info: Total cell delay = 0.531 ns ( 32.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.125 ns ( 67.93 % ) " "Info: Total interconnect delay = 1.125 ns ( 67.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { 4bit_register:inst5|inst3 data_mem2:inst18|inst30~175 4bit_register:inst7|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.656 ns" { 4bit_register:inst5|inst3 {} data_mem2:inst18|inst30~175 {} 4bit_register:inst7|inst3 {} } { 0.000ns 0.491ns 0.634ns } { 0.000ns 0.258ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.364 ns" { instruction[4] instruction_decode:inst1|inst18 4bit_register:inst7|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.364 ns" { instruction[4] {} instruction[4]~out0 {} instruction_decode:inst1|inst18 {} 4bit_register:inst7|inst3 {} } { 0.000ns 0.000ns 2.721ns 7.451ns } { 0.000ns 1.305ns 0.258ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.092 ns" { instruction[4] instruction_decode:inst1|inst20 4bit_register:inst5|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.092 ns" { instruction[4] {} instruction[4]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst3 {} } { 0.000ns 0.000ns 2.722ns 3.178ns } { 0.000ns 1.305ns 0.258ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { 4bit_register:inst5|inst3 data_mem2:inst18|inst30~175 4bit_register:inst7|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.656 ns" { 4bit_register:inst5|inst3 {} data_mem2:inst18|inst30~175 {} 4bit_register:inst7|inst3 {} } { 0.000ns 0.491ns 0.634ns } { 0.000ns 0.258ns 0.273ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "4bit_register:inst5\|inst1 instruction\[8\] instruction\[5\] 19.083 ns register " "Info: tsu for register \"4bit_register:inst5\|inst1\" (data pin = \"instruction\[8\]\", clock pin = \"instruction\[5\]\") is 19.083 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.031 ns + Longest pin register " "Info: + Longest pin to register delay is 26.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns instruction\[8\] 1 PIN PIN_G5 6 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G5; Fanout = 6; PIN Node = 'instruction\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[8] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.039 ns) + CELL(0.258 ns) 10.596 ns instruction_decode:inst1\|inst4~9 2 COMB LC_X55_Y32_N2 7 " "Info: 2: + IC(9.039 ns) + CELL(0.258 ns) = 10.596 ns; Loc. = LC_X55_Y32_N2; Fanout = 7; COMB Node = 'instruction_decode:inst1\|inst4~9'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.297 ns" { instruction[8] instruction_decode:inst1|inst4~9 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/instruction_decode.bdf" { { 104 262 326 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.927 ns) + CELL(0.390 ns) 16.913 ns instruction_decode:inst1\|busmux:inst58\|lpm_mux:\$00000\|mux_5fc:auto_generated\|result_node\[0\]~155 3 COMB LC_X8_Y16_N9 3 " "Info: 3: + IC(5.927 ns) + CELL(0.390 ns) = 16.913 ns; Loc. = LC_X8_Y16_N9; Fanout = 3; COMB Node = 'instruction_decode:inst1\|busmux:inst58\|lpm_mux:\$00000\|mux_5fc:auto_generated\|result_node\[0\]~155'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.317 ns" { instruction_decode:inst1|inst4~9 instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[0]~155 } "NODE_NAME" } } { "db/mux_5fc.tdf" "" { Text "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/db/mux_5fc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.145 ns) + CELL(0.522 ns) 23.580 ns data_mem2:inst18\|inst15 4 COMB LC_X57_Y32_N3 4 " "Info: 4: + IC(6.145 ns) + CELL(0.522 ns) = 23.580 ns; Loc. = LC_X57_Y32_N3; Fanout = 4; COMB Node = 'data_mem2:inst18\|inst15'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.667 ns" { instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[0]~155 data_mem2:inst18|inst15 } "NODE_NAME" } } { "data_mem2.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/data_mem2.bdf" { { 384 1520 1584 432 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.522 ns) 25.111 ns data_mem2:inst18\|inst31~62 5 COMB LC_X59_Y32_N7 5 " "Info: 5: + IC(1.009 ns) + CELL(0.522 ns) = 25.111 ns; Loc. = LC_X59_Y32_N7; Fanout = 5; COMB Node = 'data_mem2:inst18\|inst31~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { data_mem2:inst18|inst15 data_mem2:inst18|inst31~62 } "NODE_NAME" } } { "data_mem2.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/data_mem2.bdf" { { 912 1672 1720 944 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.273 ns) 26.031 ns 4bit_register:inst5\|inst1 6 REG LC_X60_Y32_N7 4 " "Info: 6: + IC(0.647 ns) + CELL(0.273 ns) = 26.031 ns; Loc. = LC_X60_Y32_N7; Fanout = 4; REG Node = '4bit_register:inst5\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { data_mem2:inst18|inst31~62 4bit_register:inst5|inst1 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 368 432 184 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.264 ns ( 12.54 % ) " "Info: Total cell delay = 3.264 ns ( 12.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "22.767 ns ( 87.46 % ) " "Info: Total interconnect delay = 22.767 ns ( 87.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "26.031 ns" { instruction[8] instruction_decode:inst1|inst4~9 instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[0]~155 data_mem2:inst18|inst15 data_mem2:inst18|inst31~62 4bit_register:inst5|inst1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "26.031 ns" { instruction[8] {} instruction[8]~out0 {} instruction_decode:inst1|inst4~9 {} instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[0]~155 {} data_mem2:inst18|inst15 {} data_mem2:inst18|inst31~62 {} 4bit_register:inst5|inst1 {} } { 0.000ns 0.000ns 9.039ns 5.927ns 6.145ns 1.009ns 0.647ns } { 0.000ns 1.299ns 0.258ns 0.390ns 0.522ns 0.522ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 368 432 184 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instruction\[5\] destination 6.981 ns - Shortest register " "Info: - Shortest clock path from clock \"instruction\[5\]\" to destination register is 6.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns instruction\[5\] 1 CLK PIN_M8 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M8; Fanout = 4; CLK Node = 'instruction\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[5] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.101 ns) 3.174 ns instruction_decode:inst1\|inst20 2 COMB LC_X8_Y16_N2 9 " "Info: 2: + IC(1.774 ns) + CELL(0.101 ns) = 3.174 ns; Loc. = LC_X8_Y16_N2; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { instruction[5] instruction_decode:inst1|inst20 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/instruction_decode.bdf" { { -208 704 768 -160 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.178 ns) + CELL(0.629 ns) 6.981 ns 4bit_register:inst5\|inst1 3 REG LC_X60_Y32_N7 4 " "Info: 3: + IC(3.178 ns) + CELL(0.629 ns) = 6.981 ns; Loc. = LC_X60_Y32_N7; Fanout = 4; REG Node = '4bit_register:inst5\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.807 ns" { instruction_decode:inst1|inst20 4bit_register:inst5|inst1 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 368 432 184 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.029 ns ( 29.06 % ) " "Info: Total cell delay = 2.029 ns ( 29.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.952 ns ( 70.94 % ) " "Info: Total interconnect delay = 4.952 ns ( 70.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.981 ns" { instruction[5] instruction_decode:inst1|inst20 4bit_register:inst5|inst1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.981 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst1 {} } { 0.000ns 0.000ns 1.774ns 3.178ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "26.031 ns" { instruction[8] instruction_decode:inst1|inst4~9 instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[0]~155 data_mem2:inst18|inst15 data_mem2:inst18|inst31~62 4bit_register:inst5|inst1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "26.031 ns" { instruction[8] {} instruction[8]~out0 {} instruction_decode:inst1|inst4~9 {} instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[0]~155 {} data_mem2:inst18|inst15 {} data_mem2:inst18|inst31~62 {} 4bit_register:inst5|inst1 {} } { 0.000ns 0.000ns 9.039ns 5.927ns 6.145ns 1.009ns 0.647ns } { 0.000ns 1.299ns 0.258ns 0.390ns 0.522ns 0.522ns 0.273ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.981 ns" { instruction[5] instruction_decode:inst1|inst20 4bit_register:inst5|inst1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.981 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst1 {} } { 0.000ns 0.000ns 1.774ns 3.178ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock mul_a_in\[0\] 4bit_register:inst7\|inst3 26.047 ns register " "Info: tco from clock \"clock\" to destination pin \"mul_a_in\[0\]\" through register \"4bit_register:inst7\|inst3\" is 26.047 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 17.379 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 17.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 6 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 320 248 416 336 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.827 ns) 3.004 ns instruction_decode:inst1\|ldr_decode:inst68\|inst24 2 REG LC_X9_Y16_N5 4 " "Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X9_Y16_N5; Fanout = 4; REG Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/ldr_decode.bdf" { { 352 400 464 432 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.390 ns) 3.900 ns instruction_decode:inst1\|ldr_decode:inst68\|inst25 3 COMB LC_X9_Y16_N4 2 " "Info: 3: + IC(0.506 ns) + CELL(0.390 ns) = 3.900 ns; Loc. = LC_X9_Y16_N4; Fanout = 2; COMB Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { instruction_decode:inst1|ldr_decode:inst68|inst24 instruction_decode:inst1|ldr_decode:inst68|inst25 } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/ldr_decode.bdf" { { 456 544 608 504 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.537 ns) + CELL(0.827 ns) 8.264 ns instruction_decode:inst1\|ldr_decode:inst68\|inst 4 REG LC_X8_Y16_N7 7 " "Info: 4: + IC(3.537 ns) + CELL(0.827 ns) = 8.264 ns; Loc. = LC_X8_Y16_N7; Fanout = 7; REG Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.364 ns" { instruction_decode:inst1|ldr_decode:inst68|inst25 instruction_decode:inst1|ldr_decode:inst68|inst } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/ldr_decode.bdf" { { 344 640 704 424 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.522 ns) 9.299 ns instruction_decode:inst1\|inst18 5 COMB LC_X8_Y16_N1 9 " "Info: 5: + IC(0.513 ns) + CELL(0.522 ns) = 9.299 ns; Loc. = LC_X8_Y16_N1; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst18'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.035 ns" { instruction_decode:inst1|ldr_decode:inst68|inst instruction_decode:inst1|inst18 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/instruction_decode.bdf" { { -128 704 768 -80 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.451 ns) + CELL(0.629 ns) 17.379 ns 4bit_register:inst7\|inst3 6 REG LC_X58_Y32_N1 4 " "Info: 6: + IC(7.451 ns) + CELL(0.629 ns) = 17.379 ns; Loc. = LC_X58_Y32_N1; Fanout = 4; REG Node = '4bit_register:inst7\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.080 ns" { instruction_decode:inst1|inst18 4bit_register:inst7|inst3 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.494 ns ( 25.86 % ) " "Info: Total cell delay = 4.494 ns ( 25.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.885 ns ( 74.14 % ) " "Info: Total interconnect delay = 12.885 ns ( 74.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "17.379 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 instruction_decode:inst1|ldr_decode:inst68|inst25 instruction_decode:inst1|ldr_decode:inst68|inst instruction_decode:inst1|inst18 4bit_register:inst7|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "17.379 ns" { clock {} clock~out0 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} instruction_decode:inst1|ldr_decode:inst68|inst25 {} instruction_decode:inst1|ldr_decode:inst68|inst {} instruction_decode:inst1|inst18 {} 4bit_register:inst7|inst3 {} } { 0.000ns 0.000ns 0.878ns 0.506ns 3.537ns 0.513ns 7.451ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.827ns 0.522ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.470 ns + Longest register pin " "Info: + Longest register to pin delay is 8.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 4bit_register:inst7\|inst3 1 REG LC_X58_Y32_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X58_Y32_N1; Fanout = 4; REG Node = '4bit_register:inst7\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 4bit_register:inst7|inst3 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 592 656 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.060 ns) + CELL(0.390 ns) 2.450 ns mul_mux:inst8\|inst8\[3\]~144 2 COMB LC_X56_Y32_N1 1 " "Info: 2: + IC(2.060 ns) + CELL(0.390 ns) = 2.450 ns; Loc. = LC_X56_Y32_N1; Fanout = 1; COMB Node = 'mul_mux:inst8\|inst8\[3\]~144'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { 4bit_register:inst7|inst3 mul_mux:inst8|inst8[3]~144 } "NODE_NAME" } } { "mul_mux.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/mul_mux.bdf" { { 256 656 720 304 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 2.712 ns mul_mux:inst8\|inst8\[3\] 3 COMB LC_X56_Y32_N2 1 " "Info: 3: + IC(0.161 ns) + CELL(0.101 ns) = 2.712 ns; Loc. = LC_X56_Y32_N2; Fanout = 1; COMB Node = 'mul_mux:inst8\|inst8\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { mul_mux:inst8|inst8[3]~144 mul_mux:inst8|inst8[3] } "NODE_NAME" } } { "mul_mux.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/mul_mux.bdf" { { 256 656 720 304 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.893 ns) + CELL(1.865 ns) 8.470 ns mul_a_in\[0\] 4 PIN PIN_U14 0 " "Info: 4: + IC(3.893 ns) + CELL(1.865 ns) = 8.470 ns; Loc. = PIN_U14; Fanout = 0; PIN Node = 'mul_a_in\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.758 ns" { mul_mux:inst8|inst8[3] mul_a_in[0] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 96 1208 1384 112 "mul_a_in\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.356 ns ( 27.82 % ) " "Info: Total cell delay = 2.356 ns ( 27.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.114 ns ( 72.18 % ) " "Info: Total interconnect delay = 6.114 ns ( 72.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.470 ns" { 4bit_register:inst7|inst3 mul_mux:inst8|inst8[3]~144 mul_mux:inst8|inst8[3] mul_a_in[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.470 ns" { 4bit_register:inst7|inst3 {} mul_mux:inst8|inst8[3]~144 {} mul_mux:inst8|inst8[3] {} mul_a_in[0] {} } { 0.000ns 2.060ns 0.161ns 3.893ns } { 0.000ns 0.390ns 0.101ns 1.865ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "17.379 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 instruction_decode:inst1|ldr_decode:inst68|inst25 instruction_decode:inst1|ldr_decode:inst68|inst instruction_decode:inst1|inst18 4bit_register:inst7|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "17.379 ns" { clock {} clock~out0 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} instruction_decode:inst1|ldr_decode:inst68|inst25 {} instruction_decode:inst1|ldr_decode:inst68|inst {} instruction_decode:inst1|inst18 {} 4bit_register:inst7|inst3 {} } { 0.000ns 0.000ns 0.878ns 0.506ns 3.537ns 0.513ns 7.451ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.827ns 0.522ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.470 ns" { 4bit_register:inst7|inst3 mul_mux:inst8|inst8[3]~144 mul_mux:inst8|inst8[3] mul_a_in[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.470 ns" { 4bit_register:inst7|inst3 {} mul_mux:inst8|inst8[3]~144 {} mul_mux:inst8|inst8[3] {} mul_a_in[0] {} } { 0.000ns 2.060ns 0.161ns 3.893ns } { 0.000ns 0.390ns 0.101ns 1.865ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "instruction\[8\] memory_contents\[2\] 29.140 ns Longest " "Info: Longest tpd from source pin \"instruction\[8\]\" to destination pin \"memory_contents\[2\]\" is 29.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns instruction\[8\] 1 PIN PIN_G5 6 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G5; Fanout = 6; PIN Node = 'instruction\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[8] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.039 ns) + CELL(0.258 ns) 10.596 ns instruction_decode:inst1\|inst4~9 2 COMB LC_X55_Y32_N2 7 " "Info: 2: + IC(9.039 ns) + CELL(0.258 ns) = 10.596 ns; Loc. = LC_X55_Y32_N2; Fanout = 7; COMB Node = 'instruction_decode:inst1\|inst4~9'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.297 ns" { instruction[8] instruction_decode:inst1|inst4~9 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/instruction_decode.bdf" { { 104 262 326 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.927 ns) + CELL(0.390 ns) 16.913 ns instruction_decode:inst1\|busmux:inst58\|lpm_mux:\$00000\|mux_5fc:auto_generated\|result_node\[0\]~155 3 COMB LC_X8_Y16_N9 3 " "Info: 3: + IC(5.927 ns) + CELL(0.390 ns) = 16.913 ns; Loc. = LC_X8_Y16_N9; Fanout = 3; COMB Node = 'instruction_decode:inst1\|busmux:inst58\|lpm_mux:\$00000\|mux_5fc:auto_generated\|result_node\[0\]~155'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.317 ns" { instruction_decode:inst1|inst4~9 instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[0]~155 } "NODE_NAME" } } { "db/mux_5fc.tdf" "" { Text "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/db/mux_5fc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.145 ns) + CELL(0.522 ns) 23.580 ns data_mem2:inst18\|inst15 4 COMB LC_X57_Y32_N3 4 " "Info: 4: + IC(6.145 ns) + CELL(0.522 ns) = 23.580 ns; Loc. = LC_X57_Y32_N3; Fanout = 4; COMB Node = 'data_mem2:inst18\|inst15'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.667 ns" { instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[0]~155 data_mem2:inst18|inst15 } "NODE_NAME" } } { "data_mem2.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/data_mem2.bdf" { { 384 1520 1584 432 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.522 ns) 25.111 ns data_mem2:inst18\|inst31~62 5 COMB LC_X59_Y32_N7 5 " "Info: 5: + IC(1.009 ns) + CELL(0.522 ns) = 25.111 ns; Loc. = LC_X59_Y32_N7; Fanout = 5; COMB Node = 'data_mem2:inst18\|inst31~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { data_mem2:inst18|inst15 data_mem2:inst18|inst31~62 } "NODE_NAME" } } { "data_mem2.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/data_mem2.bdf" { { 912 1672 1720 944 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.150 ns) + CELL(1.879 ns) 29.140 ns memory_contents\[2\] 6 PIN PIN_D19 0 " "Info: 6: + IC(2.150 ns) + CELL(1.879 ns) = 29.140 ns; Loc. = PIN_D19; Fanout = 0; PIN Node = 'memory_contents\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.029 ns" { data_mem2:inst18|inst31~62 memory_contents[2] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { -112 120 330 -96 "memory_contents\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.870 ns ( 16.71 % ) " "Info: Total cell delay = 4.870 ns ( 16.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "24.270 ns ( 83.29 % ) " "Info: Total interconnect delay = 24.270 ns ( 83.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "29.140 ns" { instruction[8] instruction_decode:inst1|inst4~9 instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[0]~155 data_mem2:inst18|inst15 data_mem2:inst18|inst31~62 memory_contents[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "29.140 ns" { instruction[8] {} instruction[8]~out0 {} instruction_decode:inst1|inst4~9 {} instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[0]~155 {} data_mem2:inst18|inst15 {} data_mem2:inst18|inst31~62 {} memory_contents[2] {} } { 0.000ns 0.000ns 9.039ns 5.927ns 6.145ns 1.009ns 2.150ns } { 0.000ns 1.299ns 0.258ns 0.390ns 0.522ns 0.522ns 1.879ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "4bit_register:inst7\|inst reg_select_overide clock 9.513 ns register " "Info: th for register \"4bit_register:inst7\|inst\" (data pin = \"reg_select_overide\", clock pin = \"clock\") is 9.513 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 17.379 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 17.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 6 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 320 248 416 336 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.827 ns) 3.004 ns instruction_decode:inst1\|ldr_decode:inst68\|inst24 2 REG LC_X9_Y16_N5 4 " "Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X9_Y16_N5; Fanout = 4; REG Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/ldr_decode.bdf" { { 352 400 464 432 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.390 ns) 3.900 ns instruction_decode:inst1\|ldr_decode:inst68\|inst25 3 COMB LC_X9_Y16_N4 2 " "Info: 3: + IC(0.506 ns) + CELL(0.390 ns) = 3.900 ns; Loc. = LC_X9_Y16_N4; Fanout = 2; COMB Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { instruction_decode:inst1|ldr_decode:inst68|inst24 instruction_decode:inst1|ldr_decode:inst68|inst25 } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/ldr_decode.bdf" { { 456 544 608 504 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.537 ns) + CELL(0.827 ns) 8.264 ns instruction_decode:inst1\|ldr_decode:inst68\|inst 4 REG LC_X8_Y16_N7 7 " "Info: 4: + IC(3.537 ns) + CELL(0.827 ns) = 8.264 ns; Loc. = LC_X8_Y16_N7; Fanout = 7; REG Node = 'instruction_decode:inst1\|ldr_decode:inst68\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.364 ns" { instruction_decode:inst1|ldr_decode:inst68|inst25 instruction_decode:inst1|ldr_decode:inst68|inst } "NODE_NAME" } } { "ldr_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/ldr_decode.bdf" { { 344 640 704 424 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.522 ns) 9.299 ns instruction_decode:inst1\|inst18 5 COMB LC_X8_Y16_N1 9 " "Info: 5: + IC(0.513 ns) + CELL(0.522 ns) = 9.299 ns; Loc. = LC_X8_Y16_N1; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst18'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.035 ns" { instruction_decode:inst1|ldr_decode:inst68|inst instruction_decode:inst1|inst18 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/instruction_decode.bdf" { { -128 704 768 -80 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.451 ns) + CELL(0.629 ns) 17.379 ns 4bit_register:inst7\|inst 6 REG LC_X58_Y32_N8 4 " "Info: 6: + IC(7.451 ns) + CELL(0.629 ns) = 17.379 ns; Loc. = LC_X58_Y32_N8; Fanout = 4; REG Node = '4bit_register:inst7\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.080 ns" { instruction_decode:inst1|inst18 4bit_register:inst7|inst } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.494 ns ( 25.86 % ) " "Info: Total cell delay = 4.494 ns ( 25.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.885 ns ( 74.14 % ) " "Info: Total interconnect delay = 12.885 ns ( 74.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "17.379 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 instruction_decode:inst1|ldr_decode:inst68|inst25 instruction_decode:inst1|ldr_decode:inst68|inst instruction_decode:inst1|inst18 4bit_register:inst7|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "17.379 ns" { clock {} clock~out0 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} instruction_decode:inst1|ldr_decode:inst68|inst25 {} instruction_decode:inst1|ldr_decode:inst68|inst {} instruction_decode:inst1|inst18 {} 4bit_register:inst7|inst {} } { 0.000ns 0.000ns 0.878ns 0.506ns 3.537ns 0.513ns 7.451ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.827ns 0.522ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.879 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns reg_select_overide 1 PIN PIN_B15 1 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B15; Fanout = 1; PIN Node = 'reg_select_overide'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_select_overide } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 136 392 576 152 "reg_select_overide" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.425 ns) + CELL(0.101 ns) 5.831 ns reg_select_overide~90 2 COMB LC_X58_Y32_N3 5 " "Info: 2: + IC(4.425 ns) + CELL(0.101 ns) = 5.831 ns; Loc. = LC_X58_Y32_N3; Fanout = 5; COMB Node = 'reg_select_overide~90'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.526 ns" { reg_select_overide reg_select_overide~90 } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/top_level.bdf" { { 136 392 576 152 "reg_select_overide" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.522 ns) 6.991 ns data_mem2:inst18\|inst32~62 3 COMB LC_X59_Y32_N9 5 " "Info: 3: + IC(0.638 ns) + CELL(0.522 ns) = 6.991 ns; Loc. = LC_X59_Y32_N9; Fanout = 5; COMB Node = 'data_mem2:inst18\|inst32~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { reg_select_overide~90 data_mem2:inst18|inst32~62 } "NODE_NAME" } } { "data_mem2.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/data_mem2.bdf" { { 960 1720 1768 992 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.273 ns) 7.879 ns 4bit_register:inst7\|inst 4 REG LC_X58_Y32_N8 4 " "Info: 4: + IC(0.615 ns) + CELL(0.273 ns) = 7.879 ns; Loc. = LC_X58_Y32_N8; Fanout = 4; REG Node = '4bit_register:inst7\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { data_mem2:inst18|inst32~62 4bit_register:inst7|inst } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.201 ns ( 27.94 % ) " "Info: Total cell delay = 2.201 ns ( 27.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.678 ns ( 72.06 % ) " "Info: Total interconnect delay = 5.678 ns ( 72.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.879 ns" { reg_select_overide reg_select_overide~90 data_mem2:inst18|inst32~62 4bit_register:inst7|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.879 ns" { reg_select_overide {} reg_select_overide~out0 {} reg_select_overide~90 {} data_mem2:inst18|inst32~62 {} 4bit_register:inst7|inst {} } { 0.000ns 0.000ns 4.425ns 0.638ns 0.615ns } { 0.000ns 1.305ns 0.101ns 0.522ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "17.379 ns" { clock instruction_decode:inst1|ldr_decode:inst68|inst24 instruction_decode:inst1|ldr_decode:inst68|inst25 instruction_decode:inst1|ldr_decode:inst68|inst instruction_decode:inst1|inst18 4bit_register:inst7|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "17.379 ns" { clock {} clock~out0 {} instruction_decode:inst1|ldr_decode:inst68|inst24 {} instruction_decode:inst1|ldr_decode:inst68|inst25 {} instruction_decode:inst1|ldr_decode:inst68|inst {} instruction_decode:inst1|inst18 {} 4bit_register:inst7|inst {} } { 0.000ns 0.000ns 0.878ns 0.506ns 3.537ns 0.513ns 7.451ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.827ns 0.522ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.879 ns" { reg_select_overide reg_select_overide~90 data_mem2:inst18|inst32~62 4bit_register:inst7|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.879 ns" { reg_select_overide {} reg_select_overide~out0 {} reg_select_overide~90 {} data_mem2:inst18|inst32~62 {} 4bit_register:inst7|inst {} } { 0.000ns 0.000ns 4.425ns 0.638ns 0.615ns } { 0.000ns 1.305ns 0.101ns 0.522ns 0.273ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "122 " "Info: Peak virtual memory: 122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 08 17:41:57 2012 " "Info: Processing ended: Sun Jan 08 17:41:57 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
