Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Oct  9 18:30:24 2023
| Host         : Azathoth running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file circuito_timing_summary_routed.rpt -pb circuito_timing_summary_routed.pb -rpx circuito_timing_summary_routed.rpx -warn_on_violation
| Design       : circuito
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  85          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.913        0.000                      0                  217        0.187        0.000                      0                  217        4.500        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.913        0.000                      0                  217        0.187        0.000                      0                  217        4.500        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 inst_memory/register2p_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_memory/register_aux1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.051ns  (logic 3.079ns (38.245%)  route 4.972ns (61.755%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns = ( 14.655 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.807     5.110    inst_memory/CLK
    SLICE_X4Y102         FDRE                                         r  inst_memory/register2p_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.566 r  inst_memory/register2p_reg[5]/Q
                         net (fo=4, routed)           1.793     7.359    inst_memory/register2p[5]
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.152     7.511 r  inst_memory/mul1__33_carry_i_9/O
                         net (fo=14, routed)          1.144     8.655    inst_memory/mul1__33_carry_i_9_n_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I1_O)        0.332     8.987 r  inst_memory/mul1__33_carry__0_i_2/O
                         net (fo=2, routed)           0.650     9.637    inst_memory/register1w_reg[4]_0[2]
    SLICE_X7Y108         LUT6 (Prop_lut6_I0_O)        0.124     9.761 r  inst_memory/mul1__33_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.761    inst_datapath/mul1__97_carry__0_i_4_1[2]
    SLICE_X7Y108         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.159 r  inst_datapath/mul1__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.159    inst_datapath/mul1__33_carry__0_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.493 r  inst_datapath/mul1__33_carry__1/O[1]
                         net (fo=4, routed)           0.882    11.375    inst_memory/register_aux1_reg[15]_2[1]
    SLICE_X9Y110         LUT5 (Prop_lut5_I1_O)        0.303    11.678 r  inst_memory/mul1__97_carry__1_i_3/O
                         net (fo=2, routed)           0.503    12.181    inst_memory/mul1__65_carry__1[1]
    SLICE_X8Y110         LUT5 (Prop_lut5_I4_O)        0.124    12.305 r  inst_memory/mul1__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    12.305    inst_datapath/register_aux1_reg[15]_0[1]
    SLICE_X8Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.838 r  inst_datapath/mul1__97_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.838    inst_datapath/mul1__97_carry__1_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.161 r  inst_datapath/mul1__97_carry__2/O[1]
                         net (fo=1, routed)           0.000    13.161    inst_memory/D[17]
    SLICE_X8Y111         FDRE                                         r  inst_memory/register_aux1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.609    14.655    inst_memory/CLK
    SLICE_X8Y111         FDRE                                         r  inst_memory/register_aux1_reg[17]/C
                         clock pessimism              0.345    15.000    
                         clock uncertainty           -0.035    14.965    
    SLICE_X8Y111         FDRE (Setup_fdre_C_D)        0.109    15.074    inst_memory/register_aux1_reg[17]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -13.161    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 inst_memory/register2p_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_memory/register_aux1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 2.975ns (37.437%)  route 4.972ns (62.563%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns = ( 14.655 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.807     5.110    inst_memory/CLK
    SLICE_X4Y102         FDRE                                         r  inst_memory/register2p_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.566 r  inst_memory/register2p_reg[5]/Q
                         net (fo=4, routed)           1.793     7.359    inst_memory/register2p[5]
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.152     7.511 r  inst_memory/mul1__33_carry_i_9/O
                         net (fo=14, routed)          1.144     8.655    inst_memory/mul1__33_carry_i_9_n_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I1_O)        0.332     8.987 r  inst_memory/mul1__33_carry__0_i_2/O
                         net (fo=2, routed)           0.650     9.637    inst_memory/register1w_reg[4]_0[2]
    SLICE_X7Y108         LUT6 (Prop_lut6_I0_O)        0.124     9.761 r  inst_memory/mul1__33_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.761    inst_datapath/mul1__97_carry__0_i_4_1[2]
    SLICE_X7Y108         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.159 r  inst_datapath/mul1__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.159    inst_datapath/mul1__33_carry__0_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.493 r  inst_datapath/mul1__33_carry__1/O[1]
                         net (fo=4, routed)           0.882    11.375    inst_memory/register_aux1_reg[15]_2[1]
    SLICE_X9Y110         LUT5 (Prop_lut5_I1_O)        0.303    11.678 r  inst_memory/mul1__97_carry__1_i_3/O
                         net (fo=2, routed)           0.503    12.181    inst_memory/mul1__65_carry__1[1]
    SLICE_X8Y110         LUT5 (Prop_lut5_I4_O)        0.124    12.305 r  inst_memory/mul1__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    12.305    inst_datapath/register_aux1_reg[15]_0[1]
    SLICE_X8Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.838 r  inst_datapath/mul1__97_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.838    inst_datapath/mul1__97_carry__1_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.057 r  inst_datapath/mul1__97_carry__2/O[0]
                         net (fo=1, routed)           0.000    13.057    inst_memory/D[16]
    SLICE_X8Y111         FDRE                                         r  inst_memory/register_aux1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.609    14.655    inst_memory/CLK
    SLICE_X8Y111         FDRE                                         r  inst_memory/register_aux1_reg[16]/C
                         clock pessimism              0.345    15.000    
                         clock uncertainty           -0.035    14.965    
    SLICE_X8Y111         FDRE (Setup_fdre_C_D)        0.109    15.074    inst_memory/register_aux1_reg[16]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -13.057    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 inst_memory/register2p_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_memory/register_aux1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.838ns  (logic 2.866ns (36.567%)  route 4.972ns (63.433%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns = ( 14.656 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.807     5.110    inst_memory/CLK
    SLICE_X4Y102         FDRE                                         r  inst_memory/register2p_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.566 r  inst_memory/register2p_reg[5]/Q
                         net (fo=4, routed)           1.793     7.359    inst_memory/register2p[5]
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.152     7.511 r  inst_memory/mul1__33_carry_i_9/O
                         net (fo=14, routed)          1.144     8.655    inst_memory/mul1__33_carry_i_9_n_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I1_O)        0.332     8.987 r  inst_memory/mul1__33_carry__0_i_2/O
                         net (fo=2, routed)           0.650     9.637    inst_memory/register1w_reg[4]_0[2]
    SLICE_X7Y108         LUT6 (Prop_lut6_I0_O)        0.124     9.761 r  inst_memory/mul1__33_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.761    inst_datapath/mul1__97_carry__0_i_4_1[2]
    SLICE_X7Y108         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.159 r  inst_datapath/mul1__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.159    inst_datapath/mul1__33_carry__0_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.493 r  inst_datapath/mul1__33_carry__1/O[1]
                         net (fo=4, routed)           0.882    11.375    inst_memory/register_aux1_reg[15]_2[1]
    SLICE_X9Y110         LUT5 (Prop_lut5_I1_O)        0.303    11.678 r  inst_memory/mul1__97_carry__1_i_3/O
                         net (fo=2, routed)           0.503    12.181    inst_memory/mul1__65_carry__1[1]
    SLICE_X8Y110         LUT5 (Prop_lut5_I4_O)        0.124    12.305 r  inst_memory/mul1__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    12.305    inst_datapath/register_aux1_reg[15]_0[1]
    SLICE_X8Y110         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.948 r  inst_datapath/mul1__97_carry__1/O[3]
                         net (fo=1, routed)           0.000    12.948    inst_memory/D[15]
    SLICE_X8Y110         FDRE                                         r  inst_memory/register_aux1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.610    14.656    inst_memory/CLK
    SLICE_X8Y110         FDRE                                         r  inst_memory/register_aux1_reg[15]/C
                         clock pessimism              0.345    15.001    
                         clock uncertainty           -0.035    14.966    
    SLICE_X8Y110         FDRE (Setup_fdre_C_D)        0.109    15.075    inst_memory/register_aux1_reg[15]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 inst_memory/register2p_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_memory/register_aux1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 2.801ns (36.037%)  route 4.972ns (63.963%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns = ( 14.656 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.807     5.110    inst_memory/CLK
    SLICE_X4Y102         FDRE                                         r  inst_memory/register2p_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.566 r  inst_memory/register2p_reg[5]/Q
                         net (fo=4, routed)           1.793     7.359    inst_memory/register2p[5]
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.152     7.511 r  inst_memory/mul1__33_carry_i_9/O
                         net (fo=14, routed)          1.144     8.655    inst_memory/mul1__33_carry_i_9_n_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I1_O)        0.332     8.987 r  inst_memory/mul1__33_carry__0_i_2/O
                         net (fo=2, routed)           0.650     9.637    inst_memory/register1w_reg[4]_0[2]
    SLICE_X7Y108         LUT6 (Prop_lut6_I0_O)        0.124     9.761 r  inst_memory/mul1__33_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.761    inst_datapath/mul1__97_carry__0_i_4_1[2]
    SLICE_X7Y108         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.159 r  inst_datapath/mul1__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.159    inst_datapath/mul1__33_carry__0_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.493 r  inst_datapath/mul1__33_carry__1/O[1]
                         net (fo=4, routed)           0.882    11.375    inst_memory/register_aux1_reg[15]_2[1]
    SLICE_X9Y110         LUT5 (Prop_lut5_I1_O)        0.303    11.678 r  inst_memory/mul1__97_carry__1_i_3/O
                         net (fo=2, routed)           0.503    12.181    inst_memory/mul1__65_carry__1[1]
    SLICE_X8Y110         LUT5 (Prop_lut5_I4_O)        0.124    12.305 r  inst_memory/mul1__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    12.305    inst_datapath/register_aux1_reg[15]_0[1]
    SLICE_X8Y110         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.883 r  inst_datapath/mul1__97_carry__1/O[2]
                         net (fo=1, routed)           0.000    12.883    inst_memory/D[14]
    SLICE_X8Y110         FDRE                                         r  inst_memory/register_aux1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.610    14.656    inst_memory/CLK
    SLICE_X8Y110         FDRE                                         r  inst_memory/register_aux1_reg[14]/C
                         clock pessimism              0.345    15.001    
                         clock uncertainty           -0.035    14.966    
    SLICE_X8Y110         FDRE (Setup_fdre_C_D)        0.109    15.075    inst_memory/register_aux1_reg[14]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -12.883    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 inst_memory/register2p_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_memory/register_aux1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 2.437ns (31.626%)  route 5.269ns (68.374%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns = ( 14.656 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.807     5.110    inst_memory/CLK
    SLICE_X4Y102         FDRE                                         r  inst_memory/register2p_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.566 r  inst_memory/register2p_reg[5]/Q
                         net (fo=4, routed)           1.793     7.359    inst_memory/register2p[5]
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.152     7.511 r  inst_memory/mul1__33_carry_i_9/O
                         net (fo=14, routed)          1.144     8.655    inst_memory/mul1__33_carry_i_9_n_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I1_O)        0.332     8.987 r  inst_memory/mul1__33_carry__0_i_2/O
                         net (fo=2, routed)           0.650     9.637    inst_memory/register1w_reg[4]_0[2]
    SLICE_X7Y108         LUT6 (Prop_lut6_I0_O)        0.124     9.761 r  inst_memory/mul1__33_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.761    inst_datapath/mul1__97_carry__0_i_4_1[2]
    SLICE_X7Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.009 r  inst_datapath/mul1__33_carry__0/O[2]
                         net (fo=5, routed)           1.007    11.016    inst_datapath/mul1__33_carry__0_n_5
    SLICE_X9Y109         LUT5 (Prop_lut5_I0_O)        0.302    11.318 r  inst_datapath/mul1__97_carry__0_i_1/O
                         net (fo=2, routed)           0.675    11.993    inst_datapath/mul1__97_carry__0_i_1_n_0
    SLICE_X8Y109         LUT5 (Prop_lut5_I0_O)        0.124    12.117 r  inst_datapath/mul1__97_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.117    inst_datapath/mul1__97_carry__0_i_5_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.493 r  inst_datapath/mul1__97_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.493    inst_datapath/mul1__97_carry__0_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.816 r  inst_datapath/mul1__97_carry__1/O[1]
                         net (fo=1, routed)           0.000    12.816    inst_memory/D[13]
    SLICE_X8Y110         FDRE                                         r  inst_memory/register_aux1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.610    14.656    inst_memory/CLK
    SLICE_X8Y110         FDRE                                         r  inst_memory/register_aux1_reg[13]/C
                         clock pessimism              0.345    15.001    
                         clock uncertainty           -0.035    14.966    
    SLICE_X8Y110         FDRE (Setup_fdre_C_D)        0.109    15.075    inst_memory/register_aux1_reg[13]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -12.816    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 inst_memory/register2p_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_memory/register_aux1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 2.333ns (30.690%)  route 5.269ns (69.310%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns = ( 14.656 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.807     5.110    inst_memory/CLK
    SLICE_X4Y102         FDRE                                         r  inst_memory/register2p_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.566 r  inst_memory/register2p_reg[5]/Q
                         net (fo=4, routed)           1.793     7.359    inst_memory/register2p[5]
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.152     7.511 r  inst_memory/mul1__33_carry_i_9/O
                         net (fo=14, routed)          1.144     8.655    inst_memory/mul1__33_carry_i_9_n_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I1_O)        0.332     8.987 r  inst_memory/mul1__33_carry__0_i_2/O
                         net (fo=2, routed)           0.650     9.637    inst_memory/register1w_reg[4]_0[2]
    SLICE_X7Y108         LUT6 (Prop_lut6_I0_O)        0.124     9.761 r  inst_memory/mul1__33_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.761    inst_datapath/mul1__97_carry__0_i_4_1[2]
    SLICE_X7Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.009 r  inst_datapath/mul1__33_carry__0/O[2]
                         net (fo=5, routed)           1.007    11.016    inst_datapath/mul1__33_carry__0_n_5
    SLICE_X9Y109         LUT5 (Prop_lut5_I0_O)        0.302    11.318 r  inst_datapath/mul1__97_carry__0_i_1/O
                         net (fo=2, routed)           0.675    11.993    inst_datapath/mul1__97_carry__0_i_1_n_0
    SLICE_X8Y109         LUT5 (Prop_lut5_I0_O)        0.124    12.117 r  inst_datapath/mul1__97_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.117    inst_datapath/mul1__97_carry__0_i_5_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.493 r  inst_datapath/mul1__97_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.493    inst_datapath/mul1__97_carry__0_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.712 r  inst_datapath/mul1__97_carry__1/O[0]
                         net (fo=1, routed)           0.000    12.712    inst_memory/D[12]
    SLICE_X8Y110         FDRE                                         r  inst_memory/register_aux1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.610    14.656    inst_memory/CLK
    SLICE_X8Y110         FDRE                                         r  inst_memory/register_aux1_reg[12]/C
                         clock pessimism              0.345    15.001    
                         clock uncertainty           -0.035    14.966    
    SLICE_X8Y110         FDRE (Setup_fdre_C_D)        0.109    15.075    inst_memory/register_aux1_reg[12]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 inst_control/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_memory/register_aux0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 3.224ns (43.741%)  route 4.147ns (56.259%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 14.721 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.806     5.109    inst_control/CLK
    SLICE_X4Y106         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  inst_control/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=115, routed)         1.179     6.744    inst_memory/Q[1]
    SLICE_X0Y108         LUT3 (Prop_lut3_I1_O)        0.150     6.894 r  inst_memory/mul0__0_carry_i_10/O
                         net (fo=14, routed)          0.943     7.837    inst_memory/mul0__0_carry_i_10_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.326     8.163 r  inst_memory/mul0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.564     8.727    inst_memory/register0w_reg[4]_1[0]
    SLICE_X1Y110         LUT6 (Prop_lut6_I0_O)        0.124     8.851 r  inst_memory/mul0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.851    inst_datapath/mul0__97_carry_i_8_1[0]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.398 r  inst_datapath/mul0__0_carry__0/O[2]
                         net (fo=2, routed)           0.812    10.210    inst_datapath/mul0__0_carry__0_n_5
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.331    10.541 r  inst_datapath/mul0__97_carry_i_1/O
                         net (fo=2, routed)           0.648    11.190    inst_datapath/mul0__97_carry_i_1_n_0
    SLICE_X0Y110         LUT4 (Prop_lut4_I3_O)        0.327    11.517 r  inst_datapath/mul0__97_carry_i_5/O
                         net (fo=1, routed)           0.000    11.517    inst_datapath/mul0__97_carry_i_5_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.918 r  inst_datapath/mul0__97_carry/CO[3]
                         net (fo=1, routed)           0.000    11.918    inst_datapath/mul0__97_carry_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.032 r  inst_datapath/mul0__97_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.032    inst_datapath/mul0__97_carry__0_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.146 r  inst_datapath/mul0__97_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.146    inst_datapath/mul0__97_carry__1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.480 r  inst_datapath/mul0__97_carry__2/O[1]
                         net (fo=1, routed)           0.000    12.480    inst_memory/register_aux0_reg[17]_3[17]
    SLICE_X0Y113         FDRE                                         r  inst_memory/register_aux0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.675    14.721    inst_memory/CLK
    SLICE_X0Y113         FDRE                                         r  inst_memory/register_aux0_reg[17]/C
                         clock pessimism              0.345    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.062    15.093    inst_memory/register_aux0_reg[17]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 inst_control/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_memory/register_aux1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 2.879ns (39.413%)  route 4.426ns (60.587%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns = ( 14.656 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.806     5.109    inst_control/CLK
    SLICE_X4Y106         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  inst_control/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=115, routed)         1.029     6.594    inst_memory/Q[1]
    SLICE_X5Y106         LUT3 (Prop_lut3_I1_O)        0.152     6.746 r  inst_memory/mul1__0_carry_i_10/O
                         net (fo=14, routed)          0.863     7.609    inst_memory/mul1__0_carry_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.332     7.941 r  inst_memory/mul1__0_carry__0_i_4/O
                         net (fo=2, routed)           0.778     8.719    inst_datapath/mul1__97_carry_i_8_0[0]
    SLICE_X6Y106         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     9.298 r  inst_datapath/mul1__0_carry__0/O[2]
                         net (fo=2, routed)           1.048    10.346    inst_datapath/mul1__0_carry__0_n_5
    SLICE_X8Y108         LUT3 (Prop_lut3_I1_O)        0.330    10.676 r  inst_datapath/mul1__97_carry_i_1/O
                         net (fo=2, routed)           0.708    11.384    inst_datapath/mul1__97_carry_i_1_n_0
    SLICE_X8Y108         LUT4 (Prop_lut4_I3_O)        0.331    11.715 r  inst_datapath/mul1__97_carry_i_5/O
                         net (fo=1, routed)           0.000    11.715    inst_datapath/mul1__97_carry_i_5_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.091 r  inst_datapath/mul1__97_carry/CO[3]
                         net (fo=1, routed)           0.000    12.091    inst_datapath/mul1__97_carry_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.414 r  inst_datapath/mul1__97_carry__0/O[1]
                         net (fo=1, routed)           0.000    12.414    inst_memory/D[9]
    SLICE_X8Y109         FDRE                                         r  inst_memory/register_aux1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.610    14.656    inst_memory/CLK
    SLICE_X8Y109         FDRE                                         r  inst_memory/register_aux1_reg[9]/C
                         clock pessimism              0.345    15.001    
                         clock uncertainty           -0.035    14.966    
    SLICE_X8Y109         FDRE (Setup_fdre_C_D)        0.109    15.075    inst_memory/register_aux1_reg[9]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -12.414    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 inst_control/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_memory/register_aux1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 2.871ns (39.346%)  route 4.426ns (60.654%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns = ( 14.656 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.806     5.109    inst_control/CLK
    SLICE_X4Y106         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  inst_control/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=115, routed)         1.029     6.594    inst_memory/Q[1]
    SLICE_X5Y106         LUT3 (Prop_lut3_I1_O)        0.152     6.746 r  inst_memory/mul1__0_carry_i_10/O
                         net (fo=14, routed)          0.863     7.609    inst_memory/mul1__0_carry_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.332     7.941 r  inst_memory/mul1__0_carry__0_i_4/O
                         net (fo=2, routed)           0.778     8.719    inst_datapath/mul1__97_carry_i_8_0[0]
    SLICE_X6Y106         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     9.298 r  inst_datapath/mul1__0_carry__0/O[2]
                         net (fo=2, routed)           1.048    10.346    inst_datapath/mul1__0_carry__0_n_5
    SLICE_X8Y108         LUT3 (Prop_lut3_I1_O)        0.330    10.676 r  inst_datapath/mul1__97_carry_i_1/O
                         net (fo=2, routed)           0.708    11.384    inst_datapath/mul1__97_carry_i_1_n_0
    SLICE_X8Y108         LUT4 (Prop_lut4_I3_O)        0.331    11.715 r  inst_datapath/mul1__97_carry_i_5/O
                         net (fo=1, routed)           0.000    11.715    inst_datapath/mul1__97_carry_i_5_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.091 r  inst_datapath/mul1__97_carry/CO[3]
                         net (fo=1, routed)           0.000    12.091    inst_datapath/mul1__97_carry_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.406 r  inst_datapath/mul1__97_carry__0/O[3]
                         net (fo=1, routed)           0.000    12.406    inst_memory/D[11]
    SLICE_X8Y109         FDRE                                         r  inst_memory/register_aux1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.610    14.656    inst_memory/CLK
    SLICE_X8Y109         FDRE                                         r  inst_memory/register_aux1_reg[11]/C
                         clock pessimism              0.345    15.001    
                         clock uncertainty           -0.035    14.966    
    SLICE_X8Y109         FDRE (Setup_fdre_C_D)        0.109    15.075    inst_memory/register_aux1_reg[11]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -12.406    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 inst_control/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_memory/register_aux0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 3.113ns (42.881%)  route 4.147ns (57.119%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 14.721 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.806     5.109    inst_control/CLK
    SLICE_X4Y106         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  inst_control/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=115, routed)         1.179     6.744    inst_memory/Q[1]
    SLICE_X0Y108         LUT3 (Prop_lut3_I1_O)        0.150     6.894 r  inst_memory/mul0__0_carry_i_10/O
                         net (fo=14, routed)          0.943     7.837    inst_memory/mul0__0_carry_i_10_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.326     8.163 r  inst_memory/mul0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.564     8.727    inst_memory/register0w_reg[4]_1[0]
    SLICE_X1Y110         LUT6 (Prop_lut6_I0_O)        0.124     8.851 r  inst_memory/mul0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.851    inst_datapath/mul0__97_carry_i_8_1[0]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.398 r  inst_datapath/mul0__0_carry__0/O[2]
                         net (fo=2, routed)           0.812    10.210    inst_datapath/mul0__0_carry__0_n_5
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.331    10.541 r  inst_datapath/mul0__97_carry_i_1/O
                         net (fo=2, routed)           0.648    11.190    inst_datapath/mul0__97_carry_i_1_n_0
    SLICE_X0Y110         LUT4 (Prop_lut4_I3_O)        0.327    11.517 r  inst_datapath/mul0__97_carry_i_5/O
                         net (fo=1, routed)           0.000    11.517    inst_datapath/mul0__97_carry_i_5_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.918 r  inst_datapath/mul0__97_carry/CO[3]
                         net (fo=1, routed)           0.000    11.918    inst_datapath/mul0__97_carry_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.032 r  inst_datapath/mul0__97_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.032    inst_datapath/mul0__97_carry__0_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.146 r  inst_datapath/mul0__97_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.146    inst_datapath/mul0__97_carry__1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.369 r  inst_datapath/mul0__97_carry__2/O[0]
                         net (fo=1, routed)           0.000    12.369    inst_memory/register_aux0_reg[17]_3[16]
    SLICE_X0Y113         FDRE                                         r  inst_memory/register_aux0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800    10.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.675    14.721    inst_memory/CLK
    SLICE_X0Y113         FDRE                                         r  inst_memory/register_aux0_reg[16]/C
                         clock pessimism              0.345    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.062    15.093    inst_memory/register_aux0_reg[16]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                  2.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_curr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_control/FSM_onehot_curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.794%)  route 0.154ns (52.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.672     1.662    inst_control/CLK
    SLICE_X4Y105         FDSE                                         r  inst_control/FSM_onehot_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDSE (Prop_fdse_C_Q)         0.141     1.803 r  inst_control/FSM_onehot_curr_state_reg[0]/Q
                         net (fo=66, routed)          0.154     1.957    inst_control/Q[0]
    SLICE_X3Y106         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.948     2.193    inst_control/CLK
    SLICE_X3Y106         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[1]/C
                         clock pessimism             -0.493     1.700    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.070     1.770    inst_control/FSM_onehot_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 inst_memory/register_aux0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_memory/register_aux2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.250ns (69.023%)  route 0.112ns (30.977%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.670     1.660    inst_memory/CLK
    SLICE_X0Y112         FDRE                                         r  inst_memory/register_aux0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  inst_memory/register_aux0_reg[15]/Q
                         net (fo=4, routed)           0.112     1.914    inst_memory/register_aux0_reg[16]_0[15]
    SLICE_X2Y112         LUT5 (Prop_lut5_I0_O)        0.045     1.959 r  inst_memory/add0__0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.959    inst_datapath/register_aux2_reg[15][3]
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.023 r  inst_datapath/add0__0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.023    inst_memory/register_aux2_reg[15]_0[3]
    SLICE_X2Y112         FDRE                                         r  inst_memory/register_aux2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.944     2.189    inst_memory/CLK
    SLICE_X2Y112         FDRE                                         r  inst_memory/register_aux2_reg[15]/C
                         clock pessimism             -0.514     1.675    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.134     1.809    inst_memory/register_aux2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 inst_memory/register_aux0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_memory/register_aux2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.348%)  route 0.169ns (47.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.672     1.662    inst_memory/CLK
    SLICE_X1Y109         FDRE                                         r  inst_memory/register_aux0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  inst_memory/register_aux0_reg[0]/Q
                         net (fo=5, routed)           0.169     1.973    inst_memory/register_aux0_reg[16]_0[0]
    SLICE_X4Y109         LUT5 (Prop_lut5_I0_O)        0.045     2.018 r  inst_memory/register_aux2[0]_i_1/O
                         net (fo=1, routed)           0.000     2.018    inst_memory/register_aux2[0]_i_1_n_0
    SLICE_X4Y109         FDRE                                         r  inst_memory/register_aux2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.945     2.190    inst_memory/CLK
    SLICE_X4Y109         FDRE                                         r  inst_memory/register_aux2_reg[0]/C
                         clock pessimism             -0.493     1.697    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.091     1.788    inst_memory/register_aux2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 inst_control/FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_control/FSM_onehot_curr_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.879%)  route 0.204ns (59.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.673     1.663    inst_control/CLK
    SLICE_X3Y106         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.804 r  inst_control/FSM_onehot_curr_state_reg[1]/Q
                         net (fo=3, routed)           0.204     2.008    inst_control/FSM_onehot_curr_state_reg_n_0_[1]
    SLICE_X4Y106         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_control/CLK
    SLICE_X4Y106         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[2]/C
                         clock pessimism             -0.493     1.698    
    SLICE_X4Y106         FDRE (Hold_fdre_C_D)         0.070     1.768    inst_control/FSM_onehot_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 inst_memory/register_aux0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_memory/register_aux2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.250ns (59.282%)  route 0.172ns (40.718%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.670     1.660    inst_memory/CLK
    SLICE_X4Y110         FDRE                                         r  inst_memory/register_aux0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  inst_memory/register_aux0_reg[3]/Q
                         net (fo=4, routed)           0.172     1.973    inst_memory/register_aux0_reg[16]_0[3]
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.045     2.018 r  inst_memory/add0__0_carry_i_1/O
                         net (fo=1, routed)           0.000     2.018    inst_datapath/register_aux2_reg[3][3]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.082 r  inst_datapath/add0__0_carry/O[3]
                         net (fo=1, routed)           0.000     2.082    inst_memory/register_aux2_reg[3]_0[3]
    SLICE_X2Y109         FDRE                                         r  inst_memory/register_aux2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.947     2.192    inst_memory/CLK
    SLICE_X2Y109         FDRE                                         r  inst_memory/register_aux2_reg[3]/C
                         clock pessimism             -0.493     1.699    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.134     1.833    inst_memory/register_aux2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 inst_memory/register2w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_memory/register_aux1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.252ns (59.080%)  route 0.175ns (40.920%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.672     1.662    inst_memory/CLK
    SLICE_X7Y105         FDRE                                         r  inst_memory/register2w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  inst_memory/register2w_reg[1]/Q
                         net (fo=9, routed)           0.175     1.978    inst_memory/register2w[1]
    SLICE_X6Y105         LUT6 (Prop_lut6_I4_O)        0.045     2.023 r  inst_memory/mul1__0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.023    inst_datapath/S[1]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.089 r  inst_datapath/mul1__0_carry/O[1]
                         net (fo=1, routed)           0.000     2.089    inst_memory/D[1]
    SLICE_X6Y105         FDRE                                         r  inst_memory/register_aux1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X6Y105         FDRE                                         r  inst_memory/register_aux1_reg[1]/C
                         clock pessimism             -0.516     1.675    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.134     1.809    inst_memory/register_aux1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 inst_memory/register_aux0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_memory/register_aux2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.311ns (67.799%)  route 0.148ns (32.201%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.670     1.660    inst_memory/CLK
    SLICE_X4Y110         FDRE                                         r  inst_memory/register_aux0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  inst_memory/register_aux0_reg[3]/Q
                         net (fo=4, routed)           0.148     1.949    inst_datapath/Q[3]
    SLICE_X2Y109         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     2.066 r  inst_datapath/add0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.066    inst_datapath/add0__0_carry_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.119 r  inst_datapath/add0__0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.119    inst_memory/register_aux2_reg[7]_0[0]
    SLICE_X2Y110         FDRE                                         r  inst_memory/register_aux2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X2Y110         FDRE                                         r  inst_memory/register_aux2_reg[4]/C
                         clock pessimism             -0.493     1.698    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.134     1.832    inst_memory/register_aux2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 inst_memory/register_aux2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_memory/register_aux2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.671     1.661    inst_memory/CLK
    SLICE_X2Y110         FDRE                                         r  inst_memory/register_aux2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164     1.825 r  inst_memory/register_aux2_reg[7]/Q
                         net (fo=2, routed)           0.148     1.974    inst_memory/register_aux2_reg[7]
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.045     2.019 r  inst_memory/add0__0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.019    inst_datapath/register_aux2_reg[7][3]
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.083 r  inst_datapath/add0__0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.083    inst_memory/register_aux2_reg[7]_0[3]
    SLICE_X2Y110         FDRE                                         r  inst_memory/register_aux2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X2Y110         FDRE                                         r  inst_memory/register_aux2_reg[7]/C
                         clock pessimism             -0.530     1.661    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.134     1.795    inst_memory/register_aux2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 inst_memory/register_aux2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_memory/register_aux2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.671     1.661    inst_memory/CLK
    SLICE_X2Y111         FDRE                                         r  inst_memory/register_aux2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.164     1.825 r  inst_memory/register_aux2_reg[11]/Q
                         net (fo=2, routed)           0.149     1.975    inst_memory/register_aux2_reg[11]
    SLICE_X2Y111         LUT5 (Prop_lut5_I4_O)        0.045     2.020 r  inst_memory/add0__0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.020    inst_datapath/register_aux2_reg[11][3]
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.084 r  inst_datapath/add0__0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.084    inst_memory/register_aux2_reg[11]_0[3]
    SLICE_X2Y111         FDRE                                         r  inst_memory/register_aux2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X2Y111         FDRE                                         r  inst_memory/register_aux2_reg[11]/C
                         clock pessimism             -0.530     1.661    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.134     1.795    inst_memory/register_aux2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 inst_memory/register_aux0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_memory/register_aux2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.251ns (57.332%)  route 0.187ns (42.668%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.670     1.660    inst_memory/CLK
    SLICE_X0Y112         FDRE                                         r  inst_memory/register_aux0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  inst_memory/register_aux0_reg[14]/Q
                         net (fo=4, routed)           0.187     1.988    inst_memory/register_aux0_reg[16]_0[14]
    SLICE_X2Y112         LUT5 (Prop_lut5_I0_O)        0.045     2.033 r  inst_memory/add0__0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     2.033    inst_datapath/register_aux2_reg[15][2]
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.098 r  inst_datapath/add0__0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.098    inst_memory/register_aux2_reg[15]_0[2]
    SLICE_X2Y112         FDRE                                         r  inst_memory/register_aux2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.944     2.189    inst_memory/CLK
    SLICE_X2Y112         FDRE                                         r  inst_memory/register_aux2_reg[14]/C
                         clock pessimism             -0.514     1.675    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.134     1.809    inst_memory/register_aux2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105    inst_control/FSM_onehot_curr_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y106    inst_control/FSM_onehot_curr_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y106    inst_control/FSM_onehot_curr_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y106    inst_control/FSM_onehot_curr_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y106    inst_control/FSM_onehot_curr_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    inst_memory/register0p_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y104    inst_memory/register0p_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y104    inst_memory/register0p_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y104    inst_memory/register0p_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105    inst_control/FSM_onehot_curr_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105    inst_control/FSM_onehot_curr_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    inst_control/FSM_onehot_curr_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    inst_control/FSM_onehot_curr_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    inst_control/FSM_onehot_curr_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    inst_control/FSM_onehot_curr_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    inst_control/FSM_onehot_curr_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    inst_control/FSM_onehot_curr_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    inst_control/FSM_onehot_curr_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    inst_control/FSM_onehot_curr_state_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105    inst_control/FSM_onehot_curr_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105    inst_control/FSM_onehot_curr_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    inst_control/FSM_onehot_curr_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    inst_control/FSM_onehot_curr_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    inst_control/FSM_onehot_curr_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    inst_control/FSM_onehot_curr_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    inst_control/FSM_onehot_curr_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    inst_control/FSM_onehot_curr_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    inst_control/FSM_onehot_curr_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    inst_control/FSM_onehot_curr_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.419ns  (logic 3.068ns (41.352%)  route 4.351ns (58.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.805     5.108    inst_memory/CLK
    SLICE_X5Y107         FDRE                                         r  inst_memory/register_aux3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  inst_memory/register_aux3_reg[1]/Q
                         net (fo=1, routed)           4.351     9.915    data_out_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         2.612    12.527 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.527    data_out[1]
    K18                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.406ns  (logic 3.074ns (41.504%)  route 4.332ns (58.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.805     5.108    inst_memory/CLK
    SLICE_X5Y107         FDRE                                         r  inst_memory/register_aux3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  inst_memory/register_aux3_reg[3]/Q
                         net (fo=1, routed)           4.332     9.896    data_out_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         2.618    12.514 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.514    data_out[3]
    J18                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.396ns  (logic 3.052ns (41.272%)  route 4.343ns (58.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.805     5.108    inst_memory/CLK
    SLICE_X5Y107         FDRE                                         r  inst_memory/register_aux3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  inst_memory/register_aux3_reg[2]/Q
                         net (fo=1, routed)           4.343     9.907    data_out_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         2.596    12.504 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.504    data_out[2]
    L18                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.215ns  (logic 3.078ns (42.664%)  route 4.137ns (57.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.805     5.108    inst_memory/CLK
    SLICE_X5Y108         FDRE                                         r  inst_memory/register_aux3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  inst_memory/register_aux3_reg[7]/Q
                         net (fo=1, routed)           4.137     9.701    data_out_OBUF[7]
    G17                  OBUF (Prop_obuf_I_O)         2.622    12.323 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.323    data_out[7]
    G17                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.210ns  (logic 3.073ns (42.616%)  route 4.138ns (57.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.804     5.107    inst_memory/CLK
    SLICE_X5Y109         FDRE                                         r  inst_memory/register_aux3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.456     5.563 r  inst_memory/register_aux3_reg[9]/Q
                         net (fo=1, routed)           4.138     9.701    data_out_OBUF[9]
    G19                  OBUF (Prop_obuf_I_O)         2.617    12.317 r  data_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.317    data_out[9]
    G19                                                               r  data_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.207ns  (logic 3.068ns (42.577%)  route 4.138ns (57.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.804     5.107    inst_memory/CLK
    SLICE_X5Y109         FDRE                                         r  inst_memory/register_aux3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.456     5.563 r  inst_memory/register_aux3_reg[10]/Q
                         net (fo=1, routed)           4.138     9.701    data_out_OBUF[10]
    H19                  OBUF (Prop_obuf_I_O)         2.612    12.314 r  data_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.314    data_out[10]
    H19                                                               r  data_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.205ns  (logic 3.073ns (42.650%)  route 4.132ns (57.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.805     5.108    inst_memory/CLK
    SLICE_X5Y108         FDRE                                         r  inst_memory/register_aux3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  inst_memory/register_aux3_reg[5]/Q
                         net (fo=1, routed)           4.132     9.696    data_out_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         2.617    12.313 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.313    data_out[5]
    J19                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.192ns  (logic 3.059ns (42.530%)  route 4.133ns (57.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.805     5.108    inst_memory/CLK
    SLICE_X5Y108         FDRE                                         r  inst_memory/register_aux3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  inst_memory/register_aux3_reg[6]/Q
                         net (fo=1, routed)           4.133     9.698    data_out_OBUF[6]
    K19                  OBUF (Prop_obuf_I_O)         2.603    12.300 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.300    data_out[6]
    K19                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.189ns  (logic 3.079ns (42.827%)  route 4.110ns (57.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.804     5.107    inst_memory/CLK
    SLICE_X5Y109         FDRE                                         r  inst_memory/register_aux3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.456     5.563 r  inst_memory/register_aux3_reg[11]/Q
                         net (fo=1, routed)           4.110     9.673    data_out_OBUF[11]
    E19                  OBUF (Prop_obuf_I_O)         2.623    12.296 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.296    data_out[11]
    E19                                                               r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 3.044ns (42.476%)  route 4.123ns (57.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.207    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.805     5.108    inst_memory/CLK
    SLICE_X5Y107         FDRE                                         r  inst_memory/register_aux3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  inst_memory/register_aux3_reg[0]/Q
                         net (fo=1, routed)           4.123     9.687    data_out_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         2.588    12.275 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.275    data_out[0]
    N18                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.280ns (58.843%)  route 0.896ns (41.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.670     1.660    inst_memory/CLK
    SLICE_X5Y111         FDRE                                         r  inst_memory/register_aux3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  inst_memory/register_aux3_reg[16]/Q
                         net (fo=1, routed)           0.896     2.697    data_out_OBUF[16]
    D18                  OBUF (Prop_obuf_I_O)         1.139     3.836 r  data_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.836    data_out[16]
    D18                                                               r  data_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_control/FSM_onehot_curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finish
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.258ns (51.366%)  route 1.191ns (48.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.673     1.663    inst_control/CLK
    SLICE_X3Y106         FDRE                                         r  inst_control/FSM_onehot_curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.804 r  inst_control/FSM_onehot_curr_state_reg[4]/Q
                         net (fo=40, routed)          1.191     2.995    finish_OBUF
    B17                  OBUF (Prop_obuf_I_O)         1.117     4.112 r  finish_OBUF_inst/O
                         net (fo=0)                   0.000     4.112    finish
    B17                                                               r  finish (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.257ns (49.777%)  route 1.268ns (50.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.671     1.661    inst_memory/CLK
    SLICE_X5Y109         FDRE                                         r  inst_memory/register_aux3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  inst_memory/register_aux3_reg[8]/Q
                         net (fo=1, routed)           1.268     3.070    data_out_OBUF[8]
    H17                  OBUF (Prop_obuf_I_O)         1.116     4.186 r  data_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.186    data_out[8]
    H17                                                               r  data_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.550ns  (logic 1.272ns (49.874%)  route 1.278ns (50.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.671     1.661    inst_memory/CLK
    SLICE_X5Y108         FDRE                                         r  inst_memory/register_aux3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  inst_memory/register_aux3_reg[4]/Q
                         net (fo=1, routed)           1.278     3.081    data_out_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.131     4.212 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.212    data_out[4]
    J17                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.281ns (49.743%)  route 1.295ns (50.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.670     1.660    inst_memory/CLK
    SLICE_X5Y111         FDRE                                         r  inst_memory/register_aux3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  inst_memory/register_aux3_reg[17]/Q
                         net (fo=1, routed)           1.295     3.096    data_out_OBUF[17]
    D17                  OBUF (Prop_obuf_I_O)         1.140     4.236 r  data_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.236    data_out[17]
    D17                                                               r  data_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.589ns  (logic 1.274ns (49.226%)  route 1.314ns (50.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.670     1.660    inst_memory/CLK
    SLICE_X5Y110         FDRE                                         r  inst_memory/register_aux3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  inst_memory/register_aux3_reg[14]/Q
                         net (fo=1, routed)           1.314     3.116    data_out_OBUF[14]
    G18                  OBUF (Prop_obuf_I_O)         1.133     4.249 r  data_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.249    data_out[14]
    G18                                                               r  data_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.279ns (49.387%)  route 1.311ns (50.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.670     1.660    inst_memory/CLK
    SLICE_X5Y110         FDRE                                         r  inst_memory/register_aux3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  inst_memory/register_aux3_reg[15]/Q
                         net (fo=1, routed)           1.311     3.112    data_out_OBUF[15]
    D19                  OBUF (Prop_obuf_I_O)         1.138     4.250 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.250    data_out[15]
    D19                                                               r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.273ns (49.061%)  route 1.322ns (50.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.670     1.660    inst_memory/CLK
    SLICE_X5Y110         FDRE                                         r  inst_memory/register_aux3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  inst_memory/register_aux3_reg[13]/Q
                         net (fo=1, routed)           1.322     3.123    data_out_OBUF[13]
    F18                  OBUF (Prop_obuf_I_O)         1.132     4.255 r  data_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.255    data_out[13]
    F18                                                               r  data_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.247ns (47.937%)  route 1.354ns (52.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.671     1.661    inst_memory/CLK
    SLICE_X5Y107         FDRE                                         r  inst_memory/register_aux3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  inst_memory/register_aux3_reg[0]/Q
                         net (fo=1, routed)           1.354     3.156    data_out_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.106     4.262 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.262    data_out[0]
    N18                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory/register_aux3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.286ns (49.324%)  route 1.321ns (50.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.670     1.660    inst_memory/CLK
    SLICE_X5Y110         FDRE                                         r  inst_memory/register_aux3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  inst_memory/register_aux3_reg[12]/Q
                         net (fo=1, routed)           1.321     3.123    data_out_OBUF[12]
    E18                  OBUF (Prop_obuf_I_O)         1.145     4.268 r  data_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.268    data_out[12]
    E18                                                               r  data_out[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           210 Endpoints
Min Delay           210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_inw[3]
                            (input port)
  Destination:            inst_memory/register0w_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.900ns  (logic 0.950ns (16.102%)  route 4.950ns (83.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  data_inw[3] (IN)
                         net (fo=0)                   0.000     0.000    data_inw[3]
    U5                   IBUF (Prop_ibuf_I_O)         0.950     0.950 r  data_inw_IBUF[3]_inst/O
                         net (fo=1, routed)           4.950     5.900    inst_memory/data_inw_IBUF[3]
    SLICE_X4Y104         FDRE                                         r  inst_memory/register0w_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.679     4.725    inst_memory/CLK
    SLICE_X4Y104         FDRE                                         r  inst_memory/register0w_reg[3]/C

Slack:                    inf
  Source:                 data_inw[9]
                            (input port)
  Destination:            inst_memory/register1w_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.753ns  (logic 0.943ns (16.397%)  route 4.810ns (83.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  data_inw[9] (IN)
                         net (fo=0)                   0.000     0.000    data_inw[9]
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  data_inw_IBUF[9]_inst/O
                         net (fo=1, routed)           4.810     5.753    inst_memory/data_inw_IBUF[9]
    SLICE_X7Y105         FDRE                                         r  inst_memory/register1w_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.679     4.725    inst_memory/CLK
    SLICE_X7Y105         FDRE                                         r  inst_memory/register1w_reg[1]/C

Slack:                    inf
  Source:                 data_inw[11]
                            (input port)
  Destination:            inst_memory/register1w_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.556ns  (logic 0.929ns (16.727%)  route 4.626ns (83.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  data_inw[11] (IN)
                         net (fo=0)                   0.000     0.000    data_inw[11]
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  data_inw_IBUF[11]_inst/O
                         net (fo=1, routed)           4.626     5.556    inst_memory/data_inw_IBUF[11]
    SLICE_X9Y104         FDRE                                         r  inst_memory/register1w_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.612     4.658    inst_memory/CLK
    SLICE_X9Y104         FDRE                                         r  inst_memory/register1w_reg[3]/C

Slack:                    inf
  Source:                 data_inw[6]
                            (input port)
  Destination:            inst_memory/register0w_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.537ns  (logic 0.959ns (17.325%)  route 4.578ns (82.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  data_inw[6] (IN)
                         net (fo=0)                   0.000     0.000    data_inw[6]
    W6                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  data_inw_IBUF[6]_inst/O
                         net (fo=1, routed)           4.578     5.537    inst_memory/data_inw_IBUF[6]
    SLICE_X5Y102         FDRE                                         r  inst_memory/register0w_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.680     4.726    inst_memory/CLK
    SLICE_X5Y102         FDRE                                         r  inst_memory/register0w_reg[6]/C

Slack:                    inf
  Source:                 data_inw[4]
                            (input port)
  Destination:            inst_memory/register0w_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.534ns  (logic 0.966ns (17.453%)  route 4.568ns (82.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  data_inw[4] (IN)
                         net (fo=0)                   0.000     0.000    data_inw[4]
    V8                   IBUF (Prop_ibuf_I_O)         0.966     0.966 r  data_inw_IBUF[4]_inst/O
                         net (fo=1, routed)           4.568     5.534    inst_memory/data_inw_IBUF[4]
    SLICE_X3Y103         FDRE                                         r  inst_memory/register0w_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.680     4.726    inst_memory/CLK
    SLICE_X3Y103         FDRE                                         r  inst_memory/register0w_reg[4]/C

Slack:                    inf
  Source:                 data_inw[1]
                            (input port)
  Destination:            inst_memory/register0w_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.509ns  (logic 0.962ns (17.458%)  route 4.547ns (82.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  data_inw[1] (IN)
                         net (fo=0)                   0.000     0.000    data_inw[1]
    U7                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  data_inw_IBUF[1]_inst/O
                         net (fo=1, routed)           4.547     5.509    inst_memory/data_inw_IBUF[1]
    SLICE_X1Y104         FDRE                                         r  inst_memory/register0w_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.680     4.726    inst_memory/CLK
    SLICE_X1Y104         FDRE                                         r  inst_memory/register0w_reg[1]/C

Slack:                    inf
  Source:                 data_inw[7]
                            (input port)
  Destination:            inst_memory/register0w_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.482ns  (logic 0.941ns (17.164%)  route 4.541ns (82.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  data_inw[7] (IN)
                         net (fo=0)                   0.000     0.000    data_inw[7]
    W7                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  data_inw_IBUF[7]_inst/O
                         net (fo=1, routed)           4.541     5.482    inst_memory/data_inw_IBUF[7]
    SLICE_X5Y103         FDRE                                         r  inst_memory/register0w_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.679     4.725    inst_memory/CLK
    SLICE_X5Y103         FDRE                                         r  inst_memory/register0w_reg[7]/C

Slack:                    inf
  Source:                 data_inw[17]
                            (input port)
  Destination:            inst_memory/register2w_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.407ns  (logic 0.939ns (17.375%)  route 4.468ns (82.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  data_inw[17] (IN)
                         net (fo=0)                   0.000     0.000    data_inw[17]
    V2                   IBUF (Prop_ibuf_I_O)         0.939     0.939 r  data_inw_IBUF[17]_inst/O
                         net (fo=1, routed)           4.468     5.407    inst_memory/data_inw_IBUF[17]
    SLICE_X7Y105         FDRE                                         r  inst_memory/register2w_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.679     4.725    inst_memory/CLK
    SLICE_X7Y105         FDRE                                         r  inst_memory/register2w_reg[1]/C

Slack:                    inf
  Source:                 data_inw[0]
                            (input port)
  Destination:            inst_memory/register0w_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.368ns  (logic 0.928ns (17.282%)  route 4.440ns (82.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  data_inw[0] (IN)
                         net (fo=0)                   0.000     0.000    data_inw[0]
    V7                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  data_inw_IBUF[0]_inst/O
                         net (fo=1, routed)           4.440     5.368    inst_memory/data_inw_IBUF[0]
    SLICE_X3Y104         FDRE                                         r  inst_memory/register0w_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.680     4.726    inst_memory/CLK
    SLICE_X3Y104         FDRE                                         r  inst_memory/register0w_reg[0]/C

Slack:                    inf
  Source:                 data_inw[16]
                            (input port)
  Destination:            inst_memory/register2w_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.361ns  (logic 0.954ns (17.788%)  route 4.408ns (82.212%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  data_inw[16] (IN)
                         net (fo=0)                   0.000     0.000    data_inw[16]
    W2                   IBUF (Prop_ibuf_I_O)         0.954     0.954 r  data_inw_IBUF[16]_inst/O
                         net (fo=1, routed)           4.408     5.361    inst_memory/data_inw_IBUF[16]
    SLICE_X6Y103         FDRE                                         r  inst_memory/register2w_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.955    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.679     4.725    inst_memory/CLK
    SLICE_X6Y103         FDRE                                         r  inst_memory/register2w_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_memory/register_aux0_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.170ns (27.806%)  route 0.442ns (72.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  rst_IBUF_inst/O
                         net (fo=141, routed)         0.442     0.612    inst_memory/SR[0]
    SLICE_X0Y111         FDRE                                         r  inst_memory/register_aux0_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X0Y111         FDRE                                         r  inst_memory/register_aux0_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_memory/register_aux0_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.170ns (27.806%)  route 0.442ns (72.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  rst_IBUF_inst/O
                         net (fo=141, routed)         0.442     0.612    inst_memory/SR[0]
    SLICE_X0Y111         FDRE                                         r  inst_memory/register_aux0_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X0Y111         FDRE                                         r  inst_memory/register_aux0_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_memory/register_aux0_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.170ns (27.806%)  route 0.442ns (72.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  rst_IBUF_inst/O
                         net (fo=141, routed)         0.442     0.612    inst_memory/SR[0]
    SLICE_X0Y111         FDRE                                         r  inst_memory/register_aux0_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X0Y111         FDRE                                         r  inst_memory/register_aux0_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_memory/register_aux0_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.170ns (27.806%)  route 0.442ns (72.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  rst_IBUF_inst/O
                         net (fo=141, routed)         0.442     0.612    inst_memory/SR[0]
    SLICE_X0Y111         FDRE                                         r  inst_memory/register_aux0_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X0Y111         FDRE                                         r  inst_memory/register_aux0_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_memory/register_aux0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.170ns (25.724%)  route 0.492ns (74.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  rst_IBUF_inst/O
                         net (fo=141, routed)         0.492     0.662    inst_memory/SR[0]
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_memory/register_aux0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.170ns (25.724%)  route 0.492ns (74.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  rst_IBUF_inst/O
                         net (fo=141, routed)         0.492     0.662    inst_memory/SR[0]
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_memory/register_aux0_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.170ns (25.724%)  route 0.492ns (74.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  rst_IBUF_inst/O
                         net (fo=141, routed)         0.492     0.662    inst_memory/SR[0]
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_memory/register_aux0_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.170ns (25.724%)  route 0.492ns (74.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  rst_IBUF_inst/O
                         net (fo=141, routed)         0.492     0.662    inst_memory/SR[0]
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.946     2.191    inst_memory/CLK
    SLICE_X0Y110         FDRE                                         r  inst_memory/register_aux0_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_memory/register_aux0_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.170ns (25.202%)  route 0.505ns (74.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  rst_IBUF_inst/O
                         net (fo=141, routed)         0.505     0.676    inst_memory/SR[0]
    SLICE_X0Y112         FDRE                                         r  inst_memory/register_aux0_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.944     2.189    inst_memory/CLK
    SLICE_X0Y112         FDRE                                         r  inst_memory/register_aux0_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inst_memory/register_aux0_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.170ns (25.202%)  route 0.505ns (74.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  rst_IBUF_inst/O
                         net (fo=141, routed)         0.505     0.676    inst_memory/SR[0]
    SLICE_X0Y112         FDRE                                         r  inst_memory/register_aux0_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C17                  IBUF (Prop_ibuf_I_O)         0.351     0.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.216    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.944     2.189    inst_memory/CLK
    SLICE_X0Y112         FDRE                                         r  inst_memory/register_aux0_reg[13]/C





