{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501135304609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501135304610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 27 14:01:44 2017 " "Processing started: Thu Jul 27 14:01:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501135304610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135304610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135304610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501135305076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501135317882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135317882 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "I2C_MASTER_SUBAD.v(131) " "Verilog HDL warning at I2C_MASTER_SUBAD.v(131): extended using \"x\" or \"z\"" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1501135317885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master_subad.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master_subad.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_MASTER_SUBAD " "Found entity 1: I2C_MASTER_SUBAD" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501135317885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135317885 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "I2C_wr_subad.v(34) " "Verilog HDL warning at I2C_wr_subad.v(34): extended using \"x\" or \"z\"" {  } { { "I2C_wr_subad.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_wr_subad.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1501135317888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_wr_subad.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_wr_subad.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_wr_subad " "Found entity 1: I2C_wr_subad" {  } { { "I2C_wr_subad.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_wr_subad.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501135317889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135317889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave_subad.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_slave_subad.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_subad " "Found entity 1: i2c_slave_subad" {  } { { "i2c_slave_subad.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/i2c_slave_subad.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501135317893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135317893 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "i2c_slave_op_subad i2c_slave_op_subad.v(14) " "Verilog Module Declaration warning at i2c_slave_op_subad.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"i2c_slave_op_subad\"" {  } { { "i2c_slave_op_subad.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/i2c_slave_op_subad.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501135317897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave_op_subad.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_slave_op_subad.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_op_subad " "Found entity 1: i2c_slave_op_subad" {  } { { "i2c_slave_op_subad.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/i2c_slave_op_subad.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501135317897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135317897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501135317900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135317900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "uart_rx.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501135317903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135317903 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tx.v(85) " "Verilog HDL warning at uart_tx.v(85): extended using \"x\" or \"z\"" {  } { { "uart_tx.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/uart_tx.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1501135317905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "uart_tx.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501135317906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135317906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "scl_slv top.v(114) " "Verilog HDL Implicit Net warning at top.v(114): created implicit net for \"scl_slv\"" {  } { { "top.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501135317906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "capture_rst top.v(155) " "Verilog HDL Implicit Net warning at top.v(155): created implicit net for \"capture_rst\"" {  } { { "top.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.v" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501135317906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_start top.v(157) " "Verilog HDL Implicit Net warning at top.v(157): created implicit net for \"tx_start\"" {  } { { "top.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501135317906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_data top.v(158) " "Verilog HDL Implicit Net warning at top.v(158): created implicit net for \"tx_data\"" {  } { { "top.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.v" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501135317906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs232_tx top.v(161) " "Verilog HDL Implicit Net warning at top.v(161): created implicit net for \"rs232_tx\"" {  } { { "top.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501135317906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1501135317966 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scl_slv top.v(114) " "Verilog HDL or VHDL warning at top.v(114): object \"scl_slv\" assigned a value but never read" {  } { { "top.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501135317974 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linkBIM top.v(100) " "Verilog HDL or VHDL warning at top.v(100): object \"linkBIM\" assigned a value but never read" {  } { { "top.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501135317974 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(190) " "Verilog HDL Case Statement information at top.v(190): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.v" 190 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1501135317976 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.v(237) " "Verilog HDL assignment warning at top.v(237): truncated value with size 32 to match size of target (24)" {  } { { "top.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501135317977 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave_subad i2c_slave_subad:i2c_slave_subad_instance " "Elaborating entity \"i2c_slave_subad\" for hierarchy \"i2c_slave_subad:i2c_slave_subad_instance\"" {  } { { "top.v" "i2c_slave_subad_instance" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501135318020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave_op_subad i2c_slave_subad:i2c_slave_subad_instance\|i2c_slave_op_subad:i2c_slave_op_subad_inst " "Elaborating entity \"i2c_slave_op_subad\" for hierarchy \"i2c_slave_subad:i2c_slave_subad_instance\|i2c_slave_op_subad:i2c_slave_op_subad_inst\"" {  } { { "i2c_slave_subad.v" "i2c_slave_op_subad_inst" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/i2c_slave_subad.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501135318030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MASTER_SUBAD I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance " "Elaborating entity \"I2C_MASTER_SUBAD\" for hierarchy \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\"" {  } { { "top.v" "I2C_MASTER_SUBAD_instance" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501135318069 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[0\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318080 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[0\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318080 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[0\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318080 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[0\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318080 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[0\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318080 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[0\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318080 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[0\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318080 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[0\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318080 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[1\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318080 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[1\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318080 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[1\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318080 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[1\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318080 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[1\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318080 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[1\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318080 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[1\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318080 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[1\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318080 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[2\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318080 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[2\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318080 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[2\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318081 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[2\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318081 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[2\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318081 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[2\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318081 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[2\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318081 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[2\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318081 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[3\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318081 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[3\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318081 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[3\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318081 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[3\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318081 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[3\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318081 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[3\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318081 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[3\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318081 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[3\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318081 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[4\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318081 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[4\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318081 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[4\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318081 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[4\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318081 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[4\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318081 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[4\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318081 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[4\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318082 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[4\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318082 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[5\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318082 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[5\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318082 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[5\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318082 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[5\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318082 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[5\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318082 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[5\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318082 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[5\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318082 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[5\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318082 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[6\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318082 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[6\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318082 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[6\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318082 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[6\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318082 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[6\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318082 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[6\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318082 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[6\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318082 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[6\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318082 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[7\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318082 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[7\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318082 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[7\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318083 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[7\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318083 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[7\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318083 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[7\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318083 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[7\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318083 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[7\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318083 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[8\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318083 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[8\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318083 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[8\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318083 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[8\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318083 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[8\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318083 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[8\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318083 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[8\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318083 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[8\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318083 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[9\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318083 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[9\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318083 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[9\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318083 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[9\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318084 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[9\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318084 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[9\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318084 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[9\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318084 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[9\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318084 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[10\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318084 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[10\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318084 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[10\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318084 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[10\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318085 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[10\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318085 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[10\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318085 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[10\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318085 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[10\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318085 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[11\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318085 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[11\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318085 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[11\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318085 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[11\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318085 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[11\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318085 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[11\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318086 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[11\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318086 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[11\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318086 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[12\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318086 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[12\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318086 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[12\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318086 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[12\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318086 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[12\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318086 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[12\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318086 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[12\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318086 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[12\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318086 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[13\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318086 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[13\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318086 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[13\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318087 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[13\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318087 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[13\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318087 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[13\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318087 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[13\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318087 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[13\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318087 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[14\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318087 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[14\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318087 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[14\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318087 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[14\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318087 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[14\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318087 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[14\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318087 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[14\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318087 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[14\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318087 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[15\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318087 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[15\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318087 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[15\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318087 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[15\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318088 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[15\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318088 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[15\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318088 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[15\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318088 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[15\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318088 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[16\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318088 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[16\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318088 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[16\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318088 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[16\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318088 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[16\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318088 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[16\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318088 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[16\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318088 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[16\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318088 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[17\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318088 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[17\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318088 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[17\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318088 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[17\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318088 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[17\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318089 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[17\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318089 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[17\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318089 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[17\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318089 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[18\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318089 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[18\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318089 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[18\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318089 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[18\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318089 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[18\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318089 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[18\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318089 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[18\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318089 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[18\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318089 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[19\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318089 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[19\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318089 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[19\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318089 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[19\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318089 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[19\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318089 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[19\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318090 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[19\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318090 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[19\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318090 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[20\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318090 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[20\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318090 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[20\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318090 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[20\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318090 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[20\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318090 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[20\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318090 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[20\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318090 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[20\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318090 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[21\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318090 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[21\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318090 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[21\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318090 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[21\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318090 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[21\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318090 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[21\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318090 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[21\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318090 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[21\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318091 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[22\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318091 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[22\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318091 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[22\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318091 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[22\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318091 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[22\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318091 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[22\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318091 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[22\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318091 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[22\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318091 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[23\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318091 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[23\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318091 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[23\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318091 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[23\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318091 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[23\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318091 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[23\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318091 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[23\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318091 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[23\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318091 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[24\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318091 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[24\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318092 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[24\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318092 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[24\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318092 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[24\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318092 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[24\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318092 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[24\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318092 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[24\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318092 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[25\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318092 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[25\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318092 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[25\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318092 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[25\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318092 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[25\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318092 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[25\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318092 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[25\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318092 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[25\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318092 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[26\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318092 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[26\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318092 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[26\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318092 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[26\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318092 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[26\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318093 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[26\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318093 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[26\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318093 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[26\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318093 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[27\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318093 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[27\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318093 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[27\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318093 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[27\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318093 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[27\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318093 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[27\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318093 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[27\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318093 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[27\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318093 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[28\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318093 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[28\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318093 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[28\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318093 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[28\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318093 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[28\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318093 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[28\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318093 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[28\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318094 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[28\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318094 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[29\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318094 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[29\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318094 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[29\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318094 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[29\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318094 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[29\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318094 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[29\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318094 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[29\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318094 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[29\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318094 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[30\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318094 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[30\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318094 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[30\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318094 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[30\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318094 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[30\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318094 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[30\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318094 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[30\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318094 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[30\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318095 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[31\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318095 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[31\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318095 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[31\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318095 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[31\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318095 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[31\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318095 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[31\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318095 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[31\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318095 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[31\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318095 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[32\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318095 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[32\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318095 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[32\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318095 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[32\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318095 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[32\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318095 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[32\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318095 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[32\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318095 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[32\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318095 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[33\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318095 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[33\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318096 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[33\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318096 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[33\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318096 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[33\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318096 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[33\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318096 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[33\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318096 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[33\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318096 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_wr_subad I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance " "Elaborating entity \"I2C_wr_subad\" for hierarchy \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\"" {  } { { "I2C_MASTER_SUBAD.v" "I2C_wr_subad_instance" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501135318125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:speed_select\"" {  } { { "top.v" "speed_select" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501135318169 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(40) " "Verilog HDL assignment warning at speed_select.v(40): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501135318173 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(41) " "Verilog HDL assignment warning at speed_select.v(41): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501135318173 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(44) " "Verilog HDL assignment warning at speed_select.v(44): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501135318173 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(45) " "Verilog HDL assignment warning at speed_select.v(45): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501135318173 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(48) " "Verilog HDL assignment warning at speed_select.v(48): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501135318173 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(49) " "Verilog HDL assignment warning at speed_select.v(49): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501135318173 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(52) " "Verilog HDL assignment warning at speed_select.v(52): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501135318173 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(53) " "Verilog HDL assignment warning at speed_select.v(53): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501135318173 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(56) " "Verilog HDL assignment warning at speed_select.v(56): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501135318173 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(57) " "Verilog HDL assignment warning at speed_select.v(57): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501135318173 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(60) " "Verilog HDL assignment warning at speed_select.v(60): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501135318173 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(61) " "Verilog HDL assignment warning at speed_select.v(61): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501135318173 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_ctrl speed_select.v(31) " "Verilog HDL Always Construct warning at speed_select.v(31): inferring latch(es) for variable \"uart_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501135318173 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.101 speed_select.v(31) " "Inferred latch for \"uart_ctrl.101\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318173 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.100 speed_select.v(31) " "Inferred latch for \"uart_ctrl.100\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318173 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.011 speed_select.v(31) " "Inferred latch for \"uart_ctrl.011\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318173 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.010 speed_select.v(31) " "Inferred latch for \"uart_ctrl.010\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318173 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.001 speed_select.v(31) " "Inferred latch for \"uart_ctrl.001\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318173 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.000 speed_select.v(31) " "Inferred latch for \"uart_ctrl.000\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135318173 "|top|speed_select:speed_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx my_uart_rx:my_uart_rx " "Elaborating entity \"my_uart_rx\" for hierarchy \"my_uart_rx:my_uart_rx\"" {  } { { "top.v" "my_uart_rx" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501135318174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx\"" {  } { { "top.v" "my_uart_tx" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501135318177 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "error uart_tx.v(10) " "Output port \"error\" at uart_tx.v(10) has no driver" {  } { { "uart_tx.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/uart_tx.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501135318178 "|top|my_uart_tx:my_uart_tx"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1501135318742 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[65\] " "bidirectional pin \"BusA\[65\]\" has no driver" {  } { { "top.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501135318759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[66\] " "bidirectional pin \"BusA\[66\]\" has no driver" {  } { { "top.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501135318759 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1501135318759 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "i2c_slave_subad:i2c_slave_subad_instance\|sda BusA\[67\] " "Removed fan-out from the always-disabled I/O buffer \"i2c_slave_subad:i2c_slave_subad_instance\|sda\" to the node \"BusA\[67\]\"" {  } { { "i2c_slave_subad.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/i2c_slave_subad.v" 16 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1501135318762 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1501135318762 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[7\] I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[7\]\" to the node \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\" into an OR gate" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1501135318763 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[6\] I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\[6\] " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[6\]\" to the node \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\[6\]\" into an OR gate" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1501135318763 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[5\] I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\[5\] " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[5\]\" to the node \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\[5\]\" into an OR gate" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1501135318763 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[4\] I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\[4\] " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[4\]\" to the node \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\[4\]\" into an OR gate" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1501135318763 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[3\] I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\[3\] " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[3\]\" to the node \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\[3\]\" into an OR gate" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1501135318763 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[2\] I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\[2\] " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[2\]\" to the node \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\[2\]\" into an OR gate" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1501135318763 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[1\] I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|Selector57 " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[1\]\" to the node \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|Selector57\" into an OR gate" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1501135318763 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[0\] I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[0\]\" to the node \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\" into an OR gate" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1501135318763 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1501135318763 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_wr_subad.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_wr_subad.v" 113 -1 0 } } { "uart_rx.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/uart_rx.v" 42 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1501135319011 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "81 " "81 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1501135319255 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "379 " "Implemented 379 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1501135319277 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1501135319277 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1501135319277 ""} { "Info" "ICUT_CUT_TM_LCELLS" "371 " "Implemented 371 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1501135319277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1501135319277 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.map.smsg " "Generated suppressed messages file D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135319601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "754 " "Peak virtual memory: 754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501135319664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 27 14:01:59 2017 " "Processing ended: Thu Jul 27 14:01:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501135319664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501135319664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501135319664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501135319664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1501135325828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501135325830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 27 14:02:04 2017 " "Processing started: Thu Jul 27 14:02:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501135325830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1501135325830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1501135325830 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1501135326062 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1501135326063 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1501135326063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1501135326175 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EPM570T100C5 " "Selected device EPM570T100C5 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1501135326180 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501135326242 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501135326242 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1501135326308 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1501135326320 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501135326460 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501135326460 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501135326460 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501135326460 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501135326460 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1501135326460 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 8 " "No exact pin location assignment(s) for 2 pins of 8 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1501135326520 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1501135326586 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1501135326591 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1501135326624 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1501135326624 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501135326626 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501135326626 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501135326626 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack " "   1.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501135326626 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk " "   1.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501135326626 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 my_uart_rx:my_uart_rx\|rx_enable_reg " "   1.000 my_uart_rx:my_uart_rx\|rx_enable_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501135326626 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     rs232_rx " "   1.000     rs232_rx" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501135326626 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 speed_select:speed_select\|buad_clk_rx_reg " "   1.000 speed_select:speed_select\|buad_clk_rx_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501135326626 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1501135326626 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1501135326637 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1501135326638 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1501135326649 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "top.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.v" 7 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1501135326668 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk Global clock " "Automatically promoted some destinations of signal \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk " "Destination \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk\" may be non-global or may not use global clock" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 23 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1501135326668 ""}  } { { "I2C_MASTER_SUBAD.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_MASTER_SUBAD.v" 23 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1501135326668 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "speed_select:speed_select\|buad_clk_rx_reg Global clock " "Automatically promoted signal \"speed_select:speed_select\|buad_clk_rx_reg\" to use Global clock" {  } { { "speed_select.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/speed_select.v" 85 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1501135326668 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack Global clock " "Automatically promoted some destinations of signal \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|Selector77~6 " "Destination \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|Selector77~6\" may be non-global or may not use global clock" {  } { { "I2C_wr_subad.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_wr_subad.v" 113 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1501135326668 ""}  } { { "I2C_wr_subad.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/I2C_wr_subad.v" 13 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1501135326668 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1501135326668 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1501135326675 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1501135326704 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1501135326751 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1501135326753 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1501135326753 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1501135326753 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 0 2 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 2 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1501135326757 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1501135326757 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1501135326757 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 33 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501135326758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 3 37 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501135326758 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1501135326758 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1501135326758 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501135326779 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1501135326798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1501135326926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501135327142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1501135327154 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1501135327797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501135327798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1501135327830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1501135328072 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1501135328072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1501135328370 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1501135328370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501135328371 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1501135328391 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501135328398 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[65\] a permanently disabled " "Pin BusA\[65\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { BusA[65] } } } { "top.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/" { { 0 { 0 ""} 0 840 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501135328419 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[66\] a permanently disabled " "Pin BusA\[66\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { BusA[66] } } } { "top.v" "" { Text "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/" { { 0 { 0 ""} 0 841 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501135328419 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1501135328419 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.fit.smsg " "Generated suppressed messages file D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1501135328470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1080 " "Peak virtual memory: 1080 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501135328540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 27 14:02:08 2017 " "Processing ended: Thu Jul 27 14:02:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501135328540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501135328540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501135328540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1501135328540 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1501135334245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501135334246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 27 14:02:14 2017 " "Processing started: Thu Jul 27 14:02:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501135334246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1501135334246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1501135334246 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1501135334760 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1501135334771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501135334926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 27 14:02:14 2017 " "Processing ended: Thu Jul 27 14:02:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501135334926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501135334926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501135334926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1501135334926 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1501135335564 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1501135340749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501135340751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 27 14:02:20 2017 " "Processing started: Thu Jul 27 14:02:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501135340751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135340751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135340751 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1501135340965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135341108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135341158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135341158 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135341225 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135341570 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135341627 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135341628 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1501135341630 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk " "create_clock -period 1.000 -name I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1501135341630 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name speed_select:speed_select\|buad_clk_rx_reg speed_select:speed_select\|buad_clk_rx_reg " "create_clock -period 1.000 -name speed_select:speed_select\|buad_clk_rx_reg speed_select:speed_select\|buad_clk_rx_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1501135341630 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rs232_rx rs232_rx " "create_clock -period 1.000 -name rs232_rx rs232_rx" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1501135341630 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name my_uart_rx:my_uart_rx\|rx_enable_reg my_uart_rx:my_uart_rx\|rx_enable_reg " "create_clock -period 1.000 -name my_uart_rx:my_uart_rx\|rx_enable_reg my_uart_rx:my_uart_rx\|rx_enable_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1501135341630 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack " "create_clock -period 1.000 -name I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1501135341630 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135341630 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1501135341634 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1501135341660 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135341663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.276 " "Worst-case setup slack is -11.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.276            -600.429 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk  " "  -11.276            -600.429 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.431            -474.493 clk  " "   -8.431            -474.493 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.578             -94.177 speed_select:speed_select\|buad_clk_rx_reg  " "   -5.578             -94.177 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.507             -35.712 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack  " "   -4.507             -35.712 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.258              -1.258 my_uart_rx:my_uart_rx\|rx_enable_reg  " "   -1.258              -1.258 my_uart_rx:my_uart_rx\|rx_enable_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135341668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.139 " "Worst-case hold slack is -2.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.139              -2.139 clk  " "   -2.139              -2.139 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.639              -1.639 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk  " "   -1.639              -1.639 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.196              -9.568 speed_select:speed_select\|buad_clk_rx_reg  " "   -1.196              -9.568 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.704               0.000 my_uart_rx:my_uart_rx\|rx_enable_reg  " "    1.704               0.000 my_uart_rx:my_uart_rx\|rx_enable_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.144               0.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack  " "    2.144               0.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135341677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.310 " "Worst-case recovery slack is -4.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.310            -184.552 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk  " "   -4.310            -184.552 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.891             -62.029 clk  " "   -3.891             -62.029 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.435              -3.435 rs232_rx  " "   -3.435              -3.435 rs232_rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.002             -16.016 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack  " "   -2.002             -16.016 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 speed_select:speed_select\|buad_clk_rx_reg  " "    0.474               0.000 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135341682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.528 " "Worst-case removal slack is -0.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.528              -0.528 speed_select:speed_select\|buad_clk_rx_reg  " "   -0.528              -0.528 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.448               0.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack  " "    2.448               0.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.980               0.000 clk  " "    2.980               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.413               0.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk  " "    3.413               0.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.881               0.000 rs232_rx  " "    3.881               0.000 rs232_rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135341690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 rs232_rx  " "   -2.289              -2.289 rs232_rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack  " "    0.234               0.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk  " "    0.234               0.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 my_uart_rx:my_uart_rx\|rx_enable_reg  " "    0.234               0.000 my_uart_rx:my_uart_rx\|rx_enable_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 speed_select:speed_select\|buad_clk_rx_reg  " "    0.234               0.000 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501135341695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135341695 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135341884 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135341928 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135341928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501135342031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 27 14:02:22 2017 " "Processing ended: Thu Jul 27 14:02:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501135342031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501135342031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501135342031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135342031 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501135347625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501135347627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 27 14:02:27 2017 " "Processing started: Thu Jul 27 14:02:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501135347627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1501135347627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1501135347627 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "top.vo top_v.sdo D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/simulation/modelsim/ simulation " "Generated files \"top.vo\" and \"top_v.sdo\" in directory \"D:/projects/07_source_code/auto_tools/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdmkw41z_sdk_2.2_i2c/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1501135348326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "667 " "Peak virtual memory: 667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501135348381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 27 14:02:28 2017 " "Processing ended: Thu Jul 27 14:02:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501135348381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501135348381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501135348381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1501135348381 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus Prime Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1501135349015 ""}
