#!/usr/bin/env python3
"""
Verilogè®¾è®¡æ™ºèƒ½ä½“

Verilog Design Agent for Code Generation
"""

import asyncio
import json
import logging
import time
from typing import Dict, Any, List, Optional, Set
from pathlib import Path

from core.base_agent import BaseAgent, TaskMessage, FileReference
from core.enums import AgentCapability, AgentStatus
from llm_integration.enhanced_llm_client import EnhancedLLMClient


class VerilogDesignAgent(BaseAgent):
    """
    Verilogè®¾è®¡æ™ºèƒ½ä½“
    
    ä¸“é—¨è´Ÿè´£ï¼š
    1. ç”Ÿæˆé«˜è´¨é‡çš„Verilog HDLä»£ç 
    2. åˆ†æè®¾è®¡éœ€æ±‚å’Œè§„æ ¼
    3. åˆ›å»ºæ¨¡å—ç»“æ„å’Œæ¥å£
    4. å®ç°æ•°å­—ç”µè·¯é€»è¾‘
    """
    
    def __init__(self, llm_client: EnhancedLLMClient = None):
        super().__init__(
            agent_id="verilog_design_agent",
            role="design_engineer",
            capabilities={
                AgentCapability.CODE_GENERATION,
                AgentCapability.SPECIFICATION_ANALYSIS,
                AgentCapability.MODULE_DESIGN
            }
        )
        
        self.llm_client = llm_client
        
        # è®¾è®¡æ¨¡æ¿å’Œæ¨¡å¼
        self.design_templates = {
            "alu": self._get_alu_template(),
            "counter": self._get_counter_template(),
            "fsm": self._get_fsm_template(),
            "memory": self._get_memory_template()
        }
        
        # ä»£ç è´¨é‡æ£€æŸ¥
        self.quality_criteria = {
            "syntax_check": True,
            "style_check": True,
            "modularity": True,
            "documentation": True
        }
        
        self.logger.info("ğŸ”§ Verilogè®¾è®¡æ™ºèƒ½ä½“åˆå§‹åŒ–å®Œæˆ")
    
    async def _search_existing_modules(self, task_description: str) -> List[Dict[str, Any]]:
        """æœç´¢ç°æœ‰çš„ç›¸ä¼¼æ¨¡å—"""
        search_results = []
        
        try:
            # æå–å…³é”®è¯è¿›è¡Œæœç´¢
            keywords = self._extract_keywords(task_description)
            
            # æœç´¢æ¨¡å—åç§°åŒ¹é…
            for keyword in keywords[:3]:  # åªä½¿ç”¨å‰3ä¸ªå…³é”®è¯
                result = await self.search_database_modules(
                    module_name=keyword,
                    description=keyword,
                    limit=5
                )
                
                if result.get("success") and result.get("result", {}).get("data"):
                    search_results.extend(result["result"]["data"])
            
            # æŒ‰åŠŸèƒ½æœç´¢
            if keywords:
                func_result = await self.search_by_functionality(
                    functionality=" ".join(keywords[:2]),
                    limit=5
                )
                
                if func_result.get("success") and func_result.get("result", {}).get("data"):
                    search_results.extend(func_result["result"]["data"])
            
            # å»é‡å¹¶æ’åº
            unique_modules = {}
            for module in search_results:
                module_id = module.get("id") or module.get("name", "unknown")
                if module_id not in unique_modules:
                    unique_modules[module_id] = module
            
            return list(unique_modules.values())[:10]  # è¿”å›æœ€å¤š10ä¸ªæ¨¡å—
            
        except Exception as e:
            self.logger.warning(f"âš ï¸ æœç´¢ç°æœ‰æ¨¡å—å¤±è´¥: {str(e)}")
            return []
    
    def _extract_keywords(self, text: str) -> List[str]:
        """ä»æ–‡æœ¬ä¸­æå–å…³é”®è¯"""
        # ç®€å•çš„å…³é”®è¯æå–
        keywords = []
        
        # é¢„å®šä¹‰çš„Verilogå…³é”®è¯
        verilog_terms = [
            "alu", "adder", "multiplier", "counter", "register", "mux", "demux",
            "fifo", "lifo", "ram", "rom", "fsm", "decoder", "encoder", "shifter"
        ]
        
        text_lower = text.lower()
        for term in verilog_terms:
            if term in text_lower:
                keywords.append(term)
        
        # æå–æ•°å­—ï¼ˆä½å®½ç­‰ï¼‰
        import re
        numbers = re.findall(r'\d+', text)
        for num in numbers[:2]:  # åªå–å‰ä¸¤ä¸ªæ•°å­—
            if int(num) in [8, 16, 32, 64]:  # å¸¸è§ä½å®½
                keywords.append(f"{num}bit")
        
        return keywords
    
    def _format_similar_modules(self, modules: List[Dict[str, Any]]) -> str:
        """æ ¼å¼åŒ–ç›¸ä¼¼æ¨¡å—ä¿¡æ¯"""
        if not modules:
            return "æœªæ‰¾åˆ°ç›¸ä¼¼çš„ç°æœ‰æ¨¡å—"
        
        formatted = "æ‰¾åˆ°ä»¥ä¸‹ç›¸ä¼¼æ¨¡å—ï¼š\n"
        for i, module in enumerate(modules[:5], 1):  # åªæ˜¾ç¤ºå‰5ä¸ª
            name = module.get("name", "Unknown")
            description = module.get("description", "No description") 
            bit_width = module.get("bit_width", "N/A")
            functionality = module.get("functionality", "N/A")
            
            formatted += f"{i}. {name} - {description} (ä½å®½: {bit_width}, åŠŸèƒ½: {functionality})\n"
        
        return formatted
    
    def get_capabilities(self) -> Set[AgentCapability]:
        """è·å–è®¾è®¡æ™ºèƒ½ä½“èƒ½åŠ›"""
        return {
            AgentCapability.CODE_GENERATION,
            AgentCapability.SPECIFICATION_ANALYSIS,
            AgentCapability.MODULE_DESIGN
        }
    
    def get_specialty_description(self) -> str:
        """è·å–ä¸“ä¸šæè¿°"""
        return "ä¸“ä¸šçš„Verilog HDLä»£ç ç”Ÿæˆæ™ºèƒ½ä½“ï¼Œæ“…é•¿æ•°å­—ç”µè·¯è®¾è®¡ã€æ¨¡å—åŒ–ç¼–ç¨‹å’Œç¡¬ä»¶æè¿°è¯­è¨€å®ç°"
    
    async def execute_enhanced_task(self, enhanced_prompt: str,
                                  original_message: TaskMessage,
                                  file_contents: Dict[str, Dict]) -> Dict[str, Any]:
        """æ‰§è¡ŒVerilogè®¾è®¡ä»»åŠ¡"""
        self.logger.info("ğŸš€ å¼€å§‹æ‰§è¡ŒVerilogè®¾è®¡ä»»åŠ¡")
        
        try:
            # 1. åˆ†æè®¾è®¡éœ€æ±‚
            design_spec = await self._analyze_design_requirements(enhanced_prompt)
            
            # 2. ç”ŸæˆVerilogä»£ç 
            verilog_code = await self._generate_verilog_code(design_spec, enhanced_prompt)
            
            # 3. è´¨é‡æ£€æŸ¥
            quality_result = await self._check_code_quality(verilog_code, design_spec)
            
            # 4. ä¿å­˜ç»“æœæ–‡ä»¶
            output_files = await self._save_design_files(
                verilog_code=verilog_code,
                design_spec=design_spec,
                task_id=original_message.task_id
            )
            
            # 5. ç”Ÿæˆè®¾è®¡æŠ¥å‘Š
            design_report = self._generate_design_report(
                design_spec=design_spec,
                quality_result=quality_result,
                output_files=output_files
            )
            
            success = quality_result.get("overall_quality", 0.0) >= 0.7
            
            return {
                "success": success,
                "task_completed": success,
                "agent_id": self.agent_id,
                "verilog_code": verilog_code,
                "design_specification": design_spec,
                "quality_assessment": quality_result,
                "design_report": design_report,
                "file_references": output_files,
                "execution_time": time.time()
            }
            
        except Exception as e:
            self.logger.error(f"âŒ Verilogè®¾è®¡ä»»åŠ¡å¤±è´¥: {str(e)}")
            return {
                "success": False,
                "task_completed": False,
                "agent_id": self.agent_id,
                "error": str(e),
                "execution_time": time.time()
            }
    
    async def _analyze_design_requirements(self, task_description: str) -> Dict[str, Any]:
        """åˆ†æè®¾è®¡éœ€æ±‚"""
        if not self.llm_client:
            return self._simple_requirement_analysis(task_description)
        
        # é¦–å…ˆæœç´¢æ•°æ®åº“ä¸­çš„ç›¸ä¼¼æ¨¡å—
        similar_modules = await self._search_existing_modules(task_description)
        
        analysis_prompt = f"""
{self.system_prompt}

## å½“å‰ä»»åŠ¡: è®¾è®¡éœ€æ±‚åˆ†æ

è®¾è®¡æè¿°: {task_description}

## å·²æœç´¢åˆ°çš„ç›¸ä¼¼æ¨¡å—:
{self._format_similar_modules(similar_modules)}

è¯·ä»ä»¥ä¸‹æ–¹é¢åˆ†æè®¾è®¡éœ€æ±‚ï¼š
1. æ¨¡å—åç§°å’ŒåŠŸèƒ½æè¿°
2. è¾“å…¥è¾“å‡ºç«¯å£è§„æ ¼ï¼ˆä½å®½ã€ç±»å‹ã€æ–¹å‘ï¼‰
3. è®¾è®¡å‚æ•°ï¼ˆæ—¶é’Ÿé¢‘ç‡ã€æ•°æ®ä½å®½ç­‰ï¼‰
4. åŠŸèƒ½ç‰¹æ€§å’Œæ“ä½œæ¨¡å¼
5. æ—¶åºè¦æ±‚å’Œçº¦æŸ
6. è®¾è®¡å¤æ‚åº¦è¯„ä¼°ï¼ˆ1-10ï¼‰
7. å¯é‡ç”¨çš„ç°æœ‰æ¨¡å—æ¨è

è¯·ä»¥JSONæ ¼å¼è¿”å›åˆ†æç»“æœã€‚
"""
        
        try:
            response = await self.llm_client.send_prompt(
                prompt=analysis_prompt,
                temperature=0.3,
                max_tokens=1500,
                json_mode=True
            )
            
            spec = json.loads(response)
            self.logger.info(f"ğŸ“‹ éœ€æ±‚åˆ†æå®Œæˆ: {spec.get('module_name', 'Unknown')}")
            return spec
            
        except Exception as e:
            self.logger.warning(f"âš ï¸ LLMéœ€æ±‚åˆ†æå¤±è´¥ï¼Œä½¿ç”¨ç®€å•åˆ†æ: {str(e)}")
            return self._simple_requirement_analysis(task_description)
    
    def _simple_requirement_analysis(self, task_description: str) -> Dict[str, Any]:
        """ç®€å•çš„éœ€æ±‚åˆ†æï¼ˆå¤‡ç”¨æ–¹æ¡ˆï¼‰"""
        desc_lower = task_description.lower()
        
        # åŸºæœ¬æ¨¡å—è¯†åˆ«
        module_name = "design_module"
        if "alu" in desc_lower:
            module_name = "alu"
        elif "counter" in desc_lower:
            module_name = "counter"
        elif "adder" in desc_lower:
            module_name = "adder"
        elif "multiplier" in desc_lower:
            module_name = "multiplier"
        
        # ä½å®½è¯†åˆ«
        bit_width = 8  # é»˜è®¤
        if "32" in task_description:
            bit_width = 32
        elif "16" in task_description:
            bit_width = 16
        elif "64" in task_description:
            bit_width = 64
        
        return {
            "module_name": module_name,
            "description": task_description,
            "bit_width": bit_width,
            "input_ports": ["clk", "rst", f"data_in[{bit_width-1}:0]"],
            "output_ports": [f"data_out[{bit_width-1}:0]"],
            "complexity": 5,
            "design_type": "combinational" if "combinational" in desc_lower else "sequential"
        }
    
    async def _generate_verilog_code(self, design_spec: Dict[str, Any], 
                                   task_description: str) -> str:
        """ç”ŸæˆVerilogä»£ç """
        if not self.llm_client:
            return self._generate_template_code(design_spec)
        
        # æ„å»ºè¯¦ç»†çš„ä»£ç ç”Ÿæˆprompt
        code_prompt = f"""
åŸºäºä»¥ä¸‹è®¾è®¡è§„æ ¼ç”Ÿæˆé«˜è´¨é‡çš„Verilog HDLä»£ç ï¼š

è®¾è®¡è§„æ ¼:
{json.dumps(design_spec, indent=2, ensure_ascii=False)}

åŸå§‹éœ€æ±‚: {task_description}

è¯·ç”Ÿæˆç¬¦åˆä»¥ä¸‹è¦æ±‚çš„Verilogä»£ç ï¼š
1. å®Œæ•´çš„æ¨¡å—å®šä¹‰å’Œç«¯å£å£°æ˜
2. æ¸…æ™°çš„ä¿¡å·å®šä¹‰å’Œé€»è¾‘å®ç°
3. é€‚å½“çš„æ³¨é‡Šå’Œæ–‡æ¡£
4. ç¬¦åˆVerilogè¯­æ³•è§„èŒƒ
5. è€ƒè™‘æ—¶åºå’Œç»„åˆé€»è¾‘è®¾è®¡
6. åŒ…å«å¿…è¦çš„å¤ä½å’Œæ—¶é’Ÿé€»è¾‘

è¯·åªè¿”å›Verilogä»£ç ï¼Œä¸è¦å…¶ä»–è§£é‡Šã€‚
"""
        
        try:
            verilog_code = await self.llm_client.send_prompt(
                prompt=code_prompt,
                temperature=0.4,
                max_tokens=3000
            )
            
            self.logger.info(f"âœ… Verilogä»£ç ç”Ÿæˆå®Œæˆ ({len(verilog_code)} å­—ç¬¦)")
            return verilog_code.strip()
            
        except Exception as e:
            self.logger.warning(f"âš ï¸ LLMä»£ç ç”Ÿæˆå¤±è´¥ï¼Œä½¿ç”¨æ¨¡æ¿: {str(e)}")
            return self._generate_template_code(design_spec)
    
    def _generate_template_code(self, design_spec: Dict[str, Any]) -> str:
        """åŸºäºæ¨¡æ¿ç”Ÿæˆä»£ç ï¼ˆå¤‡ç”¨æ–¹æ¡ˆï¼‰"""
        module_name = design_spec.get("module_name", "design_module")
        bit_width = design_spec.get("bit_width", 8)
        
        template = f"""
// {module_name.upper()} Module
// Generated by VerilogDesignAgent
// Description: {design_spec.get('description', 'Auto-generated design')}

module {module_name} (
    input wire clk,
    input wire rst_n,
    input wire [{bit_width-1}:0] data_in,
    output reg [{bit_width-1}:0] data_out
);

    // Internal signals
    reg [{bit_width-1}:0] internal_reg;
    
    // Main logic
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            data_out <= {bit_width}'b0;
            internal_reg <= {bit_width}'b0;
        end else begin
            internal_reg <= data_in;
            data_out <= internal_reg;
        end
    end

endmodule
"""
        return template.strip()
    
    async def _check_code_quality(self, verilog_code: str, 
                                design_spec: Dict[str, Any]) -> Dict[str, Any]:
        """æ£€æŸ¥ä»£ç è´¨é‡"""
        quality_result = {
            "syntax_valid": True,
            "style_score": 0.8,
            "modularity_score": 0.7,
            "documentation_score": 0.6,
            "overall_quality": 0.7,
            "issues": [],
            "suggestions": []
        }
        
        # åŸºæœ¬è¯­æ³•æ£€æŸ¥
        syntax_issues = []
        if "module" not in verilog_code:
            syntax_issues.append("ç¼ºå°‘moduleå®šä¹‰")
        if "endmodule" not in verilog_code:
            syntax_issues.append("ç¼ºå°‘endmodule")
        if "input" not in verilog_code:
            syntax_issues.append("ç¼ºå°‘è¾“å…¥ç«¯å£å®šä¹‰")
        if "output" not in verilog_code:
            syntax_issues.append("ç¼ºå°‘è¾“å‡ºç«¯å£å®šä¹‰")
        
        if syntax_issues:
            quality_result["syntax_valid"] = False
            quality_result["issues"].extend(syntax_issues)
            quality_result["overall_quality"] = 0.3
        
        # ä»£ç é£æ ¼æ£€æŸ¥
        style_score = 0.8
        if "//" not in verilog_code:
            style_score -= 0.2
            quality_result["suggestions"].append("å»ºè®®æ·»åŠ æ³¨é‡Š")
        
        quality_result["style_score"] = style_score
        
        self.logger.info(f"ğŸ” ä»£ç è´¨é‡æ£€æŸ¥å®Œæˆ: {quality_result['overall_quality']:.2f}")
        return quality_result
    
    async def _save_design_files(self, verilog_code: str, 
                               design_spec: Dict[str, Any],
                               task_id: str) -> List[FileReference]:
        """ä¿å­˜è®¾è®¡æ–‡ä»¶"""
        output_files = []
        timestamp = int(time.time())
        module_name = design_spec.get("module_name", "design")
        
        try:
            # 1. ä¿å­˜Verilogæºæ–‡ä»¶
            verilog_path = f"output/{task_id}/{module_name}.v"
            verilog_ref = await self.save_result_to_file(
                content=verilog_code,
                file_path=verilog_path,
                file_type="verilog"
            )
            output_files.append(verilog_ref)
            
            # 2. ä¿å­˜è®¾è®¡è§„æ ¼æ–‡ä»¶
            spec_content = json.dumps(design_spec, indent=2, ensure_ascii=False)
            spec_path = f"output/{task_id}/{module_name}_spec.json"
            spec_ref = await self.save_result_to_file(
                content=spec_content,
                file_path=spec_path,
                file_type="specification"
            )
            output_files.append(spec_ref)
            
            # 3. ä¿å­˜READMEæ–‡æ¡£
            readme_content = f"""# {module_name.upper()} Design

## è®¾è®¡æ¦‚è¦
{design_spec.get('description', 'Verilogæ¨¡å—è®¾è®¡')}

## æ¨¡å—ä¿¡æ¯
- æ¨¡å—åç§°: {module_name}
- ä½å®½: {design_spec.get('bit_width', 'N/A')}
- è®¾è®¡ç±»å‹: {design_spec.get('design_type', 'sequential')}
- å¤æ‚åº¦: {design_spec.get('complexity', 5)}/10

## ç«¯å£è¯´æ˜
### è¾“å…¥ç«¯å£
{chr(10).join(f"- {port}" for port in design_spec.get('input_ports', []))}

### è¾“å‡ºç«¯å£
{chr(10).join(f"- {port}" for port in design_spec.get('output_ports', []))}

## ç”Ÿæˆä¿¡æ¯
- ç”Ÿæˆæ—¶é—´: {time.strftime('%Y-%m-%d %H:%M:%S')}
- ç”Ÿæˆæ™ºèƒ½ä½“: {self.agent_id}
"""
            
            readme_path = f"output/{task_id}/README.md"
            readme_ref = await self.save_result_to_file(
                content=readme_content,
                file_path=readme_path,
                file_type="documentation"
            )
            output_files.append(readme_ref)
            
            self.logger.info(f"ğŸ’¾ è®¾è®¡æ–‡ä»¶ä¿å­˜å®Œæˆ: {len(output_files)} ä¸ªæ–‡ä»¶")
            return output_files
            
        except Exception as e:
            self.logger.error(f"âŒ ä¿å­˜è®¾è®¡æ–‡ä»¶å¤±è´¥: {str(e)}")
            return output_files
    
    def _generate_design_report(self, design_spec: Dict[str, Any],
                              quality_result: Dict[str, Any],
                              output_files: List[FileReference]) -> str:
        """ç”Ÿæˆè®¾è®¡æŠ¥å‘Š"""
        report = f"""
ğŸ”§ VERILOGè®¾è®¡æŠ¥å‘Š
==================

ğŸ“‹ è®¾è®¡æ¦‚è¦:
- æ¨¡å—åç§°: {design_spec.get('module_name', 'Unknown')}
- è®¾è®¡å¤æ‚åº¦: {design_spec.get('complexity', 5)}/10
- ä½å®½: {design_spec.get('bit_width', 'N/A')}

ğŸ¯ è´¨é‡è¯„ä¼°:
- æ•´ä½“è´¨é‡: {quality_result.get('overall_quality', 0):.2f}
- è¯­æ³•æ­£ç¡®æ€§: {'âœ…' if quality_result.get('syntax_valid', False) else 'âŒ'}
- ä»£ç é£æ ¼: {quality_result.get('style_score', 0):.2f}
- æ¨¡å—åŒ–ç¨‹åº¦: {quality_result.get('modularity_score', 0):.2f}

ğŸ“ ç”Ÿæˆæ–‡ä»¶: {len(output_files)} ä¸ª
{chr(10).join(f"- {ref.file_path} ({ref.file_type})" for ref in output_files)}

âš ï¸ é—®é¢˜å’Œå»ºè®®:
{chr(10).join(f"- {issue}" for issue in quality_result.get('issues', []))}
{chr(10).join(f"- {suggestion}" for suggestion in quality_result.get('suggestions', []))}
"""
        return report.strip()
    
    # ==========================================================================
    # ğŸ—ï¸ è®¾è®¡æ¨¡æ¿
    # ==========================================================================
    
    def _get_alu_template(self) -> str:
        """ALUè®¾è®¡æ¨¡æ¿"""
        return """
module alu #(parameter WIDTH = 32) (
    input wire [WIDTH-1:0] a,
    input wire [WIDTH-1:0] b,
    input wire [3:0] op,
    output reg [WIDTH-1:0] result,
    output wire zero,
    output wire overflow
);
    // ALU operations
    always @(*) begin
        case (op)
            4'b0000: result = a + b;      // ADD
            4'b0001: result = a - b;      // SUB
            4'b0010: result = a & b;      // AND
            4'b0011: result = a | b;      // OR
            4'b0100: result = a ^ b;      // XOR
            4'b0101: result = ~a;         // NOT
            4'b0110: result = a << b[4:0]; // SHL
            4'b0111: result = a >> b[4:0]; // SHR
            default: result = {WIDTH{1'b0}};
        endcase
    end
    
    assign zero = (result == 0);
    assign overflow = 1'b0; // Simplified
endmodule
"""
    
    def _get_counter_template(self) -> str:
        """è®¡æ•°å™¨è®¾è®¡æ¨¡æ¿"""
        return """
module counter #(parameter WIDTH = 8) (
    input wire clk,
    input wire rst_n,
    input wire enable,
    input wire up_down, // 1: up, 0: down
    output reg [WIDTH-1:0] count
);
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            count <= {WIDTH{1'b0}};
        end else if (enable) begin
            if (up_down)
                count <= count + 1;
            else
                count <= count - 1;
        end
    end
endmodule
"""
    
    def _get_fsm_template(self) -> str:
        """çŠ¶æ€æœºè®¾è®¡æ¨¡æ¿"""
        return """
module fsm (
    input wire clk,
    input wire rst_n,
    input wire start,
    input wire done,
    output reg busy,
    output reg valid
);
    typedef enum logic [1:0] {
        IDLE = 2'b00,
        ACTIVE = 2'b01,
        DONE = 2'b10
    } state_t;
    
    state_t current_state, next_state;
    
    // State register
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            current_state <= IDLE;
        else
            current_state <= next_state;
    end
    
    // Next state logic
    always @(*) begin
        case (current_state)
            IDLE: next_state = start ? ACTIVE : IDLE;
            ACTIVE: next_state = done ? DONE : ACTIVE;
            DONE: next_state = IDLE;
            default: next_state = IDLE;
        endcase
    end
    
    // Output logic
    always @(*) begin
        busy = (current_state == ACTIVE);
        valid = (current_state == DONE);
    end
endmodule
"""
    
    def _get_memory_template(self) -> str:
        """å­˜å‚¨å™¨è®¾è®¡æ¨¡æ¿"""
        return """
module memory #(
    parameter DATA_WIDTH = 32,
    parameter ADDR_WIDTH = 8,
    parameter DEPTH = 2**ADDR_WIDTH
) (
    input wire clk,
    input wire rst_n,
    input wire we,
    input wire [ADDR_WIDTH-1:0] addr,
    input wire [DATA_WIDTH-1:0] data_in,
    output reg [DATA_WIDTH-1:0] data_out
);
    reg [DATA_WIDTH-1:0] memory [0:DEPTH-1];
    
    always @(posedge clk) begin
        if (we) begin
            memory[addr] <= data_in;
        end
        data_out <= memory[addr];
    end
endmodule
"""