<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Fri Oct 19 19:36:57 PDT 2018</date>
  <user>vnandaku</user>
  <sip_name>47</sip_name>
  <sip_variation>528</sip_variation>
  <sip_variation_id>528</sip_variation_id>
  <sip_reldate>2018WW42</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr27</sip_relver>
  <sip_relname>ALL_2018WW42_R1p0_PICr27</sip_relname>
  <sip_owner>vnandaku</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
      <sip_customer>20</sip_customer>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
   <h2>RTL Updates:</h2>
   <dl>
      <dt>HSDs: <dt>
    </dl>

<dd>1.	<a href="https://hsdes.intel.com/appstore/article/#/1406270159">1406270159:</a>"FWD (PCR) TGL clock gating enhancement - IOSF SBR - sequential repeater for SBR - use ISM status to explicitly clock gate (or use as enable) for staging of non-control state (payload, eom), to save the dynamic power when ISM idle"</dd>
<dd>2.	<a href="https://hsdes.intel.com/appstore/article/#/1407454484">1407454484:</a>"SBR: uprev the dfx_secure_plugin subIP to latest version, DFx_Secure_Plugin_PIC__2018WW12__RTL1P0__PIC5_V1"</dd>
<dd>3.	<a href="https://hsdes.intel.com/appstore/article/#/1407454556">1407454556:</a>"SBR: uprev the sTAP subIP to latest version, DFx_sTAP_PIC__2018WW12__RTL1P0__PIC5_V1"</dd>
<dd>4.	<a href="https://hsdes.intel.com/appstore/article/#/1407527412">1407527412:</a>"FWD (PCR) [ADL-DFX] IP to support Secure Policy9 and Policy10 in TAP DFX Secure Plugins for FuSa testing and debug"</dd>
<dd>5.	<a href="https://hsdes.intel.com/appstore/article/#/2203421104">2203421104:</a>"FWD clock gating enhancement SBR - IOSF SBCPORT - use ISM status to explicitly clock gate (or use as enable) for staging of (payload, eom) state"</dd>
<dd>6.	<a href="https://hsdes.intel.com/appstore/article/#/1405328857">1405328857:</a>"TFM: SBR Lintra OpenLatch"</dd>
<dd>7.	<a href="https://hsdes.intel.com/appstore/article/#/1406716305">1406716305:</a>"FWD (PCR) [SIIP] [TFM] IPs compliant to CTECH 3.0"</dd>
<dd>8.	<a href="https://hsdes.intel.com/appstore/article/#/1406917604">1406917604:</a>"FWD (PCR) request to deliver sideband configurable repeater flop"</dd>
<dd>9.	<a href="https://hsdes.intel.com/appstore/article/#/1407066618">1407066618:</a>"FWD (PCR) [Security] Red Revolution VISA signals â€“ SBR"</dd>
<dd>10.	<a href="https://hsdes.intel.com/appstore/article/#/1407277888">1407277888:</a>"FWD (PCR) [SBR] - Request for VISA4 RTL Modules and Implement CRs read Capability and Snapshot Feature"</dd>
<dd>11.	<a href="https://hsdes.intel.com/appstore/article/#/1407277903">1407277903:</a>"FWD (PCR) [SBR] IP Should Expose the visa_bypass_cr_out port of the Top ULM"</dd>
<dd>12.	<a href="https://hsdes.intel.com/appstore/article/#/1407278470">1407278470:</a>"FWD (PCR) SB router needs to update the existing Accum IP"</dd>
<dd>13.	<a href="https://hsdes.intel.com/appstore/article/#/1407808917">1407808917:</a>"FWD (PCR) Enable GLS on SBR"</dd>
<dd>14.	<a href="https://hsdes.intel.com/appstore/article/#/1407991966">1407991966:</a>"FWD TE pin of clock gater in par_psf0 dfx_accum logic tied to ground"</dd>
<dd>15.	<a href="https://hsdes.intel.com/appstore/article/#/1407610395">1407610395:</a>"FWD (PCR) SBR IPGEN - fabric compiler script fixes for Wave3 scaling"</dd>
<dd>16.	<a href="https://hsdes.intel.com/appstore/article/#/1506780110">1506780110:</a>"FWD [EBG][SBR] Lintra rule 70612 found in SBR"</dd>
<dd>17.	<a href="https://hsdes.intel.com/appstore/article/#/2201973384">2201973384:</a>"FWD TGL SBR lintra rule 60073, 60706 and 70023"</dd>
<dd>18.	<a href="https://hsdes.intel.com/appstore/article/#/2202290970">2202290970:</a>"FWD SBR - usage of DEFINE global macros that are NOT part of the Intel converged macro list"</dd>
<dd>19.	<a href="https://hsdes.intel.com/appstore/article/#/1407280813">1407280813:</a>"TFM - FWD FWD:  0P3 GPSB sbr_parity_err RTL MCO"</dd>
   </dl> 
   <h2>Backend Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>

   <h2>Validation Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
          <dt> None. </dt>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable CTECH library when synthesising the IP.</p>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable/behavior CTECH library when simulating the IP.</p>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
   <p>This SBR release uses the "IOSF_SVC_2018WW38" version of SVC in IRR with constraints on hierarchical headers insertion.</p>
   <p>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/appstore/article/#/sip.bugeco/create?=&subject=bugeco&tenant=sip">SIP HSD</a></p>
   <p>The Zircon scores are uploaded to the IPDS dashboard for the SBR IP at <a href="https://zircon.echo.intel.com/zircon/index.php/ip-dashboard/index?FiltersModel[%27Rules_type%27]=soc&FiltersModel[%27Rules_type%27]=soc&FiltersModel[Ver_id]=2.10&FiltersModel[ruleversion]=2.10.05&FiltersModel[App_id]=1&FiltersModel[Milestone]=4&FiltersModel[IpConfig_id]=88396&FiltersModel[Rules_type]=IP&FiltersModel[top_filter_checkbox]=1&FiltersModel[showlatest]=0">Zircon Scores</a></p> ]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
