Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jun 25 18:01:37 2020
| Host         : DESKTOP-RQKI1H5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Master_timing_summary_routed.rpt -pb Master_timing_summary_routed.pb -rpx Master_timing_summary_routed.rpx -warn_on_violation
| Design       : Master
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: SPI/SPI_Master_Inst/o_RX_DV_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: read_flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.278        0.000                      0                  311        0.117        0.000                      0                  311        4.500        0.000                       0                   162  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.278        0.000                      0                  311        0.117        0.000                      0                  311        4.500        0.000                       0                   162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 num_disp/r_input_num_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_disp/r_input_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.584ns  (logic 1.462ns (22.205%)  route 5.122ns (77.795%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.791     5.312    num_disp/clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  num_disp/r_input_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  num_disp/r_input_num_reg[14]/Q
                         net (fo=8, routed)           0.765     6.496    num_disp/r_input_num_reg_n_0_[14]
    SLICE_X4Y127         LUT6 (Prop_lut6_I2_O)        0.299     6.795 r  num_disp/r_input_num[9]_i_2/O
                         net (fo=6, routed)           0.830     7.625    num_disp/in5[9]
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.124     7.749 r  num_disp/r_input_num[7]_i_2/O
                         net (fo=6, routed)           0.709     8.458    num_disp/in5[7]
    SLICE_X2Y125         LUT6 (Prop_lut6_I1_O)        0.124     8.582 r  num_disp/r_input_num[3]_i_3/O
                         net (fo=3, routed)           0.656     9.238    num_disp/r_input_num[3]_i_3_n_0
    SLICE_X2Y124         LUT6 (Prop_lut6_I0_O)        0.124     9.362 r  num_disp/r_input_num[3]_i_2/O
                         net (fo=4, routed)           0.716    10.078    num_disp/r_input_num[3]_i_2_n_0
    SLICE_X2Y124         LUT6 (Prop_lut6_I1_O)        0.124    10.202 r  num_disp/r_input_num[1]_i_2/O
                         net (fo=4, routed)           0.505    10.707    num_disp/r_input_num[1]_i_2_n_0
    SLICE_X4Y125         LUT6 (Prop_lut6_I4_O)        0.124    10.831 r  num_disp/r_input_num[0]_i_2/O
                         net (fo=2, routed)           0.606    11.436    num_disp/r_input_num[0]_i_2_n_0
    SLICE_X5Y128         LUT5 (Prop_lut5_I0_O)        0.124    11.560 r  num_disp/r_input_num[0]_i_1/O
                         net (fo=1, routed)           0.336    11.896    num_disp/r_input_num[0]
    SLICE_X4Y127         FDRE                                         r  num_disp/r_input_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.668    15.009    num_disp/clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  num_disp/r_input_num_reg[0]/C
                         clock pessimism              0.267    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X4Y127         FDRE (Setup_fdre_C_D)       -0.067    15.174    num_disp/r_input_num_reg[0]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -11.896    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 num_disp/r_input_num_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_disp/temp_disp_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 1.462ns (24.555%)  route 4.492ns (75.445%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.791     5.312    num_disp/clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  num_disp/r_input_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  num_disp/r_input_num_reg[14]/Q
                         net (fo=8, routed)           0.765     6.496    num_disp/r_input_num_reg_n_0_[14]
    SLICE_X4Y127         LUT6 (Prop_lut6_I2_O)        0.299     6.795 r  num_disp/r_input_num[9]_i_2/O
                         net (fo=6, routed)           0.830     7.625    num_disp/in5[9]
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.124     7.749 r  num_disp/r_input_num[7]_i_2/O
                         net (fo=6, routed)           0.709     8.458    num_disp/in5[7]
    SLICE_X2Y125         LUT6 (Prop_lut6_I1_O)        0.124     8.582 r  num_disp/r_input_num[3]_i_3/O
                         net (fo=3, routed)           0.656     9.238    num_disp/r_input_num[3]_i_3_n_0
    SLICE_X2Y124         LUT6 (Prop_lut6_I0_O)        0.124     9.362 r  num_disp/r_input_num[3]_i_2/O
                         net (fo=4, routed)           0.716    10.078    num_disp/r_input_num[3]_i_2_n_0
    SLICE_X2Y124         LUT6 (Prop_lut6_I1_O)        0.124    10.202 r  num_disp/r_input_num[1]_i_2/O
                         net (fo=4, routed)           0.505    10.707    num_disp/r_input_num[1]_i_2_n_0
    SLICE_X4Y125         LUT6 (Prop_lut6_I4_O)        0.124    10.831 r  num_disp/r_input_num[0]_i_2/O
                         net (fo=2, routed)           0.311    11.142    num_disp/r_input_num[0]_i_2_n_0
    SLICE_X4Y126         LUT2 (Prop_lut2_I0_O)        0.124    11.266 r  num_disp/temp_disp_val[1]_i_1/O
                         net (fo=1, routed)           0.000    11.266    num_disp/temp_disp_val[1]_i_1_n_0
    SLICE_X4Y126         FDRE                                         r  num_disp/temp_disp_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.667    15.008    num_disp/clk_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  num_disp/temp_disp_val_reg[1]/C
                         clock pessimism              0.267    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X4Y126         FDRE (Setup_fdre_C_D)        0.031    15.271    num_disp/temp_disp_val_reg[1]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -11.266    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 num_disp/r_input_num_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_disp/temp_disp_val_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 1.338ns (23.493%)  route 4.357ns (76.507%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.791     5.312    num_disp/clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  num_disp/r_input_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  num_disp/r_input_num_reg[14]/Q
                         net (fo=8, routed)           0.765     6.496    num_disp/r_input_num_reg_n_0_[14]
    SLICE_X4Y127         LUT6 (Prop_lut6_I2_O)        0.299     6.795 r  num_disp/r_input_num[9]_i_2/O
                         net (fo=6, routed)           0.830     7.625    num_disp/in5[9]
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.124     7.749 r  num_disp/r_input_num[7]_i_2/O
                         net (fo=6, routed)           0.709     8.458    num_disp/in5[7]
    SLICE_X2Y125         LUT6 (Prop_lut6_I1_O)        0.124     8.582 r  num_disp/r_input_num[3]_i_3/O
                         net (fo=3, routed)           0.656     9.238    num_disp/r_input_num[3]_i_3_n_0
    SLICE_X2Y124         LUT6 (Prop_lut6_I0_O)        0.124     9.362 r  num_disp/r_input_num[3]_i_2/O
                         net (fo=4, routed)           0.716    10.078    num_disp/r_input_num[3]_i_2_n_0
    SLICE_X2Y124         LUT6 (Prop_lut6_I1_O)        0.124    10.202 r  num_disp/r_input_num[1]_i_2/O
                         net (fo=4, routed)           0.682    10.883    num_disp/r_input_num[1]_i_2_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I3_O)        0.124    11.007 r  num_disp/temp_disp_val[2]_i_1/O
                         net (fo=1, routed)           0.000    11.007    num_disp/temp_disp_val[2]_i_1_n_0
    SLICE_X4Y126         FDRE                                         r  num_disp/temp_disp_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.667    15.008    num_disp/clk_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  num_disp/temp_disp_val_reg[2]/C
                         clock pessimism              0.267    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X4Y126         FDRE (Setup_fdre_C_D)        0.031    15.271    num_disp/temp_disp_val_reg[2]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 num_disp/r_input_num_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_disp/temp_disp_val_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 1.338ns (23.648%)  route 4.320ns (76.352%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.791     5.312    num_disp/clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  num_disp/r_input_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  num_disp/r_input_num_reg[14]/Q
                         net (fo=8, routed)           0.765     6.496    num_disp/r_input_num_reg_n_0_[14]
    SLICE_X4Y127         LUT6 (Prop_lut6_I2_O)        0.299     6.795 r  num_disp/r_input_num[9]_i_2/O
                         net (fo=6, routed)           0.830     7.625    num_disp/in5[9]
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.124     7.749 r  num_disp/r_input_num[7]_i_2/O
                         net (fo=6, routed)           0.709     8.458    num_disp/in5[7]
    SLICE_X2Y125         LUT6 (Prop_lut6_I1_O)        0.124     8.582 r  num_disp/r_input_num[3]_i_3/O
                         net (fo=3, routed)           0.656     9.238    num_disp/r_input_num[3]_i_3_n_0
    SLICE_X2Y124         LUT6 (Prop_lut6_I0_O)        0.124     9.362 r  num_disp/r_input_num[3]_i_2/O
                         net (fo=4, routed)           0.470     9.832    num_disp/r_input_num[3]_i_2_n_0
    SLICE_X3Y126         LUT3 (Prop_lut3_I2_O)        0.124     9.956 r  num_disp/temp_disp_val[3]_i_3/O
                         net (fo=3, routed)           0.890    10.846    num_disp/temp_disp_val[3]_i_3_n_0
    SLICE_X4Y126         LUT6 (Prop_lut6_I0_O)        0.124    10.970 r  num_disp/temp_disp_val[3]_i_2/O
                         net (fo=1, routed)           0.000    10.970    num_disp/temp_disp_val[3]_i_2_n_0
    SLICE_X4Y126         FDRE                                         r  num_disp/temp_disp_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.667    15.008    num_disp/clk_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  num_disp/temp_disp_val_reg[3]/C
                         clock pessimism              0.267    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X4Y126         FDRE (Setup_fdre_C_D)        0.029    15.269    num_disp/temp_disp_val_reg[3]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -10.970    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 num_disp/r_input_num_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_disp/r_input_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 1.338ns (24.107%)  route 4.212ns (75.893%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.791     5.312    num_disp/clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  num_disp/r_input_num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  num_disp/r_input_num_reg[14]/Q
                         net (fo=8, routed)           0.765     6.496    num_disp/r_input_num_reg_n_0_[14]
    SLICE_X4Y127         LUT6 (Prop_lut6_I2_O)        0.299     6.795 r  num_disp/r_input_num[9]_i_2/O
                         net (fo=6, routed)           0.830     7.625    num_disp/in5[9]
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.124     7.749 r  num_disp/r_input_num[7]_i_2/O
                         net (fo=6, routed)           0.709     8.458    num_disp/in5[7]
    SLICE_X2Y125         LUT6 (Prop_lut6_I1_O)        0.124     8.582 r  num_disp/r_input_num[3]_i_3/O
                         net (fo=3, routed)           0.656     9.238    num_disp/r_input_num[3]_i_3_n_0
    SLICE_X2Y124         LUT6 (Prop_lut6_I0_O)        0.124     9.362 r  num_disp/r_input_num[3]_i_2/O
                         net (fo=4, routed)           0.716    10.078    num_disp/r_input_num[3]_i_2_n_0
    SLICE_X2Y124         LUT6 (Prop_lut6_I1_O)        0.124    10.202 r  num_disp/r_input_num[1]_i_2/O
                         net (fo=4, routed)           0.537    10.738    num_disp/r_input_num[1]_i_2_n_0
    SLICE_X4Y125         LUT5 (Prop_lut5_I0_O)        0.124    10.862 r  num_disp/r_input_num[1]_i_1/O
                         net (fo=1, routed)           0.000    10.862    num_disp/r_input_num[1]
    SLICE_X4Y125         FDRE                                         r  num_disp/r_input_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.665    15.006    num_disp/clk_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  num_disp/r_input_num_reg[1]/C
                         clock pessimism              0.267    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y125         FDRE (Setup_fdre_C_D)        0.029    15.267    num_disp/r_input_num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -10.862    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 num_disp/r_input_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_disp/r_disp_4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 0.952ns (19.885%)  route 3.835ns (80.115%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.789     5.310    num_disp/clk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  num_disp/r_input_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  num_disp/r_input_num_reg[5]/Q
                         net (fo=7, routed)           0.956     6.722    num_disp/r_input_num_reg_n_0_[5]
    SLICE_X3Y125         LUT4 (Prop_lut4_I0_O)        0.124     6.846 r  num_disp/FSM_sequential_i[1]_i_4/O
                         net (fo=1, routed)           0.594     7.441    num_disp/FSM_sequential_i[1]_i_4_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I1_O)        0.124     7.565 r  num_disp/FSM_sequential_i[1]_i_2/O
                         net (fo=6, routed)           0.921     8.486    num_disp/FSM_sequential_i[1]_i_2_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I0_O)        0.124     8.610 r  num_disp/r_disp_4[6]_i_2/O
                         net (fo=8, routed)           0.389     8.999    num_disp/r_disp_4
    SLICE_X6Y128         LUT4 (Prop_lut4_I0_O)        0.124     9.123 r  num_disp/r_disp_4[6]_i_1/O
                         net (fo=6, routed)           0.975    10.098    num_disp/r_disp_4[6]_i_1_n_0
    SLICE_X8Y127         FDRE                                         r  num_disp/r_disp_4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.601    14.942    num_disp/clk_IBUF_BUFG
    SLICE_X8Y127         FDRE                                         r  num_disp/r_disp_4_reg[1]/C
                         clock pessimism              0.267    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X8Y127         FDRE (Setup_fdre_C_R)       -0.524    14.650    num_disp/r_disp_4_reg[1]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                  4.552    

Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 num_disp/r_input_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_disp/r_disp_4_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 0.952ns (19.885%)  route 3.835ns (80.115%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.789     5.310    num_disp/clk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  num_disp/r_input_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  num_disp/r_input_num_reg[5]/Q
                         net (fo=7, routed)           0.956     6.722    num_disp/r_input_num_reg_n_0_[5]
    SLICE_X3Y125         LUT4 (Prop_lut4_I0_O)        0.124     6.846 r  num_disp/FSM_sequential_i[1]_i_4/O
                         net (fo=1, routed)           0.594     7.441    num_disp/FSM_sequential_i[1]_i_4_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I1_O)        0.124     7.565 r  num_disp/FSM_sequential_i[1]_i_2/O
                         net (fo=6, routed)           0.921     8.486    num_disp/FSM_sequential_i[1]_i_2_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I0_O)        0.124     8.610 r  num_disp/r_disp_4[6]_i_2/O
                         net (fo=8, routed)           0.389     8.999    num_disp/r_disp_4
    SLICE_X6Y128         LUT4 (Prop_lut4_I0_O)        0.124     9.123 r  num_disp/r_disp_4[6]_i_1/O
                         net (fo=6, routed)           0.975    10.098    num_disp/r_disp_4[6]_i_1_n_0
    SLICE_X8Y127         FDRE                                         r  num_disp/r_disp_4_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.601    14.942    num_disp/clk_IBUF_BUFG
    SLICE_X8Y127         FDRE                                         r  num_disp/r_disp_4_reg[2]/C
                         clock pessimism              0.267    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X8Y127         FDRE (Setup_fdre_C_R)       -0.524    14.650    num_disp/r_disp_4_reg[2]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                  4.552    

Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 num_disp/r_input_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_disp/r_disp_4_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 0.952ns (19.885%)  route 3.835ns (80.115%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.789     5.310    num_disp/clk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  num_disp/r_input_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  num_disp/r_input_num_reg[5]/Q
                         net (fo=7, routed)           0.956     6.722    num_disp/r_input_num_reg_n_0_[5]
    SLICE_X3Y125         LUT4 (Prop_lut4_I0_O)        0.124     6.846 r  num_disp/FSM_sequential_i[1]_i_4/O
                         net (fo=1, routed)           0.594     7.441    num_disp/FSM_sequential_i[1]_i_4_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I1_O)        0.124     7.565 r  num_disp/FSM_sequential_i[1]_i_2/O
                         net (fo=6, routed)           0.921     8.486    num_disp/FSM_sequential_i[1]_i_2_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I0_O)        0.124     8.610 r  num_disp/r_disp_4[6]_i_2/O
                         net (fo=8, routed)           0.389     8.999    num_disp/r_disp_4
    SLICE_X6Y128         LUT4 (Prop_lut4_I0_O)        0.124     9.123 r  num_disp/r_disp_4[6]_i_1/O
                         net (fo=6, routed)           0.975    10.098    num_disp/r_disp_4[6]_i_1_n_0
    SLICE_X8Y127         FDRE                                         r  num_disp/r_disp_4_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.601    14.942    num_disp/clk_IBUF_BUFG
    SLICE_X8Y127         FDRE                                         r  num_disp/r_disp_4_reg[5]/C
                         clock pessimism              0.267    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X8Y127         FDRE (Setup_fdre_C_R)       -0.524    14.650    num_disp/r_disp_4_reg[5]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                  4.552    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 num_disp/r_input_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_disp/r_disp_3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.952ns (20.101%)  route 3.784ns (79.899%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.789     5.310    num_disp/clk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  num_disp/r_input_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  num_disp/r_input_num_reg[5]/Q
                         net (fo=7, routed)           0.956     6.722    num_disp/r_input_num_reg_n_0_[5]
    SLICE_X3Y125         LUT4 (Prop_lut4_I0_O)        0.124     6.846 r  num_disp/FSM_sequential_i[1]_i_4/O
                         net (fo=1, routed)           0.594     7.441    num_disp/FSM_sequential_i[1]_i_4_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I1_O)        0.124     7.565 r  num_disp/FSM_sequential_i[1]_i_2/O
                         net (fo=6, routed)           0.624     8.188    num_disp/FSM_sequential_i[1]_i_2_n_0
    SLICE_X6Y127         LUT5 (Prop_lut5_I0_O)        0.124     8.312 r  num_disp/r_disp_3[6]_i_2/O
                         net (fo=8, routed)           0.920     9.232    num_disp/r_disp_3
    SLICE_X8Y127         LUT3 (Prop_lut3_I0_O)        0.124     9.356 r  num_disp/r_disp_3[6]_i_1/O
                         net (fo=5, routed)           0.690    10.046    num_disp/r_disp_3[6]_i_1_n_0
    SLICE_X10Y127        FDRE                                         r  num_disp/r_disp_3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.601    14.942    num_disp/clk_IBUF_BUFG
    SLICE_X10Y127        FDRE                                         r  num_disp/r_disp_3_reg[0]/C
                         clock pessimism              0.267    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X10Y127        FDRE (Setup_fdre_C_R)       -0.524    14.650    num_disp/r_disp_3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 num_disp/r_input_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_disp/r_disp_3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.952ns (20.101%)  route 3.784ns (79.899%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.789     5.310    num_disp/clk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  num_disp/r_input_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  num_disp/r_input_num_reg[5]/Q
                         net (fo=7, routed)           0.956     6.722    num_disp/r_input_num_reg_n_0_[5]
    SLICE_X3Y125         LUT4 (Prop_lut4_I0_O)        0.124     6.846 r  num_disp/FSM_sequential_i[1]_i_4/O
                         net (fo=1, routed)           0.594     7.441    num_disp/FSM_sequential_i[1]_i_4_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I1_O)        0.124     7.565 r  num_disp/FSM_sequential_i[1]_i_2/O
                         net (fo=6, routed)           0.624     8.188    num_disp/FSM_sequential_i[1]_i_2_n_0
    SLICE_X6Y127         LUT5 (Prop_lut5_I0_O)        0.124     8.312 r  num_disp/r_disp_3[6]_i_2/O
                         net (fo=8, routed)           0.920     9.232    num_disp/r_disp_3
    SLICE_X8Y127         LUT3 (Prop_lut3_I0_O)        0.124     9.356 r  num_disp/r_disp_3[6]_i_1/O
                         net (fo=5, routed)           0.690    10.046    num_disp/r_disp_3[6]_i_1_n_0
    SLICE_X10Y127        FDRE                                         r  num_disp/r_disp_3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.601    14.942    num_disp/clk_IBUF_BUFG
    SLICE_X10Y127        FDRE                                         r  num_disp/r_disp_3_reg[1]/C
                         clock pessimism              0.267    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X10Y127        FDRE (Setup_fdre_C_R)       -0.524    14.650    num_disp/r_disp_3_reg[1]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  4.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 r_prev_btnU_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Master_TX_Count_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.665     1.549    clk_IBUF_BUFG
    SLICE_X3Y128         FDRE                                         r  r_prev_btnU_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.141     1.690 f  r_prev_btnU_reg/Q
                         net (fo=2, routed)           0.065     1.755    SPI/SPI_Master_Inst/r_prev_btnU
    SLICE_X2Y128         LUT6 (Prop_lut6_I2_O)        0.045     1.800 r  SPI/SPI_Master_Inst/r_Master_TX_Byte[6]_i_1/O
                         net (fo=2, routed)           0.000     1.800    SPI_n_5
    SLICE_X2Y128         FDSE                                         r  r_Master_TX_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.938     2.066    clk_IBUF_BUFG
    SLICE_X2Y128         FDSE                                         r  r_Master_TX_Count_reg[1]/C
                         clock pessimism             -0.504     1.562    
    SLICE_X2Y128         FDSE (Hold_fdse_C_D)         0.121     1.683    r_Master_TX_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 r_prev_btnD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_Master_TX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.665     1.549    clk_IBUF_BUFG
    SLICE_X3Y128         FDRE                                         r  r_prev_btnD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.141     1.690 f  r_prev_btnD_reg/Q
                         net (fo=2, routed)           0.098     1.788    SPI/SPI_Master_Inst/r_prev_btnD
    SLICE_X2Y128         LUT6 (Prop_lut6_I5_O)        0.045     1.833 r  SPI/SPI_Master_Inst/r_Master_TX_Byte[7]_i_3/O
                         net (fo=1, routed)           0.000     1.833    r_Master_TX_DV18_out
    SLICE_X2Y128         FDRE                                         r  r_Master_TX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.938     2.066    clk_IBUF_BUFG
    SLICE_X2Y128         FDRE                                         r  r_Master_TX_Byte_reg[7]/C
                         clock pessimism             -0.504     1.562    
    SLICE_X2Y128         FDRE (Hold_fdre_C_D)         0.120     1.682    r_Master_TX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 r_Master_TX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/SPI_Master_Inst/r_TX_Byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.665     1.549    clk_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  r_Master_TX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  r_Master_TX_Byte_reg[0]/Q
                         net (fo=1, routed)           0.119     1.808    SPI/SPI_Master_Inst/r_TX_Byte_reg[7]_0[0]
    SLICE_X3Y130         FDCE                                         r  SPI/SPI_Master_Inst/r_TX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.940     2.068    SPI/SPI_Master_Inst/clk_IBUF_BUFG
    SLICE_X3Y130         FDCE                                         r  SPI/SPI_Master_Inst/r_TX_Byte_reg[0]/C
                         clock pessimism             -0.482     1.586    
    SLICE_X3Y130         FDCE (Hold_fdce_C_D)         0.070     1.656    SPI/SPI_Master_Inst/r_TX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 num_disp/r_disp_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_disp/r_seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.634     1.518    num_disp/clk_IBUF_BUFG
    SLICE_X8Y126         FDRE                                         r  num_disp/r_disp_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  num_disp/r_disp_2_reg[3]/Q
                         net (fo=1, routed)           0.050     1.732    num_disp/r_disp_2_reg_n_0_[3]
    SLICE_X9Y126         LUT5 (Prop_lut5_I2_O)        0.045     1.777 r  num_disp/r_seg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.777    num_disp/r_seg[3]_i_1_n_0
    SLICE_X9Y126         FDRE                                         r  num_disp/r_seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.906     2.034    num_disp/clk_IBUF_BUFG
    SLICE_X9Y126         FDRE                                         r  num_disp/r_seg_reg[3]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.092     1.623    num_disp/r_seg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SPI/r_CS_Inactive_Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/r_CS_Inactive_Count_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.667     1.551    SPI/clk_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  SPI/r_CS_Inactive_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  SPI/r_CS_Inactive_Count_reg[0]/Q
                         net (fo=6, routed)           0.110     1.802    SPI/r_CS_Inactive_Count[0]
    SLICE_X2Y119         LUT4 (Prop_lut4_I1_O)        0.045     1.847 r  SPI/r_CS_Inactive_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.847    SPI/r_CS_Inactive_Count[1]_i_1_n_0
    SLICE_X2Y119         FDPE                                         r  SPI/r_CS_Inactive_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.940     2.068    SPI/clk_IBUF_BUFG
    SLICE_X2Y119         FDPE                                         r  SPI/r_CS_Inactive_Count_reg[1]/C
                         clock pessimism             -0.504     1.564    
    SLICE_X2Y119         FDPE (Hold_fdpe_C_D)         0.120     1.684    SPI/r_CS_Inactive_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 num_disp/r_input_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_disp/temp_disp_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.664     1.548    num_disp/clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  num_disp/r_input_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  num_disp/r_input_num_reg[0]/Q
                         net (fo=1, routed)           0.119     1.808    num_disp/r_input_num_reg_n_0_[0]
    SLICE_X4Y126         FDRE                                         r  num_disp/temp_disp_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.933     2.061    num_disp/clk_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  num_disp/temp_disp_val_reg[0]/C
                         clock pessimism             -0.502     1.559    
    SLICE_X4Y126         FDRE (Hold_fdre_C_D)         0.075     1.634    num_disp/temp_disp_val_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 num_disp/r_disp_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_disp/r_seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.634     1.518    num_disp/clk_IBUF_BUFG
    SLICE_X8Y126         FDRE                                         r  num_disp/r_disp_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  num_disp/r_disp_2_reg[5]/Q
                         net (fo=1, routed)           0.082     1.764    num_disp/r_disp_2_reg_n_0_[5]
    SLICE_X9Y126         LUT5 (Prop_lut5_I2_O)        0.045     1.809 r  num_disp/r_seg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.809    num_disp/r_seg[5]_i_1_n_0
    SLICE_X9Y126         FDRE                                         r  num_disp/r_seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.906     2.034    num_disp/clk_IBUF_BUFG
    SLICE_X9Y126         FDRE                                         r  num_disp/r_seg_reg[5]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X9Y126         FDRE (Hold_fdre_C_D)         0.092     1.623    num_disp/r_seg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 SPI/SPI_Master_Inst/r_SPI_Clk_Count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/SPI_Master_Inst/r_Trailing_Edge_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.665     1.549    SPI/SPI_Master_Inst/clk_IBUF_BUFG
    SLICE_X2Y121         FDCE                                         r  SPI/SPI_Master_Inst/r_SPI_Clk_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.164     1.713 r  SPI/SPI_Master_Inst/r_SPI_Clk_Count_reg[5]/Q
                         net (fo=4, routed)           0.085     1.798    SPI/SPI_Master_Inst/r_SPI_Clk_Count[5]
    SLICE_X3Y121         LUT5 (Prop_lut5_I1_O)        0.045     1.843 r  SPI/SPI_Master_Inst/r_Trailing_Edge_i_1/O
                         net (fo=1, routed)           0.000     1.843    SPI/SPI_Master_Inst/r_Trailing_Edge3_out
    SLICE_X3Y121         FDCE                                         r  SPI/SPI_Master_Inst/r_Trailing_Edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.938     2.066    SPI/SPI_Master_Inst/clk_IBUF_BUFG
    SLICE_X3Y121         FDCE                                         r  SPI/SPI_Master_Inst/r_Trailing_Edge_reg/C
                         clock pessimism             -0.504     1.562    
    SLICE_X3Y121         FDCE (Hold_fdce_C_D)         0.091     1.653    SPI/SPI_Master_Inst/r_Trailing_Edge_reg
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 num_disp/r_disp_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_disp/r_seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.185%)  route 0.144ns (40.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.634     1.518    num_disp/clk_IBUF_BUFG
    SLICE_X8Y126         FDRE                                         r  num_disp/r_disp_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  num_disp/r_disp_2_reg[1]/Q
                         net (fo=1, routed)           0.144     1.826    num_disp/r_disp_2_reg_n_0_[1]
    SLICE_X10Y126        LUT5 (Prop_lut5_I2_O)        0.045     1.871 r  num_disp/r_seg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.871    num_disp/r_seg[1]_i_1_n_0
    SLICE_X10Y126        FDRE                                         r  num_disp/r_seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.906     2.034    num_disp/clk_IBUF_BUFG
    SLICE_X10Y126        FDRE                                         r  num_disp/r_seg_reg[1]/C
                         clock pessimism             -0.482     1.552    
    SLICE_X10Y126        FDRE (Hold_fdre_C_D)         0.120     1.672    num_disp/r_seg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 SPI/SPI_Master_Inst/r_TX_Bit_Count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/SPI_Master_Inst/r_TX_Bit_Count_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.628%)  route 0.069ns (23.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.668     1.552    SPI/SPI_Master_Inst/clk_IBUF_BUFG
    SLICE_X3Y131         FDPE                                         r  SPI/SPI_Master_Inst/r_TX_Bit_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDPE (Prop_fdpe_C_Q)         0.128     1.680 r  SPI/SPI_Master_Inst/r_TX_Bit_Count_reg[1]/Q
                         net (fo=5, routed)           0.069     1.749    SPI/SPI_Master_Inst/r_TX_Bit_Count_reg_n_0_[1]
    SLICE_X3Y131         LUT6 (Prop_lut6_I0_O)        0.099     1.848 r  SPI/SPI_Master_Inst/r_TX_Bit_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.848    SPI/SPI_Master_Inst/r_TX_Bit_Count[2]_i_1_n_0
    SLICE_X3Y131         FDPE                                         r  SPI/SPI_Master_Inst/r_TX_Bit_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.941     2.069    SPI/SPI_Master_Inst/clk_IBUF_BUFG
    SLICE_X3Y131         FDPE                                         r  SPI/SPI_Master_Inst/r_TX_Bit_Count_reg[2]/C
                         clock pessimism             -0.517     1.552    
    SLICE_X3Y131         FDPE (Hold_fdpe_C_D)         0.092     1.644    SPI/SPI_Master_Inst/r_TX_Bit_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y127   SPI/FSM_onehot_r_SM_CS_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y127   SPI/FSM_onehot_r_SM_CS_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y127   SPI/FSM_onehot_r_SM_CS_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y127   SPI/SPI_Master_Inst/o_RX_Byte_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y130   SPI/SPI_Master_Inst/o_RX_Byte_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y130   SPI/SPI_Master_Inst/o_SPI_MOSI_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y132   SPI/SPI_Master_Inst/o_TX_Ready_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y131   SPI/SPI_Master_Inst/r_Leading_Edge_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y121   SPI/SPI_Master_Inst/r_SPI_Clk_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y129   num_disp/delay_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y130   num_disp/delay_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y130   num_disp/delay_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129   num_disp/delay_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129   num_disp/delay_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129   num_disp/delay_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129   num_disp/delay_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y129   num_disp/delay_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y126  num_disp/r_seg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y126   num_disp/r_disp_2_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y130   SPI/SPI_Master_Inst/o_RX_Byte_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y130   SPI/SPI_Master_Inst/o_SPI_MOSI_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y131   SPI/SPI_Master_Inst/r_Leading_Edge_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   SPI/SPI_Master_Inst/r_TX_Bit_Count_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   SPI/SPI_Master_Inst/r_TX_Bit_Count_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   SPI/SPI_Master_Inst/r_TX_Bit_Count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y130   SPI/SPI_Master_Inst/r_TX_Byte_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y130   SPI/SPI_Master_Inst/r_TX_Byte_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y130   SPI/SPI_Master_Inst/r_TX_Byte_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y130   SPI/SPI_Master_Inst/r_TX_Byte_reg[7]/C



