{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 06 15:26:37 2021 " "Info: Processing started: Mon Dec 06 15:26:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off problem1_17201066 -c problem1_17201066 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off problem1_17201066 -c problem1_17201066 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 2 -1 0 } } { "d:/software/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk register register y.B y.D 500.0 MHz Internal " "Info: Clock \"Clk\" Internal fmax is restricted to 500.0 MHz between source register \"y.B\" and destination register \"y.D\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.618 ns + Longest register register " "Info: + Longest register to register delay is 0.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y.B 1 REG LCFF_X1_Y26_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y26_N17; Fanout = 2; REG Node = 'y.B'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { y.B } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.154 ns) 0.463 ns Selector0~14 2 COMB LCCOMB_X1_Y26_N6 1 " "Info: 2: + IC(0.309 ns) + CELL(0.154 ns) = 0.463 ns; Loc. = LCCOMB_X1_Y26_N6; Fanout = 1; COMB Node = 'Selector0~14'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { y.B Selector0~14 } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.618 ns y.D 3 REG LCFF_X1_Y26_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.618 ns; Loc. = LCFF_X1_Y26_N7; Fanout = 1; REG Node = 'y.D'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector0~14 y.D } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 50.00 % ) " "Info: Total cell delay = 0.309 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.309 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.309 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { y.B Selector0~14 y.D } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "0.618 ns" { y.B {} Selector0~14 {} y.D {} } { 0.000ns 0.309ns 0.000ns } { 0.000ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.483 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clk~clkctrl'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns y.D 3 REG LCFF_X1_Y26_N7 1 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X1_Y26_N7; Fanout = 1; REG Node = 'y.D'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { Clk~clkctrl y.D } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.D } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.D {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.483 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clk~clkctrl'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns y.B 3 REG LCFF_X1_Y26_N17 2 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X1_Y26_N17; Fanout = 2; REG Node = 'y.B'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { Clk~clkctrl y.B } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.B } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.B {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.D } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.D {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.B } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.B {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { y.B Selector0~14 y.D } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "0.618 ns" { y.B {} Selector0~14 {} y.D {} } { 0.000ns 0.309ns 0.000ns } { 0.000ns 0.154ns 0.155ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.D } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.D {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.B } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.B {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { y.D } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "" { y.D {} } {  } {  } "" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 4 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "y.D w Clk 2.454 ns register " "Info: tsu for register \"y.D\" (data pin = \"w\", clock pin = \"Clk\") is 2.454 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.847 ns + Longest pin register " "Info: + Longest pin to register delay is 4.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns w 1 PIN PIN_E20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E20; Fanout = 4; PIN Node = 'w'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { w } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.515 ns) + CELL(0.357 ns) 4.692 ns Selector0~14 2 COMB LCCOMB_X1_Y26_N6 1 " "Info: 2: + IC(3.515 ns) + CELL(0.357 ns) = 4.692 ns; Loc. = LCCOMB_X1_Y26_N6; Fanout = 1; COMB Node = 'Selector0~14'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "3.872 ns" { w Selector0~14 } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.847 ns y.D 3 REG LCFF_X1_Y26_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.847 ns; Loc. = LCFF_X1_Y26_N7; Fanout = 1; REG Node = 'y.D'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector0~14 y.D } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 27.48 % ) " "Info: Total cell delay = 1.332 ns ( 27.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.515 ns ( 72.52 % ) " "Info: Total interconnect delay = 3.515 ns ( 72.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.847 ns" { w Selector0~14 y.D } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "4.847 ns" { w {} w~combout {} Selector0~14 {} y.D {} } { 0.000ns 0.000ns 3.515ns 0.000ns } { 0.000ns 0.820ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.483 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clk~clkctrl'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns y.D 3 REG LCFF_X1_Y26_N7 1 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X1_Y26_N7; Fanout = 1; REG Node = 'y.D'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { Clk~clkctrl y.D } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.D } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.D {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.847 ns" { w Selector0~14 y.D } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "4.847 ns" { w {} w~combout {} Selector0~14 {} y.D {} } { 0.000ns 0.000ns 3.515ns 0.000ns } { 0.000ns 0.820ns 0.357ns 0.155ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.D } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.D {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk z y.C 5.425 ns register " "Info: tco from clock \"Clk\" to destination pin \"z\" through register \"y.C\" is 5.425 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.483 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clk~clkctrl'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns y.C 3 REG LCFF_X1_Y26_N19 1 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X1_Y26_N19; Fanout = 1; REG Node = 'y.C'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { Clk~clkctrl y.C } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.C } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.C {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.848 ns + Longest register pin " "Info: + Longest register to pin delay is 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y.C 1 REG LCFF_X1_Y26_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y26_N19; Fanout = 1; REG Node = 'y.C'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { y.C } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.053 ns) 0.408 ns z~0 2 COMB LCCOMB_X1_Y26_N10 1 " "Info: 2: + IC(0.355 ns) + CELL(0.053 ns) = 0.408 ns; Loc. = LCCOMB_X1_Y26_N10; Fanout = 1; COMB Node = 'z~0'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { y.C z~0 } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(1.962 ns) 2.848 ns z 3 PIN PIN_D18 0 " "Info: 3: + IC(0.478 ns) + CELL(1.962 ns) = 2.848 ns; Loc. = PIN_D18; Fanout = 0; PIN Node = 'z'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { z~0 z } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.015 ns ( 70.75 % ) " "Info: Total cell delay = 2.015 ns ( 70.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.833 ns ( 29.25 % ) " "Info: Total interconnect delay = 0.833 ns ( 29.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { y.C z~0 z } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { y.C {} z~0 {} z {} } { 0.000ns 0.355ns 0.478ns } { 0.000ns 0.053ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.C } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.C {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { y.C z~0 z } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { y.C {} z~0 {} z {} } { 0.000ns 0.355ns 0.478ns } { 0.000ns 0.053ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "y.A w Clk -1.966 ns register " "Info: th for register \"y.A\" (data pin = \"w\", clock pin = \"Clk\") is -1.966 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.483 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clk~clkctrl'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns y.A 3 REG LCFF_X1_Y26_N5 2 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X1_Y26_N5; Fanout = 2; REG Node = 'y.A'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { Clk~clkctrl y.A } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.A } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.A {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.598 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns w 1 PIN PIN_E20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E20; Fanout = 4; PIN Node = 'w'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { w } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.469 ns) + CELL(0.309 ns) 4.598 ns y.A 2 REG LCFF_X1_Y26_N5 2 " "Info: 2: + IC(3.469 ns) + CELL(0.309 ns) = 4.598 ns; Loc. = LCFF_X1_Y26_N5; Fanout = 2; REG Node = 'y.A'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "3.778 ns" { w y.A } "NODE_NAME" } } { "problem1_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem1.1/problem1_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.129 ns ( 24.55 % ) " "Info: Total cell delay = 1.129 ns ( 24.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.469 ns ( 75.45 % ) " "Info: Total interconnect delay = 3.469 ns ( 75.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.598 ns" { w y.A } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "4.598 ns" { w {} w~combout {} y.A {} } { 0.000ns 0.000ns 3.469ns } { 0.000ns 0.820ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { Clk Clk~clkctrl y.A } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { Clk {} Clk~combout {} Clk~clkctrl {} y.A {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.598 ns" { w y.A } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "4.598 ns" { w {} w~combout {} y.A {} } { 0.000ns 0.000ns 3.469ns } { 0.000ns 0.820ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 06 15:26:37 2021 " "Info: Processing ended: Mon Dec 06 15:26:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
