[2025-09-17 13:33:41] START suite=qualcomm_srv trace=srv624_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv624_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2804209 heartbeat IPC: 3.566 cumulative IPC: 3.566 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5362107 heartbeat IPC: 3.909 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5362107 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5362107 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 14577609 heartbeat IPC: 1.085 cumulative IPC: 1.085 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 23714086 heartbeat IPC: 1.095 cumulative IPC: 1.09 (Simulation time: 00 hr 03 min 45 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 32748549 heartbeat IPC: 1.107 cumulative IPC: 1.095 (Simulation time: 00 hr 04 min 59 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 41850554 heartbeat IPC: 1.099 cumulative IPC: 1.096 (Simulation time: 00 hr 06 min 11 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 50881653 heartbeat IPC: 1.107 cumulative IPC: 1.098 (Simulation time: 00 hr 07 min 14 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 59891871 heartbeat IPC: 1.11 cumulative IPC: 1.1 (Simulation time: 00 hr 08 min 18 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv624_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 68802236 heartbeat IPC: 1.122 cumulative IPC: 1.103 (Simulation time: 00 hr 09 min 21 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 77692555 heartbeat IPC: 1.125 cumulative IPC: 1.106 (Simulation time: 00 hr 10 min 24 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 86623759 heartbeat IPC: 1.12 cumulative IPC: 1.108 (Simulation time: 00 hr 11 min 27 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 90204832 cumulative IPC: 1.109 (Simulation time: 00 hr 12 min 31 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 90204832 cumulative IPC: 1.109 (Simulation time: 00 hr 12 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv624_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.109 instructions: 100000002 cycles: 90204832
CPU 0 Branch Prediction Accuracy: 92.28% MPKI: 13.83 Average ROB Occupancy at Mispredict: 30.79
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06961
BRANCH_INDIRECT: 0.34
BRANCH_CONDITIONAL: 12.15
BRANCH_DIRECT_CALL: 0.4083
BRANCH_INDIRECT_CALL: 0.4849
BRANCH_RETURN: 0.3809


====Backend Stall Breakdown====
ROB_STALL: 197853
LQ_STALL: 0
SQ_STALL: 859805


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 130.75272
REPLAY_LOAD: 63.7957
NON_REPLAY_LOAD: 18.861294

== Total ==
ADDR_TRANS: 48117
REPLAY_LOAD: 29665
NON_REPLAY_LOAD: 120071

== Counts ==
ADDR_TRANS: 368
REPLAY_LOAD: 465
NON_REPLAY_LOAD: 6366

cpu0->cpu0_STLB TOTAL        ACCESS:    2119841 HIT:    2089511 MISS:      30330 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2119841 HIT:    2089511 MISS:      30330 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 151.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9312581 HIT:    8529367 MISS:     783214 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7536997 HIT:    6893769 MISS:     643228 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     590158 HIT:     515356 MISS:      74802 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1115550 HIT:    1101785 MISS:      13765 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      69876 HIT:      18457 MISS:      51419 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.56 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15239370 HIT:    7632798 MISS:    7606572 MSHR_MERGE:    1893639
cpu0->cpu0_L1I LOAD         ACCESS:   15239370 HIT:    7632798 MISS:    7606572 MSHR_MERGE:    1893639
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29983481 HIT:   25804538 MISS:    4178943 MSHR_MERGE:    1694784
cpu0->cpu0_L1D LOAD         ACCESS:   16534842 HIT:   14197491 MISS:    2337351 MSHR_MERGE:     513287
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13372916 HIT:   11601355 MISS:    1771561 MSHR_MERGE:    1181342
cpu0->cpu0_L1D TRANSLATION  ACCESS:      75723 HIT:       5692 MISS:      70031 MSHR_MERGE:        155
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.43 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12536998 HIT:   10428480 MISS:    2108518 MSHR_MERGE:    1059141
cpu0->cpu0_ITLB LOAD         ACCESS:   12536998 HIT:   10428480 MISS:    2108518 MSHR_MERGE:    1059141
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.359 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28488143 HIT:   27043307 MISS:    1444836 MSHR_MERGE:     374372
cpu0->cpu0_DTLB LOAD         ACCESS:   28488143 HIT:   27043307 MISS:    1444836 MSHR_MERGE:     374372
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.884 cycles
cpu0->LLC TOTAL        ACCESS:     899989 HIT:     817806 MISS:      82183 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     643226 HIT:     584028 MISS:      59198 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      74802 HIT:      69052 MISS:       5750 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     130542 HIT:     130116 MISS:        426 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      51419 HIT:      34610 MISS:      16809 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.52 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1140
  ROW_BUFFER_MISS:      80615
  AVG DBUS CONGESTED CYCLE: 4.055
Channel 0 WQ ROW_BUFFER_HIT:        502
  ROW_BUFFER_MISS:       4333
  FULL:          0
Channel 0 REFRESHES ISSUED:       7517

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       547996       542055        79340         9452
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           27         2333         4505         1942
  STLB miss resolved @ L2C                0          968         4656         8253         4849
  STLB miss resolved @ LLC                0          389         6922        17993        11908
  STLB miss resolved @ MEM                0            0         2519         8972        12982

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             190832        53837      1441448        94966          429
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         1112          540           51
  STLB miss resolved @ L2C                0          367         4808         1450           35
  STLB miss resolved @ LLC                0           24         3355         2404           67
  STLB miss resolved @ MEM                0            0          703          476          218
[2025-09-17 13:46:12] END   suite=qualcomm_srv trace=srv624_ap (rc=0)
