{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730235123519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730235123519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 23:52:03 2024 " "Processing started: Tue Oct 29 23:52:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730235123519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235123519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235123519 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730235124014 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730235124015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thesis/final/pim_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /thesis/final/pim_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pim_controller " "Found entity 1: pim_controller" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730235134122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thesis/final/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /thesis/final/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../top.sv" "" { Text "E:/Thesis/FInal/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730235134124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134124 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "onehot ../FemtoRV32IM.v(54) " "Unrecognized synthesis attribute \"onehot\" at ../FemtoRV32IM.v(54)" {  } { { "../FemtoRV32IM.v" "" { Text "E:/Thesis/FInal/FemtoRV32IM.v" 54 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134125 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "onehot ../FemtoRV32IM.v(392) " "Unrecognized synthesis attribute \"onehot\" at ../FemtoRV32IM.v(392)" {  } { { "../FemtoRV32IM.v" "" { Text "E:/Thesis/FInal/FemtoRV32IM.v" 392 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134126 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../FemtoRV32IM.v(431) " "Unrecognized synthesis attribute \"parallel_case\" at ../FemtoRV32IM.v(431)" {  } { { "../FemtoRV32IM.v" "" { Text "E:/Thesis/FInal/FemtoRV32IM.v" 431 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thesis/final/femtorv32im.v 1 1 " "Found 1 design units, including 1 entities, in source file /thesis/final/femtorv32im.v" { { "Info" "ISGN_ENTITY_NAME" "1 FemtoRV32IM " "Found entity 1: FemtoRV32IM" {  } { { "../FemtoRV32IM.v" "" { Text "E:/Thesis/FInal/FemtoRV32IM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730235134127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thesis/final/ram_controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /thesis/final/ram_controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_controller_tb " "Found entity 1: ram_controller_tb" {  } { { "../ram_controller_tb.sv" "" { Text "E:/Thesis/FInal/ram_controller_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730235134129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thesis/final/ram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /thesis/final/ram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_controller " "Found entity 1: ram_controller" {  } { { "../ram_controller.sv" "" { Text "E:/Thesis/FInal/ram_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730235134131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM1_IP " "Found entity 1: RAM1_IP" {  } { { "RAM1_IP.v" "" { Text "E:/Thesis/FInal/Controller/RAM1_IP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730235134133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pim_controller " "Elaborating entity \"pim_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730235134184 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pim_rdata pim_controller.sv(46) " "Verilog HDL Always Construct warning at pim_controller.sv(46): inferring latch(es) for variable \"pim_rdata\", which holds its previous value in one or more paths through the always construct" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730235134187 "|pim_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pim_rbusy pim_controller.sv(46) " "Verilog HDL Always Construct warning at pim_controller.sv(46): inferring latch(es) for variable \"pim_rbusy\", which holds its previous value in one or more paths through the always construct" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730235134187 "|pim_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pim_wbusy pim_controller.sv(46) " "Verilog HDL Always Construct warning at pim_controller.sv(46): inferring latch(es) for variable \"pim_wbusy\", which holds its previous value in one or more paths through the always construct" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730235134187 "|pim_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "riscv_rdata pim_controller.sv(46) " "Verilog HDL Always Construct warning at pim_controller.sv(46): inferring latch(es) for variable \"riscv_rdata\", which holds its previous value in one or more paths through the always construct" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730235134187 "|pim_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "riscv_rbusy pim_controller.sv(46) " "Verilog HDL Always Construct warning at pim_controller.sv(46): inferring latch(es) for variable \"riscv_rbusy\", which holds its previous value in one or more paths through the always construct" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730235134187 "|pim_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "riscv_wbusy pim_controller.sv(46) " "Verilog HDL Always Construct warning at pim_controller.sv(46): inferring latch(es) for variable \"riscv_wbusy\", which holds its previous value in one or more paths through the always construct" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730235134187 "|pim_controller"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "pim_controller.sv(46) " "SystemVerilog RTL Coding error at pim_controller.sv(46): always_comb construct does not infer purely combinational logic." {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1730235134188 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_wbusy pim_controller.sv(46) " "Inferred latch for \"riscv_wbusy\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134190 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rbusy pim_controller.sv(46) " "Inferred latch for \"riscv_rbusy\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134190 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[0\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[0\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134190 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[1\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[1\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134190 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[2\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[2\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134190 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[3\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[3\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134190 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[4\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[4\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134190 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[5\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[5\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134190 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[6\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[6\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134190 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[7\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[7\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134191 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[8\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[8\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134191 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[9\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[9\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134191 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[10\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[10\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134191 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[11\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[11\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134191 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[12\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[12\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134191 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[13\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[13\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134191 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[14\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[14\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134191 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[15\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[15\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134191 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[16\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[16\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134191 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[17\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[17\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134191 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[18\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[18\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134192 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[19\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[19\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134192 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[20\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[20\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134192 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[21\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[21\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134192 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[22\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[22\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134192 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[23\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[23\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134192 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[24\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[24\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134192 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[25\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[25\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134192 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[26\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[26\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134192 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[27\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[27\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134192 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[28\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[28\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134193 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[29\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[29\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134193 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[30\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[30\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134193 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "riscv_rdata\[31\] pim_controller.sv(46) " "Inferred latch for \"riscv_rdata\[31\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134193 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_wbusy pim_controller.sv(46) " "Inferred latch for \"pim_wbusy\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134193 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rbusy pim_controller.sv(46) " "Inferred latch for \"pim_rbusy\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134193 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[0\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[0\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134193 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[1\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[1\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134193 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[2\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[2\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134193 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[3\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[3\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134193 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[4\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[4\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134194 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[5\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[5\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134194 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[6\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[6\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134194 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[7\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[7\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134194 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[8\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[8\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134194 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[9\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[9\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134194 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[10\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[10\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134194 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[11\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[11\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134194 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[12\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[12\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134194 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[13\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[13\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134194 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[14\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[14\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134194 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[15\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[15\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134195 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[16\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[16\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134195 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[17\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[17\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134195 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[18\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[18\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134195 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[19\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[19\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134195 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[20\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[20\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134195 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[21\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[21\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134195 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[22\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[22\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134195 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[23\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[23\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134195 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[24\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[24\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134195 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[25\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[25\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134195 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[26\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[26\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134196 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[27\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[27\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134196 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[28\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[28\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134196 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[29\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[29\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134196 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[30\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[30\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134196 "|pim_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pim_rdata\[31\] pim_controller.sv(46) " "Inferred latch for \"pim_rdata\[31\]\" at pim_controller.sv(46)" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134196 "|pim_controller"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730235134199 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730235134264 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 29 23:52:14 2024 " "Processing ended: Tue Oct 29 23:52:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730235134264 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730235134264 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730235134264 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235134264 ""}
