// Seed: 3843861067
module module_0 (
    output wire id_0,
    input  tri0 id_1,
    output wor  id_2,
    output wire id_3
);
  assign id_2 = -1'h0;
  assign id_2 = id_1 == -1'h0;
  wire id_5;
  ;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    output wor id_2,
    output tri id_3,
    input wor id_4,
    output uwire id_5,
    input uwire id_6,
    output wand id_7,
    input tri id_8,
    output wand id_9,
    input wand id_10,
    output supply1 id_11,
    input supply0 id_12,
    input wand id_13,
    input wand id_14
    , id_26,
    input wand id_15,
    output wire id_16,
    output tri0 id_17,
    input wor id_18,
    input supply1 id_19,
    input tri0 id_20,
    input wand id_21,
    output uwire id_22,
    output wand id_23,
    input wand id_24
);
  logic id_27;
  ;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_17,
      id_11
  );
  wire id_28, id_29, id_30, id_31, id_32, id_33, id_34, id_35, id_36, id_37, id_38, id_39, id_40;
  wire id_41;
  bit
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57,
      id_58;
  initial begin : LABEL_0
    id_45 <= 1;
  end
endmodule
