# This file provides name mapping information for all objects
# on the schematic design.  It provides a mapping for each
# object between its name on the schematic and its name in the netlist.
version 1.0

Globals
   ground ground
   VDD VDD
End Globals

Cell nmos
   Pin D D
   Pin G G
   Pin S S
   Pin B B
End Cell

Cell pmos
   Pin D D
   Pin G G
   Pin S S
   Pin B B
End Cell

Cell or
   Pin Y Y
   Pin A A
   Pin B B
   Net N$22 N$22
   Net N$13 N$13
   Net Y Y
   Net B B
   Net A A
   Global ground ground
   Global VDD VDD
   Inst M6 M6 nmos
   Inst M5 M5 pmos
   Inst M4 M4 nmos
   Inst M3 M3 nmos
   Inst M2 M2 pmos
   Inst M1 M1 pmos
End Cell

Cell #top#
   Pin Y Y
   Pin A A
   Pin B B
   Pin C C
   Net N$5 N$5
   Net Y Y
   Net C C
   Net B B
   Net A A
   Inst OR2 X_OR2 or
   Inst OR1 X_OR1 or
End Cell

