
---------- Begin Simulation Statistics ----------
final_tick                               1988927081500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85106                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702524                       # Number of bytes of host memory used
host_op_rate                                    85381                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27670.93                       # Real time elapsed on the host
host_tick_rate                               71877862                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354972647                       # Number of instructions simulated
sim_ops                                    2362581537                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.988927                       # Number of seconds simulated
sim_ticks                                1988927081500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.638447                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              304419015                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           351367118                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         30720393                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        462112512                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          40107978                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40696522                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          588544                       # Number of indirect misses.
system.cpu0.branchPred.lookups              595771804                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3959393                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801860                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17453472                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555052965                       # Number of branches committed
system.cpu0.commit.bw_lim_events             58195872                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419458                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      126521772                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224905943                       # Number of instructions committed
system.cpu0.commit.committedOps            2228713085                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3658042639                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.609264                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.354678                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2571601897     70.30%     70.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    649275431     17.75%     88.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    149825477      4.10%     92.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    151503832      4.14%     96.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     47962268      1.31%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15596775      0.43%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8692328      0.24%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5388759      0.15%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     58195872      1.59%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3658042639                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44164128                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151007018                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691565644                       # Number of loads committed
system.cpu0.commit.membars                    7608876                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608882      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238855065     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695367496     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264762110     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228713085                       # Class of committed instruction
system.cpu0.commit.refs                     960129634                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224905943                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228713085                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.784601                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.784601                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            661855134                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             13280362                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           297891711                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2392696267                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1357061410                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1639610325                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17468933                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             20268028                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10651764                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  595771804                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                405156810                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2331656858                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             13125157                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          174                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2431626529                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          436                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               61471844                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.150047                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1324254090                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         344526993                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.612412                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3686647566                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.660609                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.912455                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1978150498     53.66%     53.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1261252006     34.21%     87.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               234885043      6.37%     94.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               168536582      4.57%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32846191      0.89%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6060528      0.16%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1109233      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     456      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807029      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3686647566                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      283922588                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            17673879                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               566936616                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.588114                       # Inst execution rate
system.cpu0.iew.exec_refs                  1034196825                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 276479475                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              556831796                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            755629381                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810818                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8795822                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           278119883                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2355192321                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            757717350                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17507117                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2335148646                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3641236                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6085320                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17468933                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13892673                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       191387                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        36296614                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        83037                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        15336                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      9015402                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     64063737                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9555893                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         15336                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1986349                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      15687530                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1040217408                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2311848122                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.841647                       # average fanout of values written-back
system.cpu0.iew.wb_producers                875495635                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.582246                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2311985000                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2849234322                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1485185652                       # number of integer regfile writes
system.cpu0.ipc                              0.560349                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.560349                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611831      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1284332777     54.59%     54.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18649966      0.79%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802428      0.16%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           765161986     32.52%     88.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          273096724     11.61%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2352655763                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               122                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4455876                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001894                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 710467     15.94%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    13      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3273010     73.45%     89.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               472382     10.60%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2349499753                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8396683809                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2311848071                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2481685537                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2343772398                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2352655763                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419923                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      126479233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           268947                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           465                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     36206329                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3686647566                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.638156                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.853237                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2039729665     55.33%     55.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1115528235     30.26%     85.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          382948599     10.39%     95.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          128694555      3.49%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16539452      0.45%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1188314      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1358575      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             385531      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             274640      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3686647566                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.592523                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         35061901                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         7249021                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           755629381                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          278119883                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2886                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3970570154                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7284064                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              599437463                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421411598                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25333971                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1371341314                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14544206                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                63912                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2906166163                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2383458546                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1543779527                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1633803361                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              23806821                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17468933                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             64359370                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               122367925                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2906166119                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        237125                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8818                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 52404035                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8812                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5955044574                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4739121695                       # The number of ROB writes
system.cpu0.timesIdled                       42196587                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2853                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.881843                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17551864                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            20677996                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1782212                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31672141                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            918563                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         928294                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9731                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34875919                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47698                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801577                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1378849                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29517129                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2874282                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405385                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12775816                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130066704                       # Number of instructions committed
system.cpu1.commit.committedOps             133868452                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    672791896                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.198975                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.867426                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    616329005     91.61%     91.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     28089313      4.18%     95.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9706924      1.44%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8938379      1.33%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2074311      0.31%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       871268      0.13%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3456584      0.51%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       451830      0.07%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2874282      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    672791896                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457125                       # Number of function calls committed.
system.cpu1.commit.int_insts                125272656                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36890050                       # Number of loads committed
system.cpu1.commit.membars                    7603268                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603268      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77451036     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40691627     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8122377      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133868452                       # Class of committed instruction
system.cpu1.commit.refs                      48814016                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130066704                       # Number of Instructions Simulated
system.cpu1.committedOps                    133868452                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.201154                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.201154                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            590854871                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               420199                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            16872180                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             152170953                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22695160                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52520489                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1380027                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1169478                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              7900362                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34875919                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22825422                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    648839250                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               348611                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     153574056                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3566782                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051554                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24728233                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18470427                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.227014                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         675350909                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.233029                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.670475                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               579193584     85.76%     85.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                56822106      8.41%     94.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23505597      3.48%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11539021      1.71%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3050811      0.45%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  717042      0.11%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  522232      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     507      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           675350909                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1146028                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1477428                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31277751                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.211179                       # Inst execution rate
system.cpu1.iew.exec_refs                    51784710                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12356519                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              507727188                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             39876884                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802275                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1478086                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12746634                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          146630510                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39428191                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1281522                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            142861813                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2922594                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3853261                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1380027                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11266461                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        52518                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1089931                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        40489                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1421                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3710                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2986834                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       822668                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1421                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       497175                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        980253                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 81277781                       # num instructions consuming a value
system.cpu1.iew.wb_count                    141859751                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.846705                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 68818281                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.209698                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     141911252                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               177569065                       # number of integer regfile reads
system.cpu1.int_regfile_writes               95243512                       # number of integer regfile writes
system.cpu1.ipc                              0.192265                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.192265                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603368      5.27%      5.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84406599     58.56%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43526357     30.20%     94.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8606862      5.97%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             144143335                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3997268                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027731                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 581699     14.55%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3063079     76.63%     91.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               352486      8.82%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             140537219                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         967890699                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    141859739                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        159393707                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 135224828                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                144143335                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405682                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12762057                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           255880                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           297                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5390185                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    675350909                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.213435                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.665183                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          584558582     86.56%     86.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           60514019      8.96%     95.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17458494      2.59%     98.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6151021      0.91%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4846696      0.72%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             603451      0.09%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             830743      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             232456      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             155447      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      675350909                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.213073                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23713660                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2290446                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            39876884                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12746634                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     98                       # number of misc regfile reads
system.cpu1.numCycles                       676496937                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3301336857                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              546130175                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89325009                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24984978                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25999264                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4659073                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                39785                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            187514807                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             150122659                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          100764503                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54519273                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              16031530                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1380027                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             47298407                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11439494                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       187514795                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23763                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               642                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 50658766                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           642                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   816561713                       # The number of ROB reads
system.cpu1.rob.rob_writes                  295855059                       # The number of ROB writes
system.cpu1.timesIdled                          55004                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         13161866                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 5085                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13240999                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                315761                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     18037568                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      35969377                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       750850                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       211926                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     97289678                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7239735                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    194569202                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7451661                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           13593246                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5518715                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12412959                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              334                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            251                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4441503                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4441499                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13593246                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2369                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     54004122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               54004122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1507421440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1507421440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              528                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18037703                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18037703    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18037703                       # Request fanout histogram
system.membus.respLayer1.occupancy        93343963587                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         62627035989                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1988927081500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1988927081500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       728406900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   761265180.424289                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      5024500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1729952500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1985285047000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3642034500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    349091169                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       349091169                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    349091169                       # number of overall hits
system.cpu0.icache.overall_hits::total      349091169                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     56065641                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      56065641                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     56065641                       # number of overall misses
system.cpu0.icache.overall_misses::total     56065641                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 734584426995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 734584426995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 734584426995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 734584426995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    405156810                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    405156810                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    405156810                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    405156810                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138380                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138380                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138380                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138380                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13102.221145                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13102.221145                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13102.221145                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13102.221145                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2727                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.102941                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52271789                       # number of writebacks
system.cpu0.icache.writebacks::total         52271789                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3793819                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3793819                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3793819                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3793819                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52271822                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52271822                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52271822                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52271822                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 647909544496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 647909544496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 647909544496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 647909544496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129016                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129016                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129016                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129016                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12395.005946                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12395.005946                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12395.005946                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12395.005946                       # average overall mshr miss latency
system.cpu0.icache.replacements              52271789                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    349091169                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      349091169                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     56065641                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     56065641                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 734584426995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 734584426995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    405156810                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    405156810                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138380                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138380                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13102.221145                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13102.221145                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3793819                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3793819                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52271822                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52271822                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 647909544496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 647909544496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129016                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129016                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12395.005946                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12395.005946                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999980                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          401361573                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52271789                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.678359                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999980                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        862585441                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       862585441                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    920437086                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       920437086                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    920437086                       # number of overall hits
system.cpu0.dcache.overall_hits::total      920437086                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     55943231                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      55943231                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     55943231                       # number of overall misses
system.cpu0.dcache.overall_misses::total     55943231                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1673876105036                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1673876105036                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1673876105036                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1673876105036                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    976380317                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    976380317                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    976380317                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    976380317                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.057297                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.057297                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.057297                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.057297                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29920.976588                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29920.976588                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29920.976588                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29920.976588                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11872982                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1183310                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           215927                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          12530                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.986093                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    94.438148                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41303421                       # number of writebacks
system.cpu0.dcache.writebacks::total         41303421                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16097099                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16097099                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16097099                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16097099                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39846132                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39846132                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39846132                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39846132                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 788938966069                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 788938966069                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 788938966069                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 788938966069                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040810                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040810                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040810                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040810                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19799.637417                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19799.637417                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19799.637417                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19799.637417                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41303421                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    667769791                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      667769791                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     43854260                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     43854260                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1101038304000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1101038304000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    711624051                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    711624051                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.061626                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.061626                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25106.758249                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25106.758249                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8791037                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8791037                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35063223                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35063223                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 596346649000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 596346649000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049272                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049272                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17007.753366                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17007.753366                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    252667295                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     252667295                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12088971                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12088971                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 572837801036                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 572837801036                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264756266                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264756266                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.045661                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.045661                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47385.158012                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47385.158012                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7306062                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7306062                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4782909                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4782909                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 192592317069                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 192592317069                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018065                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018065                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40266.774273                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40266.774273                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3228                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3228                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2705                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2705                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     18112000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     18112000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.455924                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.455924                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6695.748614                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6695.748614                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2692                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2692                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       908000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       908000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002191                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002191                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 69846.153846                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69846.153846                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5724                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5724                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       659000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       659000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5863                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5863                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.023708                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023708                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4741.007194                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4741.007194                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       520000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       520000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.023708                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.023708                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3741.007194                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3741.007194                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336618                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336618                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465242                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465242                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 127233830000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 127233830000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801860                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801860                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385401                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385401                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86834.686693                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86834.686693                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465242                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465242                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 125768588000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 125768588000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385401                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385401                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85834.686693                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85834.686693                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994664                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          964094165                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41311147                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.337386                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994664                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999833                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999833                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2001699125                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2001699125                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            52188609                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37429102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               59379                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              817918                       # number of demand (read+write) hits
system.l2.demand_hits::total                 90495008                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           52188609                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37429102                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              59379                       # number of overall hits
system.l2.overall_hits::.cpu1.data             817918                       # number of overall hits
system.l2.overall_hits::total                90495008                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             83209                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3870940                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6434                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2817797                       # number of demand (read+write) misses
system.l2.demand_misses::total                6778380                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            83209                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3870940                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6434                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2817797                       # number of overall misses
system.l2.overall_misses::total               6778380                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7505980000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 381360020000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    599687000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 291125502000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     680591189000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7505980000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 381360020000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    599687000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 291125502000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    680591189000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52271818                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41300042                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           65813                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3635715                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             97273388                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52271818                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41300042                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          65813                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3635715                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            97273388                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001592                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.093727                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.097762                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.775032                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069684                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001592                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.093727                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.097762                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.775032                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069684                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90206.347871                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98518.711217                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93205.937209                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103316.705213                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100406.172124                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90206.347871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98518.711217                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93205.937209                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103316.705213                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100406.172124                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  10404455                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5518715                       # number of writebacks
system.l2.writebacks::total                   5518715                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            137                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         446663                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         211301                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              658188                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           137                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        446663                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        211301                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             658188                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        83072                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3424277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2606496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6120192                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        83072                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3424277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2606496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12107358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18227550                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6665567501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 312991054000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    531858500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 246746113506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 566934593507                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6665567501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 312991054000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    531858500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 246746113506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 991442919424                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1558377512931                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.082912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.096440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.716914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062917                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.082912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.096440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.716914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.187385                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80238.437753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91403.544164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83796.833150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94665.832407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92633.465340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80238.437753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91403.544164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83796.833150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94665.832407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81887.635554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85495.720101                       # average overall mshr miss latency
system.l2.replacements                       25131166                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9273934                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9273934                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9273934                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9273934                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     87629260                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         87629260                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     87629260                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     87629260                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12107358                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12107358                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 991442919424                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 991442919424                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81887.635554                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81887.635554                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 41                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       179000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       209500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.826087                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.911111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8136.363636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1605.263158                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5109.756098                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       439500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       372500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       812000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.826087                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.911111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19977.272727                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19605.263158                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19804.878049                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.722222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.727273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        61500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       261500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       323000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.722222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20115.384615                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20187.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3580341                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           351505                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3931846                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2656964                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2118895                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4775859                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 268065109000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 220503226500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  488568335500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6237305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2470400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8707705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.425979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.857713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.548464                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100891.509633                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104065.197426                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102299.572810                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       244096                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       129536                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           373632                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2412868                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1989359                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4402227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 223127901500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 188541490501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 411669392001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.386845                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.805278                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.505555                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92474.143426                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94774.995615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93513.894672                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      52188609                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         59379                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           52247988                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        83209                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6434                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            89643                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7505980000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    599687000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8105667000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52271818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        65813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       52337631                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.097762                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001713                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90206.347871                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93205.937209                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90421.639169                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          137                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           224                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        83072                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6347                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        89419                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6665567501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    531858500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7197426001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001589                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.096440                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001709                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80238.437753                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83796.833150                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80491.014225                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33848761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       466413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34315174                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1213976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       698902                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1912878                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 113294911000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  70622275500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 183917186500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35062737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1165315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36228052                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.034623                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.599754                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.052801                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93325.494903                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101047.465167                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96146.846009                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       202567                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        81765                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       284332                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1011409                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       617137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1628546                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  89863152500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  58204623005                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 148067775505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.028846                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.529588                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88849.468909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94313.941645                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90920.229152                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          112                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               121                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2701                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           82                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2783                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     30134500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2391500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     32526000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2813                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           91                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2904                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.960185                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.901099                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.958333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11156.793780                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 29164.634146                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11687.387711                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          402                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           24                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          426                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2299                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           58                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2357                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     45497988                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1148000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     46645988                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.817277                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.637363                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.811639                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19790.338408                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19793.103448                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19790.406449                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999967                       # Cycle average of tags in use
system.l2.tags.total_refs                   205432891                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  25131701                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.174253                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.113511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.942166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.503977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.923995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.495292                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.439274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.061596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.132875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.351489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            49                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.765625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.234375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1578568189                       # Number of tag accesses
system.l2.tags.data_accesses               1578568189                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5316672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     220651200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        406208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     168037056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    759812544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1154223680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5316672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       406208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5722880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    353197760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       353197760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          83073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3447675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2625579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     11872071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            18034745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5518715                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5518715                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2673136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        110939814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           204235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         84486283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    382021317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             580324785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2673136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       204235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2877370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      177582056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            177582056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      177582056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2673136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       110939814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          204235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        84486283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    382021317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            757906840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5466669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     83072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3369136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2548235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  11842447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015651314750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       336042                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       336042                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            34349377                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5147047                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    18034745                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5518715                       # Number of write requests accepted
system.mem_ctrls.readBursts                  18034745                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5518715                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 185508                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 52046                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            920971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            935696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1133338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1452980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1271443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1229159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1265855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1185076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1141089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1154539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1297474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           972702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           987495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           994067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           944956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           962397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            287144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            291895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            332971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            327593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            410673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            391458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            409725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            384446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            367209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            377765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           353767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           320537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           307680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           316396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           296764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           290614                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 594245534953                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                89246185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            928918728703                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33292.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52042.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13435164                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2929749                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              18034745                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5518715                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3450602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3697184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4031039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2326766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1914448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1374528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  393404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  291895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  199571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   70493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  45120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  28015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  31722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 250809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 327580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 356210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 360872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 360024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 359856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 361324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 365636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 380016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 363626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 358697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 350232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 343645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 343337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 346027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6950951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    214.677466                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.568741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.441579                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2089189     30.06%     30.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3257193     46.86%     76.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       658835      9.48%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       435404      6.26%     92.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       148046      2.13%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        65933      0.95%     95.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        59516      0.86%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        37166      0.53%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       199669      2.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6950951                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       336042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.116033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.085190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    452.622953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       336037    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        336042                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       336042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.267720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.250174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.792562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           296608     88.27%     88.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4177      1.24%     89.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24697      7.35%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7272      2.16%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2312      0.69%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              671      0.20%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              203      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               73      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               18      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        336042                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1142351168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11872512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               349864768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1154223680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            353197760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       574.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       175.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    580.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    177.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1988927073500                       # Total gap between requests
system.mem_ctrls.avgGap                      84443.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5316608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    215624704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       406208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    163087040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    757916608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    349864768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2673103.528758000117                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 108412573.797014787793                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 204234.737300498673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 81997495.794065892696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 381068071.851280689240                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 175906281.961901068687                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        83073                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3447675                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6347                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2625579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     11872071                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5518715                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3220761100                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 170711545717                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    264775570                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 138347683017                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 616373963299                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 47344183499683                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38770.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49514.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41716.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52692.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51917.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8578841.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24058665540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12787465020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         60366693660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13732421040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     157003641600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     346661829360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     471822248640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1086432964860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.240722                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1222702442162                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  66414400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 699810239338                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25571196000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13591394025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         67076858520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14803424100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     157003641600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     538366551540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     310386693120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1126799758905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.536486                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 800865064311                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  66414400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1121647617189                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    19416035264.705883                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   92560264245.843826                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     94.12%     94.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 713457359000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   338564084000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1650362997500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22754475                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22754475                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22754475                       # number of overall hits
system.cpu1.icache.overall_hits::total       22754475                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        70947                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         70947                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        70947                       # number of overall misses
system.cpu1.icache.overall_misses::total        70947                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1500735999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1500735999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1500735999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1500735999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22825422                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22825422                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22825422                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22825422                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003108                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003108                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003108                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003108                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21152.916952                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21152.916952                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21152.916952                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21152.916952                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    18.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        65781                       # number of writebacks
system.cpu1.icache.writebacks::total            65781                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5134                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5134                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5134                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5134                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        65813                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        65813                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        65813                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        65813                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1366154499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1366154499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1366154499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1366154499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002883                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002883                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002883                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002883                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20758.125279                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20758.125279                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20758.125279                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20758.125279                       # average overall mshr miss latency
system.cpu1.icache.replacements                 65781                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22754475                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22754475                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        70947                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        70947                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1500735999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1500735999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22825422                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22825422                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003108                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003108                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21152.916952                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21152.916952                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5134                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5134                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        65813                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        65813                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1366154499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1366154499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002883                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002883                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20758.125279                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20758.125279                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994901                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22478814                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            65781                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           341.721987                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        315672000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994901                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999841                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999841                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         45716657                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        45716657                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38063497                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38063497                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38063497                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38063497                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8205348                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8205348                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8205348                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8205348                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 693083553817                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 693083553817                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 693083553817                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 693083553817                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46268845                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46268845                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46268845                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46268845                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177341                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177341                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177341                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177341                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84467.295454                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84467.295454                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84467.295454                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84467.295454                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3473649                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       732696                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            52257                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7370                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.472415                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    99.416011                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3635249                       # number of writebacks
system.cpu1.dcache.writebacks::total          3635249                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5908190                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5908190                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5908190                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5908190                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2297158                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2297158                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2297158                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2297158                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 188654950004                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 188654950004                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 188654950004                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 188654950004                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049648                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049648                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049648                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049648                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82125.369698                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82125.369698                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82125.369698                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82125.369698                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3635249                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33259530                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33259530                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4887368                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4887368                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 344682907500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 344682907500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38146898                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38146898                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.128120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.128120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70525.261756                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70525.261756                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3721827                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3721827                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1165541                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1165541                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  78178343000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  78178343000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030554                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030554                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 67074.725814                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67074.725814                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4803967                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4803967                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3317980                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3317980                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 348400646317                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 348400646317                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8121947                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8121947                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.408520                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.408520                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 105003.841589                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 105003.841589                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2186363                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2186363                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1131617                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1131617                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 110476607004                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 110476607004                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139328                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139328                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97627.206912                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97627.206912                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7494500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7494500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.325581                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.325581                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 48665.584416                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48665.584416                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3472000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3472000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099366                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099366                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 73872.340426                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73872.340426                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          324                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          324                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       895000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       895000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.266968                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.266968                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7584.745763                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7584.745763                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       777000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       777000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.266968                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.266968                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6584.745763                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6584.745763                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455098                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455098                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346479                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346479                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119970639000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119970639000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354190                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354190                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89099.524761                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89099.524761                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346479                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346479                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118624160000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118624160000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354190                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354190                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88099.524761                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88099.524761                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.167602                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44160762                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3643533                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.120313                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        315683500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.167602                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.911488                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.911488                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        103786233                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       103786233                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1988927081500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          88566418                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14792649                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     88002302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19612451                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         18663534                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             334                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           257                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            591                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8723050                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8723050                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      52337635                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36228784                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2904                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2904                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    156815428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    123917829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       197407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10914899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             291845563                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6690790784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5286621696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8422016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    465341696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12451176192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43811310                       # Total snoops (count)
system.tol2bus.snoopTraffic                 354227264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        141087665                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059757                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.243401                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              132871799     94.18%     94.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8001423      5.67%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 213794      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    649      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          141087665                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       194560839994                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       61970737241                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       78487490660                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5467848027                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          98838761                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2207787044000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 508428                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710384                       # Number of bytes of host memory used
host_op_rate                                   510035                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5333.08                       # Real time elapsed on the host
host_tick_rate                               41038164                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711489814                       # Number of instructions simulated
sim_ops                                    2720059171                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.218860                       # Number of seconds simulated
sim_ticks                                218859962500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.148447                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               39371642                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            42267631                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7237309                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         71724347                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             49544                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          68102                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           18558                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77474452                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11570                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9605                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5424682                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38492502                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11018301                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1375336                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      111905753                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181479520                       # Number of instructions committed
system.cpu0.commit.committedOps             182160208                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    404481659                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.450355                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.515815                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    343822856     85.00%     85.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     32410498      8.01%     93.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6466833      1.60%     94.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4653074      1.15%     95.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1535598      0.38%     96.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1130170      0.28%     96.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1193131      0.29%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2251198      0.56%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11018301      2.72%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    404481659                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               89266                       # Number of function calls committed.
system.cpu0.commit.int_insts                178601619                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42022588                       # Number of loads committed
system.cpu0.commit.membars                    1024164                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1024929      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133398697     73.23%     73.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7470      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42031565     23.07%     96.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5691706      3.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        182160208                       # Class of committed instruction
system.cpu0.commit.refs                      47724235                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181479520                       # Number of Instructions Simulated
system.cpu0.committedOps                    182160208                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.397277                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.397277                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            220074188                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1820886                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            34073949                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             320941159                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                32150495                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                161162431                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5426866                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5555518                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6069619                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77474452                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 22104660                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    389432240                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               274340                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          301                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     366511534                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 106                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14478986                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.178079                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28211459                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          39421186                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.842445                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         424883599                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.869377                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.015477                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               193948673     45.65%     45.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               130151330     30.63%     76.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73204251     17.23%     93.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22689749      5.34%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1909310      0.45%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1676273      0.39%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  809038      0.19%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   77635      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  417340      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           424883599                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3121                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2411                       # number of floating regfile writes
system.cpu0.idleCycles                       10173140                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5907594                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52666702                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.595795                       # Inst execution rate
system.cpu0.iew.exec_refs                    73631215                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5879448                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              115016207                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             68535062                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            604912                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3462623                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6183673                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          293895615                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             67751767                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5973289                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            259204593                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1214060                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14608323                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5426866                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16715337                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1533164                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          104700                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          313                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          585                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26512474                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       482026                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           585                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1857905                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4049689                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                195035851                       # num instructions consuming a value
system.cpu0.iew.wb_count                    246381471                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.801376                       # average fanout of values written-back
system.cpu0.iew.wb_producers                156297041                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.566320                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     246996098                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               332526358                       # number of integer regfile reads
system.cpu0.int_regfile_writes              187864036                       # number of integer regfile writes
system.cpu0.ipc                              0.417140                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.417140                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1026697      0.39%      0.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            188361765     71.03%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7888      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2290      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 19      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1547      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              4      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            69898866     26.36%     97.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5876519      2.22%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            844      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           341      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             265177882                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3879                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7740                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3786                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              4087                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2917064                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.011000                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1707037     58.52%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    12      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     11      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     58.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1170143     40.11%     98.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                39839      1.37%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             267064370                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         959221566                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    246377685                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        405627516                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 291976018                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                265177882                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1919597                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      111735409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1072879                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        544261                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     54537389                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    424883599                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.624119                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.187417                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          289198610     68.07%     68.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           70702120     16.64%     84.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           32383915      7.62%     92.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14745171      3.47%     95.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10746457      2.53%     98.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2601019      0.61%     98.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2394153      0.56%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1780654      0.42%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             331500      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      424883599                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.609525                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1158632                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           88123                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            68535062                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6183673                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5637                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       435056739                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2663187                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              155021450                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137339086                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4718696                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40125249                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              30536457                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1146151                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            397979649                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             309024751                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          237299295                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                157049989                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2533027                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5426866                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             40252027                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                99960213                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3199                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       397976450                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      27008018                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            598916                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21021588                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        598956                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   687509481                       # The number of ROB reads
system.cpu0.rob.rob_writes                  608598347                       # The number of ROB writes
system.cpu0.timesIdled                         125081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1676                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.554401                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               37423665                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            38759150                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6764443                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         67370818                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             25844                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          32310                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6466                       # Number of indirect misses.
system.cpu1.branchPred.lookups               72943837                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1817                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8940                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5165690                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  37031417                       # Number of branches committed
system.cpu1.commit.bw_lim_events             10941354                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         571189                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      110643687                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           175037647                       # Number of instructions committed
system.cpu1.commit.committedOps             175317426                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    376222788                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.465994                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.554680                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    319413015     84.90%     84.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     30077798      7.99%     92.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5514367      1.47%     94.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4362938      1.16%     95.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1477731      0.39%     95.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1098403      0.29%     96.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1171965      0.31%     96.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2165217      0.58%     97.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     10941354      2.91%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    376222788                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37769                       # Number of function calls committed.
system.cpu1.commit.int_insts                172374831                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40517505                       # Number of loads committed
system.cpu1.commit.membars                     422921                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       422921      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129584800     73.91%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40526445     23.12%     97.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4782561      2.73%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        175317426                       # Class of committed instruction
system.cpu1.commit.refs                      45309006                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  175037647                       # Number of Instructions Simulated
system.cpu1.committedOps                    175317426                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.277970                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.277970                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            198835637                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1606162                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            33316854                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             312151706                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                28642359                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                157853347                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5166679                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5147784                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5781327                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   72943837                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20112311                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    365609875                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               242534                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     350623219                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13530864                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.182940                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23904014                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          37449509                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.879349                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         396279349                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.886677                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.981031                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               173535197     43.79%     43.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               126230305     31.85%     75.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                70755179     17.85%     93.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22020709      5.56%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1779590      0.45%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1590781      0.40%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  196170      0.05%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   51460      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  119958      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           396279349                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2451245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5641976                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                51166115                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.631923                       # Inst execution rate
system.cpu1.iew.exec_refs                    70838792                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4961905                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              114285197                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             66647516                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            190138                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3440213                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5047831                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          285796959                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             65876887                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          6019205                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            251966992                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1202594                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             12845173                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5166679                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             14938051                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1462158                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           93848                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          247                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          197                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     26130011                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       256330                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           197                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1820860                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3821116                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                191389219                       # num instructions consuming a value
system.cpu1.iew.wb_count                    239405298                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.800568                       # average fanout of values written-back
system.cpu1.iew.wb_producers                153220018                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.600419                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     240015030                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               322889016                       # number of integer regfile reads
system.cpu1.int_regfile_writes              183677752                       # number of integer regfile writes
system.cpu1.ipc                              0.438987                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.438987                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           423752      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            184583908     71.55%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 321      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            68020364     26.37%     98.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4957470      1.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             257986197                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2846133                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011032                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1706817     59.97%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     59.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1135162     39.88%     99.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 4154      0.15%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             260408578                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         916152884                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    239405298                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        396276686                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 285125230                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                257986197                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             671729                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      110479533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1055008                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        100540                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     53530169                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    396279349                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.651021                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.212117                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          265774441     67.07%     67.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           66530491     16.79%     83.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31983016      8.07%     91.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14399329      3.63%     95.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10581018      2.67%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2527681      0.64%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2382449      0.60%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1772876      0.45%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             328048      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      396279349                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.647019                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           761771                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           64617                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            66647516                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5047831                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    831                       # number of misc regfile reads
system.cpu1.numCycles                       398730594                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    38915430                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              152648473                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            133241749                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4710038                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36292148                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              30092216                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1158738                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            387192179                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             300884024                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          232526198                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                153791433                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1395401                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5166679                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             38437789                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                99284449                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       387192179                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       9942827                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            172558                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 20079955                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        172675                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   651238790                       # The number of ROB reads
system.cpu1.rob.rob_writes                  592043108                       # The number of ROB writes
system.cpu1.timesIdled                          25028                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         13896238                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                24323                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            14063331                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                328795                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     17608273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      34737741                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1306146                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       417512                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11254885                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7726114                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22509488                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8143626                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           17350342                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       852362                       # Transaction distribution
system.membus.trans_dist::WritebackClean            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16277529                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            99316                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4147                       # Transaction distribution
system.membus.trans_dist::ReadExReq            153602                       # Transaction distribution
system.membus.trans_dist::ReadExResp           153186                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17350345                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           433                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     52241269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               52241269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1174777408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1174777408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            97601                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          17607843                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                17607843    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            17607843                       # Request fanout histogram
system.membus.respLayer1.occupancy        89901298778                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             41.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         41355188178                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   218859962500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   218859962500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                298                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          149                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8937369.127517                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   17705555.492709                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          149    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        67500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    115383000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            149                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   217528294500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1331668000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     21974297                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21974297                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     21974297                       # number of overall hits
system.cpu0.icache.overall_hits::total       21974297                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       130361                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        130361                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       130361                       # number of overall misses
system.cpu0.icache.overall_misses::total       130361                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8096904493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8096904493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8096904493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8096904493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     22104658                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     22104658                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     22104658                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     22104658                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005897                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005897                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005897                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005897                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62111.402129                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62111.402129                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62111.402129                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62111.402129                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        17035                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              215                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    79.232558                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       119770                       # number of writebacks
system.cpu0.icache.writebacks::total           119770                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10486                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10486                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10486                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10486                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       119875                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       119875                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       119875                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       119875                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7495072994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7495072994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7495072994                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7495072994                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005423                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005423                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005423                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005423                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62524.070857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62524.070857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62524.070857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62524.070857                       # average overall mshr miss latency
system.cpu0.icache.replacements                119770                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     21974297                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21974297                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       130361                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       130361                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8096904493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8096904493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     22104658                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     22104658                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005897                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005897                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62111.402129                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62111.402129                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10486                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10486                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       119875                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       119875                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7495072994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7495072994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005423                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005423                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62524.070857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62524.070857                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.944094                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           22095588                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           119906                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           184.274248                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.944094                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998253                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998253                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         44329190                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        44329190                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     46150886                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        46150886                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     46150886                       # number of overall hits
system.cpu0.dcache.overall_hits::total       46150886                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19266840                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19266840                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19266840                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19266840                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1224518250429                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1224518250429                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1224518250429                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1224518250429                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     65417726                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     65417726                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     65417726                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     65417726                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.294520                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.294520                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.294520                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.294520                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 63555.738794                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 63555.738794                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 63555.738794                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 63555.738794                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     72982875                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        57723                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1635484                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            981                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.624634                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    58.840979                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5612901                       # number of writebacks
system.cpu0.dcache.writebacks::total          5612901                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13523166                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13523166                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13523166                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13523166                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5743674                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5743674                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5743674                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5743674                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 402797473389                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 402797473389                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 402797473389                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 402797473389                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.087800                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.087800                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.087800                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087800                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 70128.888476                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70128.888476                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 70128.888476                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70128.888476                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5612843                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     42451226                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       42451226                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17613583                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17613583                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1108849649500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1108849649500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     60064809                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     60064809                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.293243                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.293243                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 62954.235348                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 62954.235348                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12161942                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12161942                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5451641                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5451641                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 387059688500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 387059688500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090763                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090763                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 70998.748542                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70998.748542                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3699660                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3699660                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1653257                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1653257                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 115668600929                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 115668600929                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5352917                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5352917                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.308852                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.308852                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69964.077532                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69964.077532                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1361224                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1361224                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       292033                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       292033                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15737784889                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15737784889                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054556                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054556                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 53890.433235                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 53890.433235                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338299                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338299                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1535                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1535                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     49980000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     49980000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       339834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       339834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004517                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004517                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 32560.260586                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 32560.260586                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1132                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1132                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          403                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          403                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      7309000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7309000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001186                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001186                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18136.476427                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18136.476427                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       336712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       336712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2385                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2385                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     22811500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     22811500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339097                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339097                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.007033                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.007033                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9564.570231                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9564.570231                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2316                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2316                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     20512500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     20512500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006830                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006830                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8856.865285                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8856.865285                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       317500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       317500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       300500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       300500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2457                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2457                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7148                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7148                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    162049499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    162049499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9605                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9605                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.744196                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.744196                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 22670.607023                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 22670.607023                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7148                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7148                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    154901499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    154901499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.744196                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.744196                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 21670.607023                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 21670.607023                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.943810                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           52589764                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5693945                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.236086                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.943810                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998244                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998244                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        137906437                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       137906437                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               45695                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1956260                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7160                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1902197                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3911312                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              45695                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1956260                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7160                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1902197                       # number of overall hits
system.l2.overall_hits::total                 3911312                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             74064                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3651891                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17376                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3452724                       # number of demand (read+write) misses
system.l2.demand_misses::total                7196055                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            74064                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3651891                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17376                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3452724                       # number of overall misses
system.l2.overall_misses::total               7196055                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6816049000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 367406822997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1643818000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 350059022992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     725925712989                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6816049000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 367406822997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1643818000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 350059022992                       # number of overall miss cycles
system.l2.overall_miss_latency::total    725925712989                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          119759                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5608151                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24536                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5354921                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11107367                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         119759                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5608151                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24536                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5354921                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11107367                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.618442                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.651176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.708184                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.644776                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.647863                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.618442                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.651176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.708184                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.644776                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.647863                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92029.177468                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100607.280720                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94602.785451                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101386.332354                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100878.288589                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92029.177468                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100607.280720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94602.785451                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101386.332354                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100878.288589                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              40598                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       877                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      46.291904                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   9927526                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              852361                       # number of writebacks
system.l2.writebacks::total                    852361                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            531                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         403893                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            529                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         349394                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              754347                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           531                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        403893                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           529                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        349394                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             754347                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        73533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3247998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3103330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6441708                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        73533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3247998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3103330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     11738932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18180640                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6049893506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 310884336021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1448995516                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 298492800527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 616876025570                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6049893506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 310884336021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1448995516                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 298492800527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 882367139711                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1499243165281                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.614008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.579157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.686624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.579529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.579949                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.614008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.579157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.686624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.579529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.636809                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82274.536684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95715.679634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86009.112364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96184.679208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95762.804767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82274.536684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95715.679634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86009.112364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96184.679208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 75165.878779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82463.717739                       # average overall mshr miss latency
system.l2.replacements                       24538243                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1230261                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1230261                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1230262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1230262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      8726748                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8726748                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            7                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              7                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      8726755                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8726755                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     11738932                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       11738932                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 882367139711                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 882367139711                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 75165.878779                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 75165.878779                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            8938                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            9027                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                17965                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2866                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2756                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5622                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4028000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      3357500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      7385500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        11804                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        11783                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            23587                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.242799                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.233896                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.238352                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1405.443126                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1218.251089                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1313.678406                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           17                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           16                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              33                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2849                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2740                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5589                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     57657983                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     55382477                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    113040460                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.241359                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.232538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.236953                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20237.972271                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20212.582847                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20225.525139                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            79                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            85                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                164                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          446                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          195                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              641                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1382000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       730500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2112500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          525                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          280                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            805                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.849524                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.696429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.796273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3098.654709                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3746.153846                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3295.631825                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          446                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          192                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          638                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8990000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3881000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     12871000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.849524                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.685714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.792547                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20156.950673                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20213.541667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20173.981191                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            66300                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            60495                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                126795                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         152601                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          88874                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              241475                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  14020591500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   8835905999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22856497499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       218901                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       149369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            368270                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.697123                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.594996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.655701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91877.454931                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99420.595438                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94653.680501                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        64315                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        25987                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            90302                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        88286                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        62887                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151173                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   8754056500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6429000999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15183057499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.403315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.421018                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.410495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99155.658881                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 102231.001622                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100434.981769                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         45695                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7160                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              52855                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        74064                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17376                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            91440                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6816049000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1643818000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8459867000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       119759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24536                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         144295                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.618442                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.708184                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.633702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92029.177468                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94602.785451                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92518.230534                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          531                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          529                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1060                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        73533                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16847                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        90380                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6049893506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1448995516                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7498889022                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.614008                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.686624                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.626356                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82274.536684                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86009.112364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82970.668533                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1889960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1841702                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3731662                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3499290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3363850                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6863140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 353386231497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 341223116993                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 694609348490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5389250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5205552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10594802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.649309                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.646204                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.647784                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100987.980847                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101438.267757                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101208.681229                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       339578                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       323407                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       662985                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3159712                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      3040443                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6200155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 302130279521                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 292063799528                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 594194079049                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.586299                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.584077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.585207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95619.562644                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96059.620104                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95835.358801                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          306                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           69                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               375                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1132                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          129                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1261                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     44953000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1251500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     46204500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1438                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          198                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1636                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.787204                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.651515                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.770782                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 39711.130742                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9701.550388                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 36641.157811                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          856                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           17                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          873                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          276                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          112                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          388                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5838959                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2218996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8057955                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.191933                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.565657                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.237164                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21155.648551                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19812.464286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20767.925258                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999878                       # Cycle average of tags in use
system.l2.tags.total_refs                    31390844                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24539510                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.279196                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.328777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.148122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.701180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.038314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.343575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    32.439910                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.317637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.089081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.083493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.506874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 193269758                       # Number of tag accesses
system.l2.tags.data_accesses                193269758                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4706304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     208554112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1078336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     199163968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    706723072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1120225792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4706304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1078336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5784640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     54551168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54551168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          73536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3258658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3111937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     11042548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            17503528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       852362                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             852362                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         21503723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        952911211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4927059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        910006406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3229110816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5118459216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     21503723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4927059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26430782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      249251473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            249251473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      249251473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        21503723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       952911211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4927059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       910006406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3229110816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5367710689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    808589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     73534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3222925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3081474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  11026465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000998827750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49713                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49713                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            28184917                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             763527                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    17503531                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     852369                       # Number of write requests accepted
system.mem_ctrls.readBursts                  17503531                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   852369                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  82284                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 43780                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            558090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            619561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            886021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1272837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1209807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2205355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3103023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2342390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            938871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            557677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           863801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           619051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           561181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           559332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           563741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           560509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             57059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             62375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45302                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 557574012628                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                87106235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            884222393878                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32005.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50755.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 15342274                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  731832                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              17503531                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               852369                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1413017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1747593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2166003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2023595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1950963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1792186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1512593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1279864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1028663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  789269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 603895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 466193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 284760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 172349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  99857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  52785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  25736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  10582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  55004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  52717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  52321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2155731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    541.212580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   396.487634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   376.819932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       102929      4.77%      4.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       649245     30.12%     34.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       254420     11.80%     46.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       185833      8.62%     55.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       100526      4.66%     59.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        61338      2.85%     62.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        55941      2.59%     65.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        45673      2.12%     67.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       699826     32.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2155731                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     350.432845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    163.747712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    497.824926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         37056     74.54%     74.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         9134     18.37%     92.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         2804      5.64%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          508      1.02%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          100      0.20%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           46      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           16      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            5      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            5      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            7      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            2      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           17      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49713                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.265182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.248207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.777292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43852     88.21%     88.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              725      1.46%     89.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3486      7.01%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1215      2.44%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              358      0.72%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               57      0.11%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49713                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1114959808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5266176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51749824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1120225984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54551616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5094.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       236.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5118.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    249.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        41.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    39.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  218859934000                       # Total gap between requests
system.mem_ctrls.avgGap                      11923.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4706176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    206267200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1078336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    197214336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    705693760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51749824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 21503138.108232107013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 942462009.240269303322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4927059.237707764842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 901098281.052661657333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3224407753.428176403046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 236451763.076583713293                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        73537                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3258658                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3111937                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     11042550                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       852369                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2995769502                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 175716563345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    746942403                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 169344739087                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 535418379541                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5415807952211                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40738.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53922.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44331.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54417.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48486.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6353830.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4869801300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2588364570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         37300523820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2011433040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17276915760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      92776329300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5914790400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       162738158190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        743.572083                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14194858032                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7308340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 197356764468                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10522125180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5592634575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         87087179760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2209411980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17276915760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      96208057050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3024914400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       221921238705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1013.987374                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6758839278                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7308340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 204792783222                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1084                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          543                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    35902277.163904                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   153002173.667795                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          543    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1975624000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            543                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   199365026000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  19494936500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20085943                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20085943                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20085943                       # number of overall hits
system.cpu1.icache.overall_hits::total       20085943                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26368                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26368                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26368                       # number of overall misses
system.cpu1.icache.overall_misses::total        26368                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1907839500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1907839500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1907839500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1907839500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20112311                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20112311                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20112311                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20112311                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001311                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001311                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001311                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001311                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72354.349970                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72354.349970                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72354.349970                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72354.349970                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          157                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          128                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    26.166667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           64                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24536                       # number of writebacks
system.cpu1.icache.writebacks::total            24536                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1832                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1832                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1832                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1832                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24536                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24536                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24536                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24536                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1761243000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1761243000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1761243000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1761243000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001220                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001220                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001220                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001220                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71781.993805                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71781.993805                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71781.993805                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71781.993805                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24536                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20085943                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20085943                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26368                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26368                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1907839500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1907839500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20112311                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20112311                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001311                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001311                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72354.349970                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72354.349970                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1832                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1832                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24536                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24536                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1761243000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1761243000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001220                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001220                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71781.993805                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71781.993805                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20451953                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24568                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           832.463082                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         40249158                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        40249158                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     44702852                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        44702852                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     44702852                       # number of overall hits
system.cpu1.dcache.overall_hits::total       44702852                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     18573261                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      18573261                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     18573261                       # number of overall misses
system.cpu1.dcache.overall_misses::total     18573261                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1180707632657                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1180707632657                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1180707632657                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1180707632657                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     63276113                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     63276113                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     63276113                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     63276113                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.293527                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.293527                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.293527                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.293527                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 63570.292404                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63570.292404                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 63570.292404                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63570.292404                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     69143262                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        61181                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1552025                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            922                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    44.550353                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.356833                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5354590                       # number of writebacks
system.cpu1.dcache.writebacks::total          5354590                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     13086186                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     13086186                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     13086186                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     13086186                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5487075                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5487075                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5487075                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5487075                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 384279514696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 384279514696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 384279514696                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 384279514696                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.086716                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086716                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.086716                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.086716                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 70033.581589                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70033.581589                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 70033.581589                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70033.581589                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5354513                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     41316046                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       41316046                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17316003                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17316003                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1090247086000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1090247086000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58632049                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58632049                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.295333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.295333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 62961.821270                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62961.821270                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     12049081                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     12049081                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5266922                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5266922                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 373995298500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 373995298500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.089830                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.089830                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 71008.322983                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71008.322983                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3386806                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3386806                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1257258                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1257258                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  90460546657                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  90460546657                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4644064                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4644064                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.270724                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.270724                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71950.662996                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71950.662996                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1037105                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1037105                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       220153                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       220153                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  10284216196                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  10284216196                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047405                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047405                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 46713.949826                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46713.949826                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137938                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137938                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          808                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          808                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     47756000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     47756000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.005824                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.005824                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 59103.960396                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 59103.960396                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          279                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          279                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          529                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          529                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     26332500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     26332500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003813                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003813                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 49777.882798                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49777.882798                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136372                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136372                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2088                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2088                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     14518500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14518500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138460                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138460                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.015080                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.015080                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6953.304598                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6953.304598                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2025                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2025                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12505500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12505500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.014625                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.014625                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6175.555556                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6175.555556                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       280000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       280000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       268000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       268000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1839                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1839                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7101                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7101                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    185199499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    185199499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8940                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8940                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.794295                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.794295                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 26080.763132                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 26080.763132                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7101                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7101                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    178098499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    178098499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.794295                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.794295                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 25080.763132                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 25080.763132                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.610397                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           50485436                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5437851                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.284079                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.610397                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987825                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987825                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        132562343                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       132562343                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 218859962500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10862655                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2082623                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9881325                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23685883                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         18390942                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          117265                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4312                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         121577                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           29                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           29                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           411963                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          411963                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        144410                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10718245                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1636                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1636                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       359403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16989854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16219980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33642845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15329856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    718141184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3140608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    685401600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1422013248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43193654                       # Total snoops (count)
system.tol2bus.snoopTraffic                  65257216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         54327061                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.184225                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.407042                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               44736634     82.35%     82.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9172662     16.88%     99.23% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 417531      0.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    234      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           54327061                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22371583973                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8593232095                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         179936249                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8209720140                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37069966                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
