<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : tcwaw_and_addr_2_data</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : tcwaw_and_addr_2_data</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g.html">Register Group : Configuration registers - ALT_NAND_CFG</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[5:0] </td><td align="left">RW </td><td align="left">0x32 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[13:8] </td><td align="left">RW </td><td align="left">0x14 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW</a> </td></tr>
<tr>
<td align="left">[31:14] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : addr_2_data </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp82b8655eadbd1a046134560bf70d0861"></a><a class="anchor" id="ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA"></a></p>
<p>Signifies the number of bus interface nand_mp_clk clocks that should be introduced between address latch enable going low to write enable going low. The number of clocks is the function of device parameter Tadl and controller clock frequency.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac93bdc9c9ac4909b9af31ad48dd55ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#gac93bdc9c9ac4909b9af31ad48dd55ea7">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac93bdc9c9ac4909b9af31ad48dd55ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc3137d3f247a081f74b36d892fc131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ga6bc3137d3f247a081f74b36d892fc131">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga6bc3137d3f247a081f74b36d892fc131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00884fe287ac683782d0a5213e960f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#gac00884fe287ac683782d0a5213e960f8">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gac00884fe287ac683782d0a5213e960f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71fe5cc5ba65f80d07dcbc3291f4298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#gaf71fe5cc5ba65f80d07dcbc3291f4298">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA_SET_MSK</a>&#160;&#160;&#160;0x0000003f</td></tr>
<tr class="separator:gaf71fe5cc5ba65f80d07dcbc3291f4298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5097afb724899edc0d23405d80a12467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ga5097afb724899edc0d23405d80a12467">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA_CLR_MSK</a>&#160;&#160;&#160;0xffffffc0</td></tr>
<tr class="separator:ga5097afb724899edc0d23405d80a12467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42496b8aa8a348c9f80db1076dc0ba6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ga42496b8aa8a348c9f80db1076dc0ba6f">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA_RESET</a>&#160;&#160;&#160;0x32</td></tr>
<tr class="separator:ga42496b8aa8a348c9f80db1076dc0ba6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009f660fa1620b1b50072db03c381ac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ga009f660fa1620b1b50072db03c381ac9">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000003f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga009f660fa1620b1b50072db03c381ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf53c4425da73061ba07bd7cfcf44fe8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#gaf53c4425da73061ba07bd7cfcf44fe8a">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000003f)</td></tr>
<tr class="separator:gaf53c4425da73061ba07bd7cfcf44fe8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : tcwaw </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0b8e3fb56d8b73ba88d23d979735e4cd"></a><a class="anchor" id="ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW"></a></p>
<p>Signifies the number of controller clocks that should be introduced between the command cycle of a random data input command to the address cycle of the random data input command.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa07901a1769b13632767b7d5a0ec16b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#gaa07901a1769b13632767b7d5a0ec16b4">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaa07901a1769b13632767b7d5a0ec16b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b02f78466e4e521fc7a06436b80bbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#gaf8b02f78466e4e521fc7a06436b80bbc">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gaf8b02f78466e4e521fc7a06436b80bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1247db31a6297d2c86794eccac219af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#gaf1247db31a6297d2c86794eccac219af">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaf1247db31a6297d2c86794eccac219af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga406e9f667b3e4c784dd91ee8f40ebaa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ga406e9f667b3e4c784dd91ee8f40ebaa9">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW_SET_MSK</a>&#160;&#160;&#160;0x00003f00</td></tr>
<tr class="separator:ga406e9f667b3e4c784dd91ee8f40ebaa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c900b145f67c232ae08e929f208aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ga52c900b145f67c232ae08e929f208aaa">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW_CLR_MSK</a>&#160;&#160;&#160;0xffffc0ff</td></tr>
<tr class="separator:ga52c900b145f67c232ae08e929f208aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6d03bfb83389bafb31adcc214927a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#gaf6d03bfb83389bafb31adcc214927a81">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW_RESET</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="separator:gaf6d03bfb83389bafb31adcc214927a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0c12c50da57e1d33f6c491e905c7f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ga9e0c12c50da57e1d33f6c491e905c7f1">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00003f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga9e0c12c50da57e1d33f6c491e905c7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8707941ab0f299614d7b0aa6cb66496f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ga8707941ab0f299614d7b0aa6cb66496f">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00003f00)</td></tr>
<tr class="separator:ga8707941ab0f299614d7b0aa6cb66496f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#struct_a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a__s">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga967acceec499162e86559553214bae71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ga967acceec499162e86559553214bae71">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_OFST</a>&#160;&#160;&#160;0x110</td></tr>
<tr class="separator:ga967acceec499162e86559553214bae71"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga977d47c79e1f623e437ad0af6d1cbe91"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#struct_a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a__s">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ga977d47c79e1f623e437ad0af6d1cbe91">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_t</a></td></tr>
<tr class="separator:ga977d47c79e1f623e437ad0af6d1cbe91"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a__s" id="struct_a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa7d37c8b1675660539d4864272d5e8dd"></a>uint32_t</td>
<td class="fieldname">
addr_2_data: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6ec7e33ef9b2ab2a00d3a548918fb851"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa58ace1e2a464decf764194a771f2539"></a>uint32_t</td>
<td class="fieldname">
tcwaw: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afa7038d3d787142829d49c4b943d82aa"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 18</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gac93bdc9c9ac4909b9af31ad48dd55ea7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6bc3137d3f247a081f74b36d892fc131"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac00884fe287ac683782d0a5213e960f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf71fe5cc5ba65f80d07dcbc3291f4298"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA_SET_MSK&#160;&#160;&#160;0x0000003f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5097afb724899edc0d23405d80a12467"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA_CLR_MSK&#160;&#160;&#160;0xffffffc0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga42496b8aa8a348c9f80db1076dc0ba6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA_RESET&#160;&#160;&#160;0x32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga009f660fa1620b1b50072db03c381ac9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000003f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf53c4425da73061ba07bd7cfcf44fe8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR_2_DATA</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa07901a1769b13632767b7d5a0ec16b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf8b02f78466e4e521fc7a06436b80bbc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf1247db31a6297d2c86794eccac219af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga406e9f667b3e4c784dd91ee8f40ebaa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW_SET_MSK&#160;&#160;&#160;0x00003f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga52c900b145f67c232ae08e929f208aaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW_CLR_MSK&#160;&#160;&#160;0xffffc0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf6d03bfb83389bafb31adcc214927a81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW_RESET&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9e0c12c50da57e1d33f6c491e905c7f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00003f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8707941ab0f299614d7b0aa6cb66496f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00003f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_TCWAW</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga967acceec499162e86559553214bae71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_OFST&#160;&#160;&#160;0x110</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga977d47c79e1f623e437ad0af6d1cbe91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#struct_a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a__s">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_s</a> <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html#ga977d47c79e1f623e437ad0af6d1cbe91">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_a_n_d___c_f_g___t_c_w_a_w___a_n_d___a_d_d_r__2___d_a_t_a.html">ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:03 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
