{"Source Block": ["oh/mio/hdl/mio_regs.v@128:145@HdlStmProcess", "\t\t\t   rx_full,     //2\t \t\t   \n\t\t\t   rx_prog_full,//1\n\t\t\t   rx_empty     //0\n\t\t\t   };\n   \n   always @ (posedge clk or negedge nreset)\n     if(!nreset)\n       status_reg[7:0] <= 'b0;   \n     else if(status_write)\n       status_reg[7:0] <= data_in[7:0];\n     else\n       status_reg[7:0] <= {(status_reg[15:8] | status_in[7:0]), // sticky bits\n\t\t\t   status_in[7:0]};                    // immediate bits\n\n   \n   //###############################\n   //# CLKDIV\n   //################################ \n"], "Clone Blocks": [["oh/spi/hdl/spi_master_regs.v@128:147", "    \n   //####################################\n   //# STATUS\n   //####################################\n\n   always @ (posedge clk or negedge nreset)\n     if (~nreset)\n       status_reg[7:0] <= 'b0;   \n     else if(status_write)\n       status_reg[7:0] <= reg_wdata[7:0];\n     else\n       status_reg[7:0] <= {5'b0,                        //7:3\n\t\t\t   fifo_prog_full,              //2\n\t\t\t   |spi_state[1:0],             //1\n\t\t\t   (rx_access | status_reg[0])};//0\n   \t\t\t       \n   //####################################\n   //# CLKDIV \n   //####################################\n\n"]], "Diff Content": {"Delete": [[140, "\t\t\t   status_in[7:0]};                    // immediate bits\n"]], "Add": [[140, "\t\t\t   status_in[7:0]};                     // immediate bits\n"]]}}