Info: Generated by version: 19.3 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /raid/iiit/project/yolo/yolo_ipdemo/YOLO/matmul_systolic_winograd_emulation/matrix_mult/device/RTL/float_dspmul/float_dspmul.ip --block-symbol-file --output-directory=/raid/iiit/project/yolo/yolo_ipdemo/YOLO/matmul_systolic_winograd_emulation/matrix_mult/device/RTL/float_dspmul/float_dspmul --family="Arria 10" --part=10AX115S2F45I1SG
Info: float_dspmul.fp_functions_0: /home/neo/intelFPGA_pro/19.3/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/neo/intelFPGA_pro/19.3/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPMul 8 23
Info: float_dspmul.fp_functions_0: /home/neo/intelFPGA_pro/19.3/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/neo/intelFPGA_pro/19.3/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPMul 8 23
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /raid/iiit/project/yolo/yolo_ipdemo/YOLO/matmul_systolic_winograd_emulation/matrix_mult/device/RTL/float_dspmul/float_dspmul.ip --synthesis=VERILOG --output-directory=/raid/iiit/project/yolo/yolo_ipdemo/YOLO/matmul_systolic_winograd_emulation/matrix_mult/device/RTL/float_dspmul/float_dspmul --family="Arria 10" --part=10AX115S2F45I1SG
Info: float_dspmul.fp_functions_0: /home/neo/intelFPGA_pro/19.3/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/neo/intelFPGA_pro/19.3/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPMul 8 23
Info: float_dspmul.fp_functions_0: /home/neo/intelFPGA_pro/19.3/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/neo/intelFPGA_pro/19.3/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 1 FPMul 8 23
Info: float_dspmul: "Transforming system: float_dspmul"
Info: float_dspmul: "Naming system components in system: float_dspmul"
Info: float_dspmul: "Processing generation queue"
Info: float_dspmul: "Generating: float_dspmul"
Info: float_dspmul: "Generating: float_dspmul_altera_fp_functions_191_ooot5vq"
Info: fp_functions_0: /home/neo/intelFPGA_pro/19.3/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/neo/intelFPGA_pro/19.3/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name float_dspmul_altera_fp_functions_191_ooot5vq -noChanValid -enableHardFP 1 -printMachineReadable -lang VHDL -correctRounding -speedgrade 1 FPMul 8 23
Info: fp_functions_0: Latency on Arria 10 is 3 cycles
Info: fp_functions_0: DSP Blocks Used: 2
Info: fp_functions_0: LUTs Used: 0
Info: fp_functions_0: Memory Bits Used: 0
Info: fp_functions_0: Memory Blocks Used: 0
Info: float_dspmul: Done "float_dspmul" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in float_dspmul. No files generated.
Info: Finished: Generate IP Core Documentation
