15:06:00 DEBUG : Logs will be stored at '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev4/template/vitis/IDE.log'.
15:06:01 INFO  : Launching XSCT server: xsct -n  -interactive /mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev4/template/vitis/temp_xsdb_launch_script.tcl
15:06:01 INFO  : Registering command handlers for Vitis TCF services
15:06:01 INFO  : Platform repository initialization has completed.
15:06:03 INFO  : XSCT server has started successfully.
15:06:03 INFO  : Successfully done setting XSCT server connection channel  
15:06:03 INFO  : plnx-install-location is set to ''
15:06:03 INFO  : Successfully done query RDI_DATADIR 
15:06:03 INFO  : Successfully done setting workspace for the tool. 
15:07:19 INFO  : Result from executing command 'getProjects': design_1_wrapper
15:07:19 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
15:07:19 WARN  : An unexpected exception occurred in the module 'platform project logging'
15:07:19 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
15:07:32 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
15:08:06 INFO  : Result from executing command 'getProjects': design_1_wrapper
15:08:06 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev4/template/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/mnt/hdd1/tools/xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
15:08:09 INFO  : Checking for BSP changes to sync application flags for project 'mult_adder_test'...
15:08:52 INFO  : Projects exported to '/mnt/ssd1/2024/Huins-ssd1/easysoc-pynq/sogang/export/vivado_template_rev4/template/vitis_export_archive.ide.zip'
15:09:11 DEBUG : Logs will be stored at 'C:/template/vitis/IDE.log'.
15:12:10 DEBUG : Logs will be stored at 'C:/template/vitis/IDE.log'.
15:13:20 DEBUG : Logs will be stored at 'C:/template/vitis/IDE.log'.
15:17:20 DEBUG : Logs will be stored at 'C:/template/vitis/IDE.log'.
15:20:06 DEBUG : Logs will be stored at 'C:/template/vitis/IDE.log'.
15:39:50 DEBUG : Logs will be stored at 'C:/template/vitis/IDE.log'.
15:39:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\template\vitis\temp_xsdb_launch_script.tcl
15:39:54 INFO  : XSCT server has started successfully.
15:39:54 INFO  : plnx-install-location is set to ''
15:39:54 INFO  : Successfully done setting XSCT server connection channel  
15:39:54 INFO  : Successfully done setting workspace for the tool. 
15:39:54 INFO  : Registering command handlers for Vitis TCF services
15:39:54 INFO  : Platform repository initialization has completed.
15:39:55 INFO  : Successfully done query RDI_DATADIR 
15:45:36 INFO  : Result from executing command 'getProjects': design_1_wrapper
15:45:36 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|C:/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
15:45:37 INFO  : Checking for BSP changes to sync application flags for project 'mult_adder_test'...
15:45:46 INFO  : Updating application flags with new BSP settings...
15:45:47 INFO  : Successfully updated application flags for project mult_adder_test.
15:51:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:51:21 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:51:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:47 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BAA22C' is selected.
15:51:47 INFO  : 'jtag frequency' command is executed.
15:51:47 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:51:47 INFO  : Context for 'APU' is selected.
15:51:47 INFO  : System reset is completed.
15:51:50 INFO  : 'after 3000' command is executed.
15:51:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA22C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA22C-14710093-0"}' command is executed.
15:51:55 INFO  : Device configured successfully with "C:/template/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit"
15:51:55 INFO  : Context for 'APU' is selected.
15:51:55 INFO  : Hardware design and registers information is loaded from 'C:/template/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:51:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:55 INFO  : Context for 'APU' is selected.
15:51:55 INFO  : Boot mode is read from the target.
15:51:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:51:56 INFO  : The application 'C:/template/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:51:56 INFO  : 'set bp_51_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:51:57 INFO  : 'con -block -timeout 60' command is executed.
15:51:57 INFO  : 'bpremove $bp_51_56_fsbl_bp' command is executed.
15:51:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:51:58 INFO  : The application 'C:/template/vitis/mult_adder_test/Debug/mult_adder_test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:51:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA22C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA22C-14710093-0"}
fpga -file C:/template/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/template/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_51_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template/vitis/mult_adder_test/Debug/mult_adder_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:58 INFO  : 'con' command is executed.
15:51:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:51:58 INFO  : Launch script is exported to file 'C:\template\vitis\mult_adder_test_system\_ide\scripts\debugger_mult_adder_test-default.tcl'
15:53:15 INFO  : Disconnected from the channel tcfchan#2.
15:53:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:16 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BAA22C' is selected.
15:53:16 INFO  : 'jtag frequency' command is executed.
15:53:16 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:53:16 INFO  : Context for 'APU' is selected.
15:53:16 INFO  : System reset is completed.
15:53:19 INFO  : 'after 3000' command is executed.
15:53:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA22C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA22C-14710093-0"}' command is executed.
15:53:24 INFO  : Device configured successfully with "C:/template/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit"
15:53:24 INFO  : Context for 'APU' is selected.
15:53:24 INFO  : Hardware design and registers information is loaded from 'C:/template/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:53:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:24 INFO  : Context for 'APU' is selected.
15:53:24 INFO  : Boot mode is read from the target.
15:53:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:53:25 INFO  : The application 'C:/template/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:53:25 INFO  : 'set bp_53_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:53:25 INFO  : 'con -block -timeout 60' command is executed.
15:53:25 INFO  : 'bpremove $bp_53_25_fsbl_bp' command is executed.
15:53:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:53:26 INFO  : The application 'C:/template/vitis/mult_adder_test/Debug/mult_adder_test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:53:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA22C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA22C-14710093-0"}
fpga -file C:/template/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/template/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_53_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template/vitis/mult_adder_test/Debug/mult_adder_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:26 INFO  : 'con' command is executed.
15:53:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:53:26 INFO  : Launch script is exported to file 'C:\template\vitis\mult_adder_test_system\_ide\scripts\debugger_mult_adder_test-default.tcl'
15:58:46 INFO  : Disconnected from the channel tcfchan#3.
15:58:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:47 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BAA22C' is selected.
15:58:47 INFO  : 'jtag frequency' command is executed.
15:58:47 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:58:47 INFO  : Context for 'APU' is selected.
15:58:47 INFO  : System reset is completed.
15:58:50 INFO  : 'after 3000' command is executed.
15:58:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA22C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA22C-14710093-0"}' command is executed.
15:58:55 INFO  : Device configured successfully with "C:/template/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit"
15:58:55 INFO  : Context for 'APU' is selected.
15:58:55 INFO  : Hardware design and registers information is loaded from 'C:/template/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:58:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:55 INFO  : Context for 'APU' is selected.
15:58:55 INFO  : Boot mode is read from the target.
15:58:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:58:56 INFO  : The application 'C:/template/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:58:56 INFO  : 'set bp_58_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:58:57 INFO  : 'con -block -timeout 60' command is executed.
15:58:57 INFO  : 'bpremove $bp_58_56_fsbl_bp' command is executed.
15:58:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:58:58 INFO  : The application 'C:/template/vitis/mult_adder_test/Debug/mult_adder_test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:58:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA22C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA22C-14710093-0"}
fpga -file C:/template/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/template/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_58_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template/vitis/mult_adder_test/Debug/mult_adder_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:58 INFO  : 'con' command is executed.
15:58:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:58:58 INFO  : Launch script is exported to file 'C:\template\vitis\mult_adder_test_system\_ide\scripts\debugger_mult_adder_test-default.tcl'
16:01:03 INFO  : Disconnected from the channel tcfchan#4.
16:01:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:01:13 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:01:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:26 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BAA22C' is selected.
16:01:26 INFO  : 'jtag frequency' command is executed.
16:01:26 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:01:26 INFO  : Context for 'APU' is selected.
16:01:26 INFO  : System reset is completed.
16:01:29 INFO  : 'after 3000' command is executed.
16:01:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA22C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA22C-14710093-0"}' command is executed.
16:01:34 INFO  : Device configured successfully with "C:/template/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit"
16:01:34 INFO  : Context for 'APU' is selected.
16:01:34 INFO  : Hardware design and registers information is loaded from 'C:/template/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:01:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:34 INFO  : Context for 'APU' is selected.
16:01:34 INFO  : Boot mode is read from the target.
16:01:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:01:35 INFO  : The application 'C:/template/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:01:35 INFO  : 'set bp_1_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:01:35 INFO  : 'con -block -timeout 60' command is executed.
16:01:35 INFO  : 'bpremove $bp_1_35_fsbl_bp' command is executed.
16:01:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:01:36 INFO  : The application 'C:/template/vitis/mult_adder_test/Debug/mult_adder_test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:01:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA22C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA22C-14710093-0"}
fpga -file C:/template/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/template/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_1_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template/vitis/mult_adder_test/Debug/mult_adder_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:36 INFO  : 'con' command is executed.
16:01:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:01:36 INFO  : Launch script is exported to file 'C:\template\vitis\mult_adder_test_system\_ide\scripts\debugger_mult_adder_test-default.tcl'
16:07:53 INFO  : Disconnected from the channel tcfchan#5.
16:07:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:08:03 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:08:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:16 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BAA22C' is selected.
16:08:16 INFO  : 'jtag frequency' command is executed.
16:08:16 INFO  : Sourcing of 'C:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:08:16 INFO  : Context for 'APU' is selected.
16:08:17 INFO  : System reset is completed.
16:08:20 INFO  : 'after 3000' command is executed.
16:08:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA22C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA22C-14710093-0"}' command is executed.
16:08:24 INFO  : Device configured successfully with "C:/template/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit"
16:08:24 INFO  : Context for 'APU' is selected.
16:08:24 INFO  : Hardware design and registers information is loaded from 'C:/template/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:08:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:24 INFO  : Context for 'APU' is selected.
16:08:24 INFO  : Boot mode is read from the target.
16:08:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:08:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:08:25 INFO  : The application 'C:/template/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:08:25 INFO  : 'set bp_8_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:08:26 INFO  : 'con -block -timeout 60' command is executed.
16:08:26 INFO  : 'bpremove $bp_8_25_fsbl_bp' command is executed.
16:08:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:08:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:08:27 INFO  : The application 'C:/template/vitis/mult_adder_test/Debug/mult_adder_test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:08:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA22C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA22C-14710093-0"}
fpga -file C:/template/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/template/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_8_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/template/vitis/mult_adder_test/Debug/mult_adder_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:08:27 INFO  : 'con' command is executed.
16:08:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:08:27 INFO  : Launch script is exported to file 'C:\template\vitis\mult_adder_test_system\_ide\scripts\debugger_mult_adder_test-default.tcl'
20:09:21 DEBUG : Logs will be stored at 'D:/template_for1/vitis/IDE.log'.
20:09:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\template_for1\vitis\temp_xsdb_launch_script.tcl
20:09:29 INFO  : XSCT server has started successfully.
20:09:29 INFO  : plnx-install-location is set to ''
20:09:29 INFO  : Successfully done setting XSCT server connection channel  
20:09:29 INFO  : Successfully done setting workspace for the tool. 
20:09:34 INFO  : Registering command handlers for Vitis TCF services
20:09:35 WARN  : Failed to identify the type of project 'RemoteSystemsTempFiles'. Skipping...
20:09:35 WARN  : The following projects could not be identified as Vitis projects and will not be managed by the tool:
	RemoteSystemsTempFiles
20:09:36 INFO  : Platform repository initialization has completed.
20:09:37 INFO  : Successfully done query RDI_DATADIR 
20:11:06 INFO  : Result from executing command 'getProjects': design_1_wrapper
20:11:06 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:11:11 INFO  : Checking for BSP changes to sync application flags for project 'mult_adder_test'...
20:12:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:03 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BAA81F' is selected.
20:12:03 INFO  : 'jtag frequency' command is executed.
20:12:03 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:12:03 INFO  : Context for 'APU' is selected.
20:12:04 INFO  : System reset is completed.
20:12:07 INFO  : 'after 3000' command is executed.
20:12:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA81F" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA81F-14710093-0"}' command is executed.
20:12:12 INFO  : Device configured successfully with "D:/template_for1/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit"
20:12:12 INFO  : Context for 'APU' is selected.
20:12:12 INFO  : Hardware design and registers information is loaded from 'D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:12:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:12 INFO  : Context for 'APU' is selected.
20:12:12 INFO  : Boot mode is read from the target.
20:12:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:12:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:12:13 INFO  : The application 'D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:12:13 INFO  : 'set bp_12_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:12:14 INFO  : 'con -block -timeout 60' command is executed.
20:12:15 INFO  : 'bpremove $bp_12_13_fsbl_bp' command is executed.
20:12:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:12:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:12:16 INFO  : The application 'D:/template_for1/vitis/mult_adder_test/Debug/mult_adder_test.elf' is downloaded to processor 'psu_cortexa53_0'.
20:12:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA81F" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA81F-14710093-0"}
fpga -file D:/template_for1/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_12_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/template_for1/vitis/mult_adder_test/Debug/mult_adder_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:12:16 INFO  : 'con' command is executed.
20:12:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:12:16 INFO  : Launch script is exported to file 'D:\template_for1\vitis\mult_adder_test_system\_ide\scripts\debugger_mult_adder_test-default.tcl'
20:12:44 INFO  : Checking for BSP changes to sync application flags for project 'mult_adder_test'...
20:13:59 INFO  : Disconnected from the channel tcfchan#2.
20:14:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:01 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BAA81F' is selected.
20:14:01 INFO  : 'jtag frequency' command is executed.
20:14:01 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:14:01 INFO  : Context for 'APU' is selected.
20:14:01 INFO  : System reset is completed.
20:14:04 INFO  : 'after 3000' command is executed.
20:14:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA81F" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA81F-14710093-0"}' command is executed.
20:14:09 INFO  : Device configured successfully with "D:/template_for1/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit"
20:14:09 INFO  : Context for 'APU' is selected.
20:14:09 INFO  : Hardware design and registers information is loaded from 'D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:14:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:09 INFO  : Context for 'APU' is selected.
20:14:09 INFO  : Boot mode is read from the target.
20:14:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:14:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:14:10 INFO  : The application 'D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:14:10 INFO  : 'set bp_14_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:14:11 INFO  : 'con -block -timeout 60' command is executed.
20:14:11 INFO  : 'bpremove $bp_14_10_fsbl_bp' command is executed.
20:14:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:14:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:14:12 INFO  : The application 'D:/template_for1/vitis/mult_adder_test/Debug/mult_adder_test.elf' is downloaded to processor 'psu_cortexa53_0'.
20:14:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA81F" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA81F-14710093-0"}
fpga -file D:/template_for1/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_14_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/template_for1/vitis/mult_adder_test/Debug/mult_adder_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:14:12 INFO  : 'con' command is executed.
20:14:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:14:12 INFO  : Launch script is exported to file 'D:\template_for1\vitis\mult_adder_test_system\_ide\scripts\debugger_mult_adder_test-default.tcl'
20:15:04 INFO  : Checking for BSP changes to sync application flags for project 'mult_adder_test'...
20:15:12 INFO  : Disconnected from the channel tcfchan#3.
20:15:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:15:22 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:16:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:18 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BAA81F' is selected.
20:16:18 INFO  : 'jtag frequency' command is executed.
20:16:18 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:16:18 INFO  : Context for 'APU' is selected.
20:16:18 INFO  : System reset is completed.
20:16:21 INFO  : 'after 3000' command is executed.
20:16:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA81F" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA81F-14710093-0"}' command is executed.
20:16:26 INFO  : Device configured successfully with "D:/template_for1/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit"
20:16:26 INFO  : Context for 'APU' is selected.
20:16:26 INFO  : Hardware design and registers information is loaded from 'D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:16:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:26 INFO  : Context for 'APU' is selected.
20:16:26 INFO  : Boot mode is read from the target.
20:16:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:16:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:16:27 INFO  : The application 'D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:16:27 INFO  : 'set bp_16_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:16:27 INFO  : 'con -block -timeout 60' command is executed.
20:16:27 INFO  : 'bpremove $bp_16_27_fsbl_bp' command is executed.
20:16:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:16:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:16:28 INFO  : The application 'D:/template_for1/vitis/mult_adder_test/Debug/mult_adder_test.elf' is downloaded to processor 'psu_cortexa53_0'.
20:16:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA81F" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA81F-14710093-0"}
fpga -file D:/template_for1/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_16_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/template_for1/vitis/mult_adder_test/Debug/mult_adder_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:16:28 INFO  : 'con' command is executed.
20:16:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:16:28 INFO  : Launch script is exported to file 'D:\template_for1\vitis\mult_adder_test_system\_ide\scripts\debugger_mult_adder_test-default.tcl'
20:24:11 INFO  : Checking for BSP changes to sync application flags for project 'mult_adder_test'...
20:24:18 INFO  : Disconnected from the channel tcfchan#4.
20:24:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:19 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BAA111' is selected.
20:24:19 INFO  : 'jtag frequency' command is executed.
20:24:19 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:24:19 INFO  : Context for 'APU' is selected.
20:24:20 INFO  : System reset is completed.
20:24:23 INFO  : 'after 3000' command is executed.
20:24:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA111" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA111-14710093-0"}' command is executed.
20:24:27 INFO  : Device configured successfully with "D:/template_for1/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit"
20:24:27 INFO  : Context for 'APU' is selected.
20:24:27 INFO  : Hardware design and registers information is loaded from 'D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:24:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:28 INFO  : Context for 'APU' is selected.
20:24:28 INFO  : Boot mode is read from the target.
20:24:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:24:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:24:28 INFO  : The application 'D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:24:28 INFO  : 'set bp_24_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:24:29 INFO  : 'con -block -timeout 60' command is executed.
20:24:29 INFO  : 'bpremove $bp_24_28_fsbl_bp' command is executed.
20:24:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:24:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:24:30 INFO  : The application 'D:/template_for1/vitis/mult_adder_test/Debug/mult_adder_test.elf' is downloaded to processor 'psu_cortexa53_0'.
20:24:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA111" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA111-14710093-0"}
fpga -file D:/template_for1/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_24_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/template_for1/vitis/mult_adder_test/Debug/mult_adder_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:24:31 INFO  : 'con' command is executed.
20:24:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:24:31 INFO  : Launch script is exported to file 'D:\template_for1\vitis\mult_adder_test_system\_ide\scripts\debugger_mult_adder_test-default.tcl'
20:32:23 INFO  : Checking for BSP changes to sync application flags for project 'mult_adder_test'...
20:32:30 INFO  : Disconnected from the channel tcfchan#5.
20:32:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:31 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BAA111' is selected.
20:32:31 INFO  : 'jtag frequency' command is executed.
20:32:31 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:32:31 INFO  : Context for 'APU' is selected.
20:32:32 INFO  : System reset is completed.
20:32:35 INFO  : 'after 3000' command is executed.
20:32:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA111" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA111-14710093-0"}' command is executed.
20:32:39 INFO  : Device configured successfully with "D:/template_for1/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit"
20:32:40 INFO  : Context for 'APU' is selected.
20:32:40 INFO  : Hardware design and registers information is loaded from 'D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:32:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:40 INFO  : Context for 'APU' is selected.
20:32:40 INFO  : Boot mode is read from the target.
20:32:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:32:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:32:40 INFO  : The application 'D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:32:40 INFO  : 'set bp_32_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:32:41 INFO  : 'con -block -timeout 60' command is executed.
20:32:42 INFO  : 'bpremove $bp_32_40_fsbl_bp' command is executed.
20:32:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:32:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:32:43 INFO  : The application 'D:/template_for1/vitis/mult_adder_test/Debug/mult_adder_test.elf' is downloaded to processor 'psu_cortexa53_0'.
20:32:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA111" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA111-14710093-0"}
fpga -file D:/template_for1/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_32_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/template_for1/vitis/mult_adder_test/Debug/mult_adder_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:32:43 INFO  : 'con' command is executed.
20:32:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:32:43 INFO  : Launch script is exported to file 'D:\template_for1\vitis\mult_adder_test_system\_ide\scripts\debugger_mult_adder_test-default.tcl'
20:39:33 INFO  : Checking for BSP changes to sync application flags for project 'mult_adder_test'...
20:39:53 INFO  : Disconnected from the channel tcfchan#6.
20:39:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:55 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BAA111' is selected.
20:39:55 INFO  : 'jtag frequency' command is executed.
20:39:55 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:39:55 INFO  : Context for 'APU' is selected.
20:39:56 INFO  : System reset is completed.
20:39:59 INFO  : 'after 3000' command is executed.
20:39:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA111" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA111-14710093-0"}' command is executed.
20:40:03 INFO  : Device configured successfully with "D:/template_for1/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit"
20:40:04 INFO  : Context for 'APU' is selected.
20:40:04 INFO  : Hardware design and registers information is loaded from 'D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:40:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:04 INFO  : Context for 'APU' is selected.
20:40:04 INFO  : Boot mode is read from the target.
20:40:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:40:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:40:04 INFO  : The application 'D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:40:04 INFO  : 'set bp_40_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:40:04 INFO  : 'con -block -timeout 60' command is executed.
20:40:05 INFO  : 'bpremove $bp_40_4_fsbl_bp' command is executed.
20:40:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:40:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:40:06 INFO  : The application 'D:/template_for1/vitis/mult_adder_test/Debug/mult_adder_test.elf' is downloaded to processor 'psu_cortexa53_0'.
20:40:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA111" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA111-14710093-0"}
fpga -file D:/template_for1/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_40_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/template_for1/vitis/mult_adder_test/Debug/mult_adder_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:40:06 INFO  : 'con' command is executed.
20:40:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:40:06 INFO  : Launch script is exported to file 'D:\template_for1\vitis\mult_adder_test_system\_ide\scripts\debugger_mult_adder_test-default.tcl'
20:52:08 INFO  : Checking for BSP changes to sync application flags for project 'mult_adder_test'...
20:52:14 INFO  : Disconnected from the channel tcfchan#7.
20:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:15 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BAA111' is selected.
20:52:15 INFO  : 'jtag frequency' command is executed.
20:52:15 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:52:15 INFO  : Context for 'APU' is selected.
20:52:16 INFO  : System reset is completed.
20:52:19 INFO  : 'after 3000' command is executed.
20:52:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA111" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA111-14710093-0"}' command is executed.
20:52:23 INFO  : Device configured successfully with "D:/template_for1/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit"
20:52:23 INFO  : Context for 'APU' is selected.
20:52:23 INFO  : Hardware design and registers information is loaded from 'D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:52:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:24 INFO  : Context for 'APU' is selected.
20:52:24 INFO  : Boot mode is read from the target.
20:52:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:52:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:52:24 INFO  : The application 'D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:52:24 INFO  : 'set bp_52_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:52:24 INFO  : 'con -block -timeout 60' command is executed.
20:52:24 INFO  : 'bpremove $bp_52_24_fsbl_bp' command is executed.
20:52:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:52:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:52:26 INFO  : The application 'D:/template_for1/vitis/mult_adder_test/Debug/mult_adder_test.elf' is downloaded to processor 'psu_cortexa53_0'.
20:52:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA111" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA111-14710093-0"}
fpga -file D:/template_for1/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_52_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/template_for1/vitis/mult_adder_test/Debug/mult_adder_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:52:26 INFO  : 'con' command is executed.
20:52:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:52:26 INFO  : Launch script is exported to file 'D:\template_for1\vitis\mult_adder_test_system\_ide\scripts\debugger_mult_adder_test-default.tcl'
20:53:28 INFO  : Disconnected from the channel tcfchan#8.
20:53:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:30 INFO  : Jtag cable 'Digilent JTAG-HS2 210249BAA111' is selected.
20:53:30 INFO  : 'jtag frequency' command is executed.
20:53:30 INFO  : Sourcing of 'D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:53:30 INFO  : Context for 'APU' is selected.
20:53:30 INFO  : System reset is completed.
20:53:33 INFO  : 'after 3000' command is executed.
20:53:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA111" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA111-14710093-0"}' command is executed.
20:53:38 INFO  : Device configured successfully with "D:/template_for1/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit"
20:53:38 INFO  : Context for 'APU' is selected.
20:53:38 INFO  : Hardware design and registers information is loaded from 'D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:53:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:38 INFO  : Context for 'APU' is selected.
20:53:38 INFO  : Boot mode is read from the target.
20:53:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:53:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:53:38 INFO  : The application 'D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:53:39 INFO  : 'set bp_53_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:53:39 INFO  : 'con -block -timeout 60' command is executed.
20:53:39 INFO  : 'bpremove $bp_53_38_fsbl_bp' command is executed.
20:53:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:53:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:53:40 INFO  : The application 'D:/template_for1/vitis/mult_adder_test/Debug/mult_adder_test.elf' is downloaded to processor 'psu_cortexa53_0'.
20:53:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 210249BAA111" && level==0 && jtag_device_ctx=="jsn-JTAG-HS2-210249BAA111-14710093-0"}
fpga -file D:/template_for1/vitis/mult_adder_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/template_for1/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_53_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/template_for1/vitis/mult_adder_test/Debug/mult_adder_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:53:40 INFO  : 'con' command is executed.
20:53:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:53:40 INFO  : Launch script is exported to file 'D:\template_for1\vitis\mult_adder_test_system\_ide\scripts\debugger_mult_adder_test-default.tcl'
21:40:24 INFO  : Disconnected from the channel tcfchan#9.
12:33:11 DEBUG : Logs will be stored at 'D:/template_for1/vitis/IDE.log'.
12:33:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\template_for1\vitis\temp_xsdb_launch_script.tcl
12:33:24 INFO  : Registering command handlers for Vitis TCF services
12:33:24 INFO  : Platform repository initialization has completed.
12:33:26 INFO  : XSCT server has started successfully.
12:33:39 INFO  : plnx-install-location is set to ''
12:33:39 INFO  : Successfully done setting XSCT server connection channel  
12:33:39 INFO  : Successfully done query RDI_DATADIR 
12:33:39 INFO  : Successfully done setting workspace for the tool. 
