<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE concept PUBLIC "-//OASIS//DTD DITA Concept//EN" "concept.dtd">
<concept xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic concept/concept " ditaarch:DITAArchVersion="1.2" id="aum1476822476683" xml:lang="en-us">
  
  <title class="- topic/title ">L1 data-side memory system</title>

  <shortdesc class="- topic/shortdesc ">The L1 data memory system has the following features:</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>

    
  </prolog>
  <conbody class="- topic/body  concept/conbody ">

    <section class="- topic/section ">
      <ul class="- topic/ul ">
        
        
        <li class="- topic/li "><term class="- topic/term ">Virtually Indexed, Physically Tagged</term> (VIPT), which behaves as a <term class="- topic/term ">Physically Indexed, Physically Tagged</term> (PIPT) 4-way set-associative L1 data cache.</li>
        <li class="- topic/li ">Fixed cache line length of 64 bytes.</li>
        
        <li class="- topic/li ">Pseudo-LRU cache replacement policy.</li>
        <li class="- topic/li "><ph class="- topic/ph ">256-bit</ph> write interface from the L2 memory system.</li>
        <li class="- topic/li "><ph class="- topic/ph ">256-bit</ph>
          <term keyref="read">read</term> interface from the L2 memory system.</li>
        <li class="- topic/li "><ph class="- topic/ph ">Two 128-bit</ph>
           paths from the data L1 memory system to the datapath.</li>
        <li class="- topic/li "><ph class="- topic/ph ">256-bit</ph> write
          path from the datapath to the L1 memory system.</li>
      </ul>

    </section>
  </conbody>
</concept>
