part=xck26-sfvc784-2LV-c

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
syn.file=D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp
tb.file=D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/test_myip_v1_0_HLS-1.cpp
syn.top=sobel_hls
clock=10ns