#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c075e39e30 .scope module, "DOF_stage_tb" "DOF_stage_tb" 2 10;
 .timescale -9 -12;
P_000001c075e3e290 .param/l "CLK_PERIOD" 0 2 32, +C4<00000000000000000000000000001010>;
v000001c075ea87d0_0 .net "A_data", 31 0, L_000001c075e6b510;  1 drivers
v000001c075ea8690_0 .net "BS", 1 0, v000001c075e24300_0;  1 drivers
v000001c075ea8e10_0 .net "B_data", 31 0, L_000001c075e6a430;  1 drivers
v000001c075ea9d10_0 .net "BusA", 31 0, L_000001c075e6a070;  1 drivers
v000001c075ea8910_0 .net "BusB", 31 0, L_000001c075e6bc90;  1 drivers
v000001c075ea9db0_0 .net "DR", 4 0, L_000001c075e6b010;  1 drivers
v000001c075ea8ff0_0 .net "FS", 4 0, v000001c075e243a0_0;  1 drivers
v000001c075ea9ef0_0 .net "MD", 1 0, v000001c075e246c0_0;  1 drivers
v000001c075ea8eb0_0 .net "MW", 0 0, v000001c075e24940_0;  1 drivers
v000001c075ea8f50_0 .var "PC_1", 31 0;
v000001c075ea9090_0 .net "PS", 0 0, v000001c075e65fb0_0;  1 drivers
v000001c075e6bbf0_0 .net "RW", 0 0, v000001c075e66410_0;  1 drivers
v000001c075e6b1f0_0 .net "SH", 4 0, L_000001c075e69fd0;  1 drivers
v000001c075e6af70_0 .var "WB_addr", 4 0;
v000001c075e6b330_0 .var "WB_data", 31 0;
v000001c075e6b650_0 .var "WB_en", 0 0;
v000001c075e6be70_0 .var "clk", 0 0;
v000001c075e6a4d0_0 .net "extended_imm", 31 0, L_000001c075e6b0b0;  1 drivers
v000001c075e6ba10_0 .var "instruction", 31 0;
v000001c075e6b290_0 .var "rst", 0 0;
S_000001c075e3b260 .scope module, "dut" "DOF_stage" 2 35, 3 1 0, S_000001c075e39e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "PC_1";
    .port_info 4 /INPUT 32 "WB_data";
    .port_info 5 /INPUT 5 "WB_addr";
    .port_info 6 /INPUT 1 "WB_en";
    .port_info 7 /OUTPUT 32 "A_data";
    .port_info 8 /OUTPUT 32 "B_data";
    .port_info 9 /OUTPUT 32 "BusA";
    .port_info 10 /OUTPUT 32 "BusB";
    .port_info 11 /OUTPUT 32 "extended_imm";
    .port_info 12 /OUTPUT 1 "RW";
    .port_info 13 /OUTPUT 2 "MD";
    .port_info 14 /OUTPUT 1 "MW";
    .port_info 15 /OUTPUT 2 "BS";
    .port_info 16 /OUTPUT 1 "PS";
    .port_info 17 /OUTPUT 5 "FS";
    .port_info 18 /OUTPUT 5 "DR";
    .port_info 19 /OUTPUT 5 "SH";
L_000001c075e02d30 .functor BUFZ 32, v000001c075e6ba10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c075e66910_0 .net "A_data", 31 0, L_000001c075e6b510;  alias, 1 drivers
v000001c075e679f0_0 .net "BS", 1 0, v000001c075e24300_0;  alias, 1 drivers
v000001c075e67810_0 .net "B_data", 31 0, L_000001c075e6a430;  alias, 1 drivers
v000001c075e66e10_0 .net "BusA", 31 0, L_000001c075e6a070;  alias, 1 drivers
v000001c075e676d0_0 .net "BusB", 31 0, L_000001c075e6bc90;  alias, 1 drivers
v000001c075e67a90_0 .net "CS", 0 0, v000001c075e248a0_0;  1 drivers
v000001c075e67e50_0 .net "DR", 4 0, L_000001c075e6b010;  alias, 1 drivers
v000001c075e67b30_0 .net "FS", 4 0, v000001c075e243a0_0;  alias, 1 drivers
v000001c075e67db0_0 .net "IMM", 14 0, L_000001c075e6a610;  1 drivers
v000001c075e662d0_0 .net "IR", 31 0, L_000001c075e02d30;  1 drivers
v000001c075e667d0_0 .net "MA", 0 0, v000001c075e24440_0;  1 drivers
v000001c075e66870_0 .net "MB", 0 0, v000001c075e244e0_0;  1 drivers
v000001c075e67c70_0 .net "MD", 1 0, v000001c075e246c0_0;  alias, 1 drivers
v000001c075e66cd0_0 .net "MW", 0 0, v000001c075e24940_0;  alias, 1 drivers
v000001c075e67bd0_0 .net "PC_1", 31 0, v000001c075ea8f50_0;  1 drivers
v000001c075ea9f90_0 .net "PS", 0 0, v000001c075e65fb0_0;  alias, 1 drivers
v000001c075ea8b90_0 .net "RW", 0 0, v000001c075e66410_0;  alias, 1 drivers
v000001c075ea9810_0 .net "SA", 4 0, L_000001c075e6a250;  1 drivers
v000001c075ea8410_0 .net "SB", 4 0, L_000001c075e6bdd0;  1 drivers
v000001c075ea9630_0 .net "SH", 4 0, L_000001c075e69fd0;  alias, 1 drivers
v000001c075ea8cd0_0 .net "WB_addr", 4 0, v000001c075e6af70_0;  1 drivers
v000001c075ea94f0_0 .net "WB_data", 31 0, v000001c075e6b330_0;  1 drivers
v000001c075ea91d0_0 .net "WB_en", 0 0, v000001c075e6b650_0;  1 drivers
v000001c075ea8730_0 .net "clk", 0 0, v000001c075e6be70_0;  1 drivers
v000001c075ea8c30_0 .net "extended_imm", 31 0, L_000001c075e6b0b0;  alias, 1 drivers
v000001c075ea93b0_0 .net "instruction", 31 0, v000001c075e6ba10_0;  1 drivers
v000001c075ea9e50_0 .net "opcode", 6 0, L_000001c075e6b3d0;  1 drivers
v000001c075ea8190_0 .net "rst", 0 0, v000001c075e6b290_0;  1 drivers
L_000001c075e6b010 .part L_000001c075e02d30, 20, 5;
L_000001c075e6a250 .part L_000001c075e02d30, 15, 5;
L_000001c075e6bdd0 .part L_000001c075e02d30, 10, 5;
L_000001c075e6a610 .part L_000001c075e02d30, 0, 15;
L_000001c075e69fd0 .part L_000001c075e02d30, 0, 5;
L_000001c075e6b3d0 .part L_000001c075e02d30, 25, 7;
S_000001c075dbd4a0 .scope module, "const_unit" "constantUnit" 3 82, 4 1 0, S_000001c075e3b260;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "IMM";
    .port_info 1 /INPUT 1 "CS";
    .port_info 2 /OUTPUT 32 "out";
v000001c075e24f80_0 .net "CS", 0 0, v000001c075e248a0_0;  alias, 1 drivers
v000001c075e24620_0 .net "IMM", 14 0, L_000001c075e6a610;  alias, 1 drivers
v000001c075e24800_0 .net *"_ivl_1", 0 0, L_000001c075e6a6b0;  1 drivers
v000001c075e24b20_0 .net *"_ivl_2", 16 0, L_000001c075e6a890;  1 drivers
v000001c075e24bc0_0 .net *"_ivl_4", 31 0, L_000001c075e6b790;  1 drivers
L_000001c075eaa268 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c075e250c0_0 .net/2u *"_ivl_6", 16 0, L_000001c075eaa268;  1 drivers
v000001c075e241c0_0 .net *"_ivl_8", 31 0, L_000001c075e6bb50;  1 drivers
v000001c075e24260_0 .net "out", 31 0, L_000001c075e6b0b0;  alias, 1 drivers
L_000001c075e6a6b0 .part L_000001c075e6a610, 14, 1;
LS_000001c075e6a890_0_0 .concat [ 1 1 1 1], L_000001c075e6a6b0, L_000001c075e6a6b0, L_000001c075e6a6b0, L_000001c075e6a6b0;
LS_000001c075e6a890_0_4 .concat [ 1 1 1 1], L_000001c075e6a6b0, L_000001c075e6a6b0, L_000001c075e6a6b0, L_000001c075e6a6b0;
LS_000001c075e6a890_0_8 .concat [ 1 1 1 1], L_000001c075e6a6b0, L_000001c075e6a6b0, L_000001c075e6a6b0, L_000001c075e6a6b0;
LS_000001c075e6a890_0_12 .concat [ 1 1 1 1], L_000001c075e6a6b0, L_000001c075e6a6b0, L_000001c075e6a6b0, L_000001c075e6a6b0;
LS_000001c075e6a890_0_16 .concat [ 1 0 0 0], L_000001c075e6a6b0;
LS_000001c075e6a890_1_0 .concat [ 4 4 4 4], LS_000001c075e6a890_0_0, LS_000001c075e6a890_0_4, LS_000001c075e6a890_0_8, LS_000001c075e6a890_0_12;
LS_000001c075e6a890_1_4 .concat [ 1 0 0 0], LS_000001c075e6a890_0_16;
L_000001c075e6a890 .concat [ 16 1 0 0], LS_000001c075e6a890_1_0, LS_000001c075e6a890_1_4;
L_000001c075e6b790 .concat [ 15 17 0 0], L_000001c075e6a610, L_000001c075e6a890;
L_000001c075e6bb50 .concat [ 15 17 0 0], L_000001c075e6a610, L_000001c075eaa268;
L_000001c075e6b0b0 .functor MUXZ 32, L_000001c075e6bb50, L_000001c075e6b790, v000001c075e248a0_0, C4<>;
S_000001c075dbd630 .scope module, "i_decoder" "instructionDecoder" 3 89, 5 1 0, S_000001c075e3b260;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "RW";
    .port_info 2 /OUTPUT 2 "MD";
    .port_info 3 /OUTPUT 1 "MW";
    .port_info 4 /OUTPUT 2 "BS";
    .port_info 5 /OUTPUT 1 "PS";
    .port_info 6 /OUTPUT 5 "FS";
    .port_info 7 /OUTPUT 1 "MB";
    .port_info 8 /OUTPUT 1 "MA";
    .port_info 9 /OUTPUT 1 "CS";
v000001c075e24300_0 .var "BS", 1 0;
v000001c075e248a0_0 .var "CS", 0 0;
v000001c075e243a0_0 .var "FS", 4 0;
v000001c075e24440_0 .var "MA", 0 0;
v000001c075e244e0_0 .var "MB", 0 0;
v000001c075e246c0_0 .var "MD", 1 0;
v000001c075e24940_0 .var "MW", 0 0;
v000001c075e65fb0_0 .var "PS", 0 0;
v000001c075e66410_0 .var "RW", 0 0;
v000001c075e66050_0 .net "opcode", 6 0, L_000001c075e6b3d0;  alias, 1 drivers
E_000001c075e3e0d0 .event anyedge, v000001c075e66050_0;
S_000001c075dee7f0 .scope module, "mux_a" "muxA" 3 103, 6 1 0, S_000001c075e3b260;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A_data";
    .port_info 1 /INPUT 32 "PC_1";
    .port_info 2 /INPUT 1 "MA";
    .port_info 3 /OUTPUT 32 "out";
v000001c075e67310_0 .net "A_data", 31 0, L_000001c075e6b510;  alias, 1 drivers
v000001c075e66af0_0 .net "MA", 0 0, v000001c075e24440_0;  alias, 1 drivers
v000001c075e66ff0_0 .net "PC_1", 31 0, v000001c075ea8f50_0;  alias, 1 drivers
v000001c075e660f0_0 .net "out", 31 0, L_000001c075e6a070;  alias, 1 drivers
L_000001c075e6a070 .functor MUXZ 32, L_000001c075e6b510, v000001c075ea8f50_0, v000001c075e24440_0, C4<>;
S_000001c075dee980 .scope module, "mux_b" "muxB" 3 111, 7 1 0, S_000001c075e3b260;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "B_data";
    .port_info 1 /INPUT 32 "constant";
    .port_info 2 /INPUT 1 "MB";
    .port_info 3 /OUTPUT 32 "out";
v000001c075e665f0_0 .net "B_data", 31 0, L_000001c075e6a430;  alias, 1 drivers
v000001c075e66370_0 .net "MB", 0 0, v000001c075e244e0_0;  alias, 1 drivers
v000001c075e66d70_0 .net "constant", 31 0, L_000001c075e6b0b0;  alias, 1 drivers
v000001c075e67130_0 .net "out", 31 0, L_000001c075e6bc90;  alias, 1 drivers
L_000001c075e6bc90 .functor MUXZ 32, L_000001c075e6a430, L_000001c075e6b0b0, v000001c075e244e0_0, C4<>;
S_000001c075dc5630 .scope module, "reg_file" "registerFile" 3 69, 8 1 0, S_000001c075e3b260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "A_addr";
    .port_info 3 /INPUT 5 "B_addr";
    .port_info 4 /INPUT 5 "D_addr";
    .port_info 5 /INPUT 32 "D_data";
    .port_info 6 /INPUT 1 "D_write";
    .port_info 7 /OUTPUT 32 "A_data";
    .port_info 8 /OUTPUT 32 "B_data";
v000001c075e67450_0 .net "A_addr", 4 0, L_000001c075e6a250;  alias, 1 drivers
v000001c075e66eb0_0 .net "A_data", 31 0, L_000001c075e6b510;  alias, 1 drivers
v000001c075e66190_0 .net "B_addr", 4 0, L_000001c075e6bdd0;  alias, 1 drivers
v000001c075e66550_0 .net "B_data", 31 0, L_000001c075e6a430;  alias, 1 drivers
v000001c075e67090_0 .net "D_addr", 4 0, v000001c075e6af70_0;  alias, 1 drivers
v000001c075e67950_0 .net "D_data", 31 0, v000001c075e6b330_0;  alias, 1 drivers
v000001c075e66230_0 .net "D_write", 0 0, v000001c075e6b650_0;  alias, 1 drivers
L_000001c075eaa0b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c075e669b0_0 .net/2u *"_ivl_0", 4 0, L_000001c075eaa0b8;  1 drivers
L_000001c075eaa148 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c075e671d0_0 .net *"_ivl_11", 1 0, L_000001c075eaa148;  1 drivers
L_000001c075eaa190 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c075e67270_0 .net/2u *"_ivl_14", 4 0, L_000001c075eaa190;  1 drivers
v000001c075e678b0_0 .net *"_ivl_16", 0 0, L_000001c075e6a9d0;  1 drivers
L_000001c075eaa1d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c075e66a50_0 .net/2u *"_ivl_18", 31 0, L_000001c075eaa1d8;  1 drivers
v000001c075e673b0_0 .net *"_ivl_2", 0 0, L_000001c075e6b8d0;  1 drivers
v000001c075e66c30_0 .net *"_ivl_20", 31 0, L_000001c075e6bab0;  1 drivers
v000001c075e674f0_0 .net *"_ivl_22", 6 0, L_000001c075e6b6f0;  1 drivers
L_000001c075eaa220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c075e66b90_0 .net *"_ivl_25", 1 0, L_000001c075eaa220;  1 drivers
L_000001c075eaa100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c075e67770_0 .net/2u *"_ivl_4", 31 0, L_000001c075eaa100;  1 drivers
v000001c075e67590_0 .net *"_ivl_6", 31 0, L_000001c075e6b970;  1 drivers
v000001c075e66690_0 .net *"_ivl_8", 6 0, L_000001c075e6b470;  1 drivers
v000001c075e67d10_0 .net "clk", 0 0, v000001c075e6be70_0;  alias, 1 drivers
v000001c075e66730_0 .var/i "i", 31 0;
v000001c075e67630 .array "registers", 31 0, 31 0;
v000001c075e66f50_0 .net "rst", 0 0, v000001c075e6b290_0;  alias, 1 drivers
E_000001c075e3e590 .event posedge, v000001c075e66f50_0, v000001c075e67d10_0;
L_000001c075e6b8d0 .cmp/eq 5, L_000001c075e6a250, L_000001c075eaa0b8;
L_000001c075e6b970 .array/port v000001c075e67630, L_000001c075e6b470;
L_000001c075e6b470 .concat [ 5 2 0 0], L_000001c075e6a250, L_000001c075eaa148;
L_000001c075e6b510 .functor MUXZ 32, L_000001c075e6b970, L_000001c075eaa100, L_000001c075e6b8d0, C4<>;
L_000001c075e6a9d0 .cmp/eq 5, L_000001c075e6bdd0, L_000001c075eaa190;
L_000001c075e6bab0 .array/port v000001c075e67630, L_000001c075e6b6f0;
L_000001c075e6b6f0 .concat [ 5 2 0 0], L_000001c075e6bdd0, L_000001c075eaa220;
L_000001c075e6a430 .functor MUXZ 32, L_000001c075e6bab0, L_000001c075eaa1d8, L_000001c075e6a9d0, C4<>;
S_000001c075dc57c0 .scope task, "initialize_registers" "initialize_registers" 2 65, 2 65 0, S_000001c075e39e30;
 .timescale -9 -12;
TD_DOF_stage_tb.initialize_registers ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c075e67630, 4, 0;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c075e67630, 4, 0;
    %pushi/vec4 1450744508, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c075e67630, 4, 0;
    %pushi/vec4 2596069104, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c075e67630, 4, 0;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c075e67630, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c075e67630, 4, 0;
    %pushi/vec4 2147483647, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c075e67630, 4, 0;
    %pushi/vec4 2863311530, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c075e67630, 4, 0;
    %pushi/vec4 1431655765, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c075e67630, 4, 0;
    %end;
S_000001c075dc40f0 .scope task, "test_muxA" "test_muxA" 2 157, 2 157 0, S_000001c075e39e30;
 .timescale -9 -12;
v000001c075ea9950_0 .var "expected_busA", 31 0;
v000001c075ea9270_0 .var "opcode", 6 0;
v000001c075ea9450_0 .var "pc_1_val", 31 0;
v000001c075ea96d0_0 .var "reg_A", 4 0;
TD_DOF_stage_tb.test_muxA ;
    %load/vec4 v000001c075ea9450_0;
    %store/vec4 v000001c075ea8f50_0, 0, 32;
    %load/vec4 v000001c075ea9270_0;
    %concati/vec4 0, 0, 5;
    %load/vec4 v000001c075ea96d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 15;
    %store/vec4 v000001c075e6ba10_0, 0, 32;
    %delay 1000, 0;
    %load/vec4 v000001c075ea9d10_0;
    %load/vec4 v000001c075ea9950_0;
    %cmp/ne;
    %jmp/0xz  T_1.0, 6;
    %vpi_call 2 169 "$display", "ERROR: BusA = %h, expected %h for opcode %h", v000001c075ea9d10_0, v000001c075ea9950_0, v000001c075ea9270_0 {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 171 "$display", "PASS: BusA = %h as expected for opcode %h", v000001c075ea9d10_0, v000001c075ea9270_0 {0 0 0};
T_1.1 ;
    %end;
S_000001c075dc4280 .scope task, "test_muxB" "test_muxB" 2 176, 2 176 0, S_000001c075e39e30;
 .timescale -9 -12;
v000001c075ea9590_0 .var "expected_busB", 31 0;
v000001c075ea80f0_0 .var "imm_val", 14 0;
v000001c075ea9130_0 .var "opcode", 6 0;
v000001c075ea84b0_0 .var "reg_A", 4 0;
v000001c075ea9310_0 .var "reg_B", 4 0;
TD_DOF_stage_tb.test_muxB ;
    %load/vec4 v000001c075ea9130_0;
    %cmpi/e 2, 0, 7;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v000001c075ea9130_0;
    %concati/vec4 1, 0, 5;
    %load/vec4 v000001c075ea84b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c075ea9310_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 10;
    %store/vec4 v000001c075e6ba10_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001c075ea9130_0;
    %cmpi/e 34, 0, 7;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v000001c075ea9130_0;
    %concati/vec4 1, 0, 5;
    %load/vec4 v000001c075ea84b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c075ea80f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c075e6ba10_0, 0, 32;
T_2.4 ;
T_2.3 ;
    %delay 1000, 0;
    %load/vec4 v000001c075e244e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %pushi/vec4 21623, 0, 32; draw_string_vec4
    %pushi/vec4 1865249381, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1734964084, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 25970, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 1416131173, 0, 32; draw_string_vec4
    %pushi/vec4 1697477221, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1734964084, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 25970, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %vpi_call 2 194 "$display", "DEBUG: opcode=%h, reg_A=%d, format=%s", v000001c075ea9130_0, v000001c075ea84b0_0, S<0,vec4,u112> {1 0 0};
    %load/vec4 v000001c075e244e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %vpi_call 2 198 "$display", "DEBUG: reg_B=%d", v000001c075ea9310_0 {0 0 0};
    %jmp T_2.9;
T_2.8 ;
    %vpi_call 2 200 "$display", "DEBUG: imm_val=%h", v000001c075ea80f0_0 {0 0 0};
T_2.9 ;
    %vpi_call 2 203 "$display", "DEBUG: instruction=%h", v000001c075e6ba10_0 {0 0 0};
    %vpi_call 2 204 "$display", "DEBUG: MB=%b from decoder", v000001c075e244e0_0 {0 0 0};
    %vpi_call 2 205 "$display", "DEBUG: CS=%b from decoder", v000001c075e248a0_0 {0 0 0};
    %vpi_call 2 206 "$display", "DEBUG: B_data=%h from register file", v000001c075ea8e10_0 {0 0 0};
    %vpi_call 2 207 "$display", "DEBUG: extended_imm=%h from constant unit", v000001c075e6a4d0_0 {0 0 0};
    %vpi_call 2 208 "$display", "DEBUG: BusB=%h from muxB", v000001c075ea8910_0 {0 0 0};
    %load/vec4 v000001c075ea8910_0;
    %load/vec4 v000001c075ea9590_0;
    %cmp/ne;
    %jmp/0xz  T_2.10, 6;
    %vpi_call 2 211 "$display", "ERROR: BusB = %h, expected %h for opcode %h", v000001c075ea8910_0, v000001c075ea9590_0, v000001c075ea9130_0 {0 0 0};
    %jmp T_2.11;
T_2.10 ;
    %vpi_call 2 213 "$display", "PASS: BusB = %h as expected for opcode %h", v000001c075ea8910_0, v000001c075ea9130_0 {0 0 0};
T_2.11 ;
    %end;
S_000001c075df1e70 .scope task, "test_register_read" "test_register_read" 2 134, 2 134 0, S_000001c075e39e30;
 .timescale -9 -12;
v000001c075ea85f0_0 .var "expected_A", 31 0;
v000001c075ea8870_0 .var "expected_B", 31 0;
v000001c075ea89b0_0 .var "reg_A", 4 0;
v000001c075ea9770_0 .var "reg_B", 4 0;
TD_DOF_stage_tb.test_register_read ;
    %pushi/vec4 0, 0, 7;
    %concati/vec4 0, 0, 5;
    %load/vec4 v000001c075ea89b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c075ea9770_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 10;
    %store/vec4 v000001c075e6ba10_0, 0, 32;
    %delay 1000, 0;
    %load/vec4 v000001c075ea87d0_0;
    %load/vec4 v000001c075ea85f0_0;
    %cmp/ne;
    %jmp/0xz  T_3.12, 6;
    %vpi_call 2 145 "$display", "ERROR: A_data = %h, expected %h for reg %d", v000001c075ea87d0_0, v000001c075ea85f0_0, v000001c075ea89b0_0 {0 0 0};
    %jmp T_3.13;
T_3.12 ;
    %vpi_call 2 147 "$display", "PASS: A_data = %h as expected for reg %d", v000001c075ea87d0_0, v000001c075ea89b0_0 {0 0 0};
T_3.13 ;
    %load/vec4 v000001c075ea8e10_0;
    %load/vec4 v000001c075ea8870_0;
    %cmp/ne;
    %jmp/0xz  T_3.14, 6;
    %vpi_call 2 150 "$display", "ERROR: B_data = %h, expected %h for reg %d", v000001c075ea8e10_0, v000001c075ea8870_0, v000001c075ea9770_0 {0 0 0};
    %jmp T_3.15;
T_3.14 ;
    %vpi_call 2 152 "$display", "PASS: B_data = %h as expected for reg %d", v000001c075ea8e10_0, v000001c075ea9770_0 {0 0 0};
T_3.15 ;
    %end;
S_000001c075df2000 .scope task, "test_register_write" "test_register_write" 2 218, 2 218 0, S_000001c075e39e30;
 .timescale -9 -12;
v000001c075ea8af0_0 .var "dest_reg", 4 0;
v000001c075ea98b0_0 .var "expected_value", 31 0;
v000001c075ea99f0_0 .var "write_data", 31 0;
E_000001c075e3e950 .event posedge, v000001c075e67d10_0;
TD_DOF_stage_tb.test_register_write ;
    %load/vec4 v000001c075ea8af0_0;
    %store/vec4 v000001c075e6af70_0, 0, 5;
    %load/vec4 v000001c075ea99f0_0;
    %store/vec4 v000001c075e6b330_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e6b650_0, 0, 1;
    %wait E_000001c075e3e950;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e6b650_0, 0, 1;
    %load/vec4 v000001c075ea8af0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c075e67630, 4;
    %load/vec4 v000001c075ea98b0_0;
    %cmp/ne;
    %jmp/0xz  T_4.16, 6;
    %load/vec4 v000001c075ea8af0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c075e67630, 4;
    %vpi_call 2 235 "$display", "ERROR: Register %d = %h, expected %h after write", v000001c075ea8af0_0, S<0,vec4,u32>, v000001c075ea98b0_0 {1 0 0};
    %jmp T_4.17;
T_4.16 ;
    %vpi_call 2 238 "$display", "PASS: Register %d = %h as expected after write", v000001c075ea8af0_0, v000001c075ea98b0_0 {0 0 0};
T_4.17 ;
    %end;
S_000001c075d660e0 .scope task, "verify_control_signals" "verify_control_signals" 2 81, 2 81 0, S_000001c075e39e30;
 .timescale -9 -12;
v000001c075ea8230_0 .var "exp_BS", 1 0;
v000001c075ea8370_0 .var "exp_CS", 0 0;
v000001c075ea82d0_0 .var "exp_FS", 4 0;
v000001c075ea8a50_0 .var "exp_MA", 0 0;
v000001c075ea9a90_0 .var "exp_MB", 0 0;
v000001c075ea8d70_0 .var "exp_MD", 1 0;
v000001c075ea9b30_0 .var "exp_MW", 0 0;
v000001c075ea9bd0_0 .var "exp_PS", 0 0;
v000001c075ea8550_0 .var "exp_RW", 0 0;
v000001c075ea9c70_0 .var "opcode", 6 0;
TD_DOF_stage_tb.verify_control_signals ;
    %load/vec4 v000001c075ea9c70_0;
    %concati/vec4 0, 0, 25;
    %store/vec4 v000001c075e6ba10_0, 0, 32;
    %delay 1000, 0;
    %load/vec4 v000001c075e6bbf0_0;
    %load/vec4 v000001c075ea8550_0;
    %cmp/ne;
    %jmp/0xz  T_5.18, 6;
    %vpi_call 2 99 "$display", "ERROR: RW = %b, expected %b for opcode %h", v000001c075e6bbf0_0, v000001c075ea8550_0, v000001c075ea9c70_0 {0 0 0};
    %jmp T_5.19;
T_5.18 ;
    %vpi_call 2 101 "$display", "PASS: RW = %b as expected for opcode %h", v000001c075e6bbf0_0, v000001c075ea9c70_0 {0 0 0};
T_5.19 ;
    %load/vec4 v000001c075ea9ef0_0;
    %load/vec4 v000001c075ea8d70_0;
    %cmp/ne;
    %jmp/0xz  T_5.20, 6;
    %vpi_call 2 104 "$display", "ERROR: MD = %b, expected %b for opcode %h", v000001c075ea9ef0_0, v000001c075ea8d70_0, v000001c075ea9c70_0 {0 0 0};
    %jmp T_5.21;
T_5.20 ;
    %vpi_call 2 106 "$display", "PASS: MD = %b as expected for opcode %h", v000001c075ea9ef0_0, v000001c075ea9c70_0 {0 0 0};
T_5.21 ;
    %load/vec4 v000001c075ea8eb0_0;
    %load/vec4 v000001c075ea9b30_0;
    %cmp/ne;
    %jmp/0xz  T_5.22, 6;
    %vpi_call 2 109 "$display", "ERROR: MW = %b, expected %b for opcode %h", v000001c075ea8eb0_0, v000001c075ea9b30_0, v000001c075ea9c70_0 {0 0 0};
    %jmp T_5.23;
T_5.22 ;
    %vpi_call 2 111 "$display", "PASS: MW = %b as expected for opcode %h", v000001c075ea8eb0_0, v000001c075ea9c70_0 {0 0 0};
T_5.23 ;
    %load/vec4 v000001c075ea8690_0;
    %load/vec4 v000001c075ea8230_0;
    %cmp/ne;
    %jmp/0xz  T_5.24, 6;
    %vpi_call 2 114 "$display", "ERROR: BS = %b, expected %b for opcode %h", v000001c075ea8690_0, v000001c075ea8230_0, v000001c075ea9c70_0 {0 0 0};
    %jmp T_5.25;
T_5.24 ;
    %vpi_call 2 116 "$display", "PASS: BS = %b as expected for opcode %h", v000001c075ea8690_0, v000001c075ea9c70_0 {0 0 0};
T_5.25 ;
    %load/vec4 v000001c075ea9090_0;
    %load/vec4 v000001c075ea9bd0_0;
    %cmp/ne;
    %jmp/0xz  T_5.26, 6;
    %vpi_call 2 119 "$display", "ERROR: PS = %b, expected %b for opcode %h", v000001c075ea9090_0, v000001c075ea9bd0_0, v000001c075ea9c70_0 {0 0 0};
    %jmp T_5.27;
T_5.26 ;
    %vpi_call 2 121 "$display", "PASS: PS = %b as expected for opcode %h", v000001c075ea9090_0, v000001c075ea9c70_0 {0 0 0};
T_5.27 ;
    %load/vec4 v000001c075ea8ff0_0;
    %load/vec4 v000001c075ea82d0_0;
    %cmp/ne;
    %jmp/0xz  T_5.28, 6;
    %vpi_call 2 124 "$display", "ERROR: FS = %b, expected %b for opcode %h", v000001c075ea8ff0_0, v000001c075ea82d0_0, v000001c075ea9c70_0 {0 0 0};
    %jmp T_5.29;
T_5.28 ;
    %vpi_call 2 126 "$display", "PASS: FS = %b as expected for opcode %h", v000001c075ea8ff0_0, v000001c075ea9c70_0 {0 0 0};
T_5.29 ;
    %end;
    .scope S_000001c075dc5630;
T_6 ;
    %wait E_000001c075e3e590;
    %load/vec4 v000001c075e66f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c075e66730_0, 0, 32;
T_6.2 ;
    %load/vec4 v000001c075e66730_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c075e66730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c075e67630, 0, 4;
    %load/vec4 v000001c075e66730_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c075e66730_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001c075e66230_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v000001c075e67090_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000001c075e67950_0;
    %load/vec4 v000001c075e67090_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c075e67630, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c075dbd630;
T_7 ;
    %wait E_000001c075e3e0d0;
    %load/vec4 v000001c075e66050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 101, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 7;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 7;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 7;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 98, 0, 7;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 101, 0, 7;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 7;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 7;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 7;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 97, 0, 7;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 7;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 7;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 7;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e66410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075e246c0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c075e24300_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e65fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e24940_0, 0, 1;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000001c075e243a0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e244e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e24440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e248a0_0, 0, 1;
    %jmp T_7.26;
T_7.26 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c075e39e30;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e6be70_0, 0, 1;
T_8.0 ;
    %delay 5000, 0;
    %load/vec4 v000001c075e6be70_0;
    %inv;
    %store/vec4 v000001c075e6be70_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000001c075e39e30;
T_9 ;
    %vpi_call 2 247 "$dumpfile", "DOF_stage_tb.vcd" {0 0 0};
    %vpi_call 2 248 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c075e39e30 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075e6b290_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c075e6ba10_0, 0, 32;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v000001c075ea8f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c075e6b330_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c075e6af70_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e6b650_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075e6b290_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 263 "$display", "=== DOF Stage Unit Test ===" {0 0 0};
    %fork TD_DOF_stage_tb.initialize_registers, S_000001c075dc57c0;
    %join;
    %vpi_call 2 268 "$display", "\012=== Testing Register File Read Operations ===" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c075ea89b0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001c075ea9770_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000001c075ea85f0_0, 0, 32;
    %pushi/vec4 1450744508, 0, 32;
    %store/vec4 v000001c075ea8870_0, 0, 32;
    %fork TD_DOF_stage_tb.test_register_read, S_000001c075df1e70;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c075ea89b0_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001c075ea9770_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c075ea85f0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001c075ea8870_0, 0, 32;
    %fork TD_DOF_stage_tb.test_register_read, S_000001c075df1e70;
    %join;
    %vpi_call 2 272 "$display", "\012=== Testing Control Signal Decoding ===" {0 0 0};
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000001c075ea9c70_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075ea8550_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075ea8d70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea9b30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075ea8230_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea9bd0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001c075ea82d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea8a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea9a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea8370_0, 0, 1;
    %fork TD_DOF_stage_tb.verify_control_signals, S_000001c075d660e0;
    %join;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v000001c075ea9c70_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075ea8550_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c075ea8d70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea9b30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075ea8230_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea9bd0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c075ea82d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea8a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea9a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea8370_0, 0, 1;
    %fork TD_DOF_stage_tb.verify_control_signals, S_000001c075d660e0;
    %join;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v000001c075ea9c70_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea8550_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075ea8d70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075ea9b30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075ea8230_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea9bd0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c075ea82d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea8a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea9a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea8370_0, 0, 1;
    %fork TD_DOF_stage_tb.verify_control_signals, S_000001c075d660e0;
    %join;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v000001c075ea9c70_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea8550_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075ea8d70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea9b30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c075ea8230_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea9bd0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c075ea82d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea8a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075ea9a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075ea8370_0, 0, 1;
    %fork TD_DOF_stage_tb.verify_control_signals, S_000001c075d660e0;
    %join;
    %pushi/vec4 96, 0, 7;
    %store/vec4 v000001c075ea9c70_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea8550_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075ea8d70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea9b30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c075ea8230_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075ea9bd0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c075ea82d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea8a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075ea9a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075ea8370_0, 0, 1;
    %fork TD_DOF_stage_tb.verify_control_signals, S_000001c075d660e0;
    %join;
    %pushi/vec4 68, 0, 7;
    %store/vec4 v000001c075ea9c70_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea8550_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075ea8d70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea9b30_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c075ea8230_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea9bd0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c075ea82d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea8a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075ea9a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075ea8370_0, 0, 1;
    %fork TD_DOF_stage_tb.verify_control_signals, S_000001c075d660e0;
    %join;
    %pushi/vec4 101, 0, 7;
    %store/vec4 v000001c075ea9c70_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c075ea8550_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c075ea8d70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea9b30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c075ea8230_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea9bd0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001c075ea82d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea8a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea9a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c075ea8370_0, 0, 1;
    %fork TD_DOF_stage_tb.verify_control_signals, S_000001c075d660e0;
    %join;
    %vpi_call 2 294 "$display", "\012=== Testing MuxA Functionality ===" {0 0 0};
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000001c075ea9270_0, 0, 7;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c075ea96d0_0, 0, 5;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v000001c075ea9450_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000001c075ea9950_0, 0, 32;
    %fork TD_DOF_stage_tb.test_muxA, S_000001c075dc40f0;
    %join;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v000001c075ea9270_0, 0, 7;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c075ea96d0_0, 0, 5;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v000001c075ea9450_0, 0, 32;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v000001c075ea9950_0, 0, 32;
    %fork TD_DOF_stage_tb.test_muxA, S_000001c075dc40f0;
    %join;
    %vpi_call 2 301 "$display", "\012=== Testing MuxB Functionality ===" {0 0 0};
    %pushi/vec4 1450744508, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c075e67630, 4, 0;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000001c075ea9130_0, 0, 7;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c075ea84b0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001c075ea9310_0, 0, 5;
    %pushi/vec4 171, 0, 15;
    %store/vec4 v000001c075ea80f0_0, 0, 15;
    %pushi/vec4 1450744508, 0, 32;
    %store/vec4 v000001c075ea9590_0, 0, 32;
    %fork TD_DOF_stage_tb.test_muxB, S_000001c075dc4280;
    %join;
    %pushi/vec4 34, 0, 7;
    %store/vec4 v000001c075ea9130_0, 0, 7;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c075ea84b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c075ea9310_0, 0, 5;
    %pushi/vec4 24747, 0, 15;
    %store/vec4 v000001c075ea80f0_0, 0, 15;
    %pushi/vec4 4294926507, 0, 32;
    %store/vec4 v000001c075ea9590_0, 0, 32;
    %fork TD_DOF_stage_tb.test_muxB, S_000001c075dc4280;
    %join;
    %pushi/vec4 98, 0, 7;
    %store/vec4 v000001c075ea9130_0, 0, 7;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c075ea84b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c075ea9310_0, 0, 5;
    %pushi/vec4 24747, 0, 15;
    %store/vec4 v000001c075ea80f0_0, 0, 15;
    %pushi/vec4 24747, 0, 32;
    %store/vec4 v000001c075ea9590_0, 0, 32;
    %fork TD_DOF_stage_tb.test_muxB, S_000001c075dc4280;
    %join;
    %vpi_call 2 317 "$display", "\012=== Testing Register File Write Operations ===" {0 0 0};
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001c075ea8af0_0, 0, 5;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v000001c075ea99f0_0, 0, 32;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v000001c075ea98b0_0, 0, 32;
    %fork TD_DOF_stage_tb.test_register_write, S_000001c075df2000;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c075ea8af0_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001c075ea99f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c075ea98b0_0, 0, 32;
    %fork TD_DOF_stage_tb.test_register_write, S_000001c075df2000;
    %join;
    %vpi_call 2 322 "$display", "\012=== DOF Stage Unit Test Complete ===" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 324 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "DOF_stage_tb.v";
    "./../DOF_stage.v";
    "./../constantUnit.v";
    "./../instructionDecoder.v";
    "./../muxA.v";
    "./../muxB.v";
    "./../registerFile.v";
