Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 12 12:49:25 2022
| Host         : DESKTOP-6FS0B1R running 64-bit major release  (build 9200)
| Command      : report_methodology -file four_bit_compare_methodology_drc_routed.rpt -pb four_bit_compare_methodology_drc_routed.pb -rpx four_bit_compare_methodology_drc_routed.rpx
| Design       : four_bit_compare
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 1          |
| TIMING-20 | Warning  | Non-clocked latch            | 3          |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell C_reg[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) C_reg[1]/CLR, C_reg[2]/CLR, C_reg[0]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch C_reg[0] cannot be properly analyzed as its control pin C_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch C_reg[1] cannot be properly analyzed as its control pin C_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch C_reg[2] cannot be properly analyzed as its control pin C_reg[2]/G is not reached by a timing clock
Related violations: <none>


