{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667395369497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667395369503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 15:22:49 2022 " "Processing started: Wed Nov 02 15:22:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667395369503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667395369503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Altera_Tutorial -c Altera_Tutorial " "Command: quartus_map --read_settings_files=on --write_settings_files=off Altera_Tutorial -c Altera_Tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667395369503 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667395369856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667395369856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_9_to_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_9_to_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_9_to_8-behave " "Found design unit 1: bit_9_to_8-behave" {  } { { "bit_9_to_8.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/bit_9_to_8.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378392 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_9_to_8 " "Found entity 1: bit_9_to_8" {  } { { "bit_9_to_8.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/bit_9_to_8.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667395378392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_tx-behave " "Found design unit 1: my_tx-behave" {  } { { "my_tx.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/my_tx.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378393 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_tx " "Found entity 1: my_tx" {  } { { "my_tx.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/my_tx.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667395378393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor_Ctrl-behave " "Found design unit 1: Motor_Ctrl-behave" {  } { { "Motor_Ctrl.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Motor_Ctrl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378395 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motor_Ctrl " "Found entity 1: Motor_Ctrl" {  } { { "Motor_Ctrl.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Motor_Ctrl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667395378395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_motor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_Motor-RTL " "Found design unit 1: PWM_Motor-RTL" {  } { { "PWM_Motor.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/PWM_Motor.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378396 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_Motor " "Found entity 1: PWM_Motor" {  } { { "PWM_Motor.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/PWM_Motor.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667395378396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_tutorial_schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file altera_tutorial_schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_Tutorial_Schematic " "Found entity 1: Altera_Tutorial_Schematic" {  } { { "Altera_Tutorial_Schematic.bdf" "" { Schematic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667395378398 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RX_ALTERA.vhd " "Can't analyze file -- file RX_ALTERA.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1667395378401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx-behave " "Found design unit 1: rx-behave" {  } { { "rx.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/rx.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378403 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "rx.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/rx.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667395378403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boud_rate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boud_rate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOUD_RATE-behave " "Found design unit 1: BOUD_RATE-behave" {  } { { "BOUD_RATE.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/BOUD_RATE.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378404 ""} { "Info" "ISGN_ENTITY_NAME" "1 BOUD_RATE " "Found entity 1: BOUD_RATE" {  } { { "BOUD_RATE.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/BOUD_RATE.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667395378404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led-behave " "Found design unit 1: led-behave" {  } { { "led.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/led.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378406 ""} { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/led.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667395378406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_ctrl_example.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pwm_ctrl_example.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_ctrl_example " "Found entity 1: PWM_ctrl_example" {  } { { "PWM_ctrl_example.bdf" "" { Schematic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/PWM_ctrl_example.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667395378407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MT-behave " "Found design unit 1: MT-behave" {  } { { "MT.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/MT.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378408 ""} { "Info" "ISGN_ENTITY_NAME" "1 MT " "Found entity 1: MT" {  } { { "MT.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/MT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667395378408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Altera_Tutorial_Schematic " "Elaborating entity \"Altera_Tutorial_Schematic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667395378440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_tx my_tx:inst " "Elaborating entity \"my_tx\" for hierarchy \"my_tx:inst\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst" { Schematic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 328 808 944 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667395378441 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr my_tx.vhd(14) " "VHDL Process Statement warning at my_tx.vhd(14): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_tx.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/my_tx.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667395378442 "|Altera_Tutorial_Schematic|my_tx:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOUD_RATE BOUD_RATE:3 " "Elaborating entity \"BOUD_RATE\" for hierarchy \"BOUD_RATE:3\"" {  } { { "Altera_Tutorial_Schematic.bdf" "3" { Schematic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 104 296 400 152 "3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667395378442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_9_to_8 bit_9_to_8:inst20 " "Elaborating entity \"bit_9_to_8\" for hierarchy \"bit_9_to_8:inst20\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst20" { Schematic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 800 568 776 880 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667395378443 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pmod_temp_sensor_tcn75a.vhd 2 1 " "Using design file pmod_temp_sensor_tcn75a.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pmod_temp_sensor_tcn75a-behavior " "Found design unit 1: pmod_temp_sensor_tcn75a-behavior" {  } { { "pmod_temp_sensor_tcn75a.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/pmod_temp_sensor_tcn75a.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378453 ""} { "Info" "ISGN_ENTITY_NAME" "1 pmod_temp_sensor_tcn75a " "Found entity 1: pmod_temp_sensor_tcn75a" {  } { { "pmod_temp_sensor_tcn75a.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/pmod_temp_sensor_tcn75a.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378453 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667395378453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pmod_temp_sensor_tcn75a pmod_temp_sensor_tcn75a:inst11 " "Elaborating entity \"pmod_temp_sensor_tcn75a\" for hierarchy \"pmod_temp_sensor_tcn75a:inst11\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst11" { Schematic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 704 288 528 816 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667395378454 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_master.vhd 2 1 " "Using design file i2c_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/i2c_master.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378465 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378465 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667395378465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master pmod_temp_sensor_tcn75a:inst11\|i2c_master:i2c_master_0 " "Elaborating entity \"i2c_master\" for hierarchy \"pmod_temp_sensor_tcn75a:inst11\|i2c_master:i2c_master_0\"" {  } { { "pmod_temp_sensor_tcn75a.vhd" "i2c_master_0" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/pmod_temp_sensor_tcn75a.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667395378466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:inst7 " "Elaborating entity \"led\" for hierarchy \"led:inst7\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst7" { Schematic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 352 312 456 432 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667395378468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motor_Ctrl Motor_Ctrl:inst13 " "Elaborating entity \"Motor_Ctrl\" for hierarchy \"Motor_Ctrl:inst13\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst13" { Schematic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 544 472 688 688 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667395378469 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LwheelF Motor_Ctrl.vhd(17) " "VHDL Process Statement warning at Motor_Ctrl.vhd(17): inferring latch(es) for signal or variable \"LwheelF\", which holds its previous value in one or more paths through the process" {  } { { "Motor_Ctrl.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667395378469 "|Altera_Tutorial_Schematic|Motor_Ctrl:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LwheelB Motor_Ctrl.vhd(17) " "VHDL Process Statement warning at Motor_Ctrl.vhd(17): inferring latch(es) for signal or variable \"LwheelB\", which holds its previous value in one or more paths through the process" {  } { { "Motor_Ctrl.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667395378469 "|Altera_Tutorial_Schematic|Motor_Ctrl:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RwheelF Motor_Ctrl.vhd(17) " "VHDL Process Statement warning at Motor_Ctrl.vhd(17): inferring latch(es) for signal or variable \"RwheelF\", which holds its previous value in one or more paths through the process" {  } { { "Motor_Ctrl.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667395378469 "|Altera_Tutorial_Schematic|Motor_Ctrl:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RwheelB Motor_Ctrl.vhd(17) " "VHDL Process Statement warning at Motor_Ctrl.vhd(17): inferring latch(es) for signal or variable \"RwheelB\", which holds its previous value in one or more paths through the process" {  } { { "Motor_Ctrl.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667395378470 "|Altera_Tutorial_Schematic|Motor_Ctrl:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RwheelB Motor_Ctrl.vhd(17) " "Inferred latch for \"RwheelB\" at Motor_Ctrl.vhd(17)" {  } { { "Motor_Ctrl.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667395378470 "|Altera_Tutorial_Schematic|Motor_Ctrl:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RwheelF Motor_Ctrl.vhd(17) " "Inferred latch for \"RwheelF\" at Motor_Ctrl.vhd(17)" {  } { { "Motor_Ctrl.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667395378470 "|Altera_Tutorial_Schematic|Motor_Ctrl:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LwheelB Motor_Ctrl.vhd(17) " "Inferred latch for \"LwheelB\" at Motor_Ctrl.vhd(17)" {  } { { "Motor_Ctrl.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667395378470 "|Altera_Tutorial_Schematic|Motor_Ctrl:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LwheelF Motor_Ctrl.vhd(17) " "Inferred latch for \"LwheelF\" at Motor_Ctrl.vhd(17)" {  } { { "Motor_Ctrl.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Motor_Ctrl.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667395378470 "|Altera_Tutorial_Schematic|Motor_Ctrl:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Motor PWM_Motor:inst9 " "Elaborating entity \"PWM_Motor\" for hierarchy \"PWM_Motor:inst9\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst9" { Schematic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 440 320 448 520 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667395378470 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fb2bin.vhd 2 1 " "Using design file fb2bin.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb2bin-behave " "Found design unit 1: fb2bin-behave" {  } { { "fb2bin.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/fb2bin.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378480 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb2bin " "Found entity 1: fb2bin" {  } { { "fb2bin.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/fb2bin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378480 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667395378480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fb2bin fb2bin:inst10 " "Elaborating entity \"fb2bin\" for hierarchy \"fb2bin:inst10\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst10" { Schematic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 560 288 456 672 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667395378481 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DATA fb2bin.vhd(15) " "VHDL Signal Declaration warning at fb2bin.vhd(15): used implicit default value for signal \"DATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fb2bin.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/fb2bin.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667395378488 "|Altera_Tutorial_Schematic|fb2bin:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx rx:5 " "Elaborating entity \"rx\" for hierarchy \"rx:5\"" {  } { { "Altera_Tutorial_Schematic.bdf" "5" { Schematic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 104 440 592 168 "5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667395378494 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bin2hex.vhd 2 1 " "Using design file bin2hex.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-behave " "Found design unit 1: bin2hex-behave" {  } { { "bin2hex.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/bin2hex.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378506 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "bin2hex.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/bin2hex.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378506 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667395378506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hex bin2hex:inst1 " "Elaborating entity \"bin2hex\" for hierarchy \"bin2hex:inst1\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst1" { Schematic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 520 1008 1192 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667395378506 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spliter.vhd 2 1 " "Using design file spliter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPLITER-behave " "Found design unit 1: SPLITER-behave" {  } { { "spliter.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/spliter.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378516 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPLITER " "Found entity 1: SPLITER" {  } { { "spliter.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/spliter.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667395378516 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667395378516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPLITER SPLITER:inst3 " "Elaborating entity \"SPLITER\" for hierarchy \"SPLITER:inst3\"" {  } { { "Altera_Tutorial_Schematic.bdf" "inst3" { Schematic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 464 816 992 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667395378516 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "my_tx.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/my_tx.vhd" 6 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1667395379049 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1667395379049 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LWheelB GND " "Pin \"LWheelB\" is stuck at GND" {  } { { "Altera_Tutorial_Schematic.bdf" "" { Schematic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 568 816 992 584 "LWheelB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667395379166 "|Altera_Tutorial_Schematic|LWheelB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LWheelF GND " "Pin \"LWheelF\" is stuck at GND" {  } { { "Altera_Tutorial_Schematic.bdf" "" { Schematic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 584 816 992 600 "LWheelF" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667395379166 "|Altera_Tutorial_Schematic|LWheelF"} { "Warning" "WMLS_MLS_STUCK_PIN" "RWheelB GND " "Pin \"RWheelB\" is stuck at GND" {  } { { "Altera_Tutorial_Schematic.bdf" "" { Schematic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 600 816 992 616 "RWheelB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667395379166 "|Altera_Tutorial_Schematic|RWheelB"} { "Warning" "WMLS_MLS_STUCK_PIN" "RWheelF GND " "Pin \"RWheelF\" is stuck at GND" {  } { { "Altera_Tutorial_Schematic.bdf" "" { Schematic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 616 816 992 632 "RWheelF" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667395379166 "|Altera_Tutorial_Schematic|RWheelF"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667395379166 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667395379237 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "my_tx:inst\|so High " "Register my_tx:inst\|so will power up to High" {  } { { "my_tx.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/my_tx.vhd" 6 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1667395379334 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1667395379334 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667395379787 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667395379908 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667395379908 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "373 " "Implemented 373 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667395379962 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667395379962 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1667395379962 ""} { "Info" "ICUT_CUT_TM_LCELLS" "334 " "Implemented 334 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667395379962 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667395379962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667395379976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 15:22:59 2022 " "Processing ended: Wed Nov 02 15:22:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667395379976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667395379976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667395379976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667395379976 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1667395381116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667395381123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 15:23:00 2022 " "Processing started: Wed Nov 02 15:23:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667395381123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1667395381123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Altera_Tutorial -c Altera_Tutorial " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Altera_Tutorial -c Altera_Tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1667395381123 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1667395381227 ""}
{ "Info" "0" "" "Project  = Altera_Tutorial" {  } {  } 0 0 "Project  = Altera_Tutorial" 0 0 "Fitter" 0 0 1667395381228 ""}
{ "Info" "0" "" "Revision = Altera_Tutorial" {  } {  } 0 0 "Revision = Altera_Tutorial" 0 0 "Fitter" 0 0 1667395381228 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1667395381311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1667395381311 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Altera_Tutorial 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Altera_Tutorial\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1667395381319 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667395381358 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667395381358 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1667395381561 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1667395381567 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667395381683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667395381683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667395381683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667395381683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667395381683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667395381683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667395381683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667395381683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667395381683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667395381683 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1667395381683 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667395381687 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667395381687 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667395381687 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667395381687 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667395381687 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667395381687 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667395381687 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667395381687 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1667395381687 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1667395381688 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1667395381688 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1667395381688 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1667395381688 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1667395381689 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Altera_Tutorial.sdc " "Synopsys Design Constraints File file not found: 'Altera_Tutorial.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1667395382424 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1667395382424 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1667395382429 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1667395382429 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1667395382429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50Mhz~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk50Mhz~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667395382466 ""}  } { { "Altera_Tutorial_Schematic.bdf" "" { Schematic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/Altera_Tutorial_Schematic.bdf" { { 120 88 256 136 "clk50Mhz" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667395382466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BOUD_RATE:3\|fout  " "Automatically promoted node BOUD_RATE:3\|fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667395382466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BOUD_RATE:3\|fout~0 " "Destination node BOUD_RATE:3\|fout~0" {  } { { "BOUD_RATE.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/BOUD_RATE.vhd" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667395382466 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1667395382466 ""}  } { { "BOUD_RATE.vhd" "" { Text "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/BOUD_RATE.vhd" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667395382466 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1667395382871 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667395382872 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667395382872 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667395382873 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667395382874 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1667395382875 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1667395382875 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1667395382875 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1667395382895 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1667395382896 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1667395382896 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d\[0\] " "Node \"d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1667395382974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d\[1\] " "Node \"d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1667395382974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d\[2\] " "Node \"d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1667395382974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d\[3\] " "Node \"d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1667395382974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d\[4\] " "Node \"d\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1667395382974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d\[5\] " "Node \"d\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1667395382974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d\[6\] " "Node \"d\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1667395382974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d\[7\] " "Node \"d\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1667395382974 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1667395382974 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667395382974 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1667395382982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1667395384103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667395384213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1667395384239 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1667395385814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667395385814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1667395386344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1667395387755 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1667395387755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1667395388304 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1667395388304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667395388307 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1667395388490 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667395388498 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667395388828 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667395388828 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667395389313 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667395390316 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1667395390574 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/output_files/Altera_Tutorial.fit.smsg " "Generated suppressed messages file C:/Users/School/Desktop/Project_Moob-main/Altera Tutorial/output_files/Altera_Tutorial.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1667395390633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5767 " "Peak virtual memory: 5767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667395391061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 15:23:11 2022 " "Processing ended: Wed Nov 02 15:23:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667395391061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667395391061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667395391061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1667395391061 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1667395392021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667395392026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 15:23:11 2022 " "Processing started: Wed Nov 02 15:23:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667395392026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1667395392026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Altera_Tutorial -c Altera_Tutorial " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Altera_Tutorial -c Altera_Tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1667395392026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1667395392309 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1667395394003 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1667395394122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667395395049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 15:23:15 2022 " "Processing ended: Wed Nov 02 15:23:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667395395049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667395395049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667395395049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1667395395049 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1667395395643 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1667395396171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667395396177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 15:23:15 2022 " "Processing started: Wed Nov 02 15:23:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667395396177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395396177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Altera_Tutorial -c Altera_Tutorial " "Command: quartus_sta Altera_Tutorial -c Altera_Tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395396177 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1667395396282 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395396444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395396444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395396479 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395396479 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Altera_Tutorial.sdc " "Synopsys Design Constraints File file not found: 'Altera_Tutorial.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395396740 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395396741 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BOUD_RATE:3\|fout BOUD_RATE:3\|fout " "create_clock -period 1.000 -name BOUD_RATE:3\|fout BOUD_RATE:3\|fout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667395396742 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50Mhz clk50Mhz " "create_clock -period 1.000 -name clk50Mhz clk50Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667395396742 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esp_tx esp_tx " "create_clock -period 1.000 -name esp_tx esp_tx" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667395396742 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395396742 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395396745 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395396745 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1667395396746 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1667395396753 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1667395396759 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395396761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.877 " "Worst-case setup slack is -3.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.877            -274.931 clk50Mhz  " "   -3.877            -274.931 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.319             -58.262 BOUD_RATE:3\|fout  " "   -2.319             -58.262 BOUD_RATE:3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395396765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 BOUD_RATE:3\|fout  " "    0.340               0.000 BOUD_RATE:3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 clk50Mhz  " "    0.344               0.000 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395396768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.166 " "Worst-case recovery slack is -2.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.166              -2.166 esp_tx  " "   -2.166              -2.166 esp_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.736             -29.422 BOUD_RATE:3\|fout  " "   -1.736             -29.422 BOUD_RATE:3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395396774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.648 " "Worst-case removal slack is 1.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.648               0.000 BOUD_RATE:3\|fout  " "    1.648               0.000 BOUD_RATE:3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.980               0.000 esp_tx  " "    1.980               0.000 esp_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395396776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -186.793 clk50Mhz  " "   -3.000            -186.793 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 esp_tx  " "   -3.000              -4.403 esp_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -49.105 BOUD_RATE:3\|fout  " "   -1.403             -49.105 BOUD_RATE:3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395396781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395396781 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1667395396791 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395396812 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395397325 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395397413 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395397421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.542 " "Worst-case setup slack is -3.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.542            -242.993 clk50Mhz  " "   -3.542            -242.993 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.056             -53.159 BOUD_RATE:3\|fout  " "   -2.056             -53.159 BOUD_RATE:3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395397426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 BOUD_RATE:3\|fout  " "    0.305               0.000 BOUD_RATE:3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 clk50Mhz  " "    0.308               0.000 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395397430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.890 " "Worst-case recovery slack is -1.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.890              -1.890 esp_tx  " "   -1.890              -1.890 esp_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.517             -25.780 BOUD_RATE:3\|fout  " "   -1.517             -25.780 BOUD_RATE:3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395397435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.514 " "Worst-case removal slack is 1.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.514               0.000 BOUD_RATE:3\|fout  " "    1.514               0.000 BOUD_RATE:3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.805               0.000 esp_tx  " "    1.805               0.000 esp_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395397438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -186.793 clk50Mhz  " "   -3.000            -186.793 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 esp_tx  " "   -3.000              -4.403 esp_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -49.105 BOUD_RATE:3\|fout  " "   -1.403             -49.105 BOUD_RATE:3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395397443 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1667395397454 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395397624 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395397625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.217 " "Worst-case setup slack is -1.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.217             -46.977 clk50Mhz  " "   -1.217             -46.977 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.919             -17.230 BOUD_RATE:3\|fout  " "   -0.919             -17.230 BOUD_RATE:3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395397627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 BOUD_RATE:3\|fout  " "    0.148               0.000 BOUD_RATE:3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clk50Mhz  " "    0.151               0.000 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395397633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.571 " "Worst-case recovery slack is -0.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.571              -0.571 esp_tx  " "   -0.571              -0.571 esp_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.161              -2.566 BOUD_RATE:3\|fout  " "   -0.161              -2.566 BOUD_RATE:3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395397636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.688 " "Worst-case removal slack is 0.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.688               0.000 BOUD_RATE:3\|fout  " "    0.688               0.000 BOUD_RATE:3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.029               0.000 esp_tx  " "    1.029               0.000 esp_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395397644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -138.384 clk50Mhz  " "   -3.000            -138.384 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.091 esp_tx  " "   -3.000              -4.091 esp_tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -35.000 BOUD_RATE:3\|fout  " "   -1.000             -35.000 BOUD_RATE:3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667395397646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395397646 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395398502 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395398502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667395398552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 15:23:18 2022 " "Processing ended: Wed Nov 02 15:23:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667395398552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667395398552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667395398552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395398552 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus Prime Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667395399223 ""}
