# Specify clock signals
vlsi.inputs.clocks: [
  {name: "clock", period: "10ns", uncertainty: "0.1ns"}
]

sim.inputs:
  defines: ["CLOCK_PERIOD=10"]
  defines_meta: "append"
  options: ["-timescale=1ns/10ps"]
  options_meta: append

# Placement Constraints
vlsi.inputs.placement_constraints:
  - path: "pass"
    type: toplevel
    x: 0
    y: 0
    width: 100
    height: 100
    margins:
      left: 10
      right: 0
      top: 10
      bottom: 10

vlsi.inputs.delays: [
  {name: "in", clock: "clock", delay: "1", direction: "input"},
  {name: "out", clock: "clock", delay: "2", direction: "output"}
]
