
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.068185                       # Number of seconds simulated
sim_ticks                                 68185045000                       # Number of ticks simulated
final_tick                                68185045000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153987                       # Simulator instruction rate (inst/s)
host_op_rate                                   159573                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38153447                       # Simulator tick rate (ticks/s)
host_mem_usage                                 702204                       # Number of bytes of host memory used
host_seconds                                  1787.13                       # Real time elapsed on the host
sim_insts                                   275193551                       # Number of instructions simulated
sim_ops                                     285178058                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            22528                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            17792                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             8064                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data          3838208                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             2368                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data          3764096                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst             4096                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data          4042176                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst             5696                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data          3779456                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15484480                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        22528                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         8064                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         2368                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst         5696                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           42752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       177216                       # Number of bytes written to this memory
system.physmem.bytes_written::total            177216                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst               352                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               278                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               126                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data             59972                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                37                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data             58814                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst                64                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data             63159                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst                89                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data             59054                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                241945                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2769                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2769                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst              330395                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              260937                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              118266                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            56291053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst               34729                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            55204129                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst               60072                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data            59282442                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst               83537                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data            55429398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               227094959                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         330395                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         118266                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst          34729                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst          60072                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst          83537                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             627000                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           2599045                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                2599045                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           2599045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             330395                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             260937                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             118266                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           56291053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst              34729                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           55204129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst              60072                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data           59282442                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst              83537                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data           55429398                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              229694004                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups               34081341                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         34080438                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              580                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            34079716                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               34079324                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.998850                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    292                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                55                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              435549                       # Number of system calls
system.cpu0.numCycles                        68185046                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              8262                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     170407555                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   34081341                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          34079616                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     68167619                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1485                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          162                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     1997                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  252                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          68176785                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.499559                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.501134                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   12705      0.02%      0.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     608      0.00%      0.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                34079109     49.99%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                34084363     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            68176785                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499836                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.499192                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    7996                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5426                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 68161952                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  863                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   548                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 364                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  200                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             170409196                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  465                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   548                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    8673                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    686                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2022                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 68162025                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2831                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             170408180                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    21                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2656                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          170409779                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            783882100                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       170413334                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            170402028                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    7751                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                52                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            51                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1243                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            68158406                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           34081742                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         34077564                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        34077536                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 170406323                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 74                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                170403977                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              474                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           5369                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        13900                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     68176785                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.499443                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.707965                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              13652      0.02%      0.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            8522548     12.50%     12.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           17040326     24.99%     37.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42600259     62.48%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       68176785                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             68164627     40.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            68157896     40.00%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           34081445     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             170403977                       # Type of FU issued
system.cpu0.iq.rate                          2.499140                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         408985181                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        170411896                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    170403150                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             170403961                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        34077824                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1572                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          146                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          592                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   548                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    545                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  138                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          170406416                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              247                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             68158406                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            34081742                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                48                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    12                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           146                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           112                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          301                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 413                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            170403465                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             68157778                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              512                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           19                       # number of nop insts executed
system.cpu0.iew.exec_refs                   102239047                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                34079742                       # Number of branches executed
system.cpu0.iew.exec_forward_branches             832                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches       34078598                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches          311                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches          521                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches     34078358                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          240                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                  34081269                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.499133                       # Inst execution rate
system.cpu0.iew.wb_sent                     170403244                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    170403166                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                102239752                       # num instructions producing a value
system.cpu0.iew.wb_consumers                102249711                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.499128                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999903                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           5387                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             69                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              386                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     68175829                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.499435                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.581385                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        14613      0.02%      0.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     34080147     49.99%     50.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1266      0.00%     50.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      8521263     12.50%     62.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17038784     24.99%     87.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8519435     12.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           76      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          167      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           78      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     68175829                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           170397643                       # Number of instructions committed
system.cpu0.commit.committedOps             170401028                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                     102237984                       # Number of memory references committed
system.cpu0.commit.loads                     68156834                       # Number of loads committed
system.cpu0.commit.membars                         26                       # Number of memory barriers committed
system.cpu0.commit.branches                  34079335                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                136322083                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 154                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68163035     40.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       68156834     40.00%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      34081150     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        170401028                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   78                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   238581957                       # The number of ROB reads
system.cpu0.rob.rob_writes                  340813790                       # The number of ROB writes
system.cpu0.timesIdled                            250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           8261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  170397643                       # Number of Instructions Simulated
system.cpu0.committedOps                    170401028                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400153                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400153                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.499047                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.499047                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               170405982                       # number of integer regfile reads
system.cpu0.int_regfile_writes               68163707                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      656                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                715682805                       # number of cc regfile reads
system.cpu0.cc_regfile_writes               102240609                       # number of cc regfile writes
system.cpu0.misc_regfile_reads              105318776                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    52                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               31                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          126.214117                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           68158115                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              181                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         376564.171271                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   126.214117                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.246512                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.246512                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          150                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.292969                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        136322171                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       136322171                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     34079573                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       34079573                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     34078687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      34078687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           22                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           24                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     68158260                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        68158260                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     68158260                       # number of overall hits
system.cpu0.dcache.overall_hits::total       68158260                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          222                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          222                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2391                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2391                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2613                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2613                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2613                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2613                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      9871489                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      9871489                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    119937500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    119937500                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    129808989                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    129808989                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    129808989                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    129808989                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     34079795                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     34079795                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     34081078                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     34081078                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     68160873                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     68160873                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     68160873                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     68160873                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000007                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000070                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000070                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000038                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000038                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 44466.166667                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44466.166667                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50162.066081                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50162.066081                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49678.143513                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49678.143513                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49678.143513                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49678.143513                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu0.dcache.writebacks::total               12                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           81                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2203                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2203                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2284                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2284                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2284                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2284                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          141                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          141                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          188                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          188                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          329                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          329                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          329                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6146507                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6146507                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     10244500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10244500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     16391007                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     16391007                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     16391007                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     16391007                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000005                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000005                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 43592.248227                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43592.248227                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54492.021277                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54492.021277                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 49820.689970                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 49820.689970                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 49820.689970                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 49820.689970                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               64                       # number of replacements
system.cpu0.icache.tags.tagsinuse          287.953845                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1554                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              382                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.068063                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   287.953845                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.562410                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.562410                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          318                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.621094                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             4376                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            4376                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         1554                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1554                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         1554                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1554                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         1554                       # number of overall hits
system.cpu0.icache.overall_hits::total           1554                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          443                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          443                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          443                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           443                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          443                       # number of overall misses
system.cpu0.icache.overall_misses::total          443                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     23165498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     23165498                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     23165498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     23165498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     23165498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     23165498                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         1997                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         1997                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         1997                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         1997                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         1997                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         1997                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.221833                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.221833                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.221833                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.221833                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.221833                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.221833                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 52292.320542                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52292.320542                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 52292.320542                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52292.320542                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 52292.320542                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52292.320542                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           61                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           61                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           61                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          382                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          382                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          382                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          382                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          382                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          382                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     19978502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19978502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     19978502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19978502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     19978502                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19978502                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.191287                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.191287                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.191287                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.191287                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.191287                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.191287                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52299.743455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52299.743455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52299.743455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52299.743455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52299.743455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52299.743455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups               13879074                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          9330305                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect          1340882                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             8094058                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                7467385                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.257617                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1613400                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            443473                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        68159548                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          10990223                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      66958235                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   13879074                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           9080785                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     55713088                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                2900477                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles         2191                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          343                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                 10019820                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               264184                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          68156084                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.067301                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.347136                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                40055316     58.77%     58.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3107953      4.56%     63.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5343317      7.84%     71.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                19649498     28.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            68156084                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.203626                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.982375                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 9423120                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             39133084                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 16779958                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1368725                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles               1449006                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             1365288                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 1258                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              47821859                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 3530                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles               1449006                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                11179631                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                2942315                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      35420787                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 16290109                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               872045                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              43720183                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                212968                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                     2                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                   204                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           53408882                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            196917844                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        45781599                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             33917833                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                19491049                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            973757                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        975094                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  3834778                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             7630642                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3436139                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          1000725                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          115569                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  38596635                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded            1390968                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 34384264                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           245941                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       11933573                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     28679784                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        431954                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     68156084                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.504493                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.920522                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           49062084     71.98%     71.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8871035     13.02%     85.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5155666      7.56%     92.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5067299      7.43%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       68156084                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24549442     71.40%     71.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               32948      0.10%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6743293     19.61%     91.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3058581      8.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              34384264                       # Type of FU issued
system.cpu1.iq.rate                          0.504467                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         137170553                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         51921665                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     32670206                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              34384264                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          497802                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      2344654                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          999                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       741651                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        89759                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles               1449006                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                2408792                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               617005                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           39987622                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           651337                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              7630642                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             3436139                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            955779                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 80872                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           999                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        946939                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       450421                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts             1397360                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             33500758                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              6615770                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           883506                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           19                       # number of nop insts executed
system.cpu1.iew.exec_refs                     9579282                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 6815499                       # Number of branches executed
system.cpu1.iew.exec_forward_branches         2539406                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        2761027                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches      1138368                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches      1401038                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches      1873721                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches       887306                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   2963512                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.491505                       # Inst execution rate
system.cpu1.iew.wb_sent                      32943953                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     32670206                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 17091937                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 28672017                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.479320                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.596119                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts       11935040                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         959014                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts          1339650                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     65933973                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.425487                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.144979                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     52410740     79.49%     79.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7742145     11.74%     91.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2448558      3.71%     94.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1303312      1.98%     96.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       576126      0.87%     97.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       366884      0.56%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       528588      0.80%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       266579      0.40%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       291041      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     65933973                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            25566227                       # Number of instructions committed
system.cpu1.commit.committedOps              28054030                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       7980476                       # Number of memory references committed
system.cpu1.commit.loads                      5285988                       # Number of loads committed
system.cpu1.commit.membars                     315419                       # Number of memory barriers committed
system.cpu1.commit.branches                   5991897                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 23324931                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              439017                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        20040608     71.44%     71.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          32946      0.12%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.55% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5285988     18.84%     90.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2694488      9.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         28054030                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               291041                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   104214417                       # The number of ROB reads
system.cpu1.rob.rob_writes                   82205314                       # The number of ROB writes
system.cpu1.timesIdled                            408                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3464                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       25497                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   25566227                       # Number of Instructions Simulated
system.cpu1.committedOps                     28054030                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.665999                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.665999                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.375094                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.375094                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                32778003                       # number of integer regfile reads
system.cpu1.int_regfile_writes               19263481                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                119972690                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                19787592                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               13862943                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               2054280                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           106401                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          506.943633                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6644864                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           106908                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            62.154974                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle       2319697500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   506.943633                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.990124                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.990124                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17399146                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17399146                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      4287942                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4287942                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1799132                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1799132                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       358770                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       358770                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        14096                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14096                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      6087074                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         6087074                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      6087074                       # number of overall hits
system.cpu1.dcache.overall_hits::total        6087074                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       848017                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       848017                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       358154                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       358154                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data       429685                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       429685                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data       184131                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       184131                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      1206171                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1206171                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1206171                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1206171                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  24794466920                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24794466920                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  11766754198                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11766754198                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data  12756357301                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total  12756357301                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   4338215622                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   4338215622                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data    346458226                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total    346458226                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  36561221118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  36561221118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  36561221118                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  36561221118                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      5135959                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5135959                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2157286                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2157286                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       788455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       788455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       198227                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       198227                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      7293245                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      7293245                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      7293245                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      7293245                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.165114                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165114                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.166021                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.166021                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.544971                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.544971                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.928890                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.928890                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.165382                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.165382                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.165382                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.165382                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 29238.172018                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29238.172018                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 32853.895805                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32853.895805                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 29687.695174                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29687.695174                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 23560.484774                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 23560.484774                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 30311.805804                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30311.805804                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 30311.805804                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30311.805804                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    10.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2481                       # number of writebacks
system.cpu1.dcache.writebacks::total             2481                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       306629                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       306629                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       187387                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       187387                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data       161639                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total       161639                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       494016                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       494016                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       494016                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       494016                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       541388                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       541388                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       170767                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       170767                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data       268046                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       268046                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data       184131                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       184131                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       712155                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       712155                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       712155                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       712155                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  11931527137                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11931527137                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   6193599396                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6193599396                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   7666789479                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   7666789479                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   3879269378                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   3879269378                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data    282181774                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total    282181774                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  18125126533                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18125126533                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  18125126533                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  18125126533                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.105411                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.105411                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.079158                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.079158                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.339964                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.339964                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.928890                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.928890                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.097646                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.097646                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.097646                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.097646                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 22038.772815                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22038.772815                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 36269.299080                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36269.299080                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 28602.514042                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28602.514042                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 21067.986260                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 21067.986260                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 25451.097771                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25451.097771                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 25451.097771                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25451.097771                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2076                       # number of replacements
system.cpu1.icache.tags.tagsinuse          357.275218                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10017230                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2436                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4112.163383                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   357.275218                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.697803                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.697803                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         20042076                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        20042076                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     10017230                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10017230                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     10017230                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10017230                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     10017230                       # number of overall hits
system.cpu1.icache.overall_hits::total       10017230                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2590                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2590                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2590                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2590                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2590                       # number of overall misses
system.cpu1.icache.overall_misses::total         2590                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     46511940                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     46511940                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     46511940                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     46511940                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     46511940                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     46511940                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     10019820                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10019820                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     10019820                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10019820                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     10019820                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10019820                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000258                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000258                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000258                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000258                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000258                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000258                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 17958.277992                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17958.277992                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 17958.277992                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17958.277992                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 17958.277992                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17958.277992                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          154                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          154                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          154                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          154                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          154                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          154                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         2436                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2436                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         2436                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2436                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         2436                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2436                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     37293055                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     37293055                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     37293055                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     37293055                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     37293055                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     37293055                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000243                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000243                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000243                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000243                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000243                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000243                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 15309.135878                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15309.135878                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 15309.135878                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15309.135878                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 15309.135878                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15309.135878                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups               13880451                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          9392089                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect          1337676                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             8265254                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                7532913                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            91.139522                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                1586001                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            440149                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        68159327                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          11063148                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      66978299                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   13880451                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           9118914                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     55643412                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                2893737                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles         2214                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          557                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                 10098589                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               266438                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          68156200                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.065717                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.345834                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                40074627     58.80%     58.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 3085526      4.53%     63.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5438434      7.98%     71.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                19557613     28.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            68156200                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.203647                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.982673                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 9503609                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             39067133                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 16761469                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              1376172                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles               1445603                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             1340822                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 1290                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              47791969                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 3628                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles               1445603                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                11260259                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                2879620                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles      35406229                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 16276491                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               885784                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              43690592                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                   26                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                218838                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                   222                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           53406883                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            196898639                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        45791059                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             34058567                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                19348316                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            979922                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        980880                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  3868099                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             7727342                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            3450379                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          1074081                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          161019                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  38594660                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded            1398320                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 34355190                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           256637                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       11790304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     28750533                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved        436316                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     68156200                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.504066                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.918073                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           49007807     71.91%     71.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            8938839     13.12%     85.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5212311      7.65%     92.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            4997243      7.33%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       68156200                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             24430304     71.11%     71.11% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               32175      0.09%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.20% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             6817168     19.84%     91.05% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3075543      8.95%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              34355190                       # Type of FU issued
system.cpu2.iq.rate                          0.504042                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         137123217                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         51783761                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     32653936                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              34355190                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          569862                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      2333712                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          999                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       712158                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        85283                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles               1445603                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                2348537                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               620328                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           39993006                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           657552                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              7727342                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             3450379                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            962036                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 81041                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   26                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           999                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        948749                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       447808                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts             1396557                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             33475452                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              6695775                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           879738                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           26                       # number of nop insts executed
system.cpu2.iew.exec_refs                     9676063                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 6831982                       # Number of branches executed
system.cpu2.iew.exec_forward_branches         2501998                       # Number of forward branches executed
system.cpu2.iew.exec_backward_branches        2834753                       # Number of backward branches executed
system.cpu2.iew.exec_taken_forward_branches      1119805                       # Number of forward branches executed that is taken
system.cpu2.iew.exec_nottaken_forward_branches      1382193                       # Number of forward branches executed that is not taken
system.cpu2.iew.exec_taken_backward_branches      1954986                       # Number of backward branches executed that is taken
system.cpu2.iew.exec_nottaken_backward_branches       879767                       # Number of backward branches executed that is not taken
system.cpu2.iew.exec_stores                   2980288                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.491135                       # Inst execution rate
system.cpu2.iew.wb_sent                      32923695                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     32653936                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 17172950                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 28571666                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.479082                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.601048                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts       11791845                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         962004                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts          1336411                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     65955273                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.427603                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.145245                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     52316133     79.32%     79.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7841075     11.89%     91.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2421244      3.67%     94.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1362759      2.07%     96.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       574065      0.87%     97.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       366032      0.55%     98.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       507309      0.77%     99.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       272686      0.41%     99.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       293970      0.45%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     65955273                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            25757312                       # Number of instructions committed
system.cpu2.commit.committedOps              28202676                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       8131851                       # Number of memory references committed
system.cpu2.commit.loads                      5393630                       # Number of loads committed
system.cpu2.commit.membars                     315157                       # Number of memory barriers committed
system.cpu2.commit.branches                   6020520                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 23422830                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              428844                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        20038656     71.05%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          32169      0.11%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5393630     19.12%     90.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2738221      9.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         28202676                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               293970                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   104240215                       # The number of ROB reads
system.cpu2.rob.rob_writes                   82194833                       # The number of ROB writes
system.cpu2.timesIdled                            391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       25718                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   25757312                       # Number of Instructions Simulated
system.cpu2.committedOps                     28202676                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.646213                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.646213                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.377899                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.377899                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                32791302                       # number of integer regfile reads
system.cpu2.int_regfile_writes               19161036                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                120151395                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                19861527                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               13959137                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               2069299                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements           103282                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          506.373907                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7109762                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           103789                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            68.502076                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle       2402139501                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   506.373907                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.989012                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.989012                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         17504914                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        17504914                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      4320791                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4320791                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1846283                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1846283                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       360255                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       360255                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        13838                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        13838                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      6167074                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6167074                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      6167074                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6167074                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       823749                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       823749                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       351332                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       351332                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data       434725                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       434725                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data       182547                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       182547                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1175081                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1175081                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1175081                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1175081                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  24010659851                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  24010659851                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data  11582326923                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  11582326923                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data  12891776213                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total  12891776213                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   4281679696                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   4281679696                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data    355770249                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total    355770249                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  35592986774                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  35592986774                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  35592986774                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  35592986774                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      5144540                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5144540                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      2197615                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2197615                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       794980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       794980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       196385                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       196385                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      7342155                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7342155                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      7342155                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7342155                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.160121                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.160121                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.159870                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.159870                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.546838                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.546838                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.929536                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.929536                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.160046                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.160046                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.160046                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.160046                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 29148.029134                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29148.029134                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 32966.900035                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 32966.900035                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 29655.014579                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29655.014579                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 23455.218086                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 23455.218086                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 30289.815574                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30289.815574                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 30289.815574                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30289.815574                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    11.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2315                       # number of writebacks
system.cpu2.dcache.writebacks::total             2315                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       289131                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       289131                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data       183899                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       183899                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data       162000                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total       162000                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       473030                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       473030                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       473030                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       473030                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       534618                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       534618                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       167433                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       167433                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data       272725                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       272725                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data       182547                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       182547                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       702051                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       702051                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       702051                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       702051                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data  11769332938                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  11769332938                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   6105342695                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   6105342695                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data   7805279008                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   7805279008                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data   3829468804                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   3829468804                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data    289243251                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total    289243251                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  17874675633                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  17874675633                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  17874675633                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  17874675633                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.103919                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.103919                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.076189                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.076189                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.343059                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.343059                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.929536                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.929536                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.095619                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.095619                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.095619                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.095619                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 22014.471900                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22014.471900                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 36464.392891                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 36464.392891                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 28619.594859                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28619.594859                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 20977.988156                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 20977.988156                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 25460.651196                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25460.651196                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 25460.651196                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25460.651196                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             2112                       # number of replacements
system.cpu2.icache.tags.tagsinuse          360.372282                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10095951                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2477                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          4075.878482                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   360.372282                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.703852                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.703852                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          365                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20199655                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20199655                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     10095951                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10095951                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     10095951                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10095951                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     10095951                       # number of overall hits
system.cpu2.icache.overall_hits::total       10095951                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         2638                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2638                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         2638                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2638                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         2638                       # number of overall misses
system.cpu2.icache.overall_misses::total         2638                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     45546337                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     45546337                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     45546337                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     45546337                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     45546337                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     45546337                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     10098589                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10098589                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     10098589                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10098589                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     10098589                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10098589                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000261                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000261                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000261                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000261                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000261                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000261                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 17265.480288                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17265.480288                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 17265.480288                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17265.480288                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 17265.480288                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17265.480288                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          161                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          161                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          161                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          161                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          161                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          161                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         2477                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2477                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         2477                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2477                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         2477                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2477                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     36059135                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     36059135                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     36059135                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     36059135                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     36059135                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     36059135                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000245                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000245                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000245                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000245                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14557.583771                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14557.583771                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 14557.583771                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14557.583771                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 14557.583771                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14557.583771                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups               13907466                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          9227197                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect          1380123                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             7928554                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                7301141                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            92.086665                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                1666748                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect            455851                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                        68159143                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          10569580                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      66961815                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   13907466                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           8967889                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     56094115                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                2978803                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles         2188                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles          716                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                  9577470                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               275146                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          68156001                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.070844                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.349776                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                39985879     58.67%     58.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 3213309      4.71%     63.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 5099300      7.48%     70.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                19857513     29.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            68156001                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.204044                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.982433                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 8976561                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             39679750                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 16603905                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              1405449                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles               1488148                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved             1402107                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                 1277                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              47562386                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 3597                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles               1488148                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                10782048                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                3084486                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles      35799821                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 16099342                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               899968                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              43352119                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                224896                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.SQFullEvents                   225                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           53342241                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            194767577                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        45165633                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             33200359                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                20141882                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts            988770                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts        990269                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  3914621                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             7142361                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3200675                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           659016                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          113921                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  38061361                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded            1416123                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 33736391                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued           252721                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined       12355801                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     29538749                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved        437147                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     68156001                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.494988                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.921286                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           49558108     72.71%     72.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8726582     12.80%     85.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4604124      6.76%     92.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            5267187      7.73%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       68156001                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             24657327     73.09%     73.09% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               34411      0.10%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.19% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             6236857     18.49%     91.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2807796      8.32%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              33736391                       # Type of FU issued
system.cpu3.iq.rate                          0.494965                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         135881504                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         51833754                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     31956998                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              33736391                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          138243                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      2426278                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          931                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       793314                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        94993                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles               1488148                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                2531392                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               633138                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           39477510                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts           682311                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              7142361                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             3200675                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts            970485                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                 84943                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                   34                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           931                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        978515                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       459955                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts             1438470                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             32812169                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              6103802                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           924222                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           26                       # number of nop insts executed
system.cpu3.iew.exec_refs                     8801063                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 6656585                       # Number of branches executed
system.cpu3.iew.exec_forward_branches         2622516                       # Number of forward branches executed
system.cpu3.iew.exec_backward_branches        2459882                       # Number of backward branches executed
system.cpu3.iew.exec_taken_forward_branches      1167855                       # Number of forward branches executed that is taken
system.cpu3.iew.exec_nottaken_forward_branches      1454661                       # Number of forward branches executed that is not taken
system.cpu3.iew.exec_taken_backward_branches      1541824                       # Number of backward branches executed that is taken
system.cpu3.iew.exec_nottaken_backward_branches       918058                       # Number of backward branches executed that is not taken
system.cpu3.iew.exec_stores                   2697261                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.481405                       # Inst execution rate
system.cpu3.iew.wb_sent                      32238942                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     31956998                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 16578167                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 28628197                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.468859                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.579085                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts       12357104                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls         978976                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts          1378870                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     65865472                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.411774                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.143219                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     52993703     80.46%     80.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      7253413     11.01%     91.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2560048      3.89%     95.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       963924      1.46%     96.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       596387      0.91%     97.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       377402      0.57%     98.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       550180      0.84%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       280556      0.43%     99.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       289859      0.44%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     65865472                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            24544479                       # Number of instructions committed
system.cpu3.commit.committedOps              27121683                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       7123444                       # Number of memory references committed
system.cpu3.commit.loads                      4716083                       # Number of loads committed
system.cpu3.commit.membars                     323791                       # Number of memory barriers committed
system.cpu3.commit.branches                   5808276                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 22623555                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              457028                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        19963832     73.61%     73.61% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          34407      0.13%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.74% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4716083     17.39%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2407361      8.88%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         27121683                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               289859                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   103637712                       # The number of ROB reads
system.cpu3.rob.rob_writes                   81252983                       # The number of ROB writes
system.cpu3.timesIdled                            382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       25902                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   24544479                       # Number of Instructions Simulated
system.cpu3.committedOps                     27121683                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.776964                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.776964                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.360105                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.360105                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                31768197                       # number of integer regfile reads
system.cpu3.int_regfile_writes               19219590                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                116347843                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                19368163                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               13153824                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               2089558                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements           111540                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          506.468269                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6477856                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           112048                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            57.813223                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle       2424222500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   506.468269                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.989196                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.989196                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          184                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         16497119                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        16497119                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      4084827                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4084827                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1498305                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1498305                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       369034                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       369034                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        19042                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        19042                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      5583132                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5583132                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      5583132                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5583132                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       871034                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       871034                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       360195                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       360195                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data       434379                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       434379                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data       186086                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       186086                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data      1231229                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1231229                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data      1231229                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1231229                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  25855521189                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  25855521189                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data  11815232613                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  11815232613                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data  12888733868                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total  12888733868                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data   4363306695                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   4363306695                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data    354244226                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total    354244226                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  37670753802                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  37670753802                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  37670753802                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  37670753802                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      4955861                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4955861                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1858500                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1858500                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       803413                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       803413                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data       205128                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       205128                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      6814361                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6814361                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      6814361                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6814361                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.175758                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.175758                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.193810                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.193810                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.540667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.540667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.907170                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.907170                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.180682                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.180682                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.180682                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.180682                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 29683.710612                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 29683.710612                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 32802.322667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 32802.322667                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 29671.632072                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29671.632072                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 23447.796691                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 23447.796691                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 30596.057924                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 30596.057924                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 30596.057924                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 30596.057924                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2202                       # number of writebacks
system.cpu3.dcache.writebacks::total             2202                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       321919                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       321919                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data       188177                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       188177                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data       162460                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total       162460                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       510096                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       510096                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       510096                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       510096                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       549115                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       549115                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data       172018                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       172018                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data       271919                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       271919                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data       186086                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       186086                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       721133                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       721133                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       721133                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       721133                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data  12125294767                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  12125294767                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   6227194687                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6227194687                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data   7777761420                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   7777761420                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data   3900042305                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   3900042305                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data    288671774                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total    288671774                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data  18352489454                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  18352489454                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data  18352489454                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  18352489454                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.110801                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.110801                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.092557                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.092557                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.338455                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.338455                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.907170                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.907170                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.105825                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.105825                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.105825                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.105825                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 22081.521661                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 22081.521661                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 36200.831814                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 36200.831814                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 28603.228976                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28603.228976                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 20958.278995                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 20958.278995                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 25449.521037                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25449.521037                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 25449.521037                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25449.521037                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1995                       # number of replacements
system.cpu3.icache.tags.tagsinuse          357.388811                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9574951                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2356                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          4064.070883                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   357.388811                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.698025                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.698025                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          361                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         19157296                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        19157296                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      9574951                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9574951                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      9574951                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9574951                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      9574951                       # number of overall hits
system.cpu3.icache.overall_hits::total        9574951                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         2519                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2519                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         2519                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2519                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         2519                       # number of overall misses
system.cpu3.icache.overall_misses::total         2519                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     44138345                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     44138345                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     44138345                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     44138345                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     44138345                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     44138345                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      9577470                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9577470                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      9577470                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9577470                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      9577470                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9577470                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000263                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000263                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000263                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000263                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000263                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000263                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 17522.169512                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17522.169512                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 17522.169512                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17522.169512                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 17522.169512                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17522.169512                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          163                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          163                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          163                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          163                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          163                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          163                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         2356                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2356                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         2356                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2356                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         2356                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2356                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     35014130                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     35014130                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     35014130                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     35014130                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     35014130                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     35014130                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000246                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000246                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000246                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000246                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000246                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000246                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 14861.685059                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14861.685059                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 14861.685059                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14861.685059                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 14861.685059                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14861.685059                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups               14119543                       # Number of BP lookups
system.cpu4.branchPred.condPredicted          9696945                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect          1247146                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups             8575288                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                7994464                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            93.226770                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                1542683                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect            414070                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                        68158969                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles          12444129                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                      68250056                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                   14119543                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches           9537147                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     54352975                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                2712027                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles         2262                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles          465                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                 11559886                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               277484                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          68155845                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.086043                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.347845                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                39486372     57.94%     57.94% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 3061446      4.49%     62.43% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                 5865363      8.61%     71.03% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                19742664     28.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            68155845                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.207156                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.001336                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                10674849                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles             36736380                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 18097944                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              1289650                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles               1354760                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved             1324200                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                 1273                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts              50950889                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 3584                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles               1354760                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                12293754                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                3104552                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles      32904842                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 17651853                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles               843822                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts              47174480                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                233124                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                   250                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands           56702508                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            213667462                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups        50054160                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps             36970069                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                19732439                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts            855515                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts        853448                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  3485894                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             9236323                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            4192695                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads          1823506                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores          995987                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                  42428031                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded            1236485                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                 36653376                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued           510036                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined       12265875                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     34861714                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved        375499                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     68155845                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        0.537788                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.840815                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0           44763209     65.68%     65.68% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1           12492414     18.33%     84.01% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2            8539704     12.53%     96.54% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3            2360518      3.46%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       68155845                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                3038382     40.69%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     1      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     40.69% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               3221167     43.14%     83.82% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite              1207907     16.18%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu             24743515     67.51%     67.51% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult               32379      0.09%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.60% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             8171150     22.29%     89.89% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            3706332     10.11%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total              36653376                       # Type of FU issued
system.cpu4.iq.rate                          0.537763                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                    7467457                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.203732                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads         149440090                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes         55930646                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses     35100501                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses              44120833                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         1354184                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads      2370504                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation          255                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       713949                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        61668                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles               1354760                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                2568938                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles               562122                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts           43664539                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           545133                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              9236323                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             4192695                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts            835317                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                 82857                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents           255                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        879867                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       424424                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts             1304291                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts             35790765                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              8000936                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           862611                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                           23                       # number of nop insts executed
system.cpu4.iew.exec_refs                    11655262                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                 7349375                       # Number of branches executed
system.cpu4.iew.exec_forward_branches         2451540                       # Number of forward branches executed
system.cpu4.iew.exec_backward_branches        3485632                       # Number of backward branches executed
system.cpu4.iew.exec_taken_forward_branches      1105002                       # Number of forward branches executed that is taken
system.cpu4.iew.exec_nottaken_forward_branches      1346538                       # Number of forward branches executed that is not taken
system.cpu4.iew.exec_taken_backward_branches      2654220                       # Number of backward branches executed that is taken
system.cpu4.iew.exec_nottaken_backward_branches       831412                       # Number of backward branches executed that is not taken
system.cpu4.iew.exec_stores                   3654326                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.525107                       # Inst execution rate
system.cpu4.iew.wb_sent                      35366883                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                     35100501                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 19211739                       # num instructions producing a value
system.cpu4.iew.wb_consumers                 30956712                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.514980                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.620600                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts       12268506                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         860986                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts          1245893                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     65956895                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     0.476048                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.083965                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     49159433     74.53%     74.53% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1      9921694     15.04%     89.58% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      3421228      5.19%     94.76% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3      1310956      1.99%     96.75% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4      1106514      1.68%     98.43% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       460768      0.70%     99.13% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6       256802      0.39%     99.52% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7       125085      0.19%     99.71% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8       194415      0.29%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     65956895                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts            28927890                       # Number of instructions committed
system.cpu4.commit.committedOps              31398641                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                      10344565                       # Number of memory references committed
system.cpu4.commit.loads                      6865819                       # Number of loads committed
system.cpu4.commit.membars                     287170                       # Number of memory barriers committed
system.cpu4.commit.branches                   6587834                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                 26032314                       # Number of committed integer instructions.
system.cpu4.commit.function_calls              433036                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu        21021700     66.95%     66.95% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult          32376      0.10%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.05% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        6865819     21.87%     88.92% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       3478746     11.08%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total         31398641                       # Class of committed instruction
system.cpu4.commit.bw_lim_events               194415                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                   108017645                       # The number of ROB reads
system.cpu4.rob.rob_writes                   89536238                       # The number of ROB writes
system.cpu4.timesIdled                            375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           3124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       26076                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                   28927890                       # Number of Instructions Simulated
system.cpu4.committedOps                     31398641                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              2.356168                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        2.356168                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.424418                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.424418                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                35920081                       # number of integer regfile reads
system.cpu4.int_regfile_writes               19861711                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                131160119                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                21105939                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               15786278                       # number of misc regfile reads
system.cpu4.misc_regfile_writes               1790280                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements           106575                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          506.786373                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            8235225                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           107082                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            76.905782                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle       2390944502                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   506.786373                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.989817                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.989817                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          481                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         20132833                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        20132833                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      5045698                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        5045698                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      2654303                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       2654303                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       298126                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       298126                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data        10719                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        10719                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      7700001                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         7700001                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      7700001                       # number of overall hits
system.cpu4.dcache.overall_hits::total        7700001                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       772677                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       772677                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       356620                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       356620                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data       370885                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       370885                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data       172119                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       172119                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data      1129297                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       1129297                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data      1129297                       # number of overall misses
system.cpu4.dcache.overall_misses::total      1129297                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data  22147623930                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  22147623930                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data  12242571390                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total  12242571390                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data  10773351107                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total  10773351107                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data   4275687819                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   4275687819                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data    220473871                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total    220473871                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data  34390195320                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  34390195320                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data  34390195320                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  34390195320                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      5818375                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      5818375                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      3010923                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3010923                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       669011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       669011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data       182838                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       182838                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      8829298                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      8829298                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      8829298                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      8829298                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.132799                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.132799                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.118442                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.118442                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.554378                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.554378                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.941374                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.941374                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.127903                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.127903                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.127903                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.127903                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 28663.495782                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 28663.495782                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 34329.458219                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 34329.458219                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 29047.686229                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 29047.686229                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 24841.463284                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 24841.463284                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 30452.746549                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 30452.746549                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 30452.746549                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 30452.746549                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     6.500000                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2599                       # number of writebacks
system.cpu4.dcache.writebacks::total             2599                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data       249041                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       249041                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data       178541                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total       178541                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data       144381                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total       144381                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       427582                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       427582                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       427582                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       427582                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data       523636                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       523636                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data       178079                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       178079                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data       226504                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       226504                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data       172119                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total       172119                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       701715                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       701715                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       701715                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       701715                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data  11212201766                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  11212201766                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data   6688962962                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   6688962962                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data   6364142768                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   6364142768                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data   3822894181                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   3822894181                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data    185990629                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total    185990629                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data  17901164728                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  17901164728                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data  17901164728                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  17901164728                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.089997                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.089997                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.059144                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.059144                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.338565                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.338565                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.941374                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.941374                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.079476                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.079476                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.079476                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.079476                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 21412.205742                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 21412.205742                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 37561.772932                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 37561.772932                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 28097.264366                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28097.264366                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 22210.762211                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 22210.762211                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 25510.591519                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 25510.591519                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 25510.591519                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 25510.591519                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             1807                       # number of replacements
system.cpu4.icache.tags.tagsinuse          357.222700                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           11557567                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2168                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          5330.981089                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   357.222700                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.697701                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.697701                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          361                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          358                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         23121940                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        23121940                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst     11557567                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11557567                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     11557567                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11557567                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     11557567                       # number of overall hits
system.cpu4.icache.overall_hits::total       11557567                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         2319                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2319                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         2319                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2319                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         2319                       # number of overall misses
system.cpu4.icache.overall_misses::total         2319                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst     41889368                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     41889368                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst     41889368                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     41889368                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst     41889368                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     41889368                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst     11559886                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11559886                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     11559886                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11559886                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     11559886                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11559886                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000201                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000201                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000201                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000201                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000201                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000201                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 18063.548081                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 18063.548081                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 18063.548081                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 18063.548081                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 18063.548081                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 18063.548081                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst          151                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total          151                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst          151                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst          151                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst         2168                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         2168                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst         2168                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         2168                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst         2168                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         2168                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst     33197111                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     33197111                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst     33197111                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     33197111                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst     33197111                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     33197111                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000188                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000188                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000188                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000188                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 15312.320572                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 15312.320572                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 15312.320572                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 15312.320572                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 15312.320572                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 15312.320572                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                    240024                       # number of replacements
system.l2.tags.tagsinuse                  2827.924423                       # Cycle average of tags in use
system.l2.tags.total_refs                      188803                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    242938                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.777165                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      256.188812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       321.943255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        78.022746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       125.514030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       469.170212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        36.751021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       462.426400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        63.131670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       468.212317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        88.287538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data       458.276422                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.003909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.007159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.007056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.007144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.001347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.006993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.043151                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2914                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          341                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          988                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1503                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.044464                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1315543                       # Number of tag accesses
system.l2.tags.data_accesses                  1315543                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                2273                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               43795                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                2349                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               41516                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                2216                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               45212                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                2016                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data               44397                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  183834                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9609                       # number of Writeback hits
system.l2.Writeback_hits::total                  9609                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data              3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu1.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data                38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data                11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    56                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   28                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   32                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 2273                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                43799                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 2349                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                41519                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                 2216                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                45250                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                 2016                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                44408                       # number of demand (read+write) hits
system.l2.demand_hits::total                   183890                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  28                       # number of overall hits
system.l2.overall_hits::cpu0.data                  32                       # number of overall hits
system.l2.overall_hits::cpu1.inst                2273                       # number of overall hits
system.l2.overall_hits::cpu1.data               43799                       # number of overall hits
system.l2.overall_hits::cpu2.inst                2349                       # number of overall hits
system.l2.overall_hits::cpu2.data               41519                       # number of overall hits
system.l2.overall_hits::cpu3.inst                2216                       # number of overall hits
system.l2.overall_hits::cpu3.data               45250                       # number of overall hits
system.l2.overall_hits::cpu4.inst                2016                       # number of overall hits
system.l2.overall_hits::cpu4.data               44408                       # number of overall hits
system.l2.overall_hits::total                  183890                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               354                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               163                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             59263                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               128                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             58094                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst               140                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             62441                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst               152                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             58339                       # number of ReadReq misses
system.l2.ReadReq_misses::total                239175                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          95413                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          93995                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          95949                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data         100782                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             386140                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data        62234                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data        61456                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data        62507                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data        61315                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           247512                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             710                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             721                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             722                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3060                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                285                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                163                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data              59973                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                128                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data              58817                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                140                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              63162                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                152                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data              59061                       # number of demand (read+write) misses
system.l2.demand_misses::total                 242235                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               354                       # number of overall misses
system.l2.overall_misses::cpu0.data               285                       # number of overall misses
system.l2.overall_misses::cpu1.inst               163                       # number of overall misses
system.l2.overall_misses::cpu1.data             59973                       # number of overall misses
system.l2.overall_misses::cpu2.inst               128                       # number of overall misses
system.l2.overall_misses::cpu2.data             58817                       # number of overall misses
system.l2.overall_misses::cpu3.inst               140                       # number of overall misses
system.l2.overall_misses::cpu3.data             63162                       # number of overall misses
system.l2.overall_misses::cpu4.inst               152                       # number of overall misses
system.l2.overall_misses::cpu4.data             59061                       # number of overall misses
system.l2.overall_misses::total                242235                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     18913500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5457500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      8504000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data   3140544000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      6377000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data   3078696500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      6971500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data   3308974000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      7643500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data   3091451000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     12673532500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data       795000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data       211500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data       265000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu4.data      2702000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3973500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu3.data       158500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu4.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       211500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      9796500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     37696500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     38426000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     38302000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     38333500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     162554500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     18913500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     15254000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      8504000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data   3178240500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      6377000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data   3117122500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      6971500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data   3347276000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      7643500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data   3129784500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12836087000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     18913500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     15254000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      8504000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data   3178240500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      6377000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data   3117122500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      6971500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data   3347276000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      7643500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data   3129784500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12836087000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             382                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             133                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            2436                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          103058                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            2477                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           99610                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst            2356                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          107653                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst            2168                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data          102736                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              423009                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9609                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9609                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        95414                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        93996                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        95951                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data       100783                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           386146                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data        62235                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data        61457                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data        62510                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data        61316                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         247518                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           759                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3116                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              382                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              317                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             2436                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           103772                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             2477                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           100336                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             2356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           108412                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst             2168                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data           103469                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               426125                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             382                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             317                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            2436                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          103772                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            2477                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          100336                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            2356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          108412                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst            2168                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data          103469                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              426125                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.926702                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.759398                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.066913                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.575045                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.051675                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.583215                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.059423                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.580021                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.070111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.567854                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.565414                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.999990                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.999989                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.999979                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.999990                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999984                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.999984                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999984                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.999952                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.999984                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999976                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.994398                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.995868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.949934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.984993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.982028                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.926702                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.899054                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.066913                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.577930                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.051675                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.586200                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.059423                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.582611                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.070111                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.570809                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.568460                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.926702                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.899054                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.066913                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.577930                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.051675                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.586200                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.059423                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.582611                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.070111                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.570809                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.568460                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53427.966102                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 54034.653465                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 52171.779141                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 52993.334796                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 49820.312500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 52995.085551                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 49796.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 52993.609968                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 50286.184211                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data 52991.155145                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52988.533501                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data     8.332198                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data     2.250120                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data     2.761884                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu4.data    26.810343                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total    10.290309                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu3.data     2.535716                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu4.data     0.864389                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     0.854504                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53241.847826                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53093.661972                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53147.994467                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 53123.439667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 53093.490305                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53122.385621                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53427.966102                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53522.807018                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 52171.779141                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 52994.522535                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 49820.312500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 52996.965163                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 49796.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 52995.091986                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 50286.184211                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 52992.406156                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52990.224369                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53427.966102                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53522.807018                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 52171.779141                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 52994.522535                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 49820.312500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 52996.965163                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 49796.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 52995.091986                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 50286.184211                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 52992.406156                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52990.224369                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2769                       # number of writebacks
system.l2.writebacks::total                      2769                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             37                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             91                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             76                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             63                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                290                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              91                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 290                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             91                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                290                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          352                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           94                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data        59262                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data        58091                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst           64                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data        62438                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst           89                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data        58332                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           238885                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        95413                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        93995                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data        95949                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data       100782                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        386140                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data        62234                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data        61456                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data        62507                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data        61315                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       247512                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          710                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          721                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3060                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data         59972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data         58814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst            64                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data         63159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst            89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data         59054                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            241945                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data        59972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data        58814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst           64                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data        63159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data        59054                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           241945                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     14440000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3971000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      5158000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data   2401125500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      1508000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data   2353828000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst      2607500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data   2529769500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst      3629000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data   2363582000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   9679618500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        44000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data   3883801502                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data   3826277577                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data   3905423910                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data   4105079745                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  15720626734                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data   2523418736                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data   2491890382                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data   2534581887                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data   2485696633                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total  10035587638                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7503500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     28842500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     29409000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     29305500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     29328000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    124388500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     14440000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     11474500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      5158000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data   2429968000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      1508000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data   2383237000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst      2607500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data   2559075000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst      3629000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data   2392910000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9804007000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     14440000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     11474500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      5158000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data   2429968000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      1508000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data   2383237000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst      2607500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data   2559075000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst      3629000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data   2392910000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9804007000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.921466                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.706767                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.051724                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.575035                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.014937                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.583184                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.027165                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.579993                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.041052                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.567785                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.564728                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.999990                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.999989                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.999979                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data     0.999990                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999984                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999984                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999984                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.999952                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data     0.999984                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.994398                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.995868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.949934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.984993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.982028                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.921466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.876972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.051724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.577921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.014937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.586170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.027165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.582583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.041052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.570741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.567779                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.921466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.876972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.051724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.577921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.014937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.586170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.027165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.582583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.041052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.570741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.567779                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41022.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42244.680851                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40936.507937                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40517.118896                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40756.756757                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40519.667418                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 40742.187500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 40516.504372                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst 40775.280899                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data 40519.474731                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40519.992884                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        44000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40705.160743                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40707.245885                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 40703.122596                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data 40732.271090                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40712.246165                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40547.268953                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40547.552428                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 40548.768730                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 40539.780364                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40545.862980                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40779.891304                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40623.239437                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 40676.348548                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 40645.631068                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 40620.498615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40649.836601                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41022.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41275.179856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40936.507937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40518.375242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40756.756757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40521.593498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 40742.187500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 40517.978435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 40775.280899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 40520.709859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40521.635082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41022.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41275.179856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40936.507937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40518.375242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40756.756757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40521.593498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 40742.187500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 40517.978435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 40775.280899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 40520.709859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40521.635082                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              238885                       # Transaction distribution
system.membus.trans_dist::ReadResp             238885                       # Transaction distribution
system.membus.trans_dist::Writeback              2769                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           782265                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         647747                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          633652                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          132                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9848                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3060                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port      2557243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2557243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port     15661696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15661696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           803280                       # Total snoops (count)
system.membus.snoop_fanout::samples           1692604                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1692604    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1692604                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1308275575                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2238661492                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            3199224                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3198513                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate          711                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             9609                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          782271                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        647753                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1430024                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        77131                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        77131                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32809                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32809                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          661                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1460179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         4954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1447190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1479803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         4336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      1401115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5808586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        24448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        21056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       155904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      6800192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       158528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      6569664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       150784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      7079296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       138752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      6788352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               27886976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3679399                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4748797                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   9                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                4748797    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              9                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              9                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4748797                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2428536370                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            573998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            493493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3671945                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1544171336                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           3760365                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        1539876304                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3573370                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       1563949047                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          3283389                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy       1438551694                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            2.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
