Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Sun Oct  8 15:18:14 2023

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {top_hdmi_block_move|sys_clk} [get_ports {sys_clk}] -add
create_clock -period {1000} -waveform {0 500} -name {clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1} [get_pins {clk_wiz_0/u_pll_e3.CLKOUT1}] -add
create_clock -period {1000} -waveform {0 500} -name {clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0} [get_pins {clk_wiz_0/u_pll_e3.CLKOUT0}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {top_hdmi_block_move|sys_clk}]
set_clock_groups -name {Inferred_clock_group_1} -asynchronous -group [get_clocks {clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1}]
set_clock_groups -name {Inferred_clock_group_2} -asynchronous -group [get_clocks {clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0}]


IO Constraint :
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME           | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| tmds_clk_n         | output            | V16     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| tmds_clk_p         | output            | U16     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| tmds_data_n[0]     | output            | V10     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| tmds_data_n[1]     | output            | V11     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| tmds_data_n[2]     | output            | V15     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| tmds_data_p[0]     | output            | U10     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| tmds_data_p[1]     | output            | U11     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| tmds_data_p[2]     | output            | U15     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk            | input             | V9      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n          | input             | C4      | 1.8       | LVCMOS18       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+--------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst        | Clk_Inst_Name     | Net_Name        | Fanout     
+--------------------------------------------------------------------------------------------------+
| CLKOUT0             | clk_wiz_0/u_pll_e3     | clkbufg_0         | ntclkbufg_0     | 128        
| CLKOUT1             | clk_wiz_0/u_pll_e3     | clkbufg_1         | ntclkbufg_1     | 52         
+--------------------------------------------------------------------------------------------------+


Reset Signal:
+------------------------------------------------------------------------------------+
| Net_Name                         | Rst_Source_Inst                   | Fanout     
+------------------------------------------------------------------------------------+
| N0                               | N0                                | 1          
| N0_0                             | N0_0                              | 93         
| u_rgb2dvi_0/reset                | u_rgb2dvi_0/reset_syn/reset_2     | 61         
| u_rgb2dvi_0/serializer_b/N40     | u_rgb2dvi_0/serializer_b/N40      | 3          
| _$$_GND_$$_                      | _$$_GND_$$_                       | 8          
| u_rgb2dvi_0/serializer_r/N40     | u_rgb2dvi_0/serializer_r/N40      | 3          
+------------------------------------------------------------------------------------+


CE Signal:
+------------------------------------------------------------------------+
| Net_Name                    | CE_Source_Inst             | Fanout     
+------------------------------------------------------------------------+
| u_video_display/move_en     | u_video_display/N96_33     | 22         
| u_video_driver/N82          | u_video_driver/N82_14      | 10         
+------------------------------------------------------------------------+


Other High Fanout Signal:
+--------------------------------------------------------------------------------------------------+
| Net_Name                                 | Driver                                  | Fanout     
+--------------------------------------------------------------------------------------------------+
| ntclkbufg_0                              | clkbufg_0                               | 128        
| N0_0                                     | N0_0                                    | 93         
| u_rgb2dvi_0/reset                        | u_rgb2dvi_0/reset_syn/reset_2           | 63         
| ntclkbufg_1                              | clkbufg_1                               | 52         
| u_rgb2dvi_0/encoder_b/de_reg             | u_rgb2dvi_0/encoder_b/de_reg            | 47         
| u_rgb2dvi_0/serializer_b/bit_cnt [0]     | u_rgb2dvi_0/serializer_b/bit_cnt[0]     | 32         
| u_rgb2dvi_0/serializer_b/bit_cnt [1]     | u_rgb2dvi_0/serializer_b/bit_cnt[1]     | 31         
| u_rgb2dvi_0/serializer_b/bit_cnt [2]     | u_rgb2dvi_0/serializer_b/bit_cnt[2]     | 30         
| u_rgb2dvi_0/encoder_g/n0q_m [3]          | u_rgb2dvi_0/encoder_g/n0q_m[3]          | 28         
| u_video_display/move_en                  | u_video_display/N96_33                  | 22         
| u_video_display/N6                       | u_video_display/N6_mux15                | 20         
| u_rgb2dvi_0/encoder_g/n1q_m [3]          | u_rgb2dvi_0/encoder_g/n1q_m[3]          | 19         
| u_rgb2dvi_0/encoder_b/n0q_m [3]          | u_rgb2dvi_0/encoder_b/n0q_m[3]          | 16         
| u_rgb2dvi_0/encoder_g/N97                | u_rgb2dvi_0/encoder_g/N97.lt_0          | 16         
| u_rgb2dvi_0/encoder_g/N99                | u_rgb2dvi_0/encoder_g/N99.lt_0          | 16         
| u_rgb2dvi_0/serializer_r/bit_cnt [0]     | u_rgb2dvi_0/serializer_r/bit_cnt[0]     | 14         
| u_rgb2dvi_0/serializer_r/bit_cnt [1]     | u_rgb2dvi_0/serializer_r/bit_cnt[1]     | 13         
| u_rgb2dvi_0/serializer_r/bit_cnt [2]     | u_rgb2dvi_0/serializer_r/bit_cnt[2]     | 12         
| u_video_driver/data_req                  | u_video_driver/data_req                 | 12         
| u_video_driver/N21                       | u_video_driver/N21                      | 12         
| u_video_driver/N59                       | u_video_driver/N59_mux10                | 11         
| u_video_display/h_direct                 | u_video_display/h_direct                | 11         
| u_rgb2dvi_0/encoder_b/n1q_m [3]          | u_rgb2dvi_0/encoder_b/n1q_m[3]          | 11         
| u_video_display/v_direct                 | u_video_display/v_direct                | 11         
| u_rgb2dvi_0/encoder_r/cnt [4]            | u_rgb2dvi_0/encoder_r/cnt[4]            | 11         
| u_rgb2dvi_0/encoder_g/cnt [4]            | u_rgb2dvi_0/encoder_g/cnt[4]            | 11         
| u_video_driver/N69                       | u_video_driver/N69_mux9                 | 10         
| u_video_driver/N82                       | u_video_driver/N82_14                   | 10         
| u_rgb2dvi_0/encoder_b/cnt [4]            | u_rgb2dvi_0/encoder_b/cnt[4]            | 10         
| u_video_driver/cnt_v [0]                 | u_video_driver/cnt_v[0]                 | 10         
| u_rgb2dvi_0/encoder_g/decision2          | u_rgb2dvi_0/encoder_g/N95               | 9          
| u_rgb2dvi_0/encoder_b/decision2          | u_rgb2dvi_0/encoder_b/N95               | 9          
| u_rgb2dvi_0/encoder_r/decision2          | u_rgb2dvi_0/encoder_r/N95               | 9          
| pixel_clk_5x                             | clk_wiz_0/u_pll_e3                      | 9          
| u_video_display/block_x [0]              | u_video_display/block_x[0]              | 9          
| u_rgb2dvi_0/encoder_b/N99                | u_rgb2dvi_0/encoder_b/N99.lt_0          | 7          
| u_video_display/block_y [3]              | u_video_display/block_y[3]              | 7          
| u_video_driver/cnt_h [9]                 | u_video_driver/cnt_h[9]                 | 7          
| u_rgb2dvi_0/encoder_b/N97                | u_rgb2dvi_0/encoder_b/N97.lt_0          | 7          
| u_video_driver/cnt_h [4]                 | u_video_driver/cnt_h[4]                 | 7          
| u_video_driver/cnt_h [5]                 | u_video_driver/cnt_h[5]                 | 7          
| u_video_driver/cnt_h [6]                 | u_video_driver/cnt_h[6]                 | 7          
| u_video_driver/cnt_h [7]                 | u_video_driver/cnt_h[7]                 | 7          
| u_video_driver/cnt_h [8]                 | u_video_driver/cnt_h[8]                 | 7          
| u_video_driver/cnt_h [10]                | u_video_driver/cnt_h[10]                | 7          
| u_video_display/block_x [4]              | u_video_display/block_x[4]              | 6          
| u_video_display/block_y [7]              | u_video_display/block_y[7]              | 6          
| u_video_driver/cnt_h [1]                 | u_video_driver/cnt_h[1]                 | 6          
| u_video_display/block_y [4]              | u_video_display/block_y[4]              | 6          
| u_video_display/block_x [1]              | u_video_display/block_x[1]              | 6          
| u_video_display/block_y [0]              | u_video_display/block_y[0]              | 6          
| u_video_driver/cnt_v [1]                 | u_video_driver/cnt_v[1]                 | 6          
| u_video_driver/cnt_h [0]                 | u_video_driver/cnt_h[0]                 | 6          
| u_video_display/block_x [8]              | u_video_display/block_x[8]              | 5          
| u_video_display/block_x [7]              | u_video_display/block_x[7]              | 5          
| u_video_display/block_x [9]              | u_video_display/block_x[9]              | 5          
| u_video_display/block_x [10]             | u_video_display/block_x[10]             | 5          
| u_video_driver/cnt_v [2]                 | u_video_driver/cnt_v[2]                 | 5          
| u_rgb2dvi_0/green_10bit [0]              | u_rgb2dvi_0/encoder_g/dout[0]           | 5          
| u_video_display/block_y [1]              | u_video_display/block_y[1]              | 5          
| u_video_driver/cnt_v [3]                 | u_video_driver/cnt_v[3]                 | 5          
| u_video_display/block_x [6]              | u_video_display/block_x[6]              | 5          
| u_video_display/block_x [5]              | u_video_display/block_x[5]              | 5          
| u_video_display/block_y [5]              | u_video_display/block_y[5]              | 5          
| u_video_display/block_y [6]              | u_video_display/block_y[6]              | 5          
| u_rgb2dvi_0/blue_10bit [0]               | u_rgb2dvi_0/encoder_b/dout[0]           | 5          
| u_video_display/block_y [8]              | u_video_display/block_y[8]              | 5          
| u_video_display/block_y [9]              | u_video_display/block_y[9]              | 5          
| u_video_display/block_y [10]             | u_video_display/block_y[10]             | 5          
| u_video_driver/cnt_v [4]                 | u_video_driver/cnt_v[4]                 | 5          
| u_video_display/block_x [3]              | u_video_display/block_x[3]              | 5          
| u_rgb2dvi_0/red_10bit [0]                | u_rgb2dvi_0/encoder_r/dout[0]           | 5          
| u_rgb2dvi_0/encoder_r/cnt [3]            | u_rgb2dvi_0/encoder_r/cnt[3]            | 5          
| u_rgb2dvi_0/encoder_b/cnt [3]            | u_rgb2dvi_0/encoder_b/cnt[3]            | 5          
| u_rgb2dvi_0/encoder_g/cnt [3]            | u_rgb2dvi_0/encoder_g/cnt[3]            | 5          
| pixel_xpos_w[5]                          | u_video_driver/pixel_xpos[5]            | 4          
| u_video_display/block_x [2]              | u_video_display/block_x[2]              | 4          
| u_video_driver/cnt_h [2]                 | u_video_driver/cnt_h[2]                 | 4          
| u_video_driver/cnt_h [3]                 | u_video_driver/cnt_h[3]                 | 4          
| u_video_display/block_y [2]              | u_video_display/block_y[2]              | 4          
| u_video_display/div_cnt [0]              | u_video_display/div_cnt[0]              | 4          
| u_video_driver/cnt_v [5]                 | u_video_driver/cnt_v[5]                 | 4          
| u_video_driver/cnt_v [6]                 | u_video_driver/cnt_v[6]                 | 4          
| u_video_driver/cnt_v [7]                 | u_video_driver/cnt_v[7]                 | 4          
| u_video_driver/cnt_v [8]                 | u_video_driver/cnt_v[8]                 | 4          
| pixel_xpos_w[3]                          | u_video_driver/pixel_xpos[3]            | 4          
| u_rgb2dvi_0/encoder_b/c0_reg             | u_rgb2dvi_0/encoder_b/c0_reg            | 4          
| u_rgb2dvi_0/encoder_b/cnt [1]            | u_rgb2dvi_0/encoder_b/cnt[1]            | 4          
| u_rgb2dvi_0/encoder_r/cnt [1]            | u_rgb2dvi_0/encoder_r/cnt[1]            | 4          
| pixel_xpos_w[4]                          | u_video_driver/pixel_xpos[4]            | 4          
| u_rgb2dvi_0/encoder_g/cnt [1]            | u_rgb2dvi_0/encoder_g/cnt[1]            | 4          
| u_video_driver/cnt_v [9]                 | u_video_driver/cnt_v[9]                 | 4          
| pixel_xpos_w[6]                          | u_video_driver/pixel_xpos[6]            | 4          
| pixel_xpos_w[7]                          | u_video_driver/pixel_xpos[7]            | 4          
| u_video_display/div_cnt [13]             | u_video_display/div_cnt[13]             | 3          
| u_video_display/div_cnt [14]             | u_video_display/div_cnt[14]             | 3          
| u_video_display/div_cnt [15]             | u_video_display/div_cnt[15]             | 3          
| u_video_display/div_cnt [16]             | u_video_display/div_cnt[16]             | 3          
| u_video_display/div_cnt [17]             | u_video_display/div_cnt[17]             | 3          
| u_video_display/div_cnt [18]             | u_video_display/div_cnt[18]             | 3          
+--------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 172      | 33840         | 1                  
| LUT                   | 339      | 22560         | 2                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 0        | 60            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 10       | 226           | 5                  
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.03 sec.


Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                            
+--------------------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_block_move/prj/synthesize/top_hdmi_block_move_syn.adf     
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_block_move/prj/device_map/top_hdmi_block_move_map.adf     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_block_move/prj/device_map/top_hdmi_block_move_dmr.prt     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_block_move/prj/device_map/top_hdmi_block_move.dmr         
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_block_move/prj/device_map/dmr.db                          
+--------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 211 MB
Total CPU time to dev_map completion : 0h:0m:2s
Process Total CPU time to dev_map completion : 0h:0m:2s
Total real time to dev_map completion : 0h:0m:4s
