<!-- Quick Notes -->
<!-- 1). To break lines: do two spaces after the line or do <br/> -->

<!-- Title -->
# CHill-Three's github.io Vivado Page
Hey there! Welcome to my Vivado repository created on March 14, 2021<br/>
<!-- Table of Contents (TITLES) -->

<!-- Home Button (Home) -->
<style>
.tablelines table, .tablelines td, .tablelines th {
        border: 2px solid black;
        }
</style>
| :-: |
| [Back to Homepage](https://chill-three.github.io/) |
{: .tablelines}

# Table of contents
1. [Vivado Starter Projects](#Vivado Starter Projects)<br/>
  1A. [Project 1: Testing a Two to One Multiplexer](#Project 1: Testing a Two to One Multiplexer)<br/>
<!-- Table of Contents (BODY) -->

<!-- Vivado -->
## Vivado Starter Projects <a name="Vivado Starter Projects"></a>
Vivado is a Verilog-based programming platform resource designed for users to create and/or modify field-programmable gate array (FPGA) system designs. This is a list of my completed projects utilizing Vivado Design Suite. The Vivado Design Suite starter projects featured on this website are my attempts at completing starter projects with the Artix-7 FPGA Family (Package: cpg236)(Part ID: xc7a35tcpg236-1). With this section, I'd like to give a special thanks to Eduardo Corpe√±o with his "Learning Verilog for FPGA Development" course. I hope you enjoy!

<!-- Project 1: Starter schematic to code (SUB-PARA) -->
### Project 1: Testing a Two to One Multiplexer <a name="Project 1: Testing a Two to One Multiplexer"></a>
![twoToOneMUX.PNG](/Project 1: Testing a Two to One Multiplexer/twoToOneMUX.PNG)<br/>
Resources for - Project 1: Testing a Two to One Multiplexer<br/>
[Code for twoToOneMux (Verilog File) (twoToOneMux.v)](https://github.com/CHill-Three/vivado.github.io/blob/master/Project%201:%20Testing%20a%20Two%20to%20One%20Multiplexer/twoToOneMux.v)<br/>

