#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 18 11:21:56 2019
# Process ID: 5493
# Current directory: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl
# Command line: vivado
# Log file: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado.log
# Journal file: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado.jou
#-----------------------------------------------------------
start_gui
create_project vivado /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 6557.000 ; gain = 48.242 ; free physical = 3048 ; free virtual = 8049
set_property board_part digilentinc.com:zedboard:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
create_bd_design -dir {/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip} "proc_system"
Wrote  : </home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/proc_system.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6655.504 ; gain = 74.422 ; free physical = 2898 ; free virtual = 7956
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
set_property location {1 127 -206} [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {1} CONFIG.PCW_SPI1_SPI1_IO {MIO 10 .. 15} CONFIG.PCW_SPI1_GRP_SS1_ENABLE {1} CONFIG.PCW_SPI1_GRP_SS2_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2.5 892 -185} [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_GPIO2_WIDTH {8} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {sws_8bits} CONFIG.GPIO2_BOARD_INTERFACE {leds_8bits}] [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {5} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {btns_5bits}] [get_bd_cells axi_gpio_1]
set_property location {3 1006 -10} [get_bd_cells axi_gpio_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_8bits ( DIP switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE sws_8bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 sws_8bits
INFO: [board_rule 100-100] connect_bd_intf_net /sws_8bits /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {leds_8bits ( LED ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO2]
INFO: [board_rule 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE leds_8bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 leds_8bits
INFO: [board_rule 100-100] connect_bd_intf_net /leds_8bits /axi_gpio_0/GPIO2
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
</axi_gpio_1/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41210000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_5bits ( Push buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_1]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_5bits [get_bd_cells /axi_gpio_1]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_5bits
INFO: [board_rule 100-100] connect_bd_intf_net /btns_5bits /axi_gpio_1/GPIO
endgroup
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/proc_system.bd]
INFO: [BD 41-1662] The design 'proc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/proc_system.bd> 
Wrote  : </home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/ui/bd_828415b8.ui> 
VHDL Output written to : /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/synth/proc_system.vhd
VHDL Output written to : /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/sim/proc_system.vhd
VHDL Output written to : /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/hdl/proc_system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/ip/proc_system_auto_pc_0/proc_system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
Exporting to file /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/hw_handoff/proc_system.hwh
Generated Block Design Tcl file /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/hw_handoff/proc_system_bd.tcl
Generated Hardware Definition File /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/synth/proc_system.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 7006.957 ; gain = 68.590 ; free physical = 2423 ; free virtual = 7570
catch { config_ip_cache -export [get_ips -all proc_system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all proc_system_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all proc_system_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all proc_system_xbar_0] }
catch { config_ip_cache -export [get_ips -all proc_system_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all proc_system_rst_ps7_0_100M_0] }
export_ip_user_files -of_objects [get_files /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/proc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/proc_system.bd]
launch_runs -jobs 2 {proc_system_processing_system7_0_0_synth_1 proc_system_axi_gpio_0_0_synth_1 proc_system_axi_gpio_1_0_synth_1 proc_system_xbar_0_synth_1 proc_system_auto_pc_0_synth_1 proc_system_rst_ps7_0_100M_0_synth_1}
[Mon Mar 18 11:37:22 2019] Launched proc_system_processing_system7_0_0_synth_1, proc_system_axi_gpio_0_0_synth_1, proc_system_axi_gpio_1_0_synth_1, proc_system_xbar_0_synth_1, proc_system_auto_pc_0_synth_1, proc_system_rst_ps7_0_100M_0_synth_1...
Run output will be captured here:
proc_system_processing_system7_0_0_synth_1: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.runs/proc_system_processing_system7_0_0_synth_1/runme.log
proc_system_axi_gpio_0_0_synth_1: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.runs/proc_system_axi_gpio_0_0_synth_1/runme.log
proc_system_axi_gpio_1_0_synth_1: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.runs/proc_system_axi_gpio_1_0_synth_1/runme.log
proc_system_xbar_0_synth_1: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.runs/proc_system_xbar_0_synth_1/runme.log
proc_system_auto_pc_0_synth_1: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.runs/proc_system_auto_pc_0_synth_1/runme.log
proc_system_rst_ps7_0_100M_0_synth_1: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.runs/proc_system_rst_ps7_0_100M_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/proc_system.bd] -directory /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.ip_user_files -ipstatic_source_dir /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.cache/compile_simlib/modelsim} {questa=/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.cache/compile_simlib/questa} {ies=/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.cache/compile_simlib/ies} {xcelium=/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.cache/compile_simlib/xcelium} {vcs=/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.cache/compile_simlib/vcs} {riviera=/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
add_files -norecurse /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/hdl/top_module.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/constr/top_pins.xdc
launch_runs synth_1 -jobs 2
[Mon Mar 18 15:36:57 2019] Launched synth_1...
Run output will be captured here: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Mar 18 15:38:29 2019] Launched synth_1...
Run output will be captured here: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.runs/synth_1/runme.log
make_wrapper -files [get_files /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/proc_system.bd] -fileset [get_filesets sources_1] -inst_template
add_files -norecurse /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/hdl/lib/system_pck.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Mar 18 19:53:53 2019] Launched synth_1...
Run output will be captured here: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Mar 18 19:55:25 2019] Launched synth_1...
Run output will be captured here: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Mar 18 19:56:53 2019] Launched synth_1...
Run output will be captured here: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon Mar 18 19:58:06 2019] Launched impl_1...
Run output will be captured here: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.runs/impl_1/runme.log
generate_target all [get_files  /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/proc_system.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'proc_system' - hence not re-generating.
export_ip_user_files -of_objects [get_files /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/proc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/proc_system.bd]
export_simulation -of_objects [get_files /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/proc_system.bd] -directory /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.ip_user_files -ipstatic_source_dir /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.cache/compile_simlib/modelsim} {questa=/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.cache/compile_simlib/questa} {ies=/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.cache/compile_simlib/ies} {xcelium=/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.cache/compile_simlib/xcelium} {vcs=/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.cache/compile_simlib/vcs} {riviera=/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/proc_system.bd]
set_property synth_checkpoint_mode Singular [get_files  /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/proc_system.bd]
generate_target all [get_files  /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/proc_system.bd]
INFO: [BD 41-1662] The design 'proc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/ui/bd_828415b8.ui> 
VHDL Output written to : /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/synth/proc_system.vhd
VHDL Output written to : /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/sim/proc_system.vhd
VHDL Output written to : /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/hdl/proc_system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
Exporting to file /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/hw_handoff/proc_system.hwh
Generated Block Design Tcl file /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/hw_handoff/proc_system_bd.tcl
Generated Hardware Definition File /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/synth/proc_system.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 7372.812 ; gain = 0.000 ; free physical = 941 ; free virtual = 6522
export_ip_user_files -of_objects [get_files /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/proc_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/proc_system.bd]
launch_runs -jobs 2 proc_system_synth_1
[Mon Mar 18 20:01:03 2019] Launched proc_system_synth_1...
Run output will be captured here: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.runs/proc_system_synth_1/runme.log
export_simulation -of_objects [get_files /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/proc_system.bd] -directory /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.ip_user_files -ipstatic_source_dir /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.cache/compile_simlib/modelsim} {questa=/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.cache/compile_simlib/questa} {ies=/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.cache/compile_simlib/ies} {xcelium=/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.cache/compile_simlib/xcelium} {vcs=/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.cache/compile_simlib/vcs} {riviera=/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/proc_system.bd] -top
add_files -norecurse /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/hdl/proc_system_wrapper.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 2
[Mon Mar 18 20:03:49 2019] Launched synth_1...
Run output will be captured here: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.runs/synth_1/runme.log
[Mon Mar 18 20:03:49 2019] Launched impl_1...
Run output will be captured here: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.25 . Memory (MB): peak = 8060.004 ; gain = 0.000 ; free physical = 739 ; free virtual = 5871
Restored from archive | CPU: 0.230000 secs | Memory: 1.998772 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.25 . Memory (MB): peak = 8060.004 ; gain = 0.000 ; free physical = 739 ; free virtual = 5871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8060.004 ; gain = 0.000 ; free physical = 739 ; free virtual = 5871
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 8234.227 ; gain = 721.836 ; free physical = 654 ; free virtual = 5788
write_xdc -force /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/constr/constrs_1.xdc
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8234.227 ; gain = 0.000 ; free physical = 210 ; free virtual = 5380
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'proc_system_0/proc_system_i/FIXED_IO_ps_clk'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'proc_system_0/FIXED_IO_ps_clk'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'FIXED_IO_ps_clk'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'proc_system_0/proc_system_i/processing_system7_0/PS_PORB'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'proc_system_0/proc_system_i/processing_system7_0/PS_CLK'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'proc_system_0/proc_system_i/processing_system7_0/inst/PS_CLK'; it is not accessible from the fabric routing.
add_files -fileset constrs_1 -norecurse /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/constr/timing.xdc
close_design
validate_bd_design -force
save_bd_design
Wrote  : </home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/proc_system.bd> 
Wrote  : </home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/ui/bd_828415b8.ui> 
reset_run proc_system_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 2
INFO: [BD 41-1662] The design 'proc_system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/synth/proc_system.vhd
VHDL Output written to : /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/sim/proc_system.vhd
VHDL Output written to : /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/hdl/proc_system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/ip/proc_system_auto_pc_0/proc_system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/hw_handoff/proc_system.hwh
Generated Block Design Tcl file /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/hw_handoff/proc_system_bd.tcl
Generated Hardware Definition File /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/src/ip/proc_system/synth/proc_system.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
[Tue Mar 19 04:20:03 2019] Launched proc_system_synth_1, synth_1...
Run output will be captured here:
proc_system_synth_1: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.runs/proc_system_synth_1/runme.log
synth_1: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.runs/synth_1/runme.log
[Tue Mar 19 04:20:03 2019] Launched impl_1...
Run output will be captured here: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 19 04:23:56 2019] Launched impl_1...
Run output will be captured here: /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.runs/impl_1/runme.log
file mkdir /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.sdk
file copy -force /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/rtl/vivado/vivado.runs/impl_1/top_module.sysdef /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/sdk/top_module.hdf

launch_sdk -workspace /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/sdk -hwspec /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/sdk/top_module.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/sdk -hwspec /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/sdk/top_module.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/sdk -hwspec /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/sdk/top_module.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/sdk -hwspec /home/petr/Projects/fpga/zedboard/wrk/ps_freertos_systems/sdk/top_module.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 19 06:25:18 2019...
