Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb  3 11:18:59 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file TEST_wrapper_control_sets_placed.rpt
| Design       : TEST_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    59 |
|    Minimum number of control sets                        |    59 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   146 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    59 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    17 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     3 |
| >= 16              |    25 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             411 |          100 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             204 |           63 |
| Yes          | No                    | No                     |             496 |          122 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             271 |           74 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                                        Enable Signal                                                                       |                                                                  Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count |
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  TEST_i/clk_wiz_0/inst/clk_out2             | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_waiting                                                                                       |                                                                                                                                                   |                2 |              2 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                   |                1 |              2 |
|  TEST_i/clk_wiz_0/inst/clk_out2             | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_d0_3                                                                                          | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/util_vector_logic_0/Res[0]                                                                          |                2 |              4 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  TEST_i/clk_wiz_0/inst/clk_out2             |                                                                                                                                                            | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/util_vector_logic_3/Res[0]                                                                          |                2 |              4 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                    |                1 |              4 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                            | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                      |                1 |              4 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                            | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                      |                1 |              4 |
|  TEST_i/clk_wiz_0/inst/clk_out2             | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/b_d1_2                                                                                          | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/util_vector_logic_0/Res[0]                                                                          |                2 |              4 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                          | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                    |                1 |              4 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | TEST_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              4 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                          | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                    |                1 |              4 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                    |                1 |              4 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0          | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                3 |              5 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                    | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                    |                3 |              5 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_1                         | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0                |                2 |              5 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | TEST_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                     | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                    |                2 |              6 |
|  TEST_i/clk_wiz_0/inst/clk_out2             |                                                                                                                                                            |                                                                                                                                                   |                3 |              7 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                             |                2 |              8 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                3 |             11 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                   |                2 |             12 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]       |                                                                                                                                                   |                5 |             12 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                   |                2 |             12 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                   |                7 |             12 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                   |                4 |             13 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                   |                2 |             14 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                   |                2 |             14 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                   |                6 |             15 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                   | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                    |                2 |             16 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                   |                3 |             16 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             19 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_1                         |                                                                                                                                                   |                9 |             21 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0          |                                                                                                                                                   |                8 |             21 |
|  TEST_i/clk_wiz_0/inst/clk_out2             | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/util_vector_logic_3/Res[0]                                                                          |                5 |             22 |
|  TEST_i/clk_wiz_0/inst/clk_out2             | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/util_vector_logic_3/Res[0]                                                                          |                4 |             22 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                    |                9 |             24 |
|  TEST_i/clk_wiz_0/inst/clk_out2             | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/p_3_in                                                                                          | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/util_vector_logic_0/Res[0]                                                                          |               13 |             26 |
|  TEST_i/clk_wiz_0/inst/clk_out2             |                                                                                                                                                            | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/ctr_rst_reg_n_0                                                                        |                8 |             32 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                    | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                    |                8 |             32 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                     | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                    |                5 |             32 |
|  TEST_i/clk_wiz_0/inst/clk_out2             | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/SD4_out                                                                                         | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/util_vector_logic_0/Res[0]                                                                          |                8 |             33 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                   |                9 |             34 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                   |                7 |             35 |
|  TEST_i/clk_wiz_0/inst/clk_out2             | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/SDDR_CT_0/U0/D0[3]_i_1_n_0                                                                                   |                                                                                                                                                   |               15 |             40 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                    |               14 |             47 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                   |                9 |             47 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                   |                8 |             47 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]       |                                                                                                                                                   |               11 |             48 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                   |                8 |             48 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | TEST_i/SDDR_CT_AXI_wrapper_0/U0/SDDR_CT_AXI_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                             |               12 |             48 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                   |                8 |             48 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 | TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                   |               11 |             48 |
|  TEST_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            |                                                                                                                                                   |               98 |            405 |
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


