# Seven Segment Decoder Project

### About:

Basys 3 Artix-7 FPGA 

**The relationship between the input and output**

![0](https://user-images.githubusercontent.com/89553126/138180469-c66523bb-f2bf-42b5-bc41-26f11a1b7f11.png)

**Black box**

<img width="377" alt="Screen Shot 2021-10-20 at 8 17 46 PM" src="https://user-images.githubusercontent.com/89553126/138194093-16b0ead9-3802-4bda-9de0-6f672ba2277b.png">
 
### Note:

The code is made for the Nexys 4 Artix-7 FPGA Board. I do not have access or own the board so my code is based on the manual specifications found here,

https://digilent.com/reference/_media/basys3:basys3_rm.pdf

### Results: 

![0](https://user-images.githubusercontent.com/89553126/138179532-c3e6f2e4-6f4c-451f-b47f-fa39fce5667c.png)

![1](https://user-images.githubusercontent.com/89553126/138179536-9018eec0-4211-4925-9c21-a2869f8cbf2e.png)
