-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_write_attn is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    attn_stream_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    attn_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    attn_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    attn_stream_empty_n : IN STD_LOGIC;
    attn_stream_read : OUT STD_LOGIC;
    m_axi_inout1_AWVALID : OUT STD_LOGIC;
    m_axi_inout1_AWREADY : IN STD_LOGIC;
    m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_WVALID : OUT STD_LOGIC;
    m_axi_inout1_WREADY : IN STD_LOGIC;
    m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_WLAST : OUT STD_LOGIC;
    m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_ARVALID : OUT STD_LOGIC;
    m_axi_inout1_ARREADY : IN STD_LOGIC;
    m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RVALID : IN STD_LOGIC;
    m_axi_inout1_RREADY : OUT STD_LOGIC;
    m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout1_RLAST : IN STD_LOGIC;
    m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_BVALID : IN STD_LOGIC;
    m_axi_inout1_BREADY : OUT STD_LOGIC;
    m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    attn_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    attn_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    attn_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    attn_empty_n : IN STD_LOGIC;
    attn_read : OUT STD_LOGIC );
end;


architecture behav of ViT_act_write_attn is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal attn_blk_n : STD_LOGIC;
    signal attn_read_reg_60 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln252_fu_56_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln252_reg_65 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_start : STD_LOGIC;
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_done : STD_LOGIC;
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_idle : STD_LOGIC;
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_ready : STD_LOGIC;
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_attn_stream_read : STD_LOGIC;
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWVALID : STD_LOGIC;
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_WVALID : STD_LOGIC;
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_WLAST : STD_LOGIC;
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARVALID : STD_LOGIC;
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_RREADY : STD_LOGIC;
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_BREADY : STD_LOGIC;
    signal grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_NS_fsm_state2 : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        attn_stream_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        attn_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        attn_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        attn_stream_empty_n : IN STD_LOGIC;
        attn_stream_read : OUT STD_LOGIC;
        m_axi_inout1_AWVALID : OUT STD_LOGIC;
        m_axi_inout1_AWREADY : IN STD_LOGIC;
        m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WVALID : OUT STD_LOGIC;
        m_axi_inout1_WREADY : IN STD_LOGIC;
        m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_WLAST : OUT STD_LOGIC;
        m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARVALID : OUT STD_LOGIC;
        m_axi_inout1_ARREADY : IN STD_LOGIC;
        m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RVALID : IN STD_LOGIC;
        m_axi_inout1_RREADY : OUT STD_LOGIC;
        m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_RLAST : IN STD_LOGIC;
        m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BVALID : IN STD_LOGIC;
        m_axi_inout1_BREADY : OUT STD_LOGIC;
        m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        attn_load : IN STD_LOGIC_VECTOR (63 downto 0);
        trunc_ln252_1 : IN STD_LOGIC_VECTOR (4 downto 0) );
    end component;



begin
    grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46 : component ViT_act_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_start,
        ap_done => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_done,
        ap_idle => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_idle,
        ap_ready => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_ready,
        attn_stream_dout => attn_stream_dout,
        attn_stream_num_data_valid => ap_const_lv2_0,
        attn_stream_fifo_cap => ap_const_lv2_0,
        attn_stream_empty_n => attn_stream_empty_n,
        attn_stream_read => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_attn_stream_read,
        m_axi_inout1_AWVALID => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWVALID,
        m_axi_inout1_AWREADY => m_axi_inout1_AWREADY,
        m_axi_inout1_AWADDR => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWADDR,
        m_axi_inout1_AWID => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWID,
        m_axi_inout1_AWLEN => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWLEN,
        m_axi_inout1_AWSIZE => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWSIZE,
        m_axi_inout1_AWBURST => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWBURST,
        m_axi_inout1_AWLOCK => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWLOCK,
        m_axi_inout1_AWCACHE => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWCACHE,
        m_axi_inout1_AWPROT => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWPROT,
        m_axi_inout1_AWQOS => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWQOS,
        m_axi_inout1_AWREGION => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWREGION,
        m_axi_inout1_AWUSER => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWUSER,
        m_axi_inout1_WVALID => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_WVALID,
        m_axi_inout1_WREADY => m_axi_inout1_WREADY,
        m_axi_inout1_WDATA => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_WDATA,
        m_axi_inout1_WSTRB => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_WSTRB,
        m_axi_inout1_WLAST => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_WLAST,
        m_axi_inout1_WID => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_WID,
        m_axi_inout1_WUSER => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_WUSER,
        m_axi_inout1_ARVALID => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARVALID,
        m_axi_inout1_ARREADY => ap_const_logic_0,
        m_axi_inout1_ARADDR => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARADDR,
        m_axi_inout1_ARID => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARID,
        m_axi_inout1_ARLEN => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARLEN,
        m_axi_inout1_ARSIZE => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARSIZE,
        m_axi_inout1_ARBURST => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARBURST,
        m_axi_inout1_ARLOCK => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARLOCK,
        m_axi_inout1_ARCACHE => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARCACHE,
        m_axi_inout1_ARPROT => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARPROT,
        m_axi_inout1_ARQOS => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARQOS,
        m_axi_inout1_ARREGION => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARREGION,
        m_axi_inout1_ARUSER => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_ARUSER,
        m_axi_inout1_RVALID => ap_const_logic_0,
        m_axi_inout1_RREADY => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_RREADY,
        m_axi_inout1_RDATA => ap_const_lv256_lc_1,
        m_axi_inout1_RLAST => ap_const_logic_0,
        m_axi_inout1_RID => ap_const_lv1_0,
        m_axi_inout1_RFIFONUM => ap_const_lv9_0,
        m_axi_inout1_RUSER => ap_const_lv1_0,
        m_axi_inout1_RRESP => ap_const_lv2_0,
        m_axi_inout1_BVALID => m_axi_inout1_BVALID,
        m_axi_inout1_BREADY => grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_BREADY,
        m_axi_inout1_BRESP => m_axi_inout1_BRESP,
        m_axi_inout1_BID => m_axi_inout1_BID,
        m_axi_inout1_BUSER => m_axi_inout1_BUSER,
        attn_load => attn_read_reg_60,
        trunc_ln252_1 => trunc_ln252_reg_65);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_done = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_logic_1 = ap_NS_fsm_state2))) then 
                    grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_ready = ap_const_logic_1)) then 
                    grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                attn_read_reg_60 <= attn_dout;
                trunc_ln252_reg_65 <= trunc_ln252_fu_56_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, attn_empty_n, grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_done, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((attn_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_NS_fsm_state2 <= ap_NS_fsm(1);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, attn_empty_n)
    begin
        if (((attn_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_done)
    begin
        if ((grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, attn_empty_n)
    begin
                ap_block_state1 <= ((attn_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_done, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_done, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    attn_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, attn_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            attn_blk_n <= attn_empty_n;
        else 
            attn_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    attn_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, attn_empty_n)
    begin
        if ((not(((attn_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            attn_read <= ap_const_logic_1;
        else 
            attn_read <= ap_const_logic_0;
        end if; 
    end process;


    attn_stream_read_assign_proc : process(grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_attn_stream_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            attn_stream_read <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_attn_stream_read;
        else 
            attn_stream_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_start <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_ap_start_reg;
    m_axi_inout1_ARADDR <= ap_const_lv64_0;
    m_axi_inout1_ARBURST <= ap_const_lv2_0;
    m_axi_inout1_ARCACHE <= ap_const_lv4_0;
    m_axi_inout1_ARID <= ap_const_lv1_0;
    m_axi_inout1_ARLEN <= ap_const_lv32_0;
    m_axi_inout1_ARLOCK <= ap_const_lv2_0;
    m_axi_inout1_ARPROT <= ap_const_lv3_0;
    m_axi_inout1_ARQOS <= ap_const_lv4_0;
    m_axi_inout1_ARREGION <= ap_const_lv4_0;
    m_axi_inout1_ARSIZE <= ap_const_lv3_0;
    m_axi_inout1_ARUSER <= ap_const_lv1_0;
    m_axi_inout1_ARVALID <= ap_const_logic_0;
    m_axi_inout1_AWADDR <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWADDR;
    m_axi_inout1_AWBURST <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWBURST;
    m_axi_inout1_AWCACHE <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWCACHE;
    m_axi_inout1_AWID <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWID;
    m_axi_inout1_AWLEN <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWLEN;
    m_axi_inout1_AWLOCK <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWLOCK;
    m_axi_inout1_AWPROT <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWPROT;
    m_axi_inout1_AWQOS <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWQOS;
    m_axi_inout1_AWREGION <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWREGION;
    m_axi_inout1_AWSIZE <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWSIZE;
    m_axi_inout1_AWUSER <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWUSER;

    m_axi_inout1_AWVALID_assign_proc : process(grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWVALID, ap_CS_fsm_state3, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_inout1_AWVALID <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_AWVALID;
        else 
            m_axi_inout1_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_inout1_BREADY_assign_proc : process(grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_BREADY, ap_CS_fsm_state3, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_inout1_BREADY <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_BREADY;
        else 
            m_axi_inout1_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_inout1_RREADY <= ap_const_logic_0;
    m_axi_inout1_WDATA <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_WDATA;
    m_axi_inout1_WID <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_WID;
    m_axi_inout1_WLAST <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_WLAST;
    m_axi_inout1_WSTRB <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_WSTRB;
    m_axi_inout1_WUSER <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_WUSER;

    m_axi_inout1_WVALID_assign_proc : process(grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_WVALID, ap_CS_fsm_state3, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_inout1_WVALID <= grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46_m_axi_inout1_WVALID;
        else 
            m_axi_inout1_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln252_fu_56_p1 <= attn_dout(5 - 1 downto 0);
end behav;
