{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664024776680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664024776682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 24 10:06:16 2022 " "Processing started: Sat Sep 24 10:06:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664024776682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024776682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula8 -c Aula8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula8 -c Aula8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024776682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664024777133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785301 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024785301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/Aula8/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785303 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/Aula8/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024785303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula8/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785303 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula8/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024785303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-arquitetura " "Found design unit 1: processador-arquitetura" {  } { { "processador.vhd" "" { Text "C:/DesComp/Aula8/processador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785306 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/DesComp/Aula8/processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024785306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-arch_name " "Found design unit 1: muxGenerico4x1-arch_name" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785306 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024785306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785309 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024785309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/Aula8/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785309 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/Aula8/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024785309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aula8/memoriaRAM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785311 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aula8/memoriaRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024785311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_LED-arch_name " "Found design unit 1: logica_LED-arch_name" {  } { { "logica_LED.vhd" "" { Text "C:/DesComp/Aula8/logica_LED.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785313 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_LED " "Found entity 1: logica_LED" {  } { { "logica_LED.vhd" "" { Text "C:/DesComp/Aula8/logica_LED.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024785313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_desvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_desvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_desvio-arch_name " "Found design unit 1: logica_desvio-arch_name" {  } { { "logica_desvio.vhd" "" { Text "C:/DesComp/Aula8/logica_desvio.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785313 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_desvio " "Found entity 1: logica_desvio" {  } { { "logica_desvio.vhd" "" { Text "C:/DesComp/Aula8/logica_desvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024785313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopGenerico-comportamento " "Found design unit 1: flipflopGenerico-comportamento" {  } { { "flipflopGenerico.vhd" "" { Text "C:/DesComp/Aula8/flipflopGenerico.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785316 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopGenerico " "Found entity 1: flipflopGenerico" {  } { { "flipflopGenerico.vhd" "" { Text "C:/DesComp/Aula8/flipflopGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024785316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/Aula8/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785316 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/Aula8/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785316 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/Aula8/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024785316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/DesComp/Aula8/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785318 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/DesComp/Aula8/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024785318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "C:/DesComp/Aula8/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785319 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/DesComp/Aula8/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024785319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/DesComp/Aula8/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785321 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/DesComp/Aula8/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024785321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula8-arquitetura " "Found design unit 1: Aula8-arquitetura" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785321 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula8 " "Found entity 1: Aula8" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024785321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_7Seg-arch_name " "Found design unit 1: logica_7Seg-arch_name" {  } { { "logica_7Seg.vhd" "" { Text "C:/DesComp/Aula8/logica_7Seg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785324 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_7Seg " "Found entity 1: logica_7Seg" {  } { { "logica_7Seg.vhd" "" { Text "C:/DesComp/Aula8/logica_7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664024785324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024785324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula8 " "Elaborating entity \"Aula8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664024785357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:\\gravar:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:\\gravar:detectorSub0\"" {  } { { "Aula8.vhd" "\\gravar:detectorSub0" { Text "C:/DesComp/Aula8/Aula8.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664024785424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "Aula8.vhd" "ROM1" { Text "C:/DesComp/Aula8/Aula8.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664024785426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:processador " "Elaborating entity \"processador\" for hierarchy \"processador:processador\"" {  } { { "Aula8.vhd" "processador" { Text "C:/DesComp/Aula8/Aula8.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664024785427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico processador:processador\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"processador:processador\|registradorGenerico:PC\"" {  } { { "processador.vhd" "PC" { Text "C:/DesComp/Aula8/processador.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664024785427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante processador:processador\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"processador:processador\|somaConstante:incrementaPC\"" {  } { { "processador.vhd" "incrementaPC" { Text "C:/DesComp/Aula8/processador.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664024785430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 processador:processador\|muxGenerico4x1:MUX2 " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"processador:processador\|muxGenerico4x1:MUX2\"" {  } { { "processador.vhd" "MUX2" { Text "C:/DesComp/Aula8/processador.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664024785430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processador:processador\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processador:processador\|muxGenerico2x1:MUX1\"" {  } { { "processador.vhd" "MUX1" { Text "C:/DesComp/Aula8/processador.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664024785432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub processador:processador\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"processador:processador\|ULASomaSub:ULA1\"" {  } { { "processador.vhd" "ULA1" { Text "C:/DesComp/Aula8/processador.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664024785432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico processador:processador\|registradorGenerico:REGA " "Elaborating entity \"registradorGenerico\" for hierarchy \"processador:processador\|registradorGenerico:REGA\"" {  } { { "processador.vhd" "REGA" { Text "C:/DesComp/Aula8/processador.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664024785432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopGenerico processador:processador\|flipflopGenerico:FLAG " "Elaborating entity \"flipflopGenerico\" for hierarchy \"processador:processador\|flipflopGenerico:FLAG\"" {  } { { "processador.vhd" "FLAG" { Text "C:/DesComp/Aula8/processador.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664024785435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_desvio processador:processador\|logica_desvio:LOG_DESVIO " "Elaborating entity \"logica_desvio\" for hierarchy \"processador:processador\|logica_desvio:LOG_DESVIO\"" {  } { { "processador.vhd" "LOG_DESVIO" { Text "C:/DesComp/Aula8/processador.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664024785435 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelMuxPC\[0\] logica_desvio.vhd(25) " "Inferred latch for \"SelMuxPC\[0\]\" at logica_desvio.vhd(25)" {  } { { "logica_desvio.vhd" "" { Text "C:/DesComp/Aula8/logica_desvio.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024785435 "|Aula8|processador:processador|logica_desvio:LOG_DESVIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelMuxPC\[1\] logica_desvio.vhd(25) " "Inferred latch for \"SelMuxPC\[1\]\" at logica_desvio.vhd(25)" {  } { { "logica_desvio.vhd" "" { Text "C:/DesComp/Aula8/logica_desvio.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024785435 "|Aula8|processador:processador|logica_desvio:LOG_DESVIO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru processador:processador\|decoderInstru:decoderInstru1 " "Elaborating entity \"decoderInstru\" for hierarchy \"processador:processador\|decoderInstru:decoderInstru1\"" {  } { { "processador.vhd" "decoderInstru1" { Text "C:/DesComp/Aula8/processador.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664024785437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:decoderBloco " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:decoderBloco\"" {  } { { "Aula8.vhd" "decoderBloco" { Text "C:/DesComp/Aula8/Aula8.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664024785437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_LED logica_LED:logica_LED " "Elaborating entity \"logica_LED\" for hierarchy \"logica_LED:logica_LED\"" {  } { { "Aula8.vhd" "logica_LED" { Text "C:/DesComp/Aula8/Aula8.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664024785440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_7Seg logica_7Seg:logica_Seven_Seg " "Elaborating entity \"logica_7Seg\" for hierarchy \"logica_7Seg:logica_Seven_Seg\"" {  } { { "Aula8.vhd" "logica_Seven_Seg" { Text "C:/DesComp/Aula8/Aula8.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664024785440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico logica_7Seg:logica_Seven_Seg\|registradorGenerico:REG0 " "Elaborating entity \"registradorGenerico\" for hierarchy \"logica_7Seg:logica_Seven_Seg\|registradorGenerico:REG0\"" {  } { { "logica_7Seg.vhd" "REG0" { Text "C:/DesComp/Aula8/logica_7Seg.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664024785450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg logica_7Seg:logica_Seven_Seg\|conversorHex7Seg:H0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"logica_7Seg:logica_Seven_Seg\|conversorHex7Seg:H0\"" {  } { { "logica_7Seg.vhd" "H0" { Text "C:/DesComp/Aula8/logica_7Seg.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664024785450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM1 " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM1\"" {  } { { "Aula8.vhd" "RAM1" { Text "C:/DesComp/Aula8/Aula8.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664024785463 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM1\|ram " "RAM logic \"memoriaRAM:RAM1\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/DesComp/Aula8/memoriaRAM.vhd" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1664024785746 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoriaROM:ROM1\|memROM " "RAM logic \"memoriaROM:ROM1\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "memoriaROM.vhd" "memROM" { Text "C:/DesComp/Aula8/memoriaROM.vhd" 60 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664024785746 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1664024785746 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|dado_out\[0\] processador:processador\|ULASomaSub:ULA1\|Add1 " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|dado_out\[0\]\" to the node \"processador:processador\|ULASomaSub:ULA1\|Add1\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aula8/memoriaRAM.vhd" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1664024786009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|dado_out\[1\] processador:processador\|ULASomaSub:ULA1\|Add1 " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|dado_out\[1\]\" to the node \"processador:processador\|ULASomaSub:ULA1\|Add1\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aula8/memoriaRAM.vhd" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1664024786009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|dado_out\[2\] processador:processador\|ULASomaSub:ULA1\|Add1 " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|dado_out\[2\]\" to the node \"processador:processador\|ULASomaSub:ULA1\|Add1\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aula8/memoriaRAM.vhd" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1664024786009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|dado_out\[3\] processador:processador\|ULASomaSub:ULA1\|Add1 " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|dado_out\[3\]\" to the node \"processador:processador\|ULASomaSub:ULA1\|Add1\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aula8/memoriaRAM.vhd" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1664024786009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|dado_out\[4\] processador:processador\|ULASomaSub:ULA1\|Add1 " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|dado_out\[4\]\" to the node \"processador:processador\|ULASomaSub:ULA1\|Add1\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aula8/memoriaRAM.vhd" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1664024786009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|dado_out\[5\] processador:processador\|ULASomaSub:ULA1\|Add1 " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|dado_out\[5\]\" to the node \"processador:processador\|ULASomaSub:ULA1\|Add1\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aula8/memoriaRAM.vhd" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1664024786009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|dado_out\[6\] processador:processador\|ULASomaSub:ULA1\|Add1 " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|dado_out\[6\]\" to the node \"processador:processador\|ULASomaSub:ULA1\|Add1\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aula8/memoriaRAM.vhd" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1664024786009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM1\|dado_out\[7\] processador:processador\|ULASomaSub:ULA1\|Add1 " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM1\|dado_out\[7\]\" to the node \"processador:processador\|ULASomaSub:ULA1\|Add1\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aula8/memoriaRAM.vhd" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1664024786009 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1664024786009 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Palavra\[2\] GND " "Pin \"Palavra\[2\]\" is stuck at GND" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|Palavra[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Palavra\[7\] GND " "Pin \"Palavra\[7\]\" is stuck at GND" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|Palavra[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Palavra\[8\] GND " "Pin \"Palavra\[8\]\" is stuck at GND" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|Palavra[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Palavra\[9\] GND " "Pin \"Palavra\[9\]\" is stuck at GND" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|Palavra[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Palavra\[11\] GND " "Pin \"Palavra\[11\]\" is stuck at GND" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|Palavra[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EQUAL_FLAG GND " "Pin \"EQUAL_FLAG\" is stuck at GND" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|EQUAL_FLAG"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_ADDRESS\[3\] GND " "Pin \"MEM_ADDRESS\[3\]\" is stuck at GND" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|MEM_ADDRESS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_ADDRESS\[4\] GND " "Pin \"MEM_ADDRESS\[4\]\" is stuck at GND" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|MEM_ADDRESS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_ADDRESS\[6\] GND " "Pin \"MEM_ADDRESS\[6\]\" is stuck at GND" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|MEM_ADDRESS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_ADDRESS\[7\] GND " "Pin \"MEM_ADDRESS\[7\]\" is stuck at GND" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|MEM_ADDRESS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_0\[0\] VCC " "Pin \"HEX_0\[0\]\" is stuck at VCC" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|HEX_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_0\[1\] VCC " "Pin \"HEX_0\[1\]\" is stuck at VCC" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|HEX_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_0\[2\] VCC " "Pin \"HEX_0\[2\]\" is stuck at VCC" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|HEX_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_0\[3\] VCC " "Pin \"HEX_0\[3\]\" is stuck at VCC" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|HEX_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_0\[4\] VCC " "Pin \"HEX_0\[4\]\" is stuck at VCC" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|HEX_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_0\[5\] VCC " "Pin \"HEX_0\[5\]\" is stuck at VCC" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|HEX_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_0\[6\] VCC " "Pin \"HEX_0\[6\]\" is stuck at VCC" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|HEX_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_1\[0\] VCC " "Pin \"HEX_1\[0\]\" is stuck at VCC" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|HEX_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_1\[1\] VCC " "Pin \"HEX_1\[1\]\" is stuck at VCC" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|HEX_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_1\[2\] VCC " "Pin \"HEX_1\[2\]\" is stuck at VCC" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|HEX_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_1\[3\] VCC " "Pin \"HEX_1\[3\]\" is stuck at VCC" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|HEX_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_1\[4\] VCC " "Pin \"HEX_1\[4\]\" is stuck at VCC" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|HEX_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_1\[5\] VCC " "Pin \"HEX_1\[5\]\" is stuck at VCC" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|HEX_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_1\[6\] VCC " "Pin \"HEX_1\[6\]\" is stuck at VCC" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664024786063 "|Aula8|HEX_1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1664024786063 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664024786135 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "396 " "396 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1664024786352 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664024786510 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664024786510 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664024786564 "|Aula8|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664024786564 "|Aula8|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Aula8.vhd" "" { Text "C:/DesComp/Aula8/Aula8.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664024786564 "|Aula8|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1664024786564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "236 " "Implemented 236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664024786567 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664024786567 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664024786567 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664024786567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664024786592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 24 10:06:26 2022 " "Processing ended: Sat Sep 24 10:06:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664024786592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664024786592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664024786592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664024786592 ""}
