# IC_Contest_2019
IC contest 2019 preliminary  
/src : Verilog design  
/sim : Simulation results(include RTL_simulation and Gate-level simulation)  
/syn: Synthesis(timing report and area report)  
