`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan 11 2021 20:24:07 KST (Jan 11 2021 11:24:07 UTC)

module sfu_out_buff_N_Mux_2_2_9_1(in2, ctrl1, out1);
  input [1:0] in2;
  input ctrl1;
  output [1:0] out1;
  wire [1:0] in2;
  wire ctrl1;
  wire [1:0] out1;
  wire n_0, n_1, n_2;
  NOR2X2 g17(.A (n_0), .B (n_2), .Y (out1[1]));
  NOR2X2 g18(.A (n_1), .B (n_2), .Y (out1[0]));
  CLKINVX12 g19(.A (in2[0]), .Y (n_1));
  CLKINVX12 g20(.A (in2[1]), .Y (n_0));
  CLKINVX4 g21(.A (ctrl1), .Y (n_2));
endmodule


