0.6
2018.2
Jun 14 2018
20:41:02
D:/Vivado_Projects/RCA_16bit_Project/RCA_16bit_Project.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Vivado_Projects/RCA_16bit_Project/RCA_16bit_Project.srcs/sim_1/new/tb_rca_16bit.v,1769927286,verilog,,,,tb_rca_16bit,,,,,,,,
D:/Vivado_Projects/RCA_16bit_Project/RCA_16bit_Project.srcs/sources_1/new/rca_16bit.v,1769927182,verilog,,D:/Vivado_Projects/RCA_16bit_Project/RCA_16bit_Project.srcs/sim_1/new/tb_rca_16bit.v,,rca_16bit,,,,,,,,
