tarted
grid
device DDRPHY_IOCLK_DIV
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (
        config bit CP_DIV_FACTOR[2:0] = 3'b111,
        config bit CP_INIT_CNT[2:0] = 3'b000
    );
    port
    (
// configuration_body_def_on


    config input SC_DIV_FACTOR[2:0] = 3'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_DIV_FACTOR[2],SC_DIV_FACTOR[1],SC_DIV_FACTOR[0]" */,

    config input SC_INIT_CNT[2:0] = 3'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_INIT_CNT[2],SC_INIT_CNT[1],SC_INIT_CNT[0]" */,

// configuration_body_def_end

        input RST = 1'b1,
        input CLKIN = 1'b1,
        output CLKOUT,
        output CLKOUTN
    );
};
//grid device end

//grid device structure netlist started
structure netlist of DDRPHY_IOCLK_DIV
{
};
//grid device structure netlist end
//grid device configure body started

configuration cfg of DDRPHY_IOCLK_DIV
{

 // assign config body begin
    SC_DIV_FACTOR[2]  :=  CP_DIV_FACTOR[2];
    SC_DIV_FACTOR[1]  :=  CP_DIV_FACTOR[1];
    SC_DIV_FACTOR[0]  :=  CP_DIV_FACTOR[0];
    SC_INIT_CNT[2]  :=  CP_INIT_CNT[2];
    SC_INIT_CNT[1]  :=  CP_INIT_CNT[1];
    SC_INIT_CNT[0]  :=  CP_INIT_CNT[0];
// assign config body end
};

//grid device configure body end

timing ddrphy_ioclk_div_tnl of DDRPHY_IOCLK_DIV
{
    string div_factor;
    string phase_shift;
    if (CP_DIV_FACTOR == 3'b011)
    {
        div_factor = "4";
        if (CP_INIT_CNT == 3'b010)
        {
            phase_shift = "0";
        }
        else if (CP_INIT_CNT == 3'b001)
        {
            phase_shift = "1";
        }
        else if (CP_INIT_CNT == 3'b000)
        {
            phase_shift = "2";
        }
        else if (CP_INIT_CNT == 3'b011)
        {
            phase_shift = "3";
        }
        else
        {
            phase_shift = "0";
        }
    }
    else if (CP_DIV_FACTOR == 3'b111)
    {
        div_factor = "8";
        
        if (CP_INIT_CNT == 3'b100)
        {
            phase_shift = "0";
        }
        else if (CP_INIT_CNT == 3'b011)
        {
            phase_shift = "1";
        }
        else if (CP_INIT_CNT == 3'b010)
        {
            phase_shift = "2";
        }
        else if (CP_INIT_CNT == 3'b001)
        {
            phase_shift = "3";
        }
        else if (CP_INIT_CNT == 3'b000)
        {
            phase_shift = "4";
        }
        else if (CP_INIT_CNT == 3'b111)
        {
            phase_shift = "5";
        }
        else if (CP_INIT_CNT == 3'b110)
        {
            phase_shift = "6";
        }
        else if (CP_INIT_CNT == 3'b101)
        {
            phase_shift = "7";
        }
        else
        {
            phase_shift = "0";
        }
    }
    
    
    operator V_IOCLKDIV_E3
    parameter map
    (
        DIV_FACTOR  => div_factor,
        PHASE_SHIFT => phase_shift
    )
    port map
    (
        CLKIN     => CLKIN,
        RST       => RST,
        CLKDIVOUT => CLKOUT     
    );
};