// Seed: 4025898411
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  output id_5;
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  initial id_6 = 1;
  assign id_5 = 1;
  reg id_6;
  always @(id_6, posedge 1) begin
    id_6 <= (id_2) - 1'b0;
  end
  type_9(
      id_3, id_2, 1
  );
  logic id_7 = 1;
endmodule
