Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct 13 14:25:25 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.483        0.000                      0                10225        0.013        0.000                      0                10225        0.264        0.000                       0                  3655  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
GCLK                        {0.000 5.000}        10.000          100.000         
  clk_200MHz_LCLK_MMCM      {0.000 2.500}        5.000           200.000         
  clk_250MHz_180_LCLK_MMCM  {2.000 4.000}        4.000           250.000         
  clk_250MHz_LCLK_MMCM      {0.000 2.000}        4.000           250.000         
  clkfbout_LCLK_MMCM        {0.000 5.000}        10.000          100.000         
dig0_clk                    {0.000 2.034}        4.069           245.761         
  clk_122_88_MHz_DIG0_MMCM  {0.000 4.069}        8.138           122.880         
  clk_245_76_MHz_DIG0_MMCM  {0.000 2.034}        4.069           245.761         
  clkfbout_DIG0_MMCM        {0.000 2.034}        4.069           245.761         
dig1_clk                    {0.000 2.034}        4.069           245.761         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_200MHz_LCLK_MMCM                                                                                                                                                        0.264        0.000                       0                     4  
  clk_250MHz_180_LCLK_MMCM                                                                                                                                                    1.845        0.000                       0                     3  
  clk_250MHz_LCLK_MMCM                                                                                                                                                        1.845        0.000                       0                     3  
  clkfbout_LCLK_MMCM                                                                                                                                                          7.845        0.000                       0                     3  
dig0_clk                                                                                                                                                                      0.634        0.000                       0                     1  
  clk_122_88_MHz_DIG0_MMCM        0.483        0.000                      0                 9653        0.013        0.000                      0                 9653        2.819        0.000                       0                  3611  
  clk_245_76_MHz_DIG0_MMCM                                                                                                                                                    1.914        0.000                       0                    26  
  clkfbout_DIG0_MMCM                                                                                                                                                          1.914        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         clk_122_88_MHz_DIG0_MMCM  clk_122_88_MHz_DIG0_MMCM        1.837        0.000                      0                  572        0.785        0.000                      0                  572  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200MHz_LCLK_MMCM
  To Clock:  clk_200MHz_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200MHz_LCLK_MMCM
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  delayctrl_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    lclk_mmcm_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  delayctrl_REPLICATED_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_180_LCLK_MMCM
  To Clock:  clk_250MHz_180_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_180_LCLK_MMCM
Waveform(ns):       { 2.000 4.000 }
Period(ns):         4.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    lclk_mmcm_0/inst/clkout4_buf/I
Min Period  n/a     ODDR/C               n/a            1.474         4.000       2.526      OLOGIC_X1Y72     clk_forward_1/C
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_LCLK_MMCM
  To Clock:  clk_250MHz_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_LCLK_MMCM
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    lclk_mmcm_0/inst/clkout3_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X1Y122    clk_forward_0/C
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_LCLK_MMCM
  To Clock:  clkfbout_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_LCLK_MMCM
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    lclk_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dig0_clk
  To Clock:  dig0_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dig0_clk
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { DIG0_CLKOUT_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         4.069       2.820      MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.069       95.931     MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_122_88_MHz_DIG0_MMCM
  To Clock:  clk_122_88_MHz_DIG0_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.819ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 3.756ns (49.818%)  route 3.783ns (50.182%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2 MUXF7=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 6.094 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.738    -1.484    WFM_ACQ_1/WVB/OVERFLOW_CTRL/clk_122_88_MHz
    SLICE_X80Y45         FDSE                                         r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDSE (Prop_fdse_C_Q)         0.456    -1.028 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[4]/Q
                         net (fo=2, routed)           0.615    -0.413    WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[14]_0[4]
    SLICE_X80Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.112 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry_i_5__0_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.334 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.652     0.986    WFM_ACQ_1/WVB/WR_CTRL/wvb_wused_carry__1[0]
    SLICE_X81Y47         LUT2 (Prop_lut2_I1_O)        0.299     1.285 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wused_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     1.285    WFM_ACQ_1/WVB/OVERFLOW_CTRL/i_rd_data[4]_i_16[1]
    SLICE_X81Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.835 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.835    WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__0_n_0
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.949 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.949    WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__1_n_0
    SLICE_X81Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.188 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__2/O[2]
                         net (fo=1, routed)           1.268     3.456    CUPPA_0/CRSM_0/i_rd_data_reg[15]_i_18_1[14]
    SLICE_X100Y59        LUT4 (Prop_lut4_I2_O)        0.302     3.758 r  CUPPA_0/CRSM_0/i_rd_data[14]_i_12/O
                         net (fo=1, routed)           0.000     3.758    CUPPA_0/CRSM_0/i_rd_data[14]_i_12_n_0
    SLICE_X100Y59        MUXF7 (Prop_muxf7_I0_O)      0.209     3.967 r  CUPPA_0/CRSM_0/i_rd_data_reg[14]_i_11/O
                         net (fo=1, routed)           0.727     4.694    CUPPA_0/CRSM_0/i_rd_data_reg[14]_i_11_n_0
    SLICE_X99Y62         LUT5 (Prop_lut5_I2_O)        0.297     4.991 r  CUPPA_0/CRSM_0/i_rd_data[14]_i_6/O
                         net (fo=1, routed)           0.000     4.991    CUPPA_0/CRSM_0/i_rd_data[14]_i_6_n_0
    SLICE_X99Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     5.236 r  CUPPA_0/CRSM_0/i_rd_data_reg[14]_i_3/O
                         net (fo=1, routed)           0.522     5.758    CUPPA_0/CRSM_0/i_rd_data_reg[14]_i_3_n_0
    SLICE_X98Y62         LUT5 (Prop_lut5_I1_O)        0.298     6.056 r  CUPPA_0/CRSM_0/i_rd_data[14]_i_1/O
                         net (fo=1, routed)           0.000     6.056    CUPPA_0/CRSM_0/i_rd_data[14]_i_1_n_0
    SLICE_X98Y62         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.604     6.094    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X98Y62         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[14]/C
                         clock pessimism              0.426     6.520    
                         clock uncertainty           -0.063     6.458    
    SLICE_X98Y62         FDRE (Setup_fdre_C_D)        0.081     6.539    CUPPA_0/CRSM_0/i_rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                          6.539    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 CUPPA_0/CRSM_0/y_adr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        7.367ns  (logic 1.587ns (21.541%)  route 5.780ns (78.459%))
  Logic Levels:           7  (LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.106ns = ( 6.032 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.447ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.775    -1.447    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X95Y67         FDRE                                         r  CUPPA_0/CRSM_0/y_adr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.991 r  CUPPA_0/CRSM_0/y_adr_reg[0]_rep__0/Q
                         net (fo=18, routed)          1.017     0.027    CUPPA_0/CRSM_0/y_adr_reg[0]_rep__0_n_0
    SLICE_X97Y67         LUT6 (Prop_lut6_I0_O)        0.124     0.151 f  CUPPA_0/CRSM_0/i_rd_data[15]_i_49/O
                         net (fo=1, routed)           0.622     0.773    CUPPA_0/CRSM_0/i_rd_data[15]_i_49_n_0
    SLICE_X97Y68         LUT6 (Prop_lut6_I0_O)        0.124     0.897 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_30/O
                         net (fo=1, routed)           0.548     1.445    CUPPA_0/CRSM_0/i_rd_data[15]_i_30_n_0
    SLICE_X99Y66         LUT6 (Prop_lut6_I3_O)        0.124     1.569 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_15/O
                         net (fo=85, routed)          1.656     3.225    CUPPA_0/CRSM_0/i_rd_data[15]_i_15_n_0
    SLICE_X108Y75        LUT5 (Prop_lut5_I0_O)        0.124     3.349 r  CUPPA_0/CRSM_0/i_rd_data[13]_i_11/O
                         net (fo=1, routed)           1.639     4.988    CUPPA_0/CRSM_0/i_rd_data[13]_i_11_n_0
    SLICE_X86Y61         LUT5 (Prop_lut5_I0_O)        0.124     5.112 r  CUPPA_0/CRSM_0/i_rd_data[13]_i_6/O
                         net (fo=1, routed)           0.000     5.112    CUPPA_0/CRSM_0/i_rd_data[13]_i_6_n_0
    SLICE_X86Y61         MUXF7 (Prop_muxf7_I1_O)      0.214     5.326 r  CUPPA_0/CRSM_0/i_rd_data_reg[13]_i_3/O
                         net (fo=1, routed)           0.298     5.624    CUPPA_0/CRSM_0/i_rd_data_reg[13]_i_3_n_0
    SLICE_X87Y62         LUT5 (Prop_lut5_I1_O)        0.297     5.921 r  CUPPA_0/CRSM_0/i_rd_data[13]_i_1/O
                         net (fo=1, routed)           0.000     5.921    CUPPA_0/CRSM_0/i_rd_data[13]_i_1_n_0
    SLICE_X87Y62         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.542     6.032    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X87Y62         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[13]/C
                         clock pessimism              0.540     6.572    
                         clock uncertainty           -0.063     6.510    
    SLICE_X87Y62         FDRE (Setup_fdre_C_D)        0.032     6.542    CUPPA_0/CRSM_0/i_rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                          6.542    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 3.693ns (49.935%)  route 3.703ns (50.065%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 MUXF7=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 6.094 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.738    -1.484    WFM_ACQ_1/WVB/OVERFLOW_CTRL/clk_122_88_MHz
    SLICE_X80Y45         FDSE                                         r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDSE (Prop_fdse_C_Q)         0.456    -1.028 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[4]/Q
                         net (fo=2, routed)           0.615    -0.413    WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[14]_0[4]
    SLICE_X80Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.112 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry_i_5__0_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.334 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.652     0.986    WFM_ACQ_1/WVB/WR_CTRL/wvb_wused_carry__1[0]
    SLICE_X81Y47         LUT2 (Prop_lut2_I1_O)        0.299     1.285 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wused_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     1.285    WFM_ACQ_1/WVB/OVERFLOW_CTRL/i_rd_data[4]_i_16[1]
    SLICE_X81Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.835 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.835    WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__0_n_0
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.148 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__1/O[3]
                         net (fo=1, routed)           1.413     3.561    CUPPA_0/CRSM_0/i_rd_data_reg[15]_i_18_1[11]
    SLICE_X99Y62         LUT4 (Prop_lut4_I2_O)        0.306     3.867 r  CUPPA_0/CRSM_0/i_rd_data[11]_i_16/O
                         net (fo=1, routed)           0.000     3.867    CUPPA_0/CRSM_0/i_rd_data[11]_i_16_n_0
    SLICE_X99Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     4.079 r  CUPPA_0/CRSM_0/i_rd_data_reg[11]_i_13/O
                         net (fo=1, routed)           0.571     4.650    CUPPA_0/CRSM_0/i_rd_data_reg[11]_i_13_n_0
    SLICE_X102Y63        LUT5 (Prop_lut5_I2_O)        0.299     4.949 r  CUPPA_0/CRSM_0/i_rd_data[11]_i_6/O
                         net (fo=1, routed)           0.000     4.949    CUPPA_0/CRSM_0/i_rd_data[11]_i_6_n_0
    SLICE_X102Y63        MUXF7 (Prop_muxf7_I1_O)      0.214     5.163 r  CUPPA_0/CRSM_0/i_rd_data_reg[11]_i_3/O
                         net (fo=1, routed)           0.452     5.615    CUPPA_0/CRSM_0/i_rd_data_reg[11]_i_3_n_0
    SLICE_X102Y63        LUT5 (Prop_lut5_I1_O)        0.297     5.912 r  CUPPA_0/CRSM_0/i_rd_data[11]_i_1/O
                         net (fo=1, routed)           0.000     5.912    CUPPA_0/CRSM_0/i_rd_data[11]_i_1_n_0
    SLICE_X102Y63        FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.604     6.094    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X102Y63        FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[11]/C
                         clock pessimism              0.426     6.520    
                         clock uncertainty           -0.063     6.458    
    SLICE_X102Y63        FDRE (Setup_fdre_C_D)        0.079     6.537    CUPPA_0/CRSM_0/i_rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                          6.537    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 2.357ns (35.089%)  route 4.360ns (64.911%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 5.995 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.700    -1.522    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X57Y69         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.419    -1.103 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[6]_rep/Q
                         net (fo=3, routed)           0.979    -0.123    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[6]_rep_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I2_O)        0.296     0.173 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.173    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[2]
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.571 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.571    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.842 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.661     1.503    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.399     1.902 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.318     2.220    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.326     2.546 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=15, routed)          0.483     3.030    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X57Y71         LUT4 (Prop_lut4_I0_O)        0.124     3.154 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.624     3.778    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.902 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.294     5.196    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X2Y26         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.504     5.995    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y26         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.440     6.434    
                         clock uncertainty           -0.063     6.372    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532     5.840    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.840    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 2.233ns (31.833%)  route 4.782ns (68.167%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 6.133 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.700    -1.522    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X57Y69         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.419    -1.103 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[6]_rep/Q
                         net (fo=3, routed)           0.979    -0.123    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[6]_rep_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I2_O)        0.296     0.173 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.173    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[2]
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.571 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.571    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.842 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.661     1.503    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.399     1.902 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.318     2.220    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.326     2.546 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=15, routed)          1.561     4.108    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X90Y71         LUT4 (Prop_lut4_I1_O)        0.124     4.232 r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__1/O
                         net (fo=3, routed)           1.261     5.493    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y19         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.642     6.133    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y19         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.540     6.673    
                         clock uncertainty           -0.063     6.610    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.167    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.167    
                         arrival time                          -5.493    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 3.406ns (46.701%)  route 3.887ns (53.299%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT5=3 MUXF7=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 6.090 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.738    -1.484    WFM_ACQ_1/WVB/OVERFLOW_CTRL/clk_122_88_MHz
    SLICE_X80Y45         FDSE                                         r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDSE (Prop_fdse_C_Q)         0.456    -1.028 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[4]/Q
                         net (fo=2, routed)           0.615    -0.413    WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[14]_0[4]
    SLICE_X80Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.112 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry_i_5__0_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.334 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.652     0.986    WFM_ACQ_1/WVB/WR_CTRL/wvb_wused_carry__1[0]
    SLICE_X81Y47         LUT2 (Prop_lut2_I1_O)        0.299     1.285 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wused_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     1.285    WFM_ACQ_1/WVB/OVERFLOW_CTRL/i_rd_data[4]_i_16[1]
    SLICE_X81Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.865 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__0/O[2]
                         net (fo=1, routed)           1.478     3.343    CUPPA_0/CRSM_0/i_rd_data_reg[15]_i_18_1[6]
    SLICE_X101Y64        LUT5 (Prop_lut5_I3_O)        0.302     3.645 r  CUPPA_0/CRSM_0/i_rd_data[6]_i_17/O
                         net (fo=1, routed)           0.000     3.645    CUPPA_0/CRSM_0/i_rd_data[6]_i_17_n_0
    SLICE_X101Y64        MUXF7 (Prop_muxf7_I0_O)      0.212     3.857 r  CUPPA_0/CRSM_0/i_rd_data_reg[6]_i_13/O
                         net (fo=1, routed)           0.524     4.381    CUPPA_0/CRSM_0/i_rd_data_reg[6]_i_13_n_0
    SLICE_X102Y67        LUT5 (Prop_lut5_I2_O)        0.299     4.680 r  CUPPA_0/CRSM_0/i_rd_data[6]_i_6/O
                         net (fo=1, routed)           0.000     4.680    CUPPA_0/CRSM_0/i_rd_data[6]_i_6_n_0
    SLICE_X102Y67        MUXF7 (Prop_muxf7_I1_O)      0.214     4.894 r  CUPPA_0/CRSM_0/i_rd_data_reg[6]_i_3/O
                         net (fo=1, routed)           0.618     5.513    CUPPA_0/CRSM_0/i_rd_data_reg[6]_i_3_n_0
    SLICE_X94Y67         LUT5 (Prop_lut5_I1_O)        0.297     5.810 r  CUPPA_0/CRSM_0/i_rd_data[6]_i_1/O
                         net (fo=1, routed)           0.000     5.810    CUPPA_0/CRSM_0/i_rd_data[6]_i_1_n_0
    SLICE_X94Y67         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.600     6.090    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X94Y67         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[6]/C
                         clock pessimism              0.426     6.516    
                         clock uncertainty           -0.063     6.454    
    SLICE_X94Y67         FDRE (Setup_fdre_C_D)        0.081     6.535    CUPPA_0/CRSM_0/i_rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.535    
                         arrival time                          -5.810    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 2.357ns (35.076%)  route 4.363ns (64.924%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 5.995 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.700    -1.522    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X57Y69         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.419    -1.103 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[6]_rep/Q
                         net (fo=3, routed)           0.979    -0.123    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[6]_rep_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I2_O)        0.296     0.173 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.173    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[2]
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.571 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.571    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.842 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.661     1.503    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.399     1.902 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.318     2.220    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.326     2.546 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=15, routed)          0.483     3.030    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X57Y71         LUT4 (Prop_lut4_I0_O)        0.124     3.154 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.624     3.778    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.902 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.296     5.198    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X2Y26         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.504     5.995    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y26         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.440     6.434    
                         clock uncertainty           -0.063     6.372    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     5.929    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.929    
                         arrival time                          -5.198    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 2.357ns (35.608%)  route 4.262ns (64.392%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 5.995 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.700    -1.522    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X57Y69         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.419    -1.103 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[6]_rep/Q
                         net (fo=3, routed)           0.979    -0.123    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[6]_rep_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I2_O)        0.296     0.173 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.173    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[2]
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.571 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.571    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.842 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.661     1.503    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.399     1.902 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.318     2.220    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.326     2.546 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=15, routed)          0.483     3.030    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X57Y71         LUT4 (Prop_lut4_I0_O)        0.124     3.154 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.624     3.778    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.902 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.196     5.098    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X2Y26         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.504     5.995    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y26         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.440     6.434    
                         clock uncertainty           -0.063     6.372    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532     5.840    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.840    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 3.714ns (51.786%)  route 3.458ns (48.214%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2 MUXF7=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 6.088 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.738    -1.484    WFM_ACQ_1/WVB/OVERFLOW_CTRL/clk_122_88_MHz
    SLICE_X80Y45         FDSE                                         r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDSE (Prop_fdse_C_Q)         0.456    -1.028 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[4]/Q
                         net (fo=2, routed)           0.615    -0.413    WFM_ACQ_1/WVB/OVERFLOW_CTRL/last_rd_addr_reg[14]_0[4]
    SLICE_X80Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.112 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry_i_5__0_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.334 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.652     0.986    WFM_ACQ_1/WVB/WR_CTRL/wvb_wused_carry__1[0]
    SLICE_X81Y47         LUT2 (Prop_lut2_I1_O)        0.299     1.285 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wused_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     1.285    WFM_ACQ_1/WVB/OVERFLOW_CTRL/i_rd_data[4]_i_16[1]
    SLICE_X81Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.835 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.835    WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__0_n_0
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.949 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.949    WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__1_n_0
    SLICE_X81Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.171 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/wvb_wused_carry__2/O[0]
                         net (fo=1, routed)           1.135     3.306    CUPPA_0/CRSM_0/i_rd_data_reg[15]_i_18_1[12]
    SLICE_X93Y64         LUT4 (Prop_lut4_I2_O)        0.299     3.605 r  CUPPA_0/CRSM_0/i_rd_data[12]_i_13/O
                         net (fo=1, routed)           0.000     3.605    CUPPA_0/CRSM_0/i_rd_data[12]_i_13_n_0
    SLICE_X93Y64         MUXF7 (Prop_muxf7_I0_O)      0.212     3.817 r  CUPPA_0/CRSM_0/i_rd_data_reg[12]_i_12/O
                         net (fo=1, routed)           0.623     4.440    CUPPA_0/CRSM_0/i_rd_data_reg[12]_i_12_n_0
    SLICE_X95Y68         LUT5 (Prop_lut5_I2_O)        0.299     4.739 r  CUPPA_0/CRSM_0/i_rd_data[12]_i_6/O
                         net (fo=1, routed)           0.000     4.739    CUPPA_0/CRSM_0/i_rd_data[12]_i_6_n_0
    SLICE_X95Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     4.956 r  CUPPA_0/CRSM_0/i_rd_data_reg[12]_i_3/O
                         net (fo=1, routed)           0.433     5.389    CUPPA_0/CRSM_0/i_rd_data_reg[12]_i_3_n_0
    SLICE_X95Y68         LUT5 (Prop_lut5_I1_O)        0.299     5.688 r  CUPPA_0/CRSM_0/i_rd_data[12]_i_1/O
                         net (fo=1, routed)           0.000     5.688    CUPPA_0/CRSM_0/i_rd_data[12]_i_1_n_0
    SLICE_X95Y68         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.598     6.088    CUPPA_0/CRSM_0/clk_122_88_MHz
    SLICE_X95Y68         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[12]/C
                         clock pessimism              0.426     6.514    
                         clock uncertainty           -0.063     6.452    
    SLICE_X95Y68         FDRE (Setup_fdre_C_D)        0.031     6.483    CUPPA_0/CRSM_0/i_rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                          6.483    
                         arrival time                          -5.688    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.877ns  (logic 2.233ns (32.472%)  route 4.644ns (67.528%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 6.125 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.700    -1.522    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X57Y69         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.419    -1.103 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[6]_rep/Q
                         net (fo=3, routed)           0.979    -0.123    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[6]_rep_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I2_O)        0.296     0.173 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.173    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[2]
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.571 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.571    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.842 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.661     1.503    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.399     1.902 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.318     2.220    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.326     2.546 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=15, routed)          1.561     4.108    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X90Y71         LUT4 (Prop_lut4_I1_O)        0.124     4.232 r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__1/O
                         net (fo=3, routed)           1.123     5.355    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y15         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.634     6.125    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.540     6.665    
                         clock uncertainty           -0.063     6.602    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.159    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.159    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  0.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/CUPPA_TRIG/adc_stream_out_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.964%)  route 0.178ns (52.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.608    -0.469    WFM_ACQ_1/CUPPA_TRIG/clk_122_88_MHz
    SLICE_X96Y50         FDRE                                         r  WFM_ACQ_1/CUPPA_TRIG/adc_stream_out_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  WFM_ACQ_1/CUPPA_TRIG/adc_stream_out_0_reg[4]/Q
                         net (fo=1, routed)           0.178    -0.127    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d[6]
    SLICE_X96Y49         FDRE                                         r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.884    -0.854    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X96Y49         FDRE                                         r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[6]/C
                         clock pessimism              0.661    -0.193    
    SLICE_X96Y49         FDRE (Hold_fdre_C_D)         0.053    -0.140    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/rx_fifo_wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/UART_DEBUG_0/FT232R_HS_0/FSM_sequential_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.535%)  route 0.222ns (54.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.643    -0.434    CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/clk_122_88_MHz
    SLICE_X110Y48        FDRE                                         r  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/rx_fifo_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/rx_fifo_wr_en_reg/Q
                         net (fo=2, routed)           0.222    -0.071    CUPPA_0/UART_DEBUG_0/FT232R_HS_0/NEDGE_0/i_des_done
    SLICE_X108Y51        LUT5 (Prop_lut5_I4_O)        0.045    -0.026 r  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/NEDGE_0/FSM_sequential_fsm[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.026    CUPPA_0/UART_DEBUG_0/FT232R_HS_0/NEDGE_0_n_1
    SLICE_X108Y51        FDRE                                         r  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/FSM_sequential_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.906    -0.832    CUPPA_0/UART_DEBUG_0/FT232R_HS_0/clk_122_88_MHz
    SLICE_X108Y51        FDRE                                         r  CUPPA_0/UART_DEBUG_0/FT232R_HS_0/FSM_sequential_fsm_reg[1]/C
                         clock pessimism              0.661    -0.171    
    SLICE_X108Y51        FDRE (Hold_fdre_C_D)         0.120    -0.051    CUPPA_0/UART_DEBUG_0/FT232R_HS_0/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.731%)  route 0.220ns (57.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.570    -0.507    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X54Y67         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  WFM_ACQ_0/WVB/WR_CTRL/i_start_addr_reg[4]/Q
                         net (fo=1, routed)           0.220    -0.123    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[34]
    RAMB36_X3Y12         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.882    -0.855    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y12         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408    -0.447    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.296    -0.151    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.689    -0.387    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X93Y100        FDRE                                         r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.246 r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[21]/Q
                         net (fo=1, routed)           0.056    -0.191    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/DIA
    SLICE_X92Y100        RAMD64E                                      r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.963    -0.775    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/WCLK
    SLICE_X92Y100        RAMD64E                                      r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMA/CLK
                         clock pessimism              0.400    -0.374    
    SLICE_X92Y100        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.227    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.607    -0.470    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X91Y99         FDRE                                         r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.273    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/DIA
    SLICE_X90Y99         RAMD64E                                      r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.877    -0.861    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/WCLK
    SLICE_X90Y99         RAMD64E                                      r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMA/CLK
                         clock pessimism              0.404    -0.457    
    SLICE_X90Y99         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.310    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/CUPPA_TRIG/adc_stream_out_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.551%)  route 0.234ns (62.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.608    -0.469    WFM_ACQ_1/CUPPA_TRIG/clk_122_88_MHz
    SLICE_X95Y50         FDRE                                         r  WFM_ACQ_1/CUPPA_TRIG/adc_stream_out_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  WFM_ACQ_1/CUPPA_TRIG/adc_stream_out_0_reg[6]/Q
                         net (fo=1, routed)           0.234    -0.093    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d[8]
    SLICE_X94Y45         FDRE                                         r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.883    -0.855    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X94Y45         FDRE                                         r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[8]/C
                         clock pessimism              0.661    -0.194    
    SLICE_X94Y45         FDRE (Hold_fdre_C_D)         0.063    -0.131    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.299%)  route 0.243ns (59.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.576    -0.501    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X66Y62         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  WFM_ACQ_0/WVB/WR_CTRL/i_evt_ltc_reg[43]/Q
                         net (fo=1, routed)           0.243    -0.094    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[25]
    RAMB36_X3Y12         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.882    -0.855    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y12         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.427    -0.428    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.296    -0.132    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.294%)  route 0.227ns (61.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.689    -0.387    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X93Y102        FDRE                                         r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.246 r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[8]/Q
                         net (fo=1, routed)           0.227    -0.019    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/DIC
    SLICE_X92Y98         RAMD64E                                      r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.877    -0.861    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/WCLK
    SLICE_X92Y98         RAMD64E                                      r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMC/CLK
                         clock pessimism              0.656    -0.205    
    SLICE_X92Y98         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.061    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 WVB_READER/hdr_data_reg_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WVB_READER/hdr_data_mux_out_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.190ns (45.949%)  route 0.223ns (54.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.591    -0.486    WVB_READER/clk_122_88_MHz
    SLICE_X87Y49         FDRE                                         r  WVB_READER/hdr_data_reg_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  WVB_READER/hdr_data_reg_reg[110]/Q
                         net (fo=1, routed)           0.223    -0.121    WVB_READER/hdr_data_reg[110]
    SLICE_X87Y56         LUT3 (Prop_lut3_I0_O)        0.049    -0.072 r  WVB_READER/hdr_data_mux_out_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    WVB_READER/hdr_data_mux_out[23]
    SLICE_X87Y56         FDRE                                         r  WVB_READER/hdr_data_mux_out_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.853    -0.885    WVB_READER/clk_122_88_MHz
    SLICE_X87Y56         FDRE                                         r  WVB_READER/hdr_data_mux_out_reg_reg[23]/C
                         clock pessimism              0.661    -0.224    
    SLICE_X87Y56         FDRE (Hold_fdre_C_D)         0.107    -0.117    WVB_READER/hdr_data_mux_out_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/i_pre_conf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WR_CTRL/sot_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.189ns (42.410%)  route 0.257ns (57.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.613    -0.464    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X91Y49         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/i_pre_conf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  WFM_ACQ_1/WVB/WR_CTRL/i_pre_conf_reg[3]/Q
                         net (fo=5, routed)           0.257    -0.066    WFM_ACQ_1/WVB/WR_CTRL/hdr_data_in[84]
    SLICE_X90Y50         LUT4 (Prop_lut4_I0_O)        0.048    -0.018 r  WFM_ACQ_1/WVB/WR_CTRL/sot_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.018    WFM_ACQ_1/WVB/WR_CTRL/sot_cnt[3]
    SLICE_X90Y50         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/sot_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.877    -0.861    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X90Y50         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/sot_cnt_reg[3]/C
                         clock pessimism              0.661    -0.200    
    SLICE_X90Y50         FDRE (Hold_fdre_C_D)         0.131    -0.069    WFM_ACQ_1/WVB/WR_CTRL/sot_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_122_88_MHz_DIG0_MMCM
Waveform(ns):       { 0.000 4.069 }
Period(ns):         8.138
Sources:            { dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.138       5.194      RAMB36_X5Y12     CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y12     WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y12     WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X5Y14     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X5Y14     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y14     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y14     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y11     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y11     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X4Y18     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.138       205.222    MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X94Y43     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X94Y43     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X94Y43     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X94Y43     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X96Y46     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X96Y46     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X96Y46     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X96Y46     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X94Y46     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X94Y46     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X92Y43     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X92Y43     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X92Y43     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X92Y43     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X92Y46     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X92Y46     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X92Y46     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X92Y46     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X92Y48     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X92Y48     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_245_76_MHz_DIG0_MMCM
  To Clock:  clk_245_76_MHz_DIG0_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_245_76_MHz_DIG0_MMCM
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.069       1.914      BUFGCTRL_X0Y17   dig0_mmcm_0/inst/clkout1_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y132    DIG0_LVDS/ADC_IO_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         4.069       2.402      ILOGIC_X1Y132    DIG0_LVDS/ADC_IO_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y128    DIG0_LVDS/ADC_IO_0/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         4.069       2.402      ILOGIC_X1Y128    DIG0_LVDS/ADC_IO_0/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y130    DIG0_LVDS/ADC_IO_0/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         4.069       2.402      ILOGIC_X1Y130    DIG0_LVDS/ADC_IO_0/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y118    DIG0_LVDS/ADC_IO_0/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         4.069       2.402      ILOGIC_X1Y118    DIG0_LVDS/ADC_IO_0/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y140    DIG0_LVDS/ADC_IO_0/inst/pins[4].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.069       209.291    MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DIG0_MMCM
  To Clock:  clkfbout_DIG0_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DIG0_MMCM
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.069       1.914      BUFGCTRL_X0Y18   dig0_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.069       2.820      MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.069       2.820      MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.069       95.931     MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.069       209.291    MMCME2_ADV_X1Y2  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_122_88_MHz_DIG0_MMCM
  To Clock:  clk_122_88_MHz_DIG0_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        1.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.785ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/i_dy_reg[14]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.718ns (12.557%)  route 5.000ns (87.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 6.034 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.773    -1.449    CUPPA_0/clk_122_88_MHz
    SLICE_X103Y69        FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.419    -1.030 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.759    -0.270    CUPPA_0/spi_rst
    SLICE_X102Y66        LUT2 (Prop_lut2_I0_O)        0.299     0.029 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.241     4.270    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X84Y89         FDCE                                         f  DAC_SPI/IILC_SCLK_0/i_dy_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.544     6.034    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X84Y89         FDCE                                         r  DAC_SPI/IILC_SCLK_0/i_dy_reg[14]/C
                         clock pessimism              0.540     6.574    
                         clock uncertainty           -0.063     6.512    
    SLICE_X84Y89         FDCE (Recov_fdce_C_CLR)     -0.405     6.107    DAC_SPI/IILC_SCLK_0/i_dy_reg[14]
  -------------------------------------------------------------------
                         required time                          6.107    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/i_dy_reg[15]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.718ns (12.557%)  route 5.000ns (87.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 6.034 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.773    -1.449    CUPPA_0/clk_122_88_MHz
    SLICE_X103Y69        FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.419    -1.030 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.759    -0.270    CUPPA_0/spi_rst
    SLICE_X102Y66        LUT2 (Prop_lut2_I0_O)        0.299     0.029 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.241     4.270    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X84Y89         FDCE                                         f  DAC_SPI/IILC_SCLK_0/i_dy_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.544     6.034    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X84Y89         FDCE                                         r  DAC_SPI/IILC_SCLK_0/i_dy_reg[15]/C
                         clock pessimism              0.540     6.574    
                         clock uncertainty           -0.063     6.512    
    SLICE_X84Y89         FDCE (Recov_fdce_C_CLR)     -0.405     6.107    DAC_SPI/IILC_SCLK_0/i_dy_reg[15]
  -------------------------------------------------------------------
                         required time                          6.107    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/i_dy_reg[16]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.718ns (12.557%)  route 5.000ns (87.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 6.034 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.773    -1.449    CUPPA_0/clk_122_88_MHz
    SLICE_X103Y69        FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.419    -1.030 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.759    -0.270    CUPPA_0/spi_rst
    SLICE_X102Y66        LUT2 (Prop_lut2_I0_O)        0.299     0.029 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.241     4.270    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X84Y89         FDCE                                         f  DAC_SPI/IILC_SCLK_0/i_dy_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.544     6.034    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X84Y89         FDCE                                         r  DAC_SPI/IILC_SCLK_0/i_dy_reg[16]/C
                         clock pessimism              0.540     6.574    
                         clock uncertainty           -0.063     6.512    
    SLICE_X84Y89         FDCE (Recov_fdce_C_CLR)     -0.405     6.107    DAC_SPI/IILC_SCLK_0/i_dy_reg[16]
  -------------------------------------------------------------------
                         required time                          6.107    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/i_dy_reg[17]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.718ns (12.557%)  route 5.000ns (87.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 6.034 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.773    -1.449    CUPPA_0/clk_122_88_MHz
    SLICE_X103Y69        FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.419    -1.030 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.759    -0.270    CUPPA_0/spi_rst
    SLICE_X102Y66        LUT2 (Prop_lut2_I0_O)        0.299     0.029 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.241     4.270    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X84Y89         FDCE                                         f  DAC_SPI/IILC_SCLK_0/i_dy_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.544     6.034    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X84Y89         FDCE                                         r  DAC_SPI/IILC_SCLK_0/i_dy_reg[17]/C
                         clock pessimism              0.540     6.574    
                         clock uncertainty           -0.063     6.512    
    SLICE_X84Y89         FDCE (Recov_fdce_C_CLR)     -0.405     6.107    DAC_SPI/IILC_SCLK_0/i_dy_reg[17]
  -------------------------------------------------------------------
                         required time                          6.107    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/i_dy_reg[1]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.718ns (12.535%)  route 5.010ns (87.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 6.091 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.773    -1.449    CUPPA_0/clk_122_88_MHz
    SLICE_X103Y69        FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.419    -1.030 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.759    -0.270    CUPPA_0/spi_rst
    SLICE_X102Y66        LUT2 (Prop_lut2_I0_O)        0.299     0.029 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.251     4.280    DAC_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X90Y87         FDCE                                         f  DAC_SPI/IILC_MISO_0/i_dy_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.601     6.091    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X90Y87         FDCE                                         r  DAC_SPI/IILC_MISO_0/i_dy_reg[1]/C
                         clock pessimism              0.540     6.631    
                         clock uncertainty           -0.063     6.569    
    SLICE_X90Y87         FDCE (Recov_fdce_C_CLR)     -0.319     6.250    DAC_SPI/IILC_MISO_0/i_dy_reg[1]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/i_dy_reg[30]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 0.718ns (12.852%)  route 4.869ns (87.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 6.036 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.773    -1.449    CUPPA_0/clk_122_88_MHz
    SLICE_X103Y69        FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.419    -1.030 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.759    -0.270    CUPPA_0/spi_rst
    SLICE_X102Y66        LUT2 (Prop_lut2_I0_O)        0.299     0.029 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.109     4.138    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X84Y93         FDCE                                         f  DAC_SPI/IILC_SCLK_0/i_dy_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.546     6.036    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X84Y93         FDCE                                         r  DAC_SPI/IILC_SCLK_0/i_dy_reg[30]/C
                         clock pessimism              0.540     6.576    
                         clock uncertainty           -0.063     6.514    
    SLICE_X84Y93         FDCE (Recov_fdce_C_CLR)     -0.405     6.109    DAC_SPI/IILC_SCLK_0/i_dy_reg[30]
  -------------------------------------------------------------------
                         required time                          6.109    
                         arrival time                          -4.138    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/i_dy_reg[31]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 0.718ns (12.852%)  route 4.869ns (87.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 6.036 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.773    -1.449    CUPPA_0/clk_122_88_MHz
    SLICE_X103Y69        FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.419    -1.030 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.759    -0.270    CUPPA_0/spi_rst
    SLICE_X102Y66        LUT2 (Prop_lut2_I0_O)        0.299     0.029 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.109     4.138    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X84Y93         FDCE                                         f  DAC_SPI/IILC_SCLK_0/i_dy_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.546     6.036    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X84Y93         FDCE                                         r  DAC_SPI/IILC_SCLK_0/i_dy_reg[31]/C
                         clock pessimism              0.540     6.576    
                         clock uncertainty           -0.063     6.514    
    SLICE_X84Y93         FDCE (Recov_fdce_C_CLR)     -0.405     6.109    DAC_SPI/IILC_SCLK_0/i_dy_reg[31]
  -------------------------------------------------------------------
                         required time                          6.109    
                         arrival time                          -4.138    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 0.718ns (12.896%)  route 4.850ns (87.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.116ns = ( 6.022 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.773    -1.449    CUPPA_0/clk_122_88_MHz
    SLICE_X103Y69        FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.419    -1.030 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.759    -0.270    CUPPA_0/spi_rst
    SLICE_X102Y66        LUT2 (Prop_lut2_I0_O)        0.299     0.029 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.090     4.119    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X89Y77         FDCE                                         f  DAC_SPI/IILC_SCLK_0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.532     6.022    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X89Y77         FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[0]/C
                         clock pessimism              0.540     6.562    
                         clock uncertainty           -0.063     6.500    
    SLICE_X89Y77         FDCE (Recov_fdce_C_CLR)     -0.405     6.095    DAC_SPI/IILC_SCLK_0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.095    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 0.718ns (12.896%)  route 4.850ns (87.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.116ns = ( 6.022 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.773    -1.449    CUPPA_0/clk_122_88_MHz
    SLICE_X103Y69        FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.419    -1.030 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.759    -0.270    CUPPA_0/spi_rst
    SLICE_X102Y66        LUT2 (Prop_lut2_I0_O)        0.299     0.029 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.090     4.119    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X89Y77         FDCE                                         f  DAC_SPI/IILC_SCLK_0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.532     6.022    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X89Y77         FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[1]/C
                         clock pessimism              0.540     6.562    
                         clock uncertainty           -0.063     6.500    
    SLICE_X89Y77         FDCE (Recov_fdce_C_CLR)     -0.405     6.095    DAC_SPI/IILC_SCLK_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.095    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 0.718ns (12.896%)  route 4.850ns (87.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.116ns = ( 6.022 - 8.138 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.285     2.230    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.773    -1.449    CUPPA_0/clk_122_88_MHz
    SLICE_X103Y69        FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.419    -1.030 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.759    -0.270    CUPPA_0/spi_rst
    SLICE_X102Y66        LUT2 (Prop_lut2_I0_O)        0.299     0.029 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         4.090     4.119    DAC_SPI/IILC_SCLK_0/y_reg[1]_8
    SLICE_X89Y77         FDCE                                         f  DAC_SPI/IILC_SCLK_0/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           1.162    10.202    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.388 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.400    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.491 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        1.532     6.022    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X89Y77         FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[2]/C
                         clock pessimism              0.540     6.562    
                         clock uncertainty           -0.063     6.500    
    SLICE_X89Y77         FDCE (Recov_fdce_C_CLR)     -0.405     6.095    DAC_SPI/IILC_SCLK_0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.095    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                  1.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.231ns (24.140%)  route 0.726ns (75.860%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.643    -0.434    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_122_88_MHz
    SLICE_X111Y49        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.293 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/Q
                         net (fo=2, routed)           0.110    -0.183    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[20]
    SLICE_X110Y49        LUT5 (Prop_lut5_I1_O)        0.045    -0.138 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5/O
                         net (fo=1, routed)           0.146     0.008    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5_n_0
    SLICE_X110Y49        LUT5 (Prop_lut5_I1_O)        0.045     0.053 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.470     0.523    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/SR[0]
    SLICE_X110Y57        FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.907    -0.831    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/clk_122_88_MHz
    SLICE_X110Y57        FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
                         clock pessimism              0.661    -0.170    
    SLICE_X110Y57        FDCE (Remov_fdce_C_CLR)     -0.092    -0.262    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.231ns (22.317%)  route 0.804ns (77.683%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.643    -0.434    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_122_88_MHz
    SLICE_X111Y49        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.293 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/Q
                         net (fo=2, routed)           0.110    -0.183    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[20]
    SLICE_X110Y49        LUT5 (Prop_lut5_I1_O)        0.045    -0.138 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5/O
                         net (fo=1, routed)           0.146     0.008    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5_n_0
    SLICE_X110Y49        LUT5 (Prop_lut5_I1_O)        0.045     0.053 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.548     0.601    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/SR[0]
    SLICE_X104Y50        FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.880    -0.858    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/clk_122_88_MHz
    SLICE_X104Y50        FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/C
                         clock pessimism              0.661    -0.197    
    SLICE_X104Y50        FDCE (Remov_fdce_C_CLR)     -0.067    -0.264    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/data_reg[0]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.227ns (26.201%)  route 0.639ns (73.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.600    -0.477    CUPPA_0/clk_122_88_MHz
    SLICE_X103Y69        FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.128    -0.349 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.279    -0.070    CUPPA_0/spi_rst
    SLICE_X102Y66        LUT2 (Prop_lut2_I0_O)        0.099     0.029 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.360     0.389    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X105Y74        FDCE                                         f  DIG_SPI/SERIAL_RX_0/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.863    -0.875    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X105Y74        FDCE                                         r  DIG_SPI/SERIAL_RX_0/data_reg[0]/C
                         clock pessimism              0.427    -0.448    
    SLICE_X105Y74        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    DIG_SPI/SERIAL_RX_0/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/data_reg[1]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.227ns (26.201%)  route 0.639ns (73.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.600    -0.477    CUPPA_0/clk_122_88_MHz
    SLICE_X103Y69        FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.128    -0.349 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.279    -0.070    CUPPA_0/spi_rst
    SLICE_X102Y66        LUT2 (Prop_lut2_I0_O)        0.099     0.029 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.360     0.389    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X105Y74        FDCE                                         f  DIG_SPI/SERIAL_RX_0/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.863    -0.875    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X105Y74        FDCE                                         r  DIG_SPI/SERIAL_RX_0/data_reg[1]/C
                         clock pessimism              0.427    -0.448    
    SLICE_X105Y74        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    DIG_SPI/SERIAL_RX_0/data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/data_reg[6]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.227ns (26.201%)  route 0.639ns (73.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.600    -0.477    CUPPA_0/clk_122_88_MHz
    SLICE_X103Y69        FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.128    -0.349 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.279    -0.070    CUPPA_0/spi_rst
    SLICE_X102Y66        LUT2 (Prop_lut2_I0_O)        0.099     0.029 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.360     0.389    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X105Y74        FDCE                                         f  DIG_SPI/SERIAL_RX_0/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.863    -0.875    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X105Y74        FDCE                                         r  DIG_SPI/SERIAL_RX_0/data_reg[6]/C
                         clock pessimism              0.427    -0.448    
    SLICE_X105Y74        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    DIG_SPI/SERIAL_RX_0/data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/data_reg[7]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.227ns (26.201%)  route 0.639ns (73.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.600    -0.477    CUPPA_0/clk_122_88_MHz
    SLICE_X103Y69        FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.128    -0.349 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.279    -0.070    CUPPA_0/spi_rst
    SLICE_X102Y66        LUT2 (Prop_lut2_I0_O)        0.099     0.029 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.360     0.389    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X105Y74        FDCE                                         f  DIG_SPI/SERIAL_RX_0/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.863    -0.875    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X105Y74        FDCE                                         r  DIG_SPI/SERIAL_RX_0/data_reg[7]/C
                         clock pessimism              0.427    -0.448    
    SLICE_X105Y74        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    DIG_SPI/SERIAL_RX_0/data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.227ns (23.700%)  route 0.731ns (76.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.600    -0.477    CUPPA_0/clk_122_88_MHz
    SLICE_X103Y69        FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.128    -0.349 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.279    -0.070    CUPPA_0/spi_rst
    SLICE_X102Y66        LUT2 (Prop_lut2_I0_O)        0.099     0.029 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.451     0.481    DIG_SPI/fsm_reg[0]_0
    SLICE_X105Y75        FDCE                                         f  DIG_SPI/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.863    -0.875    DIG_SPI/clk_122_88_MHz
    SLICE_X105Y75        FDCE                                         r  DIG_SPI/cnt_reg[4]/C
                         clock pessimism              0.427    -0.448    
    SLICE_X105Y75        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    DIG_SPI/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.227ns (23.700%)  route 0.731ns (76.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.600    -0.477    CUPPA_0/clk_122_88_MHz
    SLICE_X103Y69        FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.128    -0.349 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.279    -0.070    CUPPA_0/spi_rst
    SLICE_X102Y66        LUT2 (Prop_lut2_I0_O)        0.099     0.029 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.451     0.481    DIG_SPI/fsm_reg[0]_0
    SLICE_X105Y75        FDCE                                         f  DIG_SPI/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.863    -0.875    DIG_SPI/clk_122_88_MHz
    SLICE_X105Y75        FDCE                                         r  DIG_SPI/cnt_reg[5]/C
                         clock pessimism              0.427    -0.448    
    SLICE_X105Y75        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    DIG_SPI/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.227ns (23.700%)  route 0.731ns (76.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.600    -0.477    CUPPA_0/clk_122_88_MHz
    SLICE_X103Y69        FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.128    -0.349 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.279    -0.070    CUPPA_0/spi_rst
    SLICE_X102Y66        LUT2 (Prop_lut2_I0_O)        0.099     0.029 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.451     0.481    DIG_SPI/fsm_reg[0]_0
    SLICE_X105Y75        FDCE                                         f  DIG_SPI/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.863    -0.875    DIG_SPI/clk_122_88_MHz
    SLICE_X105Y75        FDCE                                         r  DIG_SPI/cnt_reg[6]/C
                         clock pessimism              0.427    -0.448    
    SLICE_X105Y75        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    DIG_SPI/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.227ns (23.700%)  route 0.731ns (76.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.440     0.814    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.799 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.103    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.600    -0.477    CUPPA_0/clk_122_88_MHz
    SLICE_X103Y69        FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.128    -0.349 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.279    -0.070    CUPPA_0/spi_rst
    SLICE_X102Y66        LUT2 (Prop_lut2_I0_O)        0.099     0.029 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.451     0.481    DIG_SPI/fsm_reg[0]_0
    SLICE_X105Y75        FDCE                                         f  DIG_SPI/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.480     0.888    dig0_mmcm_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3609, routed)        0.863    -0.875    DIG_SPI/clk_122_88_MHz
    SLICE_X105Y75        FDCE                                         r  DIG_SPI/cnt_reg[7]/C
                         clock pessimism              0.427    -0.448    
    SLICE_X105Y75        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    DIG_SPI/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  1.021    





