<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RISC_Processor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Banc_Instruction.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Banc_Instruction.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Banc_Instruction.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Banc_Memoire.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Banc_Memoire.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Banc_Memoire.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_banc_memoire_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_banc_memoire_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_banc_memoire_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_banc_registres_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_banc_registres_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_banc_registres_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1620028946" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1620028946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1620036831" xil_pn:in_ck="-1183598718047935663" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1620036831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Compteur/Compteur.vhd"/>
      <outfile xil_pn:name="../Compteur/test_compteur.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Banc_Instruction.vhd"/>
      <outfile xil_pn:name="Banc_Memoire.vhd"/>
      <outfile xil_pn:name="Banc_Registres.vhd"/>
      <outfile xil_pn:name="Test_ALU.vhd"/>
      <outfile xil_pn:name="test_banc_instruction.vhd"/>
      <outfile xil_pn:name="test_banc_memoire.vhd"/>
      <outfile xil_pn:name="test_banc_registres.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1620036815" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5220189116900624374" xil_pn:start_ts="1620036815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1620036815" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5531775741890181004" xil_pn:start_ts="1620036815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1620028946" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2498503322907031697" xil_pn:start_ts="1620028946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1620036831" xil_pn:in_ck="-1183598718047935663" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1620036831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Compteur/Compteur.vhd"/>
      <outfile xil_pn:name="../Compteur/test_compteur.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Banc_Instruction.vhd"/>
      <outfile xil_pn:name="Banc_Memoire.vhd"/>
      <outfile xil_pn:name="Banc_Registres.vhd"/>
      <outfile xil_pn:name="Test_ALU.vhd"/>
      <outfile xil_pn:name="test_banc_instruction.vhd"/>
      <outfile xil_pn:name="test_banc_memoire.vhd"/>
      <outfile xil_pn:name="test_banc_registres.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1620036832" xil_pn:in_ck="-1183598718047935663" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2644580524343889204" xil_pn:start_ts="1620036831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_banc_memoire_beh.prj"/>
      <outfile xil_pn:name="test_banc_memoire_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1620036832" xil_pn:in_ck="1981645307682985737" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6233667459269360953" xil_pn:start_ts="1620036832">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_banc_memoire_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
