Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Feb 26 17:08:15 2025
| Host         : Zero running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1347 register/latch pins with no clock driven by root clock pin: sw_i[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/PC_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/PC_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/PC_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/PC_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/PC_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/PC_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/PC_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/PC_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/PC_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/PC_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[10]/Q (HIGH)

 There are 1347 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[24]/Q (HIGH)

 There are 1347 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3912 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.468        0.000                      0                   32        0.155        0.000                      0                   32       49.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        94.468        0.000                      0                   32        0.155        0.000                      0                   32       49.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       94.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.468ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 2.026ns (39.657%)  route 3.083ns (60.343%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 104.915 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.631     5.234    U8_clk_div/clk
    SLICE_X58Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDCE (Prop_fdce_C_Q)         0.518     5.752 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.771     6.523    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.619 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.787     8.406    U8_clk_div/S[0]
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.910 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.910    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.027    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.145    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.262 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.262    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.379 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.379    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.496 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.496    U8_clk_div/clkdiv_reg[24]_i_1_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.819 r  U8_clk_div/clkdiv_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.524    10.343    U8_clk_div/clkdiv_reg[28]_i_1_n_6
    SLICE_X59Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.493   104.915    U8_clk_div/clk
    SLICE_X59Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/C
                         clock pessimism              0.180   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X59Y103        FDCE (Setup_fdce_C_D)       -0.249   104.811    U8_clk_div/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                        104.811    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                 94.468    

Slack (MET) :             94.482ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 2.018ns (39.568%)  route 3.082ns (60.433%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 104.915 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.631     5.234    U8_clk_div/clk
    SLICE_X58Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDCE (Prop_fdce_C_Q)         0.518     5.752 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.771     6.523    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.619 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.787     8.406    U8_clk_div/S[0]
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.910 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.910    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.027    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.145    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.262 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.262    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.379 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.379    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.496 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.496    U8_clk_div/clkdiv_reg[24]_i_1_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.811 r  U8_clk_div/clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.523    10.334    U8_clk_div/clkdiv_reg[28]_i_1_n_4
    SLICE_X59Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.493   104.915    U8_clk_div/clk
    SLICE_X59Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
                         clock pessimism              0.180   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X59Y103        FDCE (Setup_fdce_C_D)       -0.244   104.816    U8_clk_div/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                 94.482    

Slack (MET) :             94.543ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.942ns (38.647%)  route 3.083ns (61.353%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 104.915 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.631     5.234    U8_clk_div/clk
    SLICE_X58Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDCE (Prop_fdce_C_Q)         0.518     5.752 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.771     6.523    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.619 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.787     8.406    U8_clk_div/S[0]
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.910 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.910    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.027    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.145    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.262 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.262    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.379 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.379    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.496 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.496    U8_clk_div/clkdiv_reg[24]_i_1_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.735 r  U8_clk_div/clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.524    10.259    U8_clk_div/clkdiv_reg[28]_i_1_n_5
    SLICE_X59Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.493   104.915    U8_clk_div/clk
    SLICE_X59Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
                         clock pessimism              0.180   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X59Y103        FDCE (Setup_fdce_C_D)       -0.258   104.802    U8_clk_div/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                        104.802    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                 94.543    

Slack (MET) :             95.454ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.922ns (42.890%)  route 2.559ns (57.110%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 104.915 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.631     5.234    U8_clk_div/clk
    SLICE_X58Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDCE (Prop_fdce_C_Q)         0.518     5.752 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.771     6.523    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.619 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.787     8.406    U8_clk_div/S[0]
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.910 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.910    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.027    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.145    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.262 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.262    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.379 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.379    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.496 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.496    U8_clk_div/clkdiv_reg[24]_i_1_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.715 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.715    U8_clk_div/clkdiv_reg[28]_i_1_n_7
    SLICE_X58Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.493   104.915    U8_clk_div/clk
    SLICE_X58Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism              0.180   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X58Y103        FDCE (Setup_fdce_C_D)        0.109   105.169    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                        105.169    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                 95.454    

Slack (MET) :             95.468ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.909ns (42.724%)  route 2.559ns (57.276%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.631     5.234    U8_clk_div/clk
    SLICE_X58Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDCE (Prop_fdce_C_Q)         0.518     5.752 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.771     6.523    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.619 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.787     8.406    U8_clk_div/S[0]
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.910 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.910    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.027    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.145    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.262 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.262    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.379 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.379    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.702 r  U8_clk_div/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.702    U8_clk_div/clkdiv_reg[24]_i_1_n_6
    SLICE_X58Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X58Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X58Y102        FDCE (Setup_fdce_C_D)        0.109   105.170    U8_clk_div/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.170    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                 95.468    

Slack (MET) :             95.476ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.901ns (42.621%)  route 2.559ns (57.379%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.631     5.234    U8_clk_div/clk
    SLICE_X58Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDCE (Prop_fdce_C_Q)         0.518     5.752 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.771     6.523    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.619 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.787     8.406    U8_clk_div/S[0]
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.910 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.910    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.027    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.145    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.262 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.262    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.379 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.379    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.694 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.694    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X58Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X58Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X58Y102        FDCE (Setup_fdce_C_D)        0.109   105.170    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.170    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                 95.476    

Slack (MET) :             95.552ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.825ns (41.627%)  route 2.559ns (58.373%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.631     5.234    U8_clk_div/clk
    SLICE_X58Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDCE (Prop_fdce_C_Q)         0.518     5.752 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.771     6.523    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.619 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.787     8.406    U8_clk_div/S[0]
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.910 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.910    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.027    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.145    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.262 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.262    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.379 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.379    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.618 r  U8_clk_div/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.618    U8_clk_div/clkdiv_reg[24]_i_1_n_5
    SLICE_X58Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X58Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X58Y102        FDCE (Setup_fdce_C_D)        0.109   105.170    U8_clk_div/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.170    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                 95.552    

Slack (MET) :             95.572ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.805ns (41.359%)  route 2.559ns (58.641%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.631     5.234    U8_clk_div/clk
    SLICE_X58Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDCE (Prop_fdce_C_Q)         0.518     5.752 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.771     6.523    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.619 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.787     8.406    U8_clk_div/S[0]
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.910 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.910    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.027    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.145    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.262 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.262    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.379 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.379    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.598 r  U8_clk_div/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.598    U8_clk_div/clkdiv_reg[24]_i_1_n_7
    SLICE_X58Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X58Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X58Y102        FDCE (Setup_fdce_C_D)        0.109   105.170    U8_clk_div/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.170    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                 95.572    

Slack (MET) :             95.585ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.792ns (41.184%)  route 2.559ns (58.816%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.631     5.234    U8_clk_div/clk
    SLICE_X58Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDCE (Prop_fdce_C_Q)         0.518     5.752 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.771     6.523    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.619 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.787     8.406    U8_clk_div/S[0]
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.910 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.910    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.027    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.145    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.262 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.262    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.585 r  U8_clk_div/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.585    U8_clk_div/clkdiv_reg[20]_i_1_n_6
    SLICE_X58Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X58Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X58Y101        FDCE (Setup_fdce_C_D)        0.109   105.170    U8_clk_div/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.170    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                 95.585    

Slack (MET) :             95.593ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.784ns (41.076%)  route 2.559ns (58.924%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.631     5.234    U8_clk_div/clk
    SLICE_X58Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDCE (Prop_fdce_C_Q)         0.518     5.752 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.771     6.523    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.619 r  clk0_BUFG_inst/O
                         net (fo=38, routed)          1.787     8.406    U8_clk_div/S[0]
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.910 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.910    U8_clk_div/clkdiv_reg[4]_i_1_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.027    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.145    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.262 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.262    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.577 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.577    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X58Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.494   104.916    U8_clk_div/clk
    SLICE_X58Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism              0.180   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X58Y101        FDCE (Setup_fdce_C_D)        0.109   105.170    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                        105.170    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                 95.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.413ns (74.574%)  route 0.141ns (25.426%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X58Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  U8_clk_div/clkdiv_reg[10]/Q
                         net (fo=4, routed)           0.140     1.790    U8_clk_div/point_in[9]
    SLICE_X58Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.946 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.986 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.040 r  U8_clk_div/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.040    U8_clk_div/clkdiv_reg[16]_i_1_n_7
    SLICE_X58Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X58Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[16]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X58Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    U8_clk_div/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.426ns (75.158%)  route 0.141ns (24.842%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X58Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  U8_clk_div/clkdiv_reg[10]/Q
                         net (fo=4, routed)           0.140     1.790    U8_clk_div/point_in[9]
    SLICE_X58Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.946 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.986 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.053 r  U8_clk_div/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.053    U8_clk_div/clkdiv_reg[16]_i_1_n_5
    SLICE_X58Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X58Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[18]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X58Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    U8_clk_div/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.449ns (76.126%)  route 0.141ns (23.874%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X58Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  U8_clk_div/clkdiv_reg[10]/Q
                         net (fo=4, routed)           0.140     1.790    U8_clk_div/point_in[9]
    SLICE_X58Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.946 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.986 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.076 r  U8_clk_div/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.076    U8_clk_div/clkdiv_reg[16]_i_1_n_6
    SLICE_X58Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X58Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[17]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X58Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    U8_clk_div/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.451ns (76.207%)  route 0.141ns (23.793%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X58Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  U8_clk_div/clkdiv_reg[10]/Q
                         net (fo=4, routed)           0.140     1.790    U8_clk_div/point_in[9]
    SLICE_X58Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.946 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.986 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.078 r  U8_clk_div/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.078    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X58Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X58Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X58Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    U8_clk_div/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.453ns (76.287%)  route 0.141ns (23.713%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X58Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  U8_clk_div/clkdiv_reg[10]/Q
                         net (fo=4, routed)           0.140     1.790    U8_clk_div/point_in[9]
    SLICE_X58Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.946 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.986 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.027 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.027    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.080 r  U8_clk_div/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.080    U8_clk_div/clkdiv_reg[20]_i_1_n_7
    SLICE_X58Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X58Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[20]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X58Y101        FDCE (Hold_fdce_C_D)         0.134     1.885    U8_clk_div/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.466ns (76.795%)  route 0.141ns (23.205%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X58Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  U8_clk_div/clkdiv_reg[10]/Q
                         net (fo=4, routed)           0.140     1.790    U8_clk_div/point_in[9]
    SLICE_X58Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.946 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.986 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.027 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.027    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.093 r  U8_clk_div/clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.093    U8_clk_div/clkdiv_reg[20]_i_1_n_5
    SLICE_X58Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X58Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[22]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X58Y101        FDCE (Hold_fdce_C_D)         0.134     1.885    U8_clk_div/clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.489ns (77.643%)  route 0.141ns (22.357%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X58Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  U8_clk_div/clkdiv_reg[10]/Q
                         net (fo=4, routed)           0.140     1.790    U8_clk_div/point_in[9]
    SLICE_X58Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.946 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.986 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.027 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.027    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.116 r  U8_clk_div/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.116    U8_clk_div/clkdiv_reg[20]_i_1_n_6
    SLICE_X58Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X58Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X58Y101        FDCE (Hold_fdce_C_D)         0.134     1.885    U8_clk_div/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.491ns (77.713%)  route 0.141ns (22.287%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X58Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  U8_clk_div/clkdiv_reg[10]/Q
                         net (fo=4, routed)           0.140     1.790    U8_clk_div/point_in[9]
    SLICE_X58Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.946 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.986 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.027 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.027    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.118 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.118    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X58Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X58Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X58Y101        FDCE (Hold_fdce_C_D)         0.134     1.885    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.493ns (77.784%)  route 0.141ns (22.216%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X58Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  U8_clk_div/clkdiv_reg[10]/Q
                         net (fo=4, routed)           0.140     1.790    U8_clk_div/point_in[9]
    SLICE_X58Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.946 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.986 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.027 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.027    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.067 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.067    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.120 r  U8_clk_div/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.120    U8_clk_div/clkdiv_reg[24]_i_1_n_7
    SLICE_X58Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X58Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X58Y102        FDCE (Hold_fdce_C_D)         0.134     1.885    U8_clk_div/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.506ns (78.230%)  route 0.141ns (21.770%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X58Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  U8_clk_div/clkdiv_reg[10]/Q
                         net (fo=4, routed)           0.140     1.790    U8_clk_div/point_in[9]
    SLICE_X58Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.946 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    U8_clk_div/clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.986 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    U8_clk_div/clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.027 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.027    U8_clk_div/clkdiv_reg[16]_i_1_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.067 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.067    U8_clk_div/clkdiv_reg[20]_i_1_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.133 r  U8_clk_div/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.133    U8_clk_div/clkdiv_reg[24]_i_1_n_5
    SLICE_X58Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X58Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X58Y102        FDCE (Hold_fdce_C_D)         0.134     1.885    U8_clk_div/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y18    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y18    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X58Y96    U8_clk_div/clkdiv_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X58Y98    U8_clk_div/clkdiv_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X58Y98    U8_clk_div/clkdiv_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X58Y99    U8_clk_div/clkdiv_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X58Y99    U8_clk_div/clkdiv_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X58Y99    U8_clk_div/clkdiv_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X58Y99    U8_clk_div/clkdiv_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y96    U8_clk_div/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y96    U8_clk_div/clkdiv_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y103   U8_clk_div/clkdiv_reg[28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X59Y103   U8_clk_div/clkdiv_reg[29]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y96    U8_clk_div/clkdiv_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X59Y103   U8_clk_div/clkdiv_reg[30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X59Y103   U8_clk_div/clkdiv_reg[31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y96    U8_clk_div/clkdiv_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y104   U6_SSeg7/LES_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y104   U6_SSeg7/LES_data_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X64Y100   U6_SSeg7/seg_data_reg[23]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X64Y100   U6_SSeg7/seg_data_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y96    U8_clk_div/clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y98    U8_clk_div/clkdiv_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y98    U8_clk_div/clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y98    U8_clk_div/clkdiv_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y98    U8_clk_div/clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y99    U8_clk_div/clkdiv_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y99    U8_clk_div/clkdiv_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y99    U8_clk_div/clkdiv_reg[13]/C



