{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498837953549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498837953550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 12:52:33 2017 " "Processing started: Fri Jun 30 12:52:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498837953550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837953550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sistemaComputacional -c sistemaComputacional " "Command: quartus_map --read_settings_files=on --write_settings_files=off sistemaComputacional -c sistemaComputacional" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837953550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1498837953787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1498837953788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoDeRegistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoDeRegistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoDeRegistradores " "Found entity 1: bancoDeRegistradores" {  } { { "bancoDeRegistradores.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/bancoDeRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498837967436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498837967436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor17.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor17.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor17 " "Found entity 1: extensor17" {  } { { "extensor17.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/extensor17.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498837967437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorDePrograma.v 1 1 " "Found 1 design units, including 1 entities, in source file contadorDePrograma.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadorDePrograma " "Found entity 1: contadorDePrograma" {  } { { "contadorDePrograma.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/contadorDePrograma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498837967438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967438 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memoriaDeInstrucoes.v(19) " "Verilog HDL warning at memoriaDeInstrucoes.v(19): extended using \"x\" or \"z\"" {  } { { "memoriaDeInstrucoes.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/memoriaDeInstrucoes.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1498837967450 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memoriaDeInstrucoes.v(24) " "Verilog HDL warning at memoriaDeInstrucoes.v(24): extended using \"x\" or \"z\"" {  } { { "memoriaDeInstrucoes.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/memoriaDeInstrucoes.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1498837967450 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memoriaDeInstrucoes.v(25) " "Verilog HDL warning at memoriaDeInstrucoes.v(25): extended using \"x\" or \"z\"" {  } { { "memoriaDeInstrucoes.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/memoriaDeInstrucoes.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1498837967450 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memoriaDeInstrucoes.v(17) " "Verilog HDL information at memoriaDeInstrucoes.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "memoriaDeInstrucoes.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/memoriaDeInstrucoes.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1498837967450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaDeInstrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaDeInstrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaDeInstrucoes " "Found entity 1: memoriaDeInstrucoes" {  } { { "memoriaDeInstrucoes.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/memoriaDeInstrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498837967450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaDeDados.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaDeDados.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaDeDados " "Found entity 1: memoriaDeDados" {  } { { "memoriaDeDados.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/memoriaDeDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498837967451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradaDeDadosSwitch.v 1 1 " "Found 1 design units, including 1 entities, in source file entradaDeDadosSwitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 entradaDeDadosSwitch " "Found entity 1: entradaDeDadosSwitch" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498837967452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967452 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "binarioParaBCD.v(24) " "Verilog HDL information at binarioParaBCD.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1498837967452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarioParaBCD.v 1 1 " "Found 1 design units, including 1 entities, in source file binarioParaBCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 binarioParaBCD " "Found entity 1: binarioParaBCD" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498837967452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quebraNumero.v 1 1 " "Found 1 design units, including 1 entities, in source file quebraNumero.v" { { "Info" "ISGN_ENTITY_NAME" "1 quebraNumero " "Found entity 1: quebraNumero" {  } { { "quebraNumero.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/quebraNumero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498837967453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor27.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor27.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor27 " "Found entity 1: extensor27" {  } { { "extensor27.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/extensor27.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498837967453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadeDeControle.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadeDeControle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeDeControle " "Found entity 1: unidadeDeControle" {  } { { "unidadeDeControle.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/unidadeDeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498837967454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaComputacional.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemaComputacional.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistemaComputacional " "Found entity 1: sistemaComputacional" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498837967455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967455 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1498837967456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498837967456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seteSegmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file seteSegmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 seteSegmentos " "Found entity 1: seteSegmentos" {  } { { "seteSegmentos.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/seteSegmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498837967457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seteSegmentosSinalNegativo.v 1 1 " "Found 1 design units, including 1 entities, in source file seteSegmentosSinalNegativo.v" { { "Info" "ISGN_ENTITY_NAME" "1 seteSegmentosSinalNegativo " "Found entity 1: seteSegmentosSinalNegativo" {  } { { "seteSegmentosSinalNegativo.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/seteSegmentosSinalNegativo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498837967457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor22.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor22.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor22 " "Found entity 1: extensor22" {  } { { "extensor22.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/extensor22.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498837967458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967458 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "binarioParaBCD2.v(18) " "Verilog HDL information at binarioParaBCD2.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "binarioParaBCD2.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD2.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1498837967458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarioParaBCD2.v 1 1 " "Found 1 design units, including 1 entities, in source file binarioParaBCD2.v" { { "Info" "ISGN_ENTITY_NAME" "1 binarioParaBCD2 " "Found entity 1: binarioParaBCD2" {  } { { "binarioParaBCD2.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498837967458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498837967459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeBounce.v 1 1 " "Found 1 design units, including 1 entities, in source file DeBounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/DeBounce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498837967460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967460 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sistemaComputacional " "Elaborating entity \"sistemaComputacional\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498837967527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sistemaComputacional.v(125) " "Verilog HDL assignment warning at sistemaComputacional.v(125): truncated value with size 32 to match size of target (1)" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498837967530 "|sistemaComputacional"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador temporizador:t " "Elaborating entity \"temporizador\" for hierarchy \"temporizador:t\"" {  } { { "sistemaComputacional.v" "t" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498837967531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 temporizador.v(11) " "Verilog HDL assignment warning at temporizador.v(11): truncated value with size 32 to match size of target (3)" {  } { { "temporizador.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/temporizador.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498837967532 "|sistemaComputacional|temporizador:t"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorDePrograma contadorDePrograma:PC " "Elaborating entity \"contadorDePrograma\" for hierarchy \"contadorDePrograma:PC\"" {  } { { "sistemaComputacional.v" "PC" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498837967532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor27 contadorDePrograma:PC\|extensor27:extendeJump " "Elaborating entity \"extensor27\" for hierarchy \"contadorDePrograma:PC\|extensor27:extendeJump\"" {  } { { "contadorDePrograma.v" "extendeJump" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/contadorDePrograma.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498837967534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor17 contadorDePrograma:PC\|extensor17:extendeBranch " "Elaborating entity \"extensor17\" for hierarchy \"contadorDePrograma:PC\|extensor17:extendeBranch\"" {  } { { "contadorDePrograma.v" "extendeBranch" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/contadorDePrograma.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498837967534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaDeInstrucoes memoriaDeInstrucoes:M1 " "Elaborating entity \"memoriaDeInstrucoes\" for hierarchy \"memoriaDeInstrucoes:M1\"" {  } { { "sistemaComputacional.v" "M1" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498837967535 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoriaDeInstrucoes\[4\]\[26..0\] 0 memoriaDeInstrucoes.v(13) " "Net \"memoriaDeInstrucoes\[4\]\[26..0\]\" at memoriaDeInstrucoes.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memoriaDeInstrucoes.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/memoriaDeInstrucoes.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498837967537 "|sistemaComputacional|memoriaDeInstrucoes:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoriaDeInstrucoes\[20..5\] 0 memoriaDeInstrucoes.v(13) " "Net \"memoriaDeInstrucoes\[20..5\]\" at memoriaDeInstrucoes.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memoriaDeInstrucoes.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/memoriaDeInstrucoes.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498837967537 "|sistemaComputacional|memoriaDeInstrucoes:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoriaDeInstrucoes\[3\]\[21..0\] 0 memoriaDeInstrucoes.v(13) " "Net \"memoriaDeInstrucoes\[3\]\[21..0\]\" at memoriaDeInstrucoes.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memoriaDeInstrucoes.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/memoriaDeInstrucoes.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498837967537 "|sistemaComputacional|memoriaDeInstrucoes:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoriaDeInstrucoes\[0\]\[26..0\] 0 memoriaDeInstrucoes.v(13) " "Net \"memoriaDeInstrucoes\[0\]\[26..0\]\" at memoriaDeInstrucoes.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memoriaDeInstrucoes.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/memoriaDeInstrucoes.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498837967537 "|sistemaComputacional|memoriaDeInstrucoes:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeDeControle unidadeDeControle:uc " "Elaborating entity \"unidadeDeControle\" for hierarchy \"unidadeDeControle:uc\"" {  } { { "sistemaComputacional.v" "uc" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498837967537 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero unidadeDeControle.v(109) " "Verilog HDL Always Construct warning at unidadeDeControle.v(109): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unidadeDeControle.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/unidadeDeControle.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498837967538 "|sistemaComputacional|unidadeDeControle:uc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estagioEntradaSwitch unidadeDeControle.v(111) " "Verilog HDL Always Construct warning at unidadeDeControle.v(111): variable \"estagioEntradaSwitch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unidadeDeControle.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/unidadeDeControle.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498837967538 "|sistemaComputacional|unidadeDeControle:uc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estagioEntradaBanco unidadeDeControle.v(111) " "Verilog HDL Always Construct warning at unidadeDeControle.v(111): variable \"estagioEntradaBanco\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unidadeDeControle.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/unidadeDeControle.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498837967538 "|sistemaComputacional|unidadeDeControle:uc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estagioEntradaBanco unidadeDeControle.v(117) " "Verilog HDL Always Construct warning at unidadeDeControle.v(117): variable \"estagioEntradaBanco\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unidadeDeControle.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/unidadeDeControle.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498837967538 "|sistemaComputacional|unidadeDeControle:uc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor22 extensor22:imediatoExtensor22 " "Elaborating entity \"extensor22\" for hierarchy \"extensor22:imediatoExtensor22\"" {  } { { "sistemaComputacional.v" "imediatoExtensor22" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498837967543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:multiplexador0 " "Elaborating entity \"mux\" for hierarchy \"mux:multiplexador0\"" {  } { { "sistemaComputacional.v" "multiplexador0" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498837967544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entradaDeDadosSwitch entradaDeDadosSwitch:e1 " "Elaborating entity \"entradaDeDadosSwitch\" for hierarchy \"entradaDeDadosSwitch:e1\"" {  } { { "sistemaComputacional.v" "e1" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498837967545 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estagioEntradaUC entradaDeDadosSwitch.v(21) " "Verilog HDL Always Construct warning at entradaDeDadosSwitch.v(21): variable \"estagioEntradaUC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entradaSwitch entradaDeDadosSwitch.v(22) " "Verilog HDL Always Construct warning at entradaDeDadosSwitch.v(22): variable \"entradaSwitch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entradaSwitch entradaDeDadosSwitch.v(23) " "Verilog HDL Always Construct warning at entradaDeDadosSwitch.v(23): variable \"entradaSwitch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estagioEntradaSwitch entradaDeDadosSwitch.v(25) " "Verilog HDL Always Construct warning at entradaDeDadosSwitch.v(25): variable \"estagioEntradaSwitch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estagioEntradaBanco entradaDeDadosSwitch.v(26) " "Verilog HDL Always Construct warning at entradaDeDadosSwitch.v(26): variable \"estagioEntradaBanco\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estagioEntradaUC entradaDeDadosSwitch.v(27) " "Verilog HDL Always Construct warning at entradaDeDadosSwitch.v(27): variable \"estagioEntradaUC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dado entradaDeDadosSwitch.v(19) " "Verilog HDL Always Construct warning at entradaDeDadosSwitch.v(19): inferring latch(es) for variable \"dado\", which holds its previous value in one or more paths through the always construct" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[0\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[0\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[1\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[1\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[2\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[2\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[3\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[3\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[4\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[4\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[5\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[5\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[6\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[6\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[7\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[7\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[8\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[8\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[9\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[9\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[10\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[10\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[11\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[11\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[12\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[12\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[13\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[13\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967546 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[14\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[14\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967547 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[15\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[15\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967547 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[16\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[16\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967547 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[17\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[17\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967547 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[18\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[18\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967547 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[19\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[19\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967547 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[20\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[20\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967547 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[21\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[21\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967547 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[22\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[22\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967547 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[23\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[23\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967547 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[24\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[24\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967547 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[25\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[25\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967547 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[26\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[26\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967547 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[27\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[27\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967547 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[28\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[28\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967547 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[29\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[29\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967547 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[30\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[30\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967547 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[31\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[31\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967547 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoDeRegistradores bancoDeRegistradores:br1 " "Elaborating entity \"bancoDeRegistradores\" for hierarchy \"bancoDeRegistradores:br1\"" {  } { { "sistemaComputacional.v" "br1" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498837967548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:cpuULA " "Elaborating entity \"ula\" for hierarchy \"ula:cpuULA\"" {  } { { "sistemaComputacional.v" "cpuULA" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498837967549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaDeDados memoriaDeDados:memDados " "Elaborating entity \"memoriaDeDados\" for hierarchy \"memoriaDeDados:memDados\"" {  } { { "sistemaComputacional.v" "memDados" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498837967551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quebraNumero quebraNumero:q1 " "Elaborating entity \"quebraNumero\" for hierarchy \"quebraNumero:q1\"" {  } { { "sistemaComputacional.v" "q1" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498837967552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarioParaBCD quebraNumero:q1\|binarioParaBCD:binarioParaBCD1 " "Elaborating entity \"binarioParaBCD\" for hierarchy \"quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\"" {  } { { "quebraNumero.v" "binarioParaBCD1" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/quebraNumero.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498837967553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binarioParaBCD.v(34) " "Verilog HDL assignment warning at binarioParaBCD.v(34): truncated value with size 32 to match size of target (4)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498837967553 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binarioParaBCD.v(36) " "Verilog HDL assignment warning at binarioParaBCD.v(36): truncated value with size 32 to match size of target (4)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498837967553 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binarioParaBCD.v(38) " "Verilog HDL assignment warning at binarioParaBCD.v(38): truncated value with size 32 to match size of target (4)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498837967553 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "centena binarioParaBCD.v(24) " "Verilog HDL Always Construct warning at binarioParaBCD.v(24): inferring latch(es) for variable \"centena\", which holds its previous value in one or more paths through the always construct" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498837967554 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dezena binarioParaBCD.v(24) " "Verilog HDL Always Construct warning at binarioParaBCD.v(24): inferring latch(es) for variable \"dezena\", which holds its previous value in one or more paths through the always construct" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498837967554 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unidade binarioParaBCD.v(24) " "Verilog HDL Always Construct warning at binarioParaBCD.v(24): inferring latch(es) for variable \"unidade\", which holds its previous value in one or more paths through the always construct" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498837967554 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "deslocado binarioParaBCD.v(24) " "Verilog HDL Always Construct warning at binarioParaBCD.v(24): inferring latch(es) for variable \"deslocado\", which holds its previous value in one or more paths through the always construct" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498837967554 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i binarioParaBCD.v(24) " "Verilog HDL Always Construct warning at binarioParaBCD.v(24): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498837967554 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[0\] binarioParaBCD.v(24) " "Inferred latch for \"unidade\[0\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967554 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[1\] binarioParaBCD.v(24) " "Inferred latch for \"unidade\[1\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967554 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[2\] binarioParaBCD.v(24) " "Inferred latch for \"unidade\[2\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967554 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[3\] binarioParaBCD.v(24) " "Inferred latch for \"unidade\[3\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967554 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezena\[0\] binarioParaBCD.v(24) " "Inferred latch for \"dezena\[0\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967554 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezena\[1\] binarioParaBCD.v(24) " "Inferred latch for \"dezena\[1\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967554 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezena\[2\] binarioParaBCD.v(24) " "Inferred latch for \"dezena\[2\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967554 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezena\[3\] binarioParaBCD.v(24) " "Inferred latch for \"dezena\[3\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967554 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centena\[0\] binarioParaBCD.v(24) " "Inferred latch for \"centena\[0\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967554 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centena\[1\] binarioParaBCD.v(24) " "Inferred latch for \"centena\[1\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967554 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centena\[2\] binarioParaBCD.v(24) " "Inferred latch for \"centena\[2\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967554 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centena\[3\] binarioParaBCD.v(24) " "Inferred latch for \"centena\[3\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837967554 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarioParaBCD2 binarioParaBCD2:bOp1 " "Elaborating entity \"binarioParaBCD2\" for hierarchy \"binarioParaBCD2:bOp1\"" {  } { { "sistemaComputacional.v" "bOp1" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498837967555 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "centena binarioParaBCD2.v(9) " "Verilog HDL or VHDL warning at binarioParaBCD2.v(9): object \"centena\" assigned a value but never read" {  } { { "binarioParaBCD2.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD2.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1498837967568 "|sistemaComputacional|binarioParaBCD2:bOp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binarioParaBCD2.v(24) " "Verilog HDL assignment warning at binarioParaBCD2.v(24): truncated value with size 32 to match size of target (4)" {  } { { "binarioParaBCD2.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD2.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498837967569 "|sistemaComputacional|binarioParaBCD2:bOp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binarioParaBCD2.v(26) " "Verilog HDL assignment warning at binarioParaBCD2.v(26): truncated value with size 32 to match size of target (4)" {  } { { "binarioParaBCD2.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD2.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498837967569 "|sistemaComputacional|binarioParaBCD2:bOp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seteSegmentos seteSegmentos:d2 " "Elaborating entity \"seteSegmentos\" for hierarchy \"seteSegmentos:d2\"" {  } { { "sistemaComputacional.v" "d2" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498837967569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seteSegmentosSinalNegativo seteSegmentosSinalNegativo:n1 " "Elaborating entity \"seteSegmentosSinalNegativo\" for hierarchy \"seteSegmentosSinalNegativo:n1\"" {  } { { "sistemaComputacional.v" "n1" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498837967577 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoDeRegistradores:br1\|banco " "RAM logic \"bancoDeRegistradores:br1\|banco\" is uninferred due to asynchronous read logic" {  } { { "bancoDeRegistradores.v" "banco" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/bancoDeRegistradores.v" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1498837968133 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaDeDados:memDados\|memoriaDeDados " "RAM logic \"memoriaDeDados:memDados\|memoriaDeDados\" is uninferred due to asynchronous read logic" {  } { { "memoriaDeDados.v" "memoriaDeDados" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/memoriaDeDados.v" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1498837968133 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1498837968133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "entradaDeDadosSwitch:e1\|dado\[1\] " "LATCH primitive \"entradaDeDadosSwitch:e1\|dado\[1\]\" is permanently disabled" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498837968408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "entradaDeDadosSwitch:e1\|dado\[2\] " "LATCH primitive \"entradaDeDadosSwitch:e1\|dado\[2\]\" is permanently disabled" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498837968408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "entradaDeDadosSwitch:e1\|dado\[3\] " "LATCH primitive \"entradaDeDadosSwitch:e1\|dado\[3\]\" is permanently disabled" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498837968408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "entradaDeDadosSwitch:e1\|dado\[4\] " "LATCH primitive \"entradaDeDadosSwitch:e1\|dado\[4\]\" is permanently disabled" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498837968408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "entradaDeDadosSwitch:e1\|dado\[5\] " "LATCH primitive \"entradaDeDadosSwitch:e1\|dado\[5\]\" is permanently disabled" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498837968408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "entradaDeDadosSwitch:e1\|dado\[6\] " "LATCH primitive \"entradaDeDadosSwitch:e1\|dado\[6\]\" is permanently disabled" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498837968408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "entradaDeDadosSwitch:e1\|dado\[7\] " "LATCH primitive \"entradaDeDadosSwitch:e1\|dado\[7\]\" is permanently disabled" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498837968408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "entradaDeDadosSwitch:e1\|dado\[8\] " "LATCH primitive \"entradaDeDadosSwitch:e1\|dado\[8\]\" is permanently disabled" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/entradaDeDadosSwitch.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498837968408 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1498837968718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|centena\[1\] " "Latch quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|centena\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadorDePrograma:PC\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal contadorDePrograma:PC\|pc\[4\]" {  } { { "contadorDePrograma.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/contadorDePrograma.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498837968743 ""}  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498837968743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|centena\[2\] " "Latch quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|centena\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadorDePrograma:PC\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal contadorDePrograma:PC\|pc\[4\]" {  } { { "contadorDePrograma.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/contadorDePrograma.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498837968743 ""}  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498837968743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|centena\[3\] " "Latch quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|centena\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadorDePrograma:PC\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal contadorDePrograma:PC\|pc\[4\]" {  } { { "contadorDePrograma.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/contadorDePrograma.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498837968743 ""}  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498837968743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|unidade\[0\] " "Latch quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|unidade\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadorDePrograma:PC\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal contadorDePrograma:PC\|pc\[4\]" {  } { { "contadorDePrograma.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/contadorDePrograma.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498837968743 ""}  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498837968743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|unidade\[1\] " "Latch quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|unidade\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadorDePrograma:PC\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal contadorDePrograma:PC\|pc\[4\]" {  } { { "contadorDePrograma.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/contadorDePrograma.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498837968743 ""}  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498837968743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|unidade\[2\] " "Latch quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|unidade\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadorDePrograma:PC\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal contadorDePrograma:PC\|pc\[4\]" {  } { { "contadorDePrograma.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/contadorDePrograma.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498837968743 ""}  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498837968743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|unidade\[3\] " "Latch quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|unidade\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadorDePrograma:PC\|pc\[4\] " "Ports D and ENA on the latch are fed by the same signal contadorDePrograma:PC\|pc\[4\]" {  } { { "contadorDePrograma.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/contadorDePrograma.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498837968743 ""}  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/binarioParaBCD.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498837968743 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saidaNegativo\[1\] VCC " "Pin \"saidaNegativo\[1\]\" is stuck at VCC" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498837968951 "|sistemaComputacional|saidaNegativo[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaNegativo\[2\] VCC " "Pin \"saidaNegativo\[2\]\" is stuck at VCC" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498837968951 "|sistemaComputacional|saidaNegativo[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaNegativo\[3\] VCC " "Pin \"saidaNegativo\[3\]\" is stuck at VCC" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498837968951 "|sistemaComputacional|saidaNegativo[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaNegativo\[4\] VCC " "Pin \"saidaNegativo\[4\]\" is stuck at VCC" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498837968951 "|sistemaComputacional|saidaNegativo[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaNegativo\[5\] VCC " "Pin \"saidaNegativo\[5\]\" is stuck at VCC" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498837968951 "|sistemaComputacional|saidaNegativo[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaNegativo\[6\] VCC " "Pin \"saidaNegativo\[6\]\" is stuck at VCC" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498837968951 "|sistemaComputacional|saidaNegativo[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaDezenaOpcode\[5\] GND " "Pin \"saidaDezenaOpcode\[5\]\" is stuck at GND" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498837968951 "|sistemaComputacional|saidaDezenaOpcode[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs\[0\] GND " "Pin \"rs\[0\]\" is stuck at GND" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498837968951 "|sistemaComputacional|rs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs\[1\] GND " "Pin \"rs\[1\]\" is stuck at GND" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498837968951 "|sistemaComputacional|rs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs\[2\] GND " "Pin \"rs\[2\]\" is stuck at GND" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498837968951 "|sistemaComputacional|rs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs\[3\] GND " "Pin \"rs\[3\]\" is stuck at GND" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498837968951 "|sistemaComputacional|rs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs\[4\] GND " "Pin \"rs\[4\]\" is stuck at GND" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498837968951 "|sistemaComputacional|rs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rt\[0\] GND " "Pin \"rt\[0\]\" is stuck at GND" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498837968951 "|sistemaComputacional|rt[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rt\[1\] GND " "Pin \"rt\[1\]\" is stuck at GND" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498837968951 "|sistemaComputacional|rt[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rt\[2\] GND " "Pin \"rt\[2\]\" is stuck at GND" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498837968951 "|sistemaComputacional|rt[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rt\[3\] GND " "Pin \"rt\[3\]\" is stuck at GND" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498837968951 "|sistemaComputacional|rt[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rt\[4\] GND " "Pin \"rt\[4\]\" is stuck at GND" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498837968951 "|sistemaComputacional|rt[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd\[2\] GND " "Pin \"rd\[2\]\" is stuck at GND" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498837968951 "|sistemaComputacional|rd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd\[3\] GND " "Pin \"rd\[3\]\" is stuck at GND" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498837968951 "|sistemaComputacional|rd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd\[4\] GND " "Pin \"rd\[4\]\" is stuck at GND" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498837968951 "|sistemaComputacional|rd[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1498837968951 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1498837969028 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1044 " "1044 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498837969493 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/output_files/sistemaComputacional.map.smsg " "Generated suppressed messages file /home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/output_files/sistemaComputacional.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837969547 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1498837969689 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498837969689 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaSwitch\[0\] " "No output dependent on input pin \"entradaSwitch\[0\]\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498837969823 "|sistemaComputacional|entradaSwitch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enter " "No output dependent on input pin \"enter\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498837969823 "|sistemaComputacional|enter"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaSwitch\[1\] " "No output dependent on input pin \"entradaSwitch\[1\]\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498837969823 "|sistemaComputacional|entradaSwitch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaSwitch\[2\] " "No output dependent on input pin \"entradaSwitch\[2\]\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498837969823 "|sistemaComputacional|entradaSwitch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaSwitch\[3\] " "No output dependent on input pin \"entradaSwitch\[3\]\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498837969823 "|sistemaComputacional|entradaSwitch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaSwitch\[4\] " "No output dependent on input pin \"entradaSwitch\[4\]\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498837969823 "|sistemaComputacional|entradaSwitch[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaSwitch\[5\] " "No output dependent on input pin \"entradaSwitch\[5\]\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498837969823 "|sistemaComputacional|entradaSwitch[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaSwitch\[6\] " "No output dependent on input pin \"entradaSwitch\[6\]\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498837969823 "|sistemaComputacional|entradaSwitch[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaSwitch\[7\] " "No output dependent on input pin \"entradaSwitch\[7\]\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498837969823 "|sistemaComputacional|entradaSwitch[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaSwitch\[8\] " "No output dependent on input pin \"entradaSwitch\[8\]\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/sistemaComputacional_versaoFinal_restored/sistemaComputacional.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498837969823 "|sistemaComputacional|entradaSwitch[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1498837969823 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "350 " "Implemented 350 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1498837969824 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1498837969824 ""} { "Info" "ICUT_CUT_TM_LCELLS" "281 " "Implemented 281 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1498837969824 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1498837969824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "986 " "Peak virtual memory: 986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498837969836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 12:52:49 2017 " "Processing ended: Fri Jun 30 12:52:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498837969836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498837969836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498837969836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498837969836 ""}
