Analysis & Synthesis report for wrapper
Tue Apr 22 15:26:52 2025
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |wrapper|snake_and_apple:snake_inst|apple_generator:apple_gen_inst|state
  9. State Machine - |wrapper|key_board:key_inst|current_direction
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: key_board:key_inst|debounce:db0
 15. Parameter Settings for User Entity Instance: key_board:key_inst|debounce:db1
 16. Parameter Settings for User Entity Instance: key_board:key_inst|debounce:db2
 17. Parameter Settings for User Entity Instance: key_board:key_inst|debounce:db3
 18. Parameter Settings for Inferred Entity Instance: led_7_doan:led_7_doan_inst|lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: led_7_doan:led_7_doan_inst|lpm_divide:Mod0
 20. Parameter Settings for Inferred Entity Instance: led_7_doan:led_7_doan_inst|lpm_divide:Div1
 21. Parameter Settings for Inferred Entity Instance: snake_and_apple:snake_inst|apple_generator:apple_gen_inst|lpm_divide:Mod0
 22. Parameter Settings for Inferred Entity Instance: snake_and_apple:snake_inst|apple_generator:apple_gen_inst|lpm_divide:Mod1
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 22 15:26:52 2025      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; wrapper                                    ;
; Top-level Entity Name              ; wrapper                                    ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; 4,241                                      ;
;     Total combinational functions  ; 4,237                                      ;
;     Dedicated logic registers      ; 635                                        ;
; Total registers                    ; 635                                        ;
; Total pins                         ; 56                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; wrapper            ; wrapper            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                   ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+---------+
; wrapper.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/nguye/Desktop/temp/wrapper.sv                         ;         ;
; random.sv                        ; yes             ; User SystemVerilog HDL File        ; C:/Users/nguye/Desktop/temp/random.sv                          ;         ;
; key_board.sv                     ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/nguye/Desktop/temp/key_board.sv                       ;         ;
; debounce.sv                      ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/nguye/Desktop/temp/debounce.sv                        ;         ;
; clk_vga.sv                       ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/nguye/Desktop/temp/clk_vga.sv                         ;         ;
; speed_control.sv                 ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/nguye/Desktop/temp/speed_control.sv                   ;         ;
; vga_controller.sv                ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/nguye/Desktop/temp/vga_controller.sv                  ;         ;
; game_stage_machine.sv            ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/nguye/Desktop/temp/game_stage_machine.sv              ;         ;
; snake_and_apple.sv               ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/nguye/Desktop/temp/snake_and_apple.sv                 ;         ;
; apple_generator.sv               ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/nguye/Desktop/temp/apple_generator.sv                 ;         ;
; drawer.sv                        ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/nguye/Desktop/temp/drawer.sv                          ;         ;
; led_7_doan.sv                    ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/nguye/Desktop/temp/led_7_doan.sv                      ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; d:/quateus/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; d:/quateus/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; d:/quateus/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; d:/quateus/quartus/libraries/megafunctions/aglobal130.inc      ;         ;
; db/lpm_divide_1dm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/nguye/Desktop/temp/db/lpm_divide_1dm.tdf              ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/nguye/Desktop/temp/db/sign_div_unsign_bkh.tdf         ;         ;
; db/alt_u_div_ove.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/nguye/Desktop/temp/db/alt_u_div_ove.tdf               ;         ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/nguye/Desktop/temp/db/add_sub_lkc.tdf                 ;         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/nguye/Desktop/temp/db/add_sub_mkc.tdf                 ;         ;
; db/lpm_divide_55m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/nguye/Desktop/temp/db/lpm_divide_55m.tdf              ;         ;
; db/sign_div_unsign_ckh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/nguye/Desktop/temp/db/sign_div_unsign_ckh.tdf         ;         ;
; db/alt_u_div_qve.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/nguye/Desktop/temp/db/alt_u_div_qve.tdf               ;         ;
; db/lpm_divide_2dm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/nguye/Desktop/temp/db/lpm_divide_2dm.tdf              ;         ;
; db/lpm_divide_25m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/nguye/Desktop/temp/db/lpm_divide_25m.tdf              ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/nguye/Desktop/temp/db/sign_div_unsign_9kh.tdf         ;         ;
; db/alt_u_div_kve.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/nguye/Desktop/temp/db/alt_u_div_kve.tdf               ;         ;
; db/lpm_divide_15m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/nguye/Desktop/temp/db/lpm_divide_15m.tdf              ;         ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/nguye/Desktop/temp/db/sign_div_unsign_8kh.tdf         ;         ;
; db/alt_u_div_ive.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/nguye/Desktop/temp/db/alt_u_div_ive.tdf               ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 4,241 ;
;                                             ;       ;
; Total combinational functions               ; 4237  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 746   ;
;     -- 3 input functions                    ; 2282  ;
;     -- <=2 input functions                  ; 1209  ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1307  ;
;     -- arithmetic mode                      ; 2930  ;
;                                             ;       ;
; Total registers                             ; 635   ;
;     -- Dedicated logic registers            ; 635   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 56    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; SW[0] ;
; Maximum fan-out                             ; 542   ;
; Total fan-out                               ; 14168 ;
; Average fan-out                             ; 2.88  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |wrapper                                     ; 4237 (0)          ; 635 (0)      ; 0           ; 0            ; 0       ; 0         ; 56   ; 0            ; |wrapper                                                                                                                                                           ;              ;
;    |VGA_controller:vga_inst|                 ; 40 (40)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|VGA_controller:vga_inst                                                                                                                                   ;              ;
;    |clk_VGA:clk_VGA1|                        ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|clk_VGA:clk_VGA1                                                                                                                                          ;              ;
;    |drawer:draw_inst|                        ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|drawer:draw_inst                                                                                                                                          ;              ;
;    |game_stage_machine:state_inst|           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|game_stage_machine:state_inst                                                                                                                             ;              ;
;    |key_board:key_inst|                      ; 171 (15)          ; 111 (7)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|key_board:key_inst                                                                                                                                        ;              ;
;       |debounce:db0|                         ; 39 (39)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|key_board:key_inst|debounce:db0                                                                                                                           ;              ;
;       |debounce:db1|                         ; 39 (39)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|key_board:key_inst|debounce:db1                                                                                                                           ;              ;
;       |debounce:db2|                         ; 39 (39)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|key_board:key_inst|debounce:db2                                                                                                                           ;              ;
;       |debounce:db3|                         ; 39 (39)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|key_board:key_inst|debounce:db3                                                                                                                           ;              ;
;    |led_7_doan:led_7_doan_inst|              ; 193 (30)          ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|led_7_doan:led_7_doan_inst                                                                                                                                ;              ;
;       |lpm_divide:Div0|                      ; 71 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|led_7_doan:led_7_doan_inst|lpm_divide:Div0                                                                                                                ;              ;
;          |lpm_divide_1dm:auto_generated|     ; 71 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|led_7_doan:led_7_doan_inst|lpm_divide:Div0|lpm_divide_1dm:auto_generated                                                                                  ;              ;
;             |sign_div_unsign_bkh:divider|    ; 71 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|led_7_doan:led_7_doan_inst|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider                                                      ;              ;
;                |alt_u_div_ove:divider|       ; 71 (71)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|led_7_doan:led_7_doan_inst|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider                                ;              ;
;       |lpm_divide:Div1|                      ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|led_7_doan:led_7_doan_inst|lpm_divide:Div1                                                                                                                ;              ;
;          |lpm_divide_2dm:auto_generated|     ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|led_7_doan:led_7_doan_inst|lpm_divide:Div1|lpm_divide_2dm:auto_generated                                                                                  ;              ;
;             |sign_div_unsign_ckh:divider|    ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|led_7_doan:led_7_doan_inst|lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider                                                      ;              ;
;                |alt_u_div_qve:divider|       ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|led_7_doan:led_7_doan_inst|lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider                                ;              ;
;       |lpm_divide:Mod0|                      ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|led_7_doan:led_7_doan_inst|lpm_divide:Mod0                                                                                                                ;              ;
;          |lpm_divide_55m:auto_generated|     ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|led_7_doan:led_7_doan_inst|lpm_divide:Mod0|lpm_divide_55m:auto_generated                                                                                  ;              ;
;             |sign_div_unsign_ckh:divider|    ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|led_7_doan:led_7_doan_inst|lpm_divide:Mod0|lpm_divide_55m:auto_generated|sign_div_unsign_ckh:divider                                                      ;              ;
;                |alt_u_div_qve:divider|       ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|led_7_doan:led_7_doan_inst|lpm_divide:Mod0|lpm_divide_55m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider                                ;              ;
;    |snake_and_apple:snake_inst|              ; 3773 (3705)       ; 465 (421)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|snake_and_apple:snake_inst                                                                                                                                ;              ;
;       |apple_generator:apple_gen_inst|       ; 66 (32)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|snake_and_apple:snake_inst|apple_generator:apple_gen_inst                                                                                                 ;              ;
;          |lpm_divide:Mod0|                   ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|snake_and_apple:snake_inst|apple_generator:apple_gen_inst|lpm_divide:Mod0                                                                                 ;              ;
;             |lpm_divide_25m:auto_generated|  ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|snake_and_apple:snake_inst|apple_generator:apple_gen_inst|lpm_divide:Mod0|lpm_divide_25m:auto_generated                                                   ;              ;
;                |sign_div_unsign_9kh:divider| ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|snake_and_apple:snake_inst|apple_generator:apple_gen_inst|lpm_divide:Mod0|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider                       ;              ;
;                   |alt_u_div_kve:divider|    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|snake_and_apple:snake_inst|apple_generator:apple_gen_inst|lpm_divide:Mod0|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider ;              ;
;          |lpm_divide:Mod1|                   ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|snake_and_apple:snake_inst|apple_generator:apple_gen_inst|lpm_divide:Mod1                                                                                 ;              ;
;             |lpm_divide_15m:auto_generated|  ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|snake_and_apple:snake_inst|apple_generator:apple_gen_inst|lpm_divide:Mod1|lpm_divide_15m:auto_generated                                                   ;              ;
;                |sign_div_unsign_8kh:divider| ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|snake_and_apple:snake_inst|apple_generator:apple_gen_inst|lpm_divide:Mod1|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider                       ;              ;
;                   |alt_u_div_ive:divider|    ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|snake_and_apple:snake_inst|apple_generator:apple_gen_inst|lpm_divide:Mod1|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider ;              ;
;       |random:lfsr_gen_x|                    ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|snake_and_apple:snake_inst|random:lfsr_gen_x                                                                                                              ;              ;
;    |speed_control:speed_inst|                ; 47 (47)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|speed_control:speed_inst                                                                                                                                  ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |wrapper|snake_and_apple:snake_inst|apple_generator:apple_gen_inst|state ;
+----------------+------------+-------------+----------------------------------------------+
; Name           ; state.IDLE ; state.CHECK ; state.GENERATE                               ;
+----------------+------------+-------------+----------------------------------------------+
; state.IDLE     ; 0          ; 0           ; 0                                            ;
; state.GENERATE ; 1          ; 0           ; 1                                            ;
; state.CHECK    ; 1          ; 1           ; 0                                            ;
+----------------+------------+-------------+----------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper|key_board:key_inst|current_direction                                                                                       ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; current_direction.0000 ; current_direction.1000 ; current_direction.0100 ; current_direction.0010 ; current_direction.0001 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; current_direction.0000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ;
; current_direction.0001 ; 1                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; current_direction.0010 ; 1                      ; 0                      ; 0                      ; 1                      ; 0                      ;
; current_direction.0100 ; 1                      ; 0                      ; 1                      ; 0                      ; 0                      ;
; current_direction.1000 ; 1                      ; 1                      ; 0                      ; 0                      ; 0                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                      ;
+----------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Register name                                                        ; Reason for Removal                                                               ;
+----------------------------------------------------------------------+----------------------------------------------------------------------------------+
; snake_and_apple:snake_inst|apple_generator:apple_gen_inst|rand_y[4]  ; Stuck at GND due to stuck port data_in                                           ;
; snake_and_apple:snake_inst|head_snake_x[0]                           ; Merged with snake_and_apple:snake_inst|head_snake_y[0]                           ;
; snake_and_apple:snake_inst|apple_generator:apple_gen_inst|apple_x[0] ; Merged with snake_and_apple:snake_inst|apple_generator:apple_gen_inst|apple_y[0] ;
; snake_and_apple:snake_inst|body_snake_x[0][0]                        ; Merged with snake_and_apple:snake_inst|body_snake_y[0][0]                        ;
; snake_and_apple:snake_inst|body_snake_y[2][0]                        ; Merged with snake_and_apple:snake_inst|body_snake_x[2][0]                        ;
; snake_and_apple:snake_inst|body_snake_y[1][0]                        ; Merged with snake_and_apple:snake_inst|body_snake_x[1][0]                        ;
; snake_and_apple:snake_inst|body_snake_y[3][0]                        ; Merged with snake_and_apple:snake_inst|body_snake_x[3][0]                        ;
; snake_and_apple:snake_inst|body_snake_y[4][0]                        ; Merged with snake_and_apple:snake_inst|body_snake_x[4][0]                        ;
; snake_and_apple:snake_inst|body_snake_y[5][0]                        ; Merged with snake_and_apple:snake_inst|body_snake_x[5][0]                        ;
; snake_and_apple:snake_inst|body_snake_y[6][0]                        ; Merged with snake_and_apple:snake_inst|body_snake_x[6][0]                        ;
; snake_and_apple:snake_inst|body_snake_y[7][0]                        ; Merged with snake_and_apple:snake_inst|body_snake_x[7][0]                        ;
; snake_and_apple:snake_inst|body_snake_y[8][0]                        ; Merged with snake_and_apple:snake_inst|body_snake_x[8][0]                        ;
; snake_and_apple:snake_inst|body_snake_y[9][0]                        ; Merged with snake_and_apple:snake_inst|body_snake_x[9][0]                        ;
; snake_and_apple:snake_inst|body_snake_y[10][0]                       ; Merged with snake_and_apple:snake_inst|body_snake_x[10][0]                       ;
; snake_and_apple:snake_inst|body_snake_y[11][0]                       ; Merged with snake_and_apple:snake_inst|body_snake_x[11][0]                       ;
; snake_and_apple:snake_inst|body_snake_y[12][0]                       ; Merged with snake_and_apple:snake_inst|body_snake_x[12][0]                       ;
; snake_and_apple:snake_inst|body_snake_y[13][0]                       ; Merged with snake_and_apple:snake_inst|body_snake_x[13][0]                       ;
; snake_and_apple:snake_inst|body_snake_y[14][0]                       ; Merged with snake_and_apple:snake_inst|body_snake_x[14][0]                       ;
; snake_and_apple:snake_inst|body_snake_y[15][0]                       ; Merged with snake_and_apple:snake_inst|body_snake_x[15][0]                       ;
; snake_and_apple:snake_inst|body_snake_y[16][0]                       ; Merged with snake_and_apple:snake_inst|body_snake_x[16][0]                       ;
; snake_and_apple:snake_inst|body_snake_y[17][0]                       ; Merged with snake_and_apple:snake_inst|body_snake_x[17][0]                       ;
; snake_and_apple:snake_inst|body_snake_y[18][0]                       ; Merged with snake_and_apple:snake_inst|body_snake_x[18][0]                       ;
; snake_and_apple:snake_inst|body_snake_y[19][0]                       ; Merged with snake_and_apple:snake_inst|body_snake_x[19][0]                       ;
; snake_and_apple:snake_inst|random:lfsr_gen_y|lfsr[4]                 ; Merged with snake_and_apple:snake_inst|random:lfsr_gen_x|lfsr[4]                 ;
; snake_and_apple:snake_inst|random:lfsr_gen_y|lfsr[3]                 ; Merged with snake_and_apple:snake_inst|random:lfsr_gen_x|lfsr[3]                 ;
; snake_and_apple:snake_inst|random:lfsr_gen_y|lfsr[2]                 ; Merged with snake_and_apple:snake_inst|random:lfsr_gen_x|lfsr[2]                 ;
; snake_and_apple:snake_inst|random:lfsr_gen_y|lfsr[1]                 ; Merged with snake_and_apple:snake_inst|random:lfsr_gen_x|lfsr[1]                 ;
; snake_and_apple:snake_inst|random:lfsr_gen_y|lfsr[0]                 ; Merged with snake_and_apple:snake_inst|random:lfsr_gen_x|lfsr[0]                 ;
; snake_and_apple:snake_inst|head_snake_y[0]                           ; Stuck at VCC due to stuck port data_in                                           ;
; snake_and_apple:snake_inst|apple_generator:apple_gen_inst|apple_y[0] ; Stuck at VCC due to stuck port data_in                                           ;
; key_board:key_inst|current_direction.0000                            ; Lost fanout                                                                      ;
; key_board:key_inst|current_direction.0001                            ; Merged with key_board:key_inst|direction_o[0]                                    ;
; Total Number of Removed Registers = 32                               ;                                                                                  ;
+----------------------------------------------------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 635   ;
; Number of registers using Synchronous Clear  ; 116   ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 118   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 524   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------+
; Inverted Register Statistics                                   ;
+------------------------------------------------------+---------+
; Inverted Register                                    ; Fan out ;
+------------------------------------------------------+---------+
; snake_and_apple:snake_inst|random:lfsr_gen_x|lfsr[0] ; 5       ;
; key_board:key_inst|debounce:db0|button_out           ; 5       ;
; key_board:key_inst|debounce:db3|button_out           ; 5       ;
; key_board:key_inst|debounce:db1|button_out           ; 5       ;
; key_board:key_inst|debounce:db2|button_out           ; 6       ;
; key_board:key_inst|debounce:db0|button_prev          ; 1       ;
; key_board:key_inst|debounce:db3|button_prev          ; 1       ;
; key_board:key_inst|debounce:db1|button_prev          ; 1       ;
; key_board:key_inst|debounce:db2|button_prev          ; 1       ;
; Total number of inverted registers = 9               ;         ;
+------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |wrapper|key_board:key_inst|debounce:db0|count[5]                             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |wrapper|key_board:key_inst|debounce:db1|count[11]                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |wrapper|key_board:key_inst|debounce:db2|count[2]                             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |wrapper|key_board:key_inst|debounce:db3|count[8]                             ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |wrapper|snake_and_apple:snake_inst|body_snake_y[0][8]                        ;
; 4:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |wrapper|snake_and_apple:snake_inst|apple_generator:apple_gen_inst|apple_y[1] ;
; 5:1                ; 19 bits   ; 57 LEs        ; 19 LEs               ; 38 LEs                 ; Yes        ; |wrapper|snake_and_apple:snake_inst|body_snake_y[18][8]                       ;
; 5:1                ; 19 bits   ; 57 LEs        ; 19 LEs               ; 38 LEs                 ; Yes        ; |wrapper|snake_and_apple:snake_inst|body_snake_x[19][0]                       ;
; 6:1                ; 19 bits   ; 76 LEs        ; 19 LEs               ; 57 LEs                 ; Yes        ; |wrapper|snake_and_apple:snake_inst|body_snake_y[17][6]                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |wrapper|key_board:key_inst|direction_o[0]                                    ;
; 7:1                ; 19 bits   ; 76 LEs        ; 19 LEs               ; 57 LEs                 ; Yes        ; |wrapper|snake_and_apple:snake_inst|body_snake_x[16][9]                       ;
; 19:1               ; 9 bits    ; 108 LEs       ; 18 LEs               ; 90 LEs                 ; Yes        ; |wrapper|snake_and_apple:snake_inst|head_snake_x[6]                           ;
; 19:1               ; 9 bits    ; 108 LEs       ; 18 LEs               ; 90 LEs                 ; Yes        ; |wrapper|snake_and_apple:snake_inst|head_snake_y[9]                           ;
; 8:1                ; 19 bits   ; 95 LEs        ; 19 LEs               ; 76 LEs                 ; Yes        ; |wrapper|snake_and_apple:snake_inst|body_snake_x[15][3]                       ;
; 9:1                ; 19 bits   ; 114 LEs       ; 19 LEs               ; 95 LEs                 ; Yes        ; |wrapper|snake_and_apple:snake_inst|body_snake_y[14][5]                       ;
; 10:1               ; 19 bits   ; 114 LEs       ; 19 LEs               ; 95 LEs                 ; Yes        ; |wrapper|snake_and_apple:snake_inst|body_snake_x[13][1]                       ;
; 11:1               ; 19 bits   ; 133 LEs       ; 19 LEs               ; 114 LEs                ; Yes        ; |wrapper|snake_and_apple:snake_inst|body_snake_x[12][3]                       ;
; 12:1               ; 19 bits   ; 152 LEs       ; 19 LEs               ; 133 LEs                ; Yes        ; |wrapper|snake_and_apple:snake_inst|body_snake_x[11][2]                       ;
; 13:1               ; 19 bits   ; 152 LEs       ; 19 LEs               ; 133 LEs                ; Yes        ; |wrapper|snake_and_apple:snake_inst|body_snake_y[10][9]                       ;
; 14:1               ; 19 bits   ; 171 LEs       ; 19 LEs               ; 152 LEs                ; Yes        ; |wrapper|snake_and_apple:snake_inst|body_snake_x[9][9]                        ;
; 15:1               ; 19 bits   ; 190 LEs       ; 19 LEs               ; 171 LEs                ; Yes        ; |wrapper|snake_and_apple:snake_inst|body_snake_y[8][7]                        ;
; 16:1               ; 19 bits   ; 190 LEs       ; 19 LEs               ; 171 LEs                ; Yes        ; |wrapper|snake_and_apple:snake_inst|body_snake_x[7][4]                        ;
; 17:1               ; 19 bits   ; 209 LEs       ; 19 LEs               ; 190 LEs                ; Yes        ; |wrapper|snake_and_apple:snake_inst|body_snake_x[6][9]                        ;
; 18:1               ; 19 bits   ; 228 LEs       ; 19 LEs               ; 209 LEs                ; Yes        ; |wrapper|snake_and_apple:snake_inst|body_snake_y[5][7]                        ;
; 19:1               ; 19 bits   ; 228 LEs       ; 19 LEs               ; 209 LEs                ; Yes        ; |wrapper|snake_and_apple:snake_inst|body_snake_x[4][9]                        ;
; 20:1               ; 19 bits   ; 247 LEs       ; 19 LEs               ; 228 LEs                ; Yes        ; |wrapper|snake_and_apple:snake_inst|body_snake_x[3][3]                        ;
; 21:1               ; 19 bits   ; 266 LEs       ; 19 LEs               ; 247 LEs                ; Yes        ; |wrapper|snake_and_apple:snake_inst|body_snake_x[2][3]                        ;
; 22:1               ; 19 bits   ; 266 LEs       ; 19 LEs               ; 247 LEs                ; Yes        ; |wrapper|snake_and_apple:snake_inst|body_snake_x[1][3]                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |wrapper|drawer:draw_inst|b_o[0]                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |wrapper|key_board:key_inst|current_direction                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_board:key_inst|debounce:db0 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DELAY          ; 20000 ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_board:key_inst|debounce:db1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DELAY          ; 20000 ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_board:key_inst|debounce:db2 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DELAY          ; 20000 ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_board:key_inst|debounce:db3 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DELAY          ; 20000 ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_7_doan:led_7_doan_inst|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                           ;
; LPM_WIDTHD             ; 3              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_7_doan:led_7_doan_inst|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_55m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_7_doan:led_7_doan_inst|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_2dm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: snake_and_apple:snake_inst|apple_generator:apple_gen_inst|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                          ;
; LPM_WIDTHD             ; 5              ; Untyped                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_25m ; Untyped                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: snake_and_apple:snake_inst|apple_generator:apple_gen_inst|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_15m ; Untyped                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Tue Apr 22 15:26:39 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10275): Verilog HDL Module Instantiation warning at wrapper.sv(112): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file wrapper.sv
    Info (12023): Found entity 1: wrapper
Info (12021): Found 1 design units, including 1 entities, in source file random.sv
    Info (12023): Found entity 1: random
Info (12127): Elaborating entity "wrapper" for the top level hierarchy
Warning (12125): Using design file key_board.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: key_board
Info (12128): Elaborating entity "key_board" for hierarchy "key_board:key_inst"
Warning (12125): Using design file debounce.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: debounce
Info (12128): Elaborating entity "debounce" for hierarchy "key_board:key_inst|debounce:db0"
Warning (10230): Verilog HDL assignment warning at debounce.sv(21): truncated value with size 32 to match size of target (24)
Warning (12125): Using design file clk_vga.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clk_VGA
Info (12128): Elaborating entity "clk_VGA" for hierarchy "clk_VGA:clk_VGA1"
Warning (12125): Using design file speed_control.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: speed_control
Info (12128): Elaborating entity "speed_control" for hierarchy "speed_control:speed_inst"
Warning (10230): Verilog HDL assignment warning at speed_control.sv(9): truncated value with size 32 to match size of target (25)
Warning (12125): Using design file vga_controller.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: VGA_controller
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:vga_inst"
Warning (10036): Verilog HDL or VHDL warning at vga_controller.sv(12): object "hmaxxed" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_controller.sv(13): object "vmaxxed" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at vga_controller.sv(40): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_controller.sv(49): truncated value with size 32 to match size of target (10)
Warning (12125): Using design file game_stage_machine.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: game_stage_machine
Info (12128): Elaborating entity "game_stage_machine" for hierarchy "game_stage_machine:state_inst"
Warning (12125): Using design file snake_and_apple.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: snake_and_apple
Info (12128): Elaborating entity "snake_and_apple" for hierarchy "snake_and_apple:snake_inst"
Warning (10230): Verilog HDL assignment warning at snake_and_apple.sv(77): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at snake_and_apple.sv(78): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at snake_and_apple.sv(134): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at snake_and_apple.sv(135): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at snake_and_apple.sv(136): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at snake_and_apple.sv(137): truncated value with size 32 to match size of target (10)
Info (10264): Verilog HDL Case Statement information at snake_and_apple.sv(133): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "random" for hierarchy "snake_and_apple:snake_inst|random:lfsr_gen_x"
Warning (12125): Using design file apple_generator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: apple_generator
Info (12128): Elaborating entity "apple_generator" for hierarchy "snake_and_apple:snake_inst|apple_generator:apple_gen_inst"
Warning (10230): Verilog HDL assignment warning at apple_generator.sv(27): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at apple_generator.sv(28): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at apple_generator.sv(43): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at apple_generator.sv(44): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at apple_generator.sv(52): truncated value with size 32 to match size of target (9)
Warning (12125): Using design file drawer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: drawer
Info (12128): Elaborating entity "drawer" for hierarchy "drawer:draw_inst"
Warning (12125): Using design file led_7_doan.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: led_7_doan
Info (12128): Elaborating entity "led_7_doan" for hierarchy "led_7_doan:led_7_doan_inst"
Warning (10230): Verilog HDL assignment warning at led_7_doan.sv(46): truncated value with size 9 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at led_7_doan.sv(47): truncated value with size 9 to match size of target (4)
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "led_7_doan:led_7_doan_inst|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "led_7_doan:led_7_doan_inst|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "led_7_doan:led_7_doan_inst|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "snake_and_apple:snake_inst|apple_generator:apple_gen_inst|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "snake_and_apple:snake_inst|apple_generator:apple_gen_inst|Mod1"
Info (12130): Elaborated megafunction instantiation "led_7_doan:led_7_doan_inst|lpm_divide:Div0"
Info (12133): Instantiated megafunction "led_7_doan:led_7_doan_inst|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf
    Info (12023): Found entity 1: lpm_divide_1dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "led_7_doan:led_7_doan_inst|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "led_7_doan:led_7_doan_inst|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_55m.tdf
    Info (12023): Found entity 1: lpm_divide_55m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf
    Info (12023): Found entity 1: alt_u_div_qve
Info (12130): Elaborated megafunction instantiation "led_7_doan:led_7_doan_inst|lpm_divide:Div1"
Info (12133): Instantiated megafunction "led_7_doan:led_7_doan_inst|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2dm.tdf
    Info (12023): Found entity 1: lpm_divide_2dm
Info (12130): Elaborated megafunction instantiation "snake_and_apple:snake_inst|apple_generator:apple_gen_inst|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "snake_and_apple:snake_inst|apple_generator:apple_gen_inst|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf
    Info (12023): Found entity 1: lpm_divide_25m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve
Info (12130): Elaborated megafunction instantiation "snake_and_apple:snake_inst|apple_generator:apple_gen_inst|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "snake_and_apple:snake_inst|apple_generator:apple_gen_inst|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_15m.tdf
    Info (12023): Found entity 1: lpm_divide_15m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/nguye/Desktop/temp/output_files/wrapper.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[2]"
Info (21057): Implemented 4302 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 48 output pins
    Info (21061): Implemented 4246 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 4632 megabytes
    Info: Processing ended: Tue Apr 22 15:26:52 2025
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/nguye/Desktop/temp/output_files/wrapper.map.smsg.


