$comment
	File created using the following command:
		vcd file FullAdder.msim.vcd -direction
$end
$date
	Sun Dec 11 12:37:55 2022
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module fulladder_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % s $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_a $end
$var wire 1 0 ww_b $end
$var wire 1 1 ww_cin $end
$var wire 1 2 ww_s $end
$var wire 1 3 ww_cout $end
$var wire 1 4 \s~output_o\ $end
$var wire 1 5 \cout~output_o\ $end
$var wire 1 6 \cin~input_o\ $end
$var wire 1 7 \b~input_o\ $end
$var wire 1 8 \a~input_o\ $end
$var wire 1 9 \Unit2|s~0_combout\ $end
$var wire 1 : \cout~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
$end
#20000
1#
11
16
19
14
12
1%
#40000
0#
1"
01
10
17
06
#60000
1#
11
16
09
1:
15
04
13
02
1$
0%
#80000
0#
0"
1!
01
00
1/
18
07
06
19
0:
05
14
03
12
0$
1%
#100000
1#
11
16
09
1:
15
04
13
02
1$
0%
#120000
0#
1"
01
10
17
06
#140000
1#
11
16
19
14
12
1%
#160000
0#
0"
0!
01
00
0/
08
07
06
09
0:
05
04
03
02
0$
0%
#1000000
