Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat May  1 16:45:52 2021
| Host         : DESKTOP-FH7CG9N running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 32
+-----------+------------------+------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                      | Violations |
+-----------+------------------+------------------------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                                      | 22         |
| CKLD-2    | Warning          | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                                     | 1          |
| TIMING-18 | Warning          | Missing input or output delay                                    | 8          |
+-----------+------------------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_mode_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_mode_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_mode_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_mode_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_mode_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_mode_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/lcd_en_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/lcd_mode_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/lcd_mode_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/lcd_mode_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/lcd_mode_reg[3]/C is not reached by a timing clock
Related violations: <none>

CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net lcdclk_0_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): lcdclk_0_IBUF_inst/O, system_i/lcdclk_0
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/lcd_en_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[0]/CLR, system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[10]/CLR, system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[1]/CLR, system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[2]/CLR, system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[3]/CLR, system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[4]/CLR, system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[5]/CLR, system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[6]/CLR, system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[7]/CLR, system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[8]/CLR, system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_lcdclk_reg[9]/CLR, system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_mode_reg[0]/CLR, system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_mode_reg[1]/CLR, system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_mode_reg[2]/CLR, system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/textlcd_u0/count_mode_reg[3]/CLR (the first 15 of 22 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on lcd_data_0[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on lcd_data_0[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on lcd_data_0[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on lcd_data_0[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on lcd_data_0[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on lcd_data_0[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on lcd_data_0[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on lcd_data_0[7] relative to clock(s) clk_fpga_0
Related violations: <none>


