 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Mon May  2 16:31:48 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc

  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U12114/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12112/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U639/S (FA1D0BWP)                                       0.05 *     0.34 f
  U641/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U656/S (FA1D0BWP)                                       0.05 *     0.47 r
  U12111/ZN (AOI22D1BWP)                                  0.03 *     0.50 f
  U11770/ZN (IOA21D0BWP)                                  0.03 *     0.53 r
  U174/Z (BUFFD2BWP)                                      0.05 *     0.58 r
  U175/ZN (CKND0BWP)                                      0.06 *     0.64 f
  U8353/ZN (NR2D0BWP)                                     0.05 *     0.69 r
  node0/mult_131_2/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.77 r
  node0/mult_131_2/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.84 r
  node0/mult_131_2/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.91 r
  node0/mult_131_2/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.98 r
  node0/mult_131_2/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_131_2/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node0/mult_131_2/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.18 r
  node0/mult_131_2/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.25 r
  node0/mult_131_2/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.32 r
  node0/mult_131_2/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_131_2/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_131_2/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.51 r
  node0/mult_131_2/S4_0/CO (FA1D0BWP)                     0.07 *     1.58 r
  U5541/Z (XOR2D0BWP)                                     0.05 *     1.63 f
  U7722/Z (CKAN2D0BWP)                                    0.03 *     1.66 f
  U7604/ZN (NR2D0BWP)                                     0.02 *     1.68 r
  U5537/Z (XOR2D0BWP)                                     0.05 *     1.73 f
  node0/add_1_root_add_0_root_add_131_3/U1_15/CO (FA1D0BWP)
                                                          0.07 *     1.80 f
  node0/add_1_root_add_0_root_add_131_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.84 f
  node0/add_1_root_add_0_root_add_131_3/U1_17/S (FA1D0BWP)
                                                          0.05 *     1.89 r
  U462/Z (BUFFD1BWP)                                      0.05 *     1.95 r
  node0/add_0_root_add_0_root_add_131_3/U1_17/CO (FA1D0BWP)
                                                          0.08 *     2.02 r
  U387/Z (BUFFD1BWP)                                      0.05 *     2.07 r
  node0/add_0_root_add_0_root_add_131_3/U1_18/CO (FA1D0BWP)
                                                          0.05 *     2.12 r
  node0/add_0_root_add_0_root_add_131_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.15 r
  node0/add_0_root_add_0_root_add_131_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 *     2.20 f
  node0/mul2_reg[20]/D (DFQD1BWP)                         0.00 *     2.20 f
  data arrival time                                                  2.20

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul2_reg[20]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                      0.00       2.35
  data required time                                                 2.35
  --------------------------------------------------------------------------
  data required time                                                 2.35
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U12114/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12112/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U639/S (FA1D0BWP)                                       0.05 *     0.34 f
  U641/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U656/S (FA1D0BWP)                                       0.05 *     0.47 r
  U12111/ZN (AOI22D1BWP)                                  0.03 *     0.50 f
  U11770/ZN (IOA21D0BWP)                                  0.03 *     0.53 r
  U174/Z (BUFFD2BWP)                                      0.05 *     0.58 r
  U175/ZN (CKND0BWP)                                      0.06 *     0.64 f
  U8353/ZN (NR2D0BWP)                                     0.05 *     0.69 r
  node0/mult_131_2/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.77 r
  node0/mult_131_2/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.84 r
  node0/mult_131_2/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.91 r
  node0/mult_131_2/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.98 r
  node0/mult_131_2/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_131_2/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node0/mult_131_2/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.18 r
  node0/mult_131_2/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.25 r
  node0/mult_131_2/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.32 r
  node0/mult_131_2/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_131_2/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_131_2/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.51 r
  node0/mult_131_2/S4_0/CO (FA1D0BWP)                     0.07 *     1.58 r
  U5541/Z (XOR2D0BWP)                                     0.05 *     1.63 f
  U7722/Z (CKAN2D0BWP)                                    0.03 *     1.66 f
  U7604/ZN (NR2D0BWP)                                     0.02 *     1.68 r
  U5537/Z (XOR2D0BWP)                                     0.05 *     1.73 f
  node0/add_1_root_add_0_root_add_131_3/U1_15/CO (FA1D0BWP)
                                                          0.07 *     1.80 f
  node0/add_1_root_add_0_root_add_131_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.84 f
  node0/add_1_root_add_0_root_add_131_3/U1_17/S (FA1D0BWP)
                                                          0.05 *     1.89 r
  U462/Z (BUFFD1BWP)                                      0.05 *     1.95 r
  node0/add_0_root_add_0_root_add_131_3/U1_17/CO (FA1D0BWP)
                                                          0.08 *     2.02 r
  U387/Z (BUFFD1BWP)                                      0.05 *     2.07 r
  node0/add_0_root_add_0_root_add_131_3/U1_18/CO (FA1D0BWP)
                                                          0.05 *     2.12 r
  node0/add_0_root_add_0_root_add_131_3/U1_19/S (FA1D0BWP)
                                                          0.04 *     2.16 r
  node0/mul2_reg[19]/D (DFQD1BWP)                         0.00 *     2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul2_reg[19]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U12114/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12112/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U639/S (FA1D0BWP)                                       0.05 *     0.34 f
  U641/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U656/S (FA1D0BWP)                                       0.05 *     0.47 r
  U12111/ZN (AOI22D1BWP)                                  0.03 *     0.50 f
  U11770/ZN (IOA21D0BWP)                                  0.03 *     0.53 r
  U174/Z (BUFFD2BWP)                                      0.05 *     0.58 r
  U175/ZN (CKND0BWP)                                      0.06 *     0.64 f
  U8353/ZN (NR2D0BWP)                                     0.05 *     0.69 r
  node0/mult_131_2/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.77 r
  node0/mult_131_2/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.84 r
  node0/mult_131_2/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.91 r
  node0/mult_131_2/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.98 r
  node0/mult_131_2/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_131_2/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node0/mult_131_2/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.18 r
  node0/mult_131_2/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.25 r
  node0/mult_131_2/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.32 r
  node0/mult_131_2/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_131_2/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_131_2/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.51 r
  node0/mult_131_2/S4_0/CO (FA1D0BWP)                     0.07 *     1.58 r
  U5541/Z (XOR2D0BWP)                                     0.05 *     1.63 f
  U7722/Z (CKAN2D0BWP)                                    0.03 *     1.66 f
  U7604/ZN (NR2D0BWP)                                     0.02 *     1.68 r
  U5537/Z (XOR2D0BWP)                                     0.05 *     1.73 f
  node0/add_1_root_add_0_root_add_131_3/U1_15/CO (FA1D0BWP)
                                                          0.07 *     1.80 f
  node0/add_1_root_add_0_root_add_131_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.84 f
  node0/add_1_root_add_0_root_add_131_3/U1_17/S (FA1D0BWP)
                                                          0.05 *     1.89 r
  U462/Z (BUFFD1BWP)                                      0.05 *     1.95 r
  node0/add_0_root_add_0_root_add_131_3/U1_17/CO (FA1D0BWP)
                                                          0.08 *     2.02 r
  U387/Z (BUFFD1BWP)                                      0.05 *     2.07 r
  node0/add_0_root_add_0_root_add_131_3/U1_18/S (FA1D0BWP)
                                                          0.06 *     2.13 r
  node0/mul2_reg[18]/D (DFQD1BWP)                         0.00 *     2.13 r
  data arrival time                                                  2.13

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul2_reg[18]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U12128/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12126/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U625/S (FA1D0BWP)                                       0.05 *     0.34 f
  U626/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U647/S (FA1D0BWP)                                       0.06 *     0.47 r
  U12132/ZN (AOI22D4BWP)                                  0.04 *     0.51 f
  U11808/ZN (IOA21D0BWP)                                  0.06 *     0.58 r
  U194/ZN (CKND0BWP)                                      0.06 *     0.63 f
  U8797/ZN (NR2D0BWP)                                     0.04 *     0.67 r
  node1/mult_133_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.75 r
  node1/mult_133_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.83 r
  node1/mult_133_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.90 r
  node1/mult_133_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.97 r
  node1/mult_133_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.03 r
  node1/mult_133_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.10 r
  node1/mult_133_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.17 r
  node1/mult_133_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.24 r
  node1/mult_133_4/S1_10_0/CO (FA1D0BWP)                  0.08 *     1.31 r
  node1/mult_133_4/S1_11_0/CO (FA1D0BWP)                  0.08 *     1.39 r
  node1/mult_133_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.46 r
  node1/mult_133_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.54 r
  node1/mult_133_4/S4_0/CO (FA1D0BWP)                     0.07 *     1.61 r
  U2614/Z (XOR2D0BWP)                                     0.05 *     1.65 f
  U7820/ZN (NR2D0BWP)                                     0.03 *     1.69 r
  U7618/ZN (NR2D0BWP)                                     0.02 *     1.70 f
  U2610/Z (XOR2D0BWP)                                     0.07 *     1.78 r
  node1/add_1_root_add_0_root_add_133_3/U1_15/CO (FA1D0BWP)
                                                          0.07 *     1.85 r
  node1/add_1_root_add_0_root_add_133_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.89 r
  node1/add_1_root_add_0_root_add_133_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.93 r
  node1/add_1_root_add_0_root_add_133_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.97 r
  node1/add_1_root_add_0_root_add_133_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.01 r
  node1/add_1_root_add_0_root_add_133_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 *     2.06 f
  node1/add_0_root_add_0_root_add_133_3/U1_20/Z (XOR3D0BWP)
                                                          0.08 *     2.14 r
  node1/mul3_reg[20]/D (DFQD1BWP)                         0.00 *     2.14 r
  data arrival time                                                  2.14

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node1/mul3_reg[20]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12110/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12108/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U630/S (FA1D0BWP)                                       0.05 *     0.34 f
  U632/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U650/S (FA1D0BWP)                                       0.05 *     0.47 r
  U12107/ZN (AOI22D0BWP)                                  0.04 *     0.51 f
  U11764/ZN (IOA21D1BWP)                                  0.05 *     0.56 r
  U178/ZN (CKND0BWP)                                      0.05 *     0.62 f
  U11800/ZN (NR2D0BWP)                                    0.04 *     0.66 r
  node0/mult_130/S2_2_1/CO (FA1D0BWP)                     0.09 *     0.74 r
  node0/mult_130/S2_3_1/CO (FA1D0BWP)                     0.08 *     0.82 r
  node0/mult_130/S2_4_1/CO (FA1D0BWP)                     0.07 *     0.89 r
  node0/mult_130/S2_5_1/CO (FA1D0BWP)                     0.07 *     0.96 r
  node0/mult_130/S2_6_1/CO (FA1D0BWP)                     0.07 *     1.03 r
  node0/mult_130/S2_7_1/CO (FA1D0BWP)                     0.07 *     1.10 r
  node0/mult_130/S2_8_1/CO (FA1D0BWP)                     0.07 *     1.17 r
  node0/mult_130/S2_9_1/CO (FA1D0BWP)                     0.07 *     1.24 r
  node0/mult_130/S2_10_1/CO (FA1D0BWP)                    0.07 *     1.31 r
  node0/mult_130/S2_11_1/CO (FA1D0BWP)                    0.07 *     1.37 r
  node0/mult_130/S2_12_1/CO (FA1D0BWP)                    0.07 *     1.44 r
  node0/mult_130/S2_13_1/CO (FA1D0BWP)                    0.07 *     1.51 r
  node0/mult_130/S4_1/S (FA1D0BWP)                        0.08 *     1.59 r
  U5446/Z (XOR2D0BWP)                                     0.05 *     1.63 f
  U7709/Z (CKAN2D0BWP)                                    0.03 *     1.66 f
  U7595/ZN (NR2D0BWP)                                     0.03 *     1.69 r
  U5442/Z (XOR2D0BWP)                                     0.06 *     1.75 f
  node0/add_2_root_add_0_root_add_130_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.83 f
  node0/add_2_root_add_0_root_add_130_3/U1_16/S (FA1D0BWP)
                                                          0.05 *     1.88 f
  node0/add_0_root_add_0_root_add_130_3/U1_16/CO (FA1D0BWP)
                                                          0.08 *     1.96 f
  node0/add_0_root_add_0_root_add_130_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     2.00 f
  node0/add_0_root_add_0_root_add_130_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.04 f
  node0/add_0_root_add_0_root_add_130_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.08 f
  node0/add_0_root_add_0_root_add_130_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 *     2.13 r
  node0/mul1_reg[20]/D (DFQD1BWP)                         0.00 *     2.13 r
  data arrival time                                                  2.13

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul1_reg[20]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.01       2.34
  data required time                                                 2.34
  --------------------------------------------------------------------------
  data required time                                                 2.34
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul4_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U12128/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12126/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U625/S (FA1D0BWP)                                       0.05 *     0.34 f
  U626/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U647/S (FA1D0BWP)                                       0.06 *     0.47 r
  U12132/ZN (AOI22D4BWP)                                  0.04 *     0.51 f
  U11808/ZN (IOA21D0BWP)                                  0.06 *     0.58 r
  U194/ZN (CKND0BWP)                                      0.06 *     0.63 f
  U8593/ZN (NR2D0BWP)                                     0.04 *     0.67 r
  node1/mult_134_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.75 r
  node1/mult_134_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.83 r
  node1/mult_134_4/S1_4_0/CO (FA1D0BWP)                   0.08 *     0.90 r
  node1/mult_134_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.98 r
  node1/mult_134_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node1/mult_134_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node1/mult_134_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.18 r
  node1/mult_134_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.25 r
  node1/mult_134_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.32 r
  node1/mult_134_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.39 r
  node1/mult_134_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.46 r
  node1/mult_134_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.52 r
  node1/mult_134_4/S4_0/CO (FA1D0BWP)                     0.07 *     1.59 r
  U2366/Z (XOR2D0BWP)                                     0.05 *     1.64 f
  U7806/ZN (NR2D0BWP)                                     0.03 *     1.67 r
  U7610/ZN (NR2D0BWP)                                     0.02 *     1.69 f
  U2362/Z (CKXOR2D1BWP)                                   0.07 *     1.77 r
  node1/add_1_root_add_0_root_add_134_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.84 r
  node1/add_1_root_add_0_root_add_134_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.88 r
  node1/add_1_root_add_0_root_add_134_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.92 r
  node1/add_1_root_add_0_root_add_134_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.96 r
  node1/add_1_root_add_0_root_add_134_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.99 r
  node1/add_1_root_add_0_root_add_134_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 *     2.05 f
  node1/add_0_root_add_0_root_add_134_3/U1_20/Z (XOR3D0BWP)
                                                          0.08 *     2.12 r
  node1/mul4_reg[20]/D (DFQD1BWP)                         0.00 *     2.12 r
  data arrival time                                                  2.12

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node1/mul4_reg[20]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U12114/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12112/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U639/S (FA1D0BWP)                                       0.05 *     0.34 f
  U641/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U656/S (FA1D0BWP)                                       0.05 *     0.47 r
  U12111/ZN (AOI22D1BWP)                                  0.03 *     0.50 f
  U11770/ZN (IOA21D0BWP)                                  0.03 *     0.53 r
  U174/Z (BUFFD2BWP)                                      0.05 *     0.58 r
  U175/ZN (CKND0BWP)                                      0.06 *     0.64 f
  U8353/ZN (NR2D0BWP)                                     0.05 *     0.69 r
  node0/mult_131_2/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.77 r
  node0/mult_131_2/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.84 r
  node0/mult_131_2/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.91 r
  node0/mult_131_2/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.98 r
  node0/mult_131_2/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_131_2/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node0/mult_131_2/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.18 r
  node0/mult_131_2/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.25 r
  node0/mult_131_2/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.32 r
  node0/mult_131_2/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_131_2/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_131_2/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.51 r
  node0/mult_131_2/S4_0/CO (FA1D0BWP)                     0.07 *     1.58 r
  U5541/Z (XOR2D0BWP)                                     0.05 *     1.63 f
  U7722/Z (CKAN2D0BWP)                                    0.03 *     1.66 f
  U7604/ZN (NR2D0BWP)                                     0.02 *     1.68 r
  U5537/Z (XOR2D0BWP)                                     0.05 *     1.73 f
  node0/add_1_root_add_0_root_add_131_3/U1_15/CO (FA1D0BWP)
                                                          0.07 *     1.80 f
  node0/add_1_root_add_0_root_add_131_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.84 f
  node0/add_1_root_add_0_root_add_131_3/U1_17/S (FA1D0BWP)
                                                          0.05 *     1.89 r
  U462/Z (BUFFD1BWP)                                      0.05 *     1.95 r
  node0/add_0_root_add_0_root_add_131_3/U1_17/S (FA1D0BWP)
                                                          0.11 *     2.05 r
  U463/Z (BUFFD2BWP)                                      0.05 *     2.10 r
  node0/mul2_reg[17]/D (DFQD1BWP)                         0.01 *     2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul2_reg[17]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U12128/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12126/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U625/S (FA1D0BWP)                                       0.05 *     0.34 f
  U627/CO (FA1D0BWP)                                      0.07 *     0.42 f
  U645/S (FA1D0BWP)                                       0.06 *     0.48 r
  U12125/ZN (AOI22D4BWP)                                  0.04 *     0.52 f
  U11778/ZN (IOA21D1BWP)                                  0.04 *     0.56 r
  U193/ZN (INVD0BWP)                                      0.05 *     0.61 f
  U8487/ZN (NR2D0BWP)                                     0.04 *     0.65 r
  node0/mult_133_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.73 r
  node0/mult_133_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.80 r
  node0/mult_133_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.87 r
  node0/mult_133_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.94 r
  node0/mult_133_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.01 r
  node0/mult_133_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.08 r
  node0/mult_133_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.15 r
  node0/mult_133_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.22 r
  node0/mult_133_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.29 r
  node0/mult_133_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.36 r
  node0/mult_133_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.43 r
  node0/mult_133_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.50 r
  node0/mult_133_4/S4_0/CO (FA1D0BWP)                     0.07 *     1.57 r
  U5137/Z (XOR2D0BWP)                                     0.05 *     1.62 f
  U7751/Z (CKAN2D0BWP)                                    0.03 *     1.65 f
  U7601/ZN (NR2D0BWP)                                     0.03 *     1.68 r
  U5133/Z (XOR2D0BWP)                                     0.05 *     1.73 f
  node0/add_1_root_add_0_root_add_133_3/U1_15/CO (FA1D0BWP)
                                                          0.06 *     1.79 f
  node0/add_1_root_add_0_root_add_133_3/U1_16/S (FA1D0BWP)
                                                          0.08 *     1.87 r
  node0/add_0_root_add_0_root_add_133_3/U1_16/CO (FA1D0BWP)
                                                          0.08 *     1.94 r
  node0/add_0_root_add_0_root_add_133_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.98 r
  node0/add_0_root_add_0_root_add_133_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.02 r
  node0/add_0_root_add_0_root_add_133_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.05 r
  node0/add_0_root_add_0_root_add_133_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 *     2.11 r
  node0/mul3_reg[20]/D (DFQD1BWP)                         0.00 *     2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul3_reg[20]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: node0/y_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.00 r
  node0/y_comp_ready_reg/Q (DFCNQD1BWP)                   0.06       0.06 r
  U25/Z (BUFFD2BWP)                                       0.05 *     0.12 r
  U7579/ZN (CKND2D2BWP)                                   0.06 *     0.17 f
  U6580/ZN (NR2XD0BWP)                                    0.08 *     0.25 r
  U158/ZN (CKND0BWP)                                      0.06 *     0.31 f
  U12178/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  add_1_root_add_210_2/U1_1/S (FA1D0BWP)                  0.05 *     0.40 f
  add_0_root_add_210_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.46 f
  add_0_root_add_210_2/U1_2/S (FA1D0BWP)                  0.05 *     0.51 r
  U11779/ZN (IOA21D0BWP)                                  0.05 *     0.56 r
  U225/ZN (CKND0BWP)                                      0.05 *     0.61 f
  U8699/ZN (NR2D0BWP)                                     0.04 *     0.65 r
  node1/mult_130_3/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.73 r
  node1/mult_130_3/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.80 r
  node1/mult_130_3/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.87 r
  node1/mult_130_3/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.94 r
  node1/mult_130_3/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.01 r
  node1/mult_130_3/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.08 r
  node1/mult_130_3/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.14 r
  node1/mult_130_3/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.21 r
  node1/mult_130_3/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.28 r
  node1/mult_130_3/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.35 r
  node1/mult_130_3/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.41 r
  node1/mult_130_3/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.48 r
  node1/mult_130_3/S4_0/CO (FA1D0BWP)                     0.07 *     1.55 r
  U2307/Z (XOR2D0BWP)                                     0.05 *     1.59 f
  U7807/ZN (NR2D0BWP)                                     0.03 *     1.62 r
  U7621/ZN (NR2D0BWP)                                     0.02 *     1.64 f
  U2303/Z (XOR2D0BWP)                                     0.05 *     1.69 r
  node1/add_2_root_add_0_root_add_130_3/U1_15/S (FA1D0BWP)
                                                          0.09 *     1.79 f
  node1/add_0_root_add_0_root_add_130_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.87 f
  node1/add_0_root_add_0_root_add_130_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.91 f
  node1/add_0_root_add_0_root_add_130_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.95 f
  node1/add_0_root_add_0_root_add_130_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.99 f
  node1/add_0_root_add_0_root_add_130_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.03 f
  node1/add_0_root_add_0_root_add_130_3/U1_20/Z (XOR3D0BWP)
                                                          0.07 *     2.10 r
  node1/mul1_reg[20]/D (DFQD1BWP)                         0.00 *     2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node1/mul1_reg[20]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: node0/y_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.00 r
  node0/y_comp_ready_reg/Q (DFCNQD1BWP)                   0.06       0.06 r
  U25/Z (BUFFD2BWP)                                       0.05 *     0.12 r
  U7579/ZN (CKND2D2BWP)                                   0.06 *     0.17 f
  U6580/ZN (NR2XD0BWP)                                    0.08 *     0.25 r
  U158/ZN (CKND0BWP)                                      0.06 *     0.31 f
  U12178/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  add_1_root_add_210_2/U1_1/S (FA1D0BWP)                  0.05 *     0.40 f
  add_0_root_add_210_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.46 f
  add_0_root_add_210_2/U1_2/S (FA1D0BWP)                  0.05 *     0.51 r
  U11779/ZN (IOA21D0BWP)                                  0.05 *     0.56 r
  U225/ZN (CKND0BWP)                                      0.05 *     0.61 f
  U8531/ZN (NR2D0BWP)                                     0.04 *     0.65 r
  node1/mult_131_3/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.73 r
  node1/mult_131_3/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.80 r
  node1/mult_131_3/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.87 r
  node1/mult_131_3/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.94 r
  node1/mult_131_3/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.01 r
  node1/mult_131_3/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.08 r
  node1/mult_131_3/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.15 r
  node1/mult_131_3/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.22 r
  node1/mult_131_3/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.29 r
  node1/mult_131_3/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.35 r
  node1/mult_131_3/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.42 r
  node1/mult_131_3/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.49 r
  node1/mult_131_3/S4_0/CO (FA1D0BWP)                     0.06 *     1.55 r
  U2949/Z (XOR2D0BWP)                                     0.05 *     1.60 f
  U7790/ZN (NR2D0BWP)                                     0.03 *     1.63 r
  U7613/ZN (NR2D0BWP)                                     0.02 *     1.65 f
  U2945/Z (XOR2D0BWP)                                     0.05 *     1.70 r
  node1/add_2_root_add_0_root_add_131_3/U1_15/S (FA1D0BWP)
                                                          0.10 *     1.79 f
  node1/add_0_root_add_0_root_add_131_3/U1_15/CO (FA1D0BWP)
                                                          0.09 *     1.88 f
  node1/add_0_root_add_0_root_add_131_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.92 f
  node1/add_0_root_add_0_root_add_131_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.96 f
  node1/add_0_root_add_0_root_add_131_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.00 f
  node1/add_0_root_add_0_root_add_131_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.04 f
  node1/add_0_root_add_0_root_add_131_3/U1_20/Z (XOR3D0BWP)
                                                          0.06 *     2.09 r
  node1/mul2_reg[20]/D (DFQD1BWP)                         0.00 *     2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node1/mul2_reg[20]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U12114/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12112/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U639/S (FA1D0BWP)                                       0.05 *     0.34 f
  U641/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U656/S (FA1D0BWP)                                       0.05 *     0.47 r
  U12111/ZN (AOI22D1BWP)                                  0.03 *     0.50 f
  U11770/ZN (IOA21D0BWP)                                  0.03 *     0.53 r
  U174/Z (BUFFD2BWP)                                      0.05 *     0.58 r
  U175/ZN (CKND0BWP)                                      0.06 *     0.64 f
  U8353/ZN (NR2D0BWP)                                     0.05 *     0.69 r
  node0/mult_131_2/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.77 r
  node0/mult_131_2/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.84 r
  node0/mult_131_2/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.91 r
  node0/mult_131_2/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.98 r
  node0/mult_131_2/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_131_2/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node0/mult_131_2/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.18 r
  node0/mult_131_2/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.25 r
  node0/mult_131_2/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.32 r
  node0/mult_131_2/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_131_2/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_131_2/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.51 r
  node0/mult_131_2/S4_0/CO (FA1D0BWP)                     0.07 *     1.58 r
  U5541/Z (XOR2D0BWP)                                     0.05 *     1.63 f
  U7722/Z (CKAN2D0BWP)                                    0.03 *     1.66 f
  U7604/ZN (NR2D0BWP)                                     0.02 *     1.68 r
  U5537/Z (XOR2D0BWP)                                     0.05 *     1.73 f
  node0/add_1_root_add_0_root_add_131_3/U1_15/CO (FA1D0BWP)
                                                          0.07 *     1.80 f
  node0/add_1_root_add_0_root_add_131_3/U1_16/S (FA1D0BWP)
                                                          0.05 *     1.85 r
  U461/Z (BUFFD1BWP)                                      0.05 *     1.90 r
  node0/add_0_root_add_0_root_add_131_3/U1_16/S (FA1D0BWP)
                                                          0.08 *     1.98 r
  U468/Z (BUFFD1BWP)                                      0.05 *     2.03 r
  U384/Z (BUFFD2BWP)                                      0.05 *     2.08 r
  node0/mul2_reg[16]/D (DFQD1BWP)                         0.00 *     2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul2_reg[16]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul4_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12110/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12108/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U630/S (FA1D0BWP)                                       0.05 *     0.34 f
  U632/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U650/S (FA1D0BWP)                                       0.05 *     0.47 r
  U12107/ZN (AOI22D0BWP)                                  0.04 *     0.51 f
  U11765/ZN (IOA21D0BWP)                                  0.05 *     0.56 r
  U197/ZN (CKND0BWP)                                      0.05 *     0.61 f
  U8569/ZN (NR2D0BWP)                                     0.04 *     0.66 r
  node0/mult_134/S2_2_1/CO (FA1D0BWP)                     0.09 *     0.74 r
  node0/mult_134/S2_3_1/CO (FA1D0BWP)                     0.08 *     0.82 r
  node0/mult_134/S2_4_1/CO (FA1D0BWP)                     0.07 *     0.89 r
  node0/mult_134/S2_5_1/CO (FA1D0BWP)                     0.07 *     0.95 r
  node0/mult_134/S2_6_1/CO (FA1D0BWP)                     0.07 *     1.02 r
  node0/mult_134/S2_7_1/CO (FA1D0BWP)                     0.07 *     1.09 r
  node0/mult_134/S2_8_1/CO (FA1D0BWP)                     0.07 *     1.16 r
  node0/mult_134/S2_9_1/CO (FA1D0BWP)                     0.07 *     1.22 r
  node0/mult_134/S2_10_1/CO (FA1D0BWP)                    0.07 *     1.29 r
  node0/mult_134/S2_11_1/CO (FA1D0BWP)                    0.07 *     1.36 r
  node0/mult_134/S2_12_1/CO (FA1D0BWP)                    0.07 *     1.42 r
  node0/mult_134/S2_13_1/CO (FA1D0BWP)                    0.07 *     1.49 r
  node0/mult_134/S4_1/S (FA1D0BWP)                        0.07 *     1.56 r
  U5058/Z (XOR2D0BWP)                                     0.04 *     1.60 f
  U7712/Z (CKAN2D0BWP)                                    0.03 *     1.63 f
  U7598/ZN (NR2D0BWP)                                     0.03 *     1.66 r
  U5054/Z (CKXOR2D1BWP)                                   0.07 *     1.73 f
  node0/add_2_root_add_0_root_add_134_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.81 f
  node0/add_2_root_add_0_root_add_134_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.85 f
  node0/add_2_root_add_0_root_add_134_3/U1_17/S (FA1D0BWP)
                                                          0.04 *     1.89 f
  node0/add_0_root_add_0_root_add_134_3/U1_17/CO (FA1D0BWP)
                                                          0.07 *     1.96 f
  node0/add_0_root_add_0_root_add_134_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.00 f
  node0/add_0_root_add_0_root_add_134_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.04 f
  node0/add_0_root_add_0_root_add_134_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 *     2.09 r
  node0/mul4_reg[20]/D (DFQD1BWP)                         0.00 *     2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul4_reg[20]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12110/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12108/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U630/S (FA1D0BWP)                                       0.05 *     0.34 f
  U632/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U650/S (FA1D0BWP)                                       0.05 *     0.47 r
  U12107/ZN (AOI22D0BWP)                                  0.04 *     0.51 f
  U11764/ZN (IOA21D1BWP)                                  0.05 *     0.56 r
  U178/ZN (CKND0BWP)                                      0.05 *     0.62 f
  U11800/ZN (NR2D0BWP)                                    0.04 *     0.66 r
  node0/mult_130/S2_2_1/CO (FA1D0BWP)                     0.09 *     0.74 r
  node0/mult_130/S2_3_1/CO (FA1D0BWP)                     0.08 *     0.82 r
  node0/mult_130/S2_4_1/CO (FA1D0BWP)                     0.07 *     0.89 r
  node0/mult_130/S2_5_1/CO (FA1D0BWP)                     0.07 *     0.96 r
  node0/mult_130/S2_6_1/CO (FA1D0BWP)                     0.07 *     1.03 r
  node0/mult_130/S2_7_1/CO (FA1D0BWP)                     0.07 *     1.10 r
  node0/mult_130/S2_8_1/CO (FA1D0BWP)                     0.07 *     1.17 r
  node0/mult_130/S2_9_1/CO (FA1D0BWP)                     0.07 *     1.24 r
  node0/mult_130/S2_10_1/CO (FA1D0BWP)                    0.07 *     1.31 r
  node0/mult_130/S2_11_1/CO (FA1D0BWP)                    0.07 *     1.37 r
  node0/mult_130/S2_12_1/CO (FA1D0BWP)                    0.07 *     1.44 r
  node0/mult_130/S2_13_1/CO (FA1D0BWP)                    0.07 *     1.51 r
  node0/mult_130/S4_1/S (FA1D0BWP)                        0.08 *     1.59 r
  U5446/Z (XOR2D0BWP)                                     0.05 *     1.63 f
  U7709/Z (CKAN2D0BWP)                                    0.03 *     1.66 f
  U7595/ZN (NR2D0BWP)                                     0.03 *     1.69 r
  U5442/Z (XOR2D0BWP)                                     0.06 *     1.75 f
  node0/add_2_root_add_0_root_add_130_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.83 f
  node0/add_2_root_add_0_root_add_130_3/U1_16/S (FA1D0BWP)
                                                          0.06 *     1.89 r
  node0/add_0_root_add_0_root_add_130_3/U1_16/CO (FA1D0BWP)
                                                          0.08 *     1.97 r
  node0/add_0_root_add_0_root_add_130_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     2.01 r
  node0/add_0_root_add_0_root_add_130_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.05 r
  node0/add_0_root_add_0_root_add_130_3/U1_19/S (FA1D0BWP)
                                                          0.04 *     2.09 r
  node0/mul1_reg[19]/D (DFQD1BWP)                         0.00 *     2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul1_reg[19]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.01       2.34
  data required time                                                 2.34
  --------------------------------------------------------------------------
  data required time                                                 2.34
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U12128/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12126/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U625/S (FA1D0BWP)                                       0.05 *     0.34 f
  U626/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U647/S (FA1D0BWP)                                       0.06 *     0.47 r
  U12132/ZN (AOI22D4BWP)                                  0.04 *     0.51 f
  U11808/ZN (IOA21D0BWP)                                  0.06 *     0.58 r
  U194/ZN (CKND0BWP)                                      0.06 *     0.63 f
  U8797/ZN (NR2D0BWP)                                     0.04 *     0.67 r
  node1/mult_133_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.75 r
  node1/mult_133_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.83 r
  node1/mult_133_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.90 r
  node1/mult_133_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.97 r
  node1/mult_133_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.03 r
  node1/mult_133_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.10 r
  node1/mult_133_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.17 r
  node1/mult_133_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.24 r
  node1/mult_133_4/S1_10_0/CO (FA1D0BWP)                  0.08 *     1.31 r
  node1/mult_133_4/S1_11_0/CO (FA1D0BWP)                  0.08 *     1.39 r
  node1/mult_133_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.46 r
  node1/mult_133_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.54 r
  node1/mult_133_4/S4_0/CO (FA1D0BWP)                     0.07 *     1.61 r
  U2614/Z (XOR2D0BWP)                                     0.05 *     1.65 f
  U7820/ZN (NR2D0BWP)                                     0.03 *     1.69 r
  U7618/ZN (NR2D0BWP)                                     0.02 *     1.70 f
  U2610/Z (XOR2D0BWP)                                     0.07 *     1.78 r
  node1/add_1_root_add_0_root_add_133_3/U1_15/S (FA1D0BWP)
                                                          0.08 *     1.86 f
  node1/add_0_root_add_0_root_add_133_3/U1_15/CO (FA1D0BWP)
                                                          0.06 *     1.92 f
  node1/add_0_root_add_0_root_add_133_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.96 f
  node1/add_0_root_add_0_root_add_133_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     2.00 f
  node1/add_0_root_add_0_root_add_133_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.04 f
  node1/add_0_root_add_0_root_add_133_3/U1_19/S (FA1D0BWP)
                                                          0.05 *     2.09 r
  node1/mul3_reg[19]/D (DFQD1BWP)                         0.00 *     2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node1/mul3_reg[19]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul4_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U12128/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12126/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U625/S (FA1D0BWP)                                       0.05 *     0.34 f
  U626/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U647/S (FA1D0BWP)                                       0.06 *     0.47 r
  U12132/ZN (AOI22D4BWP)                                  0.04 *     0.51 f
  U11808/ZN (IOA21D0BWP)                                  0.06 *     0.58 r
  U194/ZN (CKND0BWP)                                      0.06 *     0.63 f
  U8593/ZN (NR2D0BWP)                                     0.04 *     0.67 r
  node1/mult_134_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.75 r
  node1/mult_134_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.83 r
  node1/mult_134_4/S1_4_0/CO (FA1D0BWP)                   0.08 *     0.90 r
  node1/mult_134_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.98 r
  node1/mult_134_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node1/mult_134_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node1/mult_134_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.18 r
  node1/mult_134_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.25 r
  node1/mult_134_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.32 r
  node1/mult_134_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.39 r
  node1/mult_134_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.46 r
  node1/mult_134_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.52 r
  node1/mult_134_4/S4_0/CO (FA1D0BWP)                     0.07 *     1.59 r
  U2366/Z (XOR2D0BWP)                                     0.05 *     1.64 f
  U7806/ZN (NR2D0BWP)                                     0.03 *     1.67 r
  U7610/ZN (NR2D0BWP)                                     0.02 *     1.69 f
  U2362/Z (CKXOR2D1BWP)                                   0.07 *     1.77 r
  node1/add_1_root_add_0_root_add_134_3/U1_15/S (FA1D0BWP)
                                                          0.09 *     1.86 f
  node1/add_0_root_add_0_root_add_134_3/U1_15/CO (FA1D0BWP)
                                                          0.06 *     1.92 f
  node1/add_0_root_add_0_root_add_134_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.96 f
  node1/add_0_root_add_0_root_add_134_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.99 f
  node1/add_0_root_add_0_root_add_134_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.03 f
  node1/add_0_root_add_0_root_add_134_3/U1_19/S (FA1D0BWP)
                                                          0.05 *     2.08 r
  node1/mul4_reg[19]/D (DFQD1BWP)                         0.00 *     2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node1/mul4_reg[19]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U12128/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12126/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U625/S (FA1D0BWP)                                       0.05 *     0.34 f
  U627/CO (FA1D0BWP)                                      0.07 *     0.42 f
  U645/S (FA1D0BWP)                                       0.06 *     0.48 r
  U12125/ZN (AOI22D4BWP)                                  0.04 *     0.52 f
  U11778/ZN (IOA21D1BWP)                                  0.04 *     0.56 r
  U193/ZN (INVD0BWP)                                      0.05 *     0.61 f
  U8487/ZN (NR2D0BWP)                                     0.04 *     0.65 r
  node0/mult_133_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.73 r
  node0/mult_133_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.80 r
  node0/mult_133_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.87 r
  node0/mult_133_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.94 r
  node0/mult_133_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.01 r
  node0/mult_133_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.08 r
  node0/mult_133_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.15 r
  node0/mult_133_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.22 r
  node0/mult_133_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.29 r
  node0/mult_133_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.36 r
  node0/mult_133_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.43 r
  node0/mult_133_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.50 r
  node0/mult_133_4/S4_0/CO (FA1D0BWP)                     0.07 *     1.57 r
  U5137/Z (XOR2D0BWP)                                     0.05 *     1.62 f
  U7751/Z (CKAN2D0BWP)                                    0.03 *     1.65 f
  U7601/ZN (NR2D0BWP)                                     0.03 *     1.68 r
  U5133/Z (XOR2D0BWP)                                     0.05 *     1.73 f
  node0/add_1_root_add_0_root_add_133_3/U1_15/CO (FA1D0BWP)
                                                          0.06 *     1.79 f
  node0/add_1_root_add_0_root_add_133_3/U1_16/S (FA1D0BWP)
                                                          0.08 *     1.87 r
  node0/add_0_root_add_0_root_add_133_3/U1_16/CO (FA1D0BWP)
                                                          0.08 *     1.94 r
  node0/add_0_root_add_0_root_add_133_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.98 r
  node0/add_0_root_add_0_root_add_133_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.02 r
  node0/add_0_root_add_0_root_add_133_3/U1_19/S (FA1D0BWP)
                                                          0.05 *     2.07 r
  node0/mul3_reg[19]/D (DFQD1BWP)                         0.00 *     2.07 r
  data arrival time                                                  2.07

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul3_reg[19]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: node0/y_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.00 r
  node0/y_comp_ready_reg/Q (DFCNQD1BWP)                   0.06       0.06 r
  U25/Z (BUFFD2BWP)                                       0.05 *     0.12 r
  U7579/ZN (CKND2D2BWP)                                   0.06 *     0.17 f
  U6580/ZN (NR2XD0BWP)                                    0.08 *     0.25 r
  U158/ZN (CKND0BWP)                                      0.06 *     0.31 f
  U12178/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  add_1_root_add_210_2/U1_1/S (FA1D0BWP)                  0.05 *     0.40 f
  add_0_root_add_210_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.46 f
  add_0_root_add_210_2/U1_2/S (FA1D0BWP)                  0.05 *     0.51 r
  U11779/ZN (IOA21D0BWP)                                  0.05 *     0.56 r
  U225/ZN (CKND0BWP)                                      0.05 *     0.61 f
  U8699/ZN (NR2D0BWP)                                     0.04 *     0.65 r
  node1/mult_130_3/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.73 r
  node1/mult_130_3/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.80 r
  node1/mult_130_3/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.87 r
  node1/mult_130_3/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.94 r
  node1/mult_130_3/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.01 r
  node1/mult_130_3/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.08 r
  node1/mult_130_3/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.14 r
  node1/mult_130_3/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.21 r
  node1/mult_130_3/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.28 r
  node1/mult_130_3/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.35 r
  node1/mult_130_3/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.41 r
  node1/mult_130_3/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.48 r
  node1/mult_130_3/S4_0/CO (FA1D0BWP)                     0.07 *     1.55 r
  U2307/Z (XOR2D0BWP)                                     0.05 *     1.59 f
  U7786/Z (CKAN2D0BWP)                                    0.03 *     1.62 f
  U7621/ZN (NR2D0BWP)                                     0.02 *     1.65 r
  U2303/Z (XOR2D0BWP)                                     0.05 *     1.70 f
  node1/add_2_root_add_0_root_add_130_3/U1_15/CO (FA1D0BWP)
                                                          0.06 *     1.75 f
  node1/add_2_root_add_0_root_add_130_3/U1_16/S (FA1D0BWP)
                                                          0.08 *     1.83 r
  node1/add_0_root_add_0_root_add_130_3/U1_16/CO (FA1D0BWP)
                                                          0.09 *     1.92 r
  node1/add_0_root_add_0_root_add_130_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.96 r
  node1/add_0_root_add_0_root_add_130_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.00 r
  node1/add_0_root_add_0_root_add_130_3/U1_19/S (FA1D0BWP)
                                                          0.06 *     2.07 r
  node1/mul1_reg[19]/D (DFQD1BWP)                         0.00 *     2.07 r
  data arrival time                                                  2.07

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node1/mul1_reg[19]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U12114/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12112/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U639/S (FA1D0BWP)                                       0.05 *     0.34 f
  U641/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U656/S (FA1D0BWP)                                       0.05 *     0.47 r
  U12111/ZN (AOI22D1BWP)                                  0.03 *     0.50 f
  U11770/ZN (IOA21D0BWP)                                  0.03 *     0.53 r
  U174/Z (BUFFD2BWP)                                      0.05 *     0.58 r
  U175/ZN (CKND0BWP)                                      0.06 *     0.64 f
  U8353/ZN (NR2D0BWP)                                     0.05 *     0.69 r
  node0/mult_131_2/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.77 r
  node0/mult_131_2/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.84 r
  node0/mult_131_2/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.91 r
  node0/mult_131_2/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.98 r
  node0/mult_131_2/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_131_2/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node0/mult_131_2/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.18 r
  node0/mult_131_2/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.25 r
  node0/mult_131_2/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.32 r
  node0/mult_131_2/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_131_2/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_131_2/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.51 r
  node0/mult_131_2/S4_0/CO (FA1D0BWP)                     0.07 *     1.58 r
  U5541/Z (XOR2D0BWP)                                     0.05 *     1.63 f
  U7722/Z (CKAN2D0BWP)                                    0.03 *     1.66 f
  U7604/ZN (NR2D0BWP)                                     0.02 *     1.68 r
  U5537/Z (XOR2D0BWP)                                     0.05 *     1.73 f
  node0/add_1_root_add_0_root_add_131_3/U1_15/S (FA1D0BWP)
                                                          0.07 *     1.80 r
  U382/Z (BUFFD1BWP)                                      0.05 *     1.86 r
  node0/add_0_root_add_0_root_add_131_3/U1_15/S (FA1D0BWP)
                                                          0.08 *     1.94 r
  U469/Z (BUFFD1BWP)                                      0.05 *     1.99 r
  U383/Z (DEL025D1BWP)                                    0.07 *     2.06 r
  node0/mul2_reg[15]/D (DFQD1BWP)                         0.00 *     2.06 r
  data arrival time                                                  2.06

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul2_reg[15]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: node0/y_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.00 r
  node0/y_comp_ready_reg/Q (DFCNQD1BWP)                   0.06       0.06 r
  U25/Z (BUFFD2BWP)                                       0.05 *     0.12 r
  U7579/ZN (CKND2D2BWP)                                   0.06 *     0.17 f
  U6580/ZN (NR2XD0BWP)                                    0.08 *     0.25 r
  U158/ZN (CKND0BWP)                                      0.06 *     0.31 f
  U12178/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  add_1_root_add_210_2/U1_1/S (FA1D0BWP)                  0.05 *     0.40 f
  add_0_root_add_210_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.46 f
  add_0_root_add_210_2/U1_2/S (FA1D0BWP)                  0.05 *     0.51 r
  U11779/ZN (IOA21D0BWP)                                  0.05 *     0.56 r
  U225/ZN (CKND0BWP)                                      0.05 *     0.61 f
  U8531/ZN (NR2D0BWP)                                     0.04 *     0.65 r
  node1/mult_131_3/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.73 r
  node1/mult_131_3/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.80 r
  node1/mult_131_3/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.87 r
  node1/mult_131_3/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.94 r
  node1/mult_131_3/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.01 r
  node1/mult_131_3/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.08 r
  node1/mult_131_3/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.15 r
  node1/mult_131_3/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.22 r
  node1/mult_131_3/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.29 r
  node1/mult_131_3/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.35 r
  node1/mult_131_3/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.42 r
  node1/mult_131_3/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.49 r
  node1/mult_131_3/S4_0/CO (FA1D0BWP)                     0.06 *     1.55 r
  U2949/Z (XOR2D0BWP)                                     0.05 *     1.60 f
  U7758/Z (CKAN2D0BWP)                                    0.03 *     1.63 f
  U7613/ZN (NR2D0BWP)                                     0.02 *     1.65 r
  U2945/Z (XOR2D0BWP)                                     0.05 *     1.70 f
  node1/add_2_root_add_0_root_add_131_3/U1_15/S (FA1D0BWP)
                                                          0.10 *     1.80 r
  node1/add_0_root_add_0_root_add_131_3/U1_15/CO (FA1D0BWP)
                                                          0.09 *     1.89 r
  node1/add_0_root_add_0_root_add_131_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.93 r
  node1/add_0_root_add_0_root_add_131_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.97 r
  node1/add_0_root_add_0_root_add_131_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.01 r
  node1/add_0_root_add_0_root_add_131_3/U1_19/S (FA1D0BWP)
                                                          0.05 *     2.05 r
  node1/mul2_reg[19]/D (DFQD1BWP)                         0.00 *     2.05 r
  data arrival time                                                  2.05

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node1/mul2_reg[19]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul1_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12110/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12108/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U630/S (FA1D0BWP)                                       0.05 *     0.34 f
  U632/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U650/S (FA1D0BWP)                                       0.05 *     0.47 r
  U12107/ZN (AOI22D0BWP)                                  0.04 *     0.51 f
  U11764/ZN (IOA21D1BWP)                                  0.05 *     0.56 r
  U178/ZN (CKND0BWP)                                      0.05 *     0.62 f
  U11800/ZN (NR2D0BWP)                                    0.04 *     0.66 r
  node0/mult_130/S2_2_1/CO (FA1D0BWP)                     0.09 *     0.74 r
  node0/mult_130/S2_3_1/CO (FA1D0BWP)                     0.08 *     0.82 r
  node0/mult_130/S2_4_1/CO (FA1D0BWP)                     0.07 *     0.89 r
  node0/mult_130/S2_5_1/CO (FA1D0BWP)                     0.07 *     0.96 r
  node0/mult_130/S2_6_1/CO (FA1D0BWP)                     0.07 *     1.03 r
  node0/mult_130/S2_7_1/CO (FA1D0BWP)                     0.07 *     1.10 r
  node0/mult_130/S2_8_1/CO (FA1D0BWP)                     0.07 *     1.17 r
  node0/mult_130/S2_9_1/CO (FA1D0BWP)                     0.07 *     1.24 r
  node0/mult_130/S2_10_1/CO (FA1D0BWP)                    0.07 *     1.31 r
  node0/mult_130/S2_11_1/CO (FA1D0BWP)                    0.07 *     1.37 r
  node0/mult_130/S2_12_1/CO (FA1D0BWP)                    0.07 *     1.44 r
  node0/mult_130/S2_13_1/CO (FA1D0BWP)                    0.07 *     1.51 r
  node0/mult_130/S4_1/S (FA1D0BWP)                        0.08 *     1.59 r
  U5446/Z (XOR2D0BWP)                                     0.05 *     1.63 f
  U7709/Z (CKAN2D0BWP)                                    0.03 *     1.66 f
  U7595/ZN (NR2D0BWP)                                     0.03 *     1.69 r
  U5442/Z (XOR2D0BWP)                                     0.06 *     1.75 f
  node0/add_2_root_add_0_root_add_130_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.83 f
  node0/add_2_root_add_0_root_add_130_3/U1_16/S (FA1D0BWP)
                                                          0.06 *     1.89 r
  node0/add_0_root_add_0_root_add_130_3/U1_16/CO (FA1D0BWP)
                                                          0.08 *     1.97 r
  node0/add_0_root_add_0_root_add_130_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     2.01 r
  node0/add_0_root_add_0_root_add_130_3/U1_18/S (FA1D0BWP)
                                                          0.04 *     2.05 r
  node0/mul1_reg[18]/D (DFQD1BWP)                         0.00 *     2.05 r
  data arrival time                                                  2.05

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul1_reg[18]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


1
