$comment
	File created using the following command:
		vcd file Lab6Redone.msim.vcd -direction
$end
$date
	Sat Nov 18 05:25:46 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module task2_vhd_vec_tst $end
$var wire 1 ! CLEAR $end
$var wire 1 " CLOCK $end
$var wire 1 # F $end
$var wire 1 $ G $end
$var wire 1 % pin_name1 $end
$var wire 1 & pin_name2 $end
$var wire 1 ' pin_name3 $end
$var wire 1 ( pin_name4 $end
$var wire 1 ) pin_name5 $end
$var wire 1 * pin_name6 $end
$var wire 1 + pin_name7 $end
$var wire 1 , X $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var wire 1 0 devoe $end
$var wire 1 1 devclrn $end
$var wire 1 2 devpor $end
$var wire 1 3 ww_devoe $end
$var wire 1 4 ww_devclrn $end
$var wire 1 5 ww_devpor $end
$var wire 1 6 ww_pin_name1 $end
$var wire 1 7 ww_CLEAR $end
$var wire 1 8 ww_CLOCK $end
$var wire 1 9 ww_X $end
$var wire 1 : ww_pin_name2 $end
$var wire 1 ; ww_pin_name3 $end
$var wire 1 < ww_pin_name4 $end
$var wire 1 = ww_pin_name5 $end
$var wire 1 > ww_pin_name6 $end
$var wire 1 ? ww_pin_name7 $end
$var wire 1 @ ww_F $end
$var wire 1 A ww_G $end
$var wire 1 B \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 C \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 D \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 E \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 F \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 G \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 H \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 I \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 J \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 K \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 L \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 M \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 N \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 O \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 P \pin_name1~output_o\ $end
$var wire 1 Q \pin_name2~output_o\ $end
$var wire 1 R \pin_name3~output_o\ $end
$var wire 1 S \pin_name4~output_o\ $end
$var wire 1 T \pin_name5~output_o\ $end
$var wire 1 U \pin_name6~output_o\ $end
$var wire 1 V \pin_name7~output_o\ $end
$var wire 1 W \F~output_o\ $end
$var wire 1 X \G~output_o\ $end
$var wire 1 Y \CLOCK~input_o\ $end
$var wire 1 Z \X~input_o\ $end
$var wire 1 [ \inst1~0_combout\ $end
$var wire 1 \ \CLEAR~input_o\ $end
$var wire 1 ] \inst1~q\ $end
$var wire 1 ^ \inst~0_combout\ $end
$var wire 1 _ \inst~q\ $end
$var wire 1 ` \inst6~combout\ $end
$var wire 1 a \inst4|6~combout\ $end
$var wire 1 b \inst4|86~0_combout\ $end
$var wire 1 c \ALT_INV_inst1~q\ $end
$var wire 1 d \ALT_INV_inst~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
1$
0%
0&
0'
0(
1)
1*
0+
1,
0-
1.
x/
10
11
12
13
14
15
06
07
08
19
0:
0;
0<
1=
1>
0?
1@
1A
0L
zM
zN
zO
0P
0Q
0R
0S
1T
1U
0V
1W
1X
0Y
1Z
1[
0\
0]
0^
0_
0`
0a
1b
1c
1d
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
$end
#10000
1"
18
1Y
#15000
1!
17
1\
#20000
0"
08
0Y
#30000
1"
18
1Y
1]
0c
0[
1^
1a
0T
0X
1R
0=
0A
1;
0)
0$
1'
#40000
0"
08
0Y
#50000
1"
18
1Y
0]
1_
0d
1c
1V
1[
1`
0a
1T
1X
0W
1?
0R
1P
1S
1=
1A
0@
1+
0;
16
1<
1)
1$
0#
0'
1%
1(
#60000
0"
08
0Y
#70000
1"
18
1Y
1]
0c
0[
0^
0`
0b
0T
0X
0U
0P
0S
0=
0A
0>
06
0<
0)
0$
0*
0%
0(
#80000
0"
0,
08
09
0Z
0Y
1[
1^
#90000
1"
18
1Y
#100000
0"
08
0Y
#110000
1"
18
1Y
#120000
0"
08
0Y
#130000
1"
18
1Y
#140000
0"
08
0Y
#150000
1"
18
1Y
#160000
0"
1,
08
19
1Z
0Y
0[
0^
#170000
1"
18
1Y
0]
0_
1d
1c
0V
1[
1b
1T
1X
1W
0?
1U
1=
1A
1@
0+
1>
1)
1$
1#
1*
#180000
0"
08
0Y
#190000
1"
18
1Y
1]
0c
0[
1^
1a
0T
0X
1R
0=
0A
1;
0)
0$
1'
#200000
0"
0,
08
09
0Z
0Y
1[
0^
#210000
1"
18
1Y
#220000
0"
08
0Y
#230000
1"
18
1Y
#240000
0"
08
0Y
#250000
1"
1,
18
19
1Z
1Y
0[
1^
#260000
0"
08
0Y
#270000
1"
18
1Y
0]
1_
0d
1c
1V
1[
1`
0a
1T
1X
0W
1?
0R
1P
1S
1=
1A
0@
1+
0;
16
1<
1)
1$
0#
0'
1%
1(
#280000
0"
08
0Y
#290000
1"
18
1Y
1]
0c
0[
0^
0`
0b
0T
0X
0U
0P
0S
0=
0A
0>
06
0<
0)
0$
0*
0%
0(
#300000
0"
08
0Y
#310000
1"
18
1Y
0]
0_
1d
1c
0V
1[
1b
1T
1X
1W
0?
1U
1=
1A
1@
0+
1>
1)
1$
1#
1*
#320000
0"
08
0Y
#330000
1"
0,
18
09
0Z
1Y
1]
0[
0c
1[
1a
0T
0X
1R
0=
0A
1;
0)
0$
1'
#340000
0"
08
0Y
#350000
1"
18
1Y
#360000
0"
08
0Y
#370000
1"
18
1Y
#380000
0"
08
0Y
#390000
1"
18
1Y
#400000
0"
08
0Y
#410000
1"
1,
18
19
1Z
1Y
0[
1^
#420000
0"
08
0Y
#430000
1"
18
1Y
0]
1_
0d
1c
1V
1[
1`
0a
1T
1X
0W
1?
0R
1P
1S
1=
1A
0@
1+
0;
16
1<
1)
1$
0#
0'
1%
1(
#440000
0"
08
0Y
#450000
1"
18
1Y
1]
0c
0[
0^
0`
0b
0T
0X
0U
0P
0S
0=
0A
0>
06
0<
0)
0$
0*
0%
0(
#460000
0"
08
0Y
#470000
1"
18
1Y
0]
0_
1d
1c
0V
1[
1b
1T
1X
1W
0?
1U
1=
1A
1@
0+
1>
1)
1$
1#
1*
#480000
0"
08
0Y
#490000
1"
18
1Y
1]
0c
0[
1^
1a
0T
0X
1R
0=
0A
1;
0)
0$
1'
#500000
0"
0,
08
09
0Z
0Y
1[
0^
#510000
1"
18
1Y
#520000
0"
08
0Y
#530000
1"
18
1Y
#540000
0"
08
0Y
#550000
1"
18
1Y
#560000
0"
08
0Y
#570000
1"
18
1Y
#580000
0"
08
0Y
#590000
1"
18
1Y
#600000
0"
08
0Y
#610000
1"
18
1Y
#620000
0"
08
0Y
#630000
1"
18
1Y
#640000
0"
08
0Y
#650000
1"
18
1Y
#660000
0"
08
0Y
#670000
1"
18
1Y
#680000
0"
08
0Y
#690000
1"
18
1Y
#700000
0"
08
0Y
#710000
1"
18
1Y
#720000
0"
08
0Y
#730000
1"
18
1Y
#740000
0"
08
0Y
#750000
1"
18
1Y
#760000
0"
08
0Y
#770000
1"
18
1Y
#780000
0"
08
0Y
#790000
1"
18
1Y
#800000
0"
08
0Y
#810000
1"
18
1Y
#820000
0"
08
0Y
#830000
1"
18
1Y
#840000
0"
08
0Y
#850000
1"
18
1Y
#860000
0"
08
0Y
#870000
1"
18
1Y
#880000
0"
08
0Y
#890000
1"
18
1Y
#900000
0"
08
0Y
#910000
1"
18
1Y
#920000
0"
08
0Y
#930000
1"
18
1Y
#940000
0"
08
0Y
#950000
1"
18
1Y
#960000
0"
08
0Y
#970000
1"
18
1Y
#980000
0"
08
0Y
#990000
1"
18
1Y
#1000000
