<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p983" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_983{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_983{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_983{left:684px;bottom:1141px;letter-spacing:-0.15px;}
#t4_983{left:70px;bottom:1084px;}
#t5_983{left:96px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t6_983{left:256px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_983{left:96px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#t8_983{left:96px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t9_983{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#ta_983{left:70px;bottom:1003px;}
#tb_983{left:96px;bottom:1007px;letter-spacing:-0.15px;word-spacing:-1.34px;}
#tc_983{left:537px;bottom:1007px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#td_983{left:96px;bottom:990px;letter-spacing:-0.17px;word-spacing:-0.34px;}
#te_983{left:96px;bottom:973px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_983{left:96px;bottom:950px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tg_983{left:96px;bottom:933px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#th_983{left:96px;bottom:910px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ti_983{left:96px;bottom:894px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tj_983{left:96px;bottom:877px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tk_983{left:70px;bottom:850px;}
#tl_983{left:96px;bottom:854px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tm_983{left:96px;bottom:837px;letter-spacing:-0.13px;word-spacing:-0.95px;}
#tn_983{left:605px;bottom:837px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#to_983{left:96px;bottom:820px;letter-spacing:-0.16px;word-spacing:-0.35px;}
#tp_983{left:96px;bottom:804px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tq_983{left:96px;bottom:781px;letter-spacing:-0.16px;word-spacing:-0.78px;}
#tr_983{left:96px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ts_983{left:96px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tt_983{left:96px;bottom:724px;letter-spacing:-0.16px;word-spacing:-1.25px;}
#tu_983{left:166px;bottom:724px;letter-spacing:-0.16px;word-spacing:-1.19px;}
#tv_983{left:96px;bottom:707px;letter-spacing:-0.16px;word-spacing:-1.24px;}
#tw_983{left:96px;bottom:690px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tx_983{left:70px;bottom:622px;letter-spacing:0.16px;}
#ty_983{left:151px;bottom:622px;letter-spacing:0.21px;word-spacing:-0.02px;}
#tz_983{left:70px;bottom:597px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t10_983{left:70px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_983{left:720px;bottom:587px;}
#t12_983{left:70px;bottom:554px;}
#t13_983{left:96px;bottom:558px;letter-spacing:-0.15px;}
#t14_983{left:143px;bottom:558px;letter-spacing:-0.16px;word-spacing:-0.98px;}
#t15_983{left:612px;bottom:558px;letter-spacing:-0.13px;word-spacing:-1.06px;}
#t16_983{left:96px;bottom:541px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_983{left:96px;bottom:516px;}
#t18_983{left:122px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t19_983{left:122px;bottom:499px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t1a_983{left:122px;bottom:483px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1b_983{left:96px;bottom:458px;}
#t1c_983{left:122px;bottom:458px;letter-spacing:-0.09px;word-spacing:-0.99px;}
#t1d_983{left:159px;bottom:458px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#t1e_983{left:443px;bottom:458px;letter-spacing:-0.16px;word-spacing:-1.01px;}
#t1f_983{left:122px;bottom:441px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1g_983{left:96px;bottom:417px;}
#t1h_983{left:122px;bottom:417px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1i_983{left:122px;bottom:400px;letter-spacing:-0.12px;word-spacing:-0.12px;}
#t1j_983{left:70px;bottom:374px;}
#t1k_983{left:96px;bottom:377px;letter-spacing:-0.2px;word-spacing:-0.47px;}
#t1l_983{left:259px;bottom:377px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_983{left:96px;bottom:360px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t1n_983{left:96px;bottom:344px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#t1o_983{left:96px;bottom:321px;letter-spacing:-0.15px;word-spacing:0.64px;}
#t1p_983{left:96px;bottom:304px;letter-spacing:-0.15px;word-spacing:0.03px;}
#t1q_983{left:96px;bottom:279px;}
#t1r_983{left:122px;bottom:279px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1s_983{left:96px;bottom:255px;}
#t1t_983{left:122px;bottom:255px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1u_983{left:122px;bottom:238px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#t1v_983{left:122px;bottom:221px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1w_983{left:70px;bottom:166px;letter-spacing:-0.16px;}
#t1x_983{left:92px;bottom:166px;letter-spacing:-0.12px;}
#t1y_983{left:92px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#t1z_983{left:92px;bottom:133px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t20_983{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_983{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_983{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_983{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_983{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_983{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_983{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_983{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_983{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts983" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg983Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg983" style="-webkit-user-select: none;"><object width="935" height="1210" data="983/983.svg" type="image/svg+xml" id="pdf983" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_983" class="t s1_983">Vol. 3C </span><span id="t2_983" class="t s1_983">26-7 </span>
<span id="t3_983" class="t s2_983">VMX NON-ROOT OPERATION </span>
<span id="t4_983" class="t s3_983">• </span><span id="t5_983" class="t s4_983">Instruction timeout. </span><span id="t6_983" class="t s5_983">If the “instruction timeout” VM-execution control is 1, a VM exit occurs if certain </span>
<span id="t7_983" class="t s5_983">operations prevent the processor from reaching an instruction boundary within the amount of time specified by </span>
<span id="t8_983" class="t s5_983">the instruction-timeout control VM-execution control field (see Section 25.6.25). </span>
<span id="t9_983" class="t s5_983">In addition, there are controls that cause VM exits based on the readiness of guest software to receive interrupts: </span>
<span id="ta_983" class="t s3_983">• </span><span id="tb_983" class="t s5_983">If the “interrupt-window exiting” VM-execution control is 1, a VM </span><span id="tc_983" class="t s5_983">exit occurs before execution of any instruction </span>
<span id="td_983" class="t s5_983">if RFLAGS.IF = 1 and there is no blocking of events by STI or by MOV SS (see Table 25-3). Such a VM exit </span>
<span id="te_983" class="t s5_983">occurs immediately after VM entry if the above conditions are true (see Section 27.7.5). </span>
<span id="tf_983" class="t s5_983">Non-maskable interrupts (NMIs) and higher priority events take priority over VM exits caused by this control. </span>
<span id="tg_983" class="t s5_983">VM exits caused by this control take priority over external interrupts and lower priority events. </span>
<span id="th_983" class="t s5_983">These VM exits wake a logical processor from the same inactive states as would an external interrupt. Specifi- </span>
<span id="ti_983" class="t s5_983">cally, they wake a logical processor from the states entered using the HLT and MWAIT instructions. These </span>
<span id="tj_983" class="t s5_983">VM exits do not occur if the logical processor is in the shutdown state or the wait-for-SIPI state. </span>
<span id="tk_983" class="t s3_983">• </span><span id="tl_983" class="t s5_983">If the “NMI-window exiting” VM-execution control is 1, a VM exit occurs before execution of any instruction if </span>
<span id="tm_983" class="t s5_983">there is no virtual-NMI blocking and there is no blocking of events by MOV </span><span id="tn_983" class="t s5_983">SS and no blocking of events by STI </span>
<span id="to_983" class="t s5_983">(see Table 25-3). Such a VM exit occurs immediately after VM entry if the above conditions are true (see </span>
<span id="tp_983" class="t s5_983">Section 27.7.6). </span>
<span id="tq_983" class="t s5_983">VM exits caused by the VMX-preemption timer and higher priority events take priority over VM exits caused by </span>
<span id="tr_983" class="t s5_983">this control. VM exits caused by this control take priority over non-maskable interrupts (NMIs) and lower </span>
<span id="ts_983" class="t s5_983">priority events. </span>
<span id="tt_983" class="t s5_983">These VM </span><span id="tu_983" class="t s5_983">exits wake a logical processor from the same inactive states as would an NMI. Specifically, they wake </span>
<span id="tv_983" class="t s5_983">a logical processor from the shutdown state and from the states entered using the HLT and MWAIT instructions. </span>
<span id="tw_983" class="t s5_983">These VM exits do not occur if the logical processor is in the wait-for-SIPI state. </span>
<span id="tx_983" class="t s6_983">26.3 </span><span id="ty_983" class="t s6_983">CHANGES TO INSTRUCTION BEHAVIOR IN VMX NON-ROOT OPERATION </span>
<span id="tz_983" class="t s5_983">The behavior of some instructions is changed in VMX non-root operation. Some of these changes are determined </span>
<span id="t10_983" class="t s5_983">by the settings of certain VM-execution control fields. The following items detail such changes: </span>
<span id="t11_983" class="t s7_983">1 </span>
<span id="t12_983" class="t s3_983">• </span><span id="t13_983" class="t s4_983">CLTS. </span><span id="t14_983" class="t s5_983">Behavior of the CLTS instruction is determined by the bits in position </span><span id="t15_983" class="t s5_983">3 (corresponding to CR0.TS) in the </span>
<span id="t16_983" class="t s5_983">CR0 guest/host mask and the CR0 read shadow: </span>
<span id="t17_983" class="t s5_983">— </span><span id="t18_983" class="t s5_983">If bit 3 in the CR0 guest/host mask is 0, CLTS clears CR0.TS normally (the value of bit 3 in the CR0 read </span>
<span id="t19_983" class="t s5_983">shadow is irrelevant in this case), unless CR0.TS is fixed to 1 in VMX operation (see Section 24.8), in which </span>
<span id="t1a_983" class="t s5_983">case CLTS causes a general-protection exception. </span>
<span id="t1b_983" class="t s5_983">— </span><span id="t1c_983" class="t s5_983">If bit </span><span id="t1d_983" class="t s5_983">3 in the CR0 guest/host mask is 1 and bit </span><span id="t1e_983" class="t s5_983">3 in the CR0 read shadow is 0, CLTS completes but does not </span>
<span id="t1f_983" class="t s5_983">change the contents of CR0.TS. </span>
<span id="t1g_983" class="t s5_983">— </span><span id="t1h_983" class="t s5_983">If the bits in position 3 in the CR0 guest/host mask and the CR0 read shadow are both 1, CLTS causes a </span>
<span id="t1i_983" class="t s5_983">VM exit. </span>
<span id="t1j_983" class="t s3_983">• </span><span id="t1k_983" class="t s4_983">ENQCMD, ENQCMDS. </span><span id="t1l_983" class="t s5_983">Each of these instructions performs a 64-byte enqueue store that includes a PASID </span>
<span id="t1m_983" class="t s5_983">value in bits 19:0. For ENQCMD, the PASID is normally the value of IA32_PASID[19:0], while for ENQCMDS, </span>
<span id="t1n_983" class="t s5_983">the PASID is normally read from memory. </span>
<span id="t1o_983" class="t s5_983">The behavior of each of these instructions (and in particular the PASID value used for the enqueue store) is </span>
<span id="t1p_983" class="t s5_983">determined by the setting of the “PASID translation” VM-execution control: </span>
<span id="t1q_983" class="t s5_983">— </span><span id="t1r_983" class="t s5_983">If the “PASID translation” VM-execution control is 0, the instruction operates normally. </span>
<span id="t1s_983" class="t s5_983">— </span><span id="t1t_983" class="t s5_983">If the “PASID translation” VM-execution control is 1, the PASID value used for the enqueue store is </span>
<span id="t1u_983" class="t s5_983">determined by the PASID-translation process described in Section 26.5.8. (Note the PASID translation may </span>
<span id="t1v_983" class="t s5_983">result in a VM exit, in which case the enqueue store is not performed.) </span>
<span id="t1w_983" class="t s8_983">1. </span><span id="t1x_983" class="t s8_983">Items in this section may refer to secondary processor-based VM-execution controls and tertiary processor-based VM-execution </span>
<span id="t1y_983" class="t s8_983">controls. If bit 31 of the primary processor-based VM-execution controls is 0, VMX non-root operation functions as if the secondary </span>
<span id="t1z_983" class="t s8_983">processor-based VM-execution controls were all 0; similarly, if bit 17 of the primary processor-based VM-execution controls is 0, </span>
<span id="t20_983" class="t s8_983">VMX non-root operation functions as if the tertiary processor-based VM-execution controls were all 0. See Section 25.6.2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
