
test_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009e24  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000b0  20000000  00009e24  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00002360  200000b0  00009ed4  000180b0  2**2
                  ALLOC
  3 .stack        00002000  20002410  0000c234  000180b0  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000180b0  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000180d8  2**0
                  CONTENTS, READONLY
  6 .debug_info   00054e64  00000000  00000000  00018133  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00006102  00000000  00000000  0006cf97  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000086b5  00000000  00000000  00073099  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000008e0  00000000  00000000  0007b74e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000930  00000000  00000000  0007c02e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001f371  00000000  00000000  0007c95e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001ab2e  00000000  00000000  0009bccf  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008ca89  00000000  00000000  000b67fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002674  00000000  00000000  00143288  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
//Include glue file
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
       0:	20004410 	.word	0x20004410
       4:	000030fd 	.word	0x000030fd
       8:	000030f9 	.word	0x000030f9
       c:	000030f9 	.word	0x000030f9
	...
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
      2c:	000030f9 	.word	0x000030f9
	...
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
	
	//zero reading
	volt -= zero_point;
      38:	000030f9 	.word	0x000030f9
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
      3c:	000030f9 	.word	0x000030f9

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
      40:	000030f9 	.word	0x000030f9
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
      44:	000030f9 	.word	0x000030f9
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
      48:	000030f9 	.word	0x000030f9
	
	//zero reading
	volt -= zero_point;
      4c:	00000495 	.word	0x00000495
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
      50:	000030f9 	.word	0x000030f9
      54:	000030f9 	.word	0x000030f9
//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
      58:	000030f9 	.word	0x000030f9
	//Also add angle
	accelerometer.angle_x = atan( accelerometer.scaled_gforce.y / sqrt( pow(accelerometer.scaled_gforce.x,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
      5c:	000030f9 	.word	0x000030f9
      60:	000030f9 	.word	0x000030f9
      64:	0000208d 	.word	0x0000208d
      68:	0000209d 	.word	0x0000209d
      6c:	000020ad 	.word	0x000020ad
      70:	000020bd 	.word	0x000020bd
	...
      7c:	000030f9 	.word	0x000030f9
      80:	000030f9 	.word	0x000030f9
      84:	000030f9 	.word	0x000030f9
      88:	000030c9 	.word	0x000030c9
      8c:	000030d9 	.word	0x000030d9
      90:	000030e9 	.word	0x000030e9
	...
      9c:	00001b69 	.word	0x00001b69
      a0:	000030f9 	.word	0x000030f9
      a4:	000030f9 	.word	0x000030f9
      a8:	000030f9 	.word	0x000030f9
      ac:	000030f9 	.word	0x000030f9

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200000b0 	.word	0x200000b0
      d0:	00000000 	.word	0x00000000
      d4:	00009e24 	.word	0x00009e24

000000d8 <frame_dummy>:
	accelerometer.angle_y = atan( accelerometer.scaled_gforce.x / sqrt( pow(accelerometer.scaled_gforce.y,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	00009e24 	.word	0x00009e24
     104:	200000b4 	.word	0x200000b4
     108:	00009e24 	.word	0x00009e24
     10c:	00000000 	.word	0x00000000

00000110 <adc_complete_callback>:
     110:	b510      	push	{r4, lr}
     112:	4c14      	ldr	r4, [pc, #80]	; (164 <adc_complete_callback+0x54>)
     114:	7822      	ldrb	r2, [r4, #0]
     116:	4b14      	ldr	r3, [pc, #80]	; (168 <adc_complete_callback+0x58>)
     118:	681b      	ldr	r3, [r3, #0]
     11a:	0092      	lsls	r2, r2, #2
     11c:	4913      	ldr	r1, [pc, #76]	; (16c <adc_complete_callback+0x5c>)
     11e:	8808      	ldrh	r0, [r1, #0]
     120:	58d3      	ldr	r3, [r2, r3]
     122:	4798      	blx	r3
     124:	7820      	ldrb	r0, [r4, #0]
     126:	3001      	adds	r0, #1
     128:	b2c0      	uxtb	r0, r0
     12a:	4b11      	ldr	r3, [pc, #68]	; (170 <adc_complete_callback+0x60>)
     12c:	7819      	ldrb	r1, [r3, #0]
     12e:	4b11      	ldr	r3, [pc, #68]	; (174 <adc_complete_callback+0x64>)
     130:	4798      	blx	r3
     132:	b2c9      	uxtb	r1, r1
     134:	7021      	strb	r1, [r4, #0]
     136:	4b10      	ldr	r3, [pc, #64]	; (178 <adc_complete_callback+0x68>)
     138:	5c59      	ldrb	r1, [r3, r1]
     13a:	4b10      	ldr	r3, [pc, #64]	; (17c <adc_complete_callback+0x6c>)
     13c:	681b      	ldr	r3, [r3, #0]
     13e:	7e5a      	ldrb	r2, [r3, #25]
     140:	b252      	sxtb	r2, r2
     142:	2a00      	cmp	r2, #0
     144:	dbfb      	blt.n	13e <adc_complete_callback+0x2e>
     146:	691a      	ldr	r2, [r3, #16]
     148:	201f      	movs	r0, #31
     14a:	4382      	bics	r2, r0
	
}
     14c:	430a      	orrs	r2, r1
     14e:	611a      	str	r2, [r3, #16]
     150:	7e5a      	ldrb	r2, [r3, #25]
     152:	b252      	sxtb	r2, r2
     154:	2a00      	cmp	r2, #0
     156:	dbfb      	blt.n	150 <adc_complete_callback+0x40>
     158:	4808      	ldr	r0, [pc, #32]	; (17c <adc_complete_callback+0x6c>)
     15a:	4904      	ldr	r1, [pc, #16]	; (16c <adc_complete_callback+0x5c>)
     15c:	2201      	movs	r2, #1
     15e:	4b08      	ldr	r3, [pc, #32]	; (180 <adc_complete_callback+0x70>)
     160:	4798      	blx	r3
     162:	bd10      	pop	{r4, pc}
     164:	200000cc 	.word	0x200000cc
     168:	20002374 	.word	0x20002374
     16c:	20000120 	.word	0x20000120
     170:	20000000 	.word	0x20000000
     174:	000076c1 	.word	0x000076c1
     178:	0000967c 	.word	0x0000967c
     17c:	20002320 	.word	0x20002320
     180:	00001c39 	.word	0x00001c39

00000184 <configure_adc>:
     184:	b5f0      	push	{r4, r5, r6, r7, lr}
     186:	b08f      	sub	sp, #60	; 0x3c
     188:	1c05      	adds	r5, r0, #0
     18a:	1c0e      	adds	r6, r1, #0
     18c:	ac02      	add	r4, sp, #8
     18e:	1c20      	adds	r0, r4, #0
     190:	4b32      	ldr	r3, [pc, #200]	; (25c <configure_adc+0xd8>)
     192:	4798      	blx	r3
     194:	2300      	movs	r3, #0
     196:	60a3      	str	r3, [r4, #8]
     198:	22e0      	movs	r2, #224	; 0xe0
     19a:	00d2      	lsls	r2, r2, #3
{
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
	
	config_adc.gain_factor = ADC_GAIN_FACTOR_1X;
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV512;
     19c:	8062      	strh	r2, [r4, #2]
	//Select reference
	config_adc.reference = ADC_REFCTRL_REFSEL_AREFA;
     19e:	2203      	movs	r2, #3
     1a0:	7062      	strb	r2, [r4, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
     1a2:	7323      	strb	r3, [r4, #12]
	config_adc.resolution = ADC_RESOLUTION_16BIT;
     1a4:	2310      	movs	r3, #16
     1a6:	7123      	strb	r3, [r4, #4]
	
	adc_init(&adc_instance, ADC, &config_adc);
     1a8:	4f2d      	ldr	r7, [pc, #180]	; (260 <configure_adc+0xdc>)
     1aa:	1c38      	adds	r0, r7, #0
     1ac:	492d      	ldr	r1, [pc, #180]	; (264 <configure_adc+0xe0>)
     1ae:	1c22      	adds	r2, r4, #0
     1b0:	4b2d      	ldr	r3, [pc, #180]	; (268 <configure_adc+0xe4>)
     1b2:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     1b4:	683b      	ldr	r3, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     1b6:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     1b8:	b252      	sxtb	r2, r2
     1ba:	2a00      	cmp	r2, #0
     1bc:	dbfb      	blt.n	1b6 <configure_adc+0x32>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     1be:	2180      	movs	r1, #128	; 0x80
     1c0:	0409      	lsls	r1, r1, #16
     1c2:	4a2a      	ldr	r2, [pc, #168]	; (26c <configure_adc+0xe8>)
     1c4:	6011      	str	r1, [r2, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     1c6:	7819      	ldrb	r1, [r3, #0]
     1c8:	2202      	movs	r2, #2
     1ca:	430a      	orrs	r2, r1
     1cc:	701a      	strb	r2, [r3, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     1ce:	4b24      	ldr	r3, [pc, #144]	; (260 <configure_adc+0xdc>)
     1d0:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     1d2:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     1d4:	b25b      	sxtb	r3, r3
     1d6:	2b00      	cmp	r3, #0
     1d8:	dbfb      	blt.n	1d2 <configure_adc+0x4e>
	
	adc_enable(&adc_instance);
	
	adc_register_callback(&adc_instance, adc_complete_callback, ADC_CALLBACK_READ_BUFFER);
     1da:	4c21      	ldr	r4, [pc, #132]	; (260 <configure_adc+0xdc>)
     1dc:	1c20      	adds	r0, r4, #0
     1de:	4924      	ldr	r1, [pc, #144]	; (270 <configure_adc+0xec>)
     1e0:	2200      	movs	r2, #0
     1e2:	4b24      	ldr	r3, [pc, #144]	; (274 <configure_adc+0xf0>)
     1e4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
     1e6:	7ee2      	ldrb	r2, [r4, #27]
     1e8:	2301      	movs	r3, #1
     1ea:	4313      	orrs	r3, r2
     1ec:	76e3      	strb	r3, [r4, #27]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     1ee:	a901      	add	r1, sp, #4
     1f0:	2200      	movs	r2, #0
     1f2:	704a      	strb	r2, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     1f4:	70ca      	strb	r2, [r1, #3]
	/* Configure the rest of the analog pins */
	struct system_pinmux_config config;
	system_pinmux_get_config_defaults(&config);
	
	/* Analog functions are all on MUX setting B */
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     1f6:	708a      	strb	r2, [r1, #2]
	
	//Set up vref to pin 3
	config.mux_position = MUX_PA03B_DAC_VREFP;
     1f8:	2201      	movs	r2, #1
     1fa:	700a      	strb	r2, [r1, #0]
	system_pinmux_pin_set_config(PIN_PA03, &config);
     1fc:	2003      	movs	r0, #3
     1fe:	4b1e      	ldr	r3, [pc, #120]	; (278 <configure_adc+0xf4>)
     200:	4798      	blx	r3
	
	//Todo: add switch case here for setting up number of channels: check!
	switch(no_channels)
     202:	2d03      	cmp	r5, #3
     204:	d013      	beq.n	22e <configure_adc+0xaa>
     206:	d802      	bhi.n	20e <configure_adc+0x8a>
     208:	2d02      	cmp	r5, #2
     20a:	d016      	beq.n	23a <configure_adc+0xb6>
     20c:	e01b      	b.n	246 <configure_adc+0xc2>
     20e:	2d04      	cmp	r5, #4
     210:	d007      	beq.n	222 <configure_adc+0x9e>
     212:	2d05      	cmp	r5, #5
     214:	d117      	bne.n	246 <configure_adc+0xc2>
	{
		//No breaks
		case 5:
			config.mux_position = MUX_PA07B_ADC_AIN7;
     216:	a901      	add	r1, sp, #4
     218:	2301      	movs	r3, #1
     21a:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     21c:	2004      	movs	r0, #4
     21e:	4b16      	ldr	r3, [pc, #88]	; (278 <configure_adc+0xf4>)
     220:	4798      	blx	r3
		case 4:
			config.mux_position = MUX_PA06B_ADC_AIN6;
     222:	a901      	add	r1, sp, #4
     224:	2301      	movs	r3, #1
     226:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA06, &config);
     228:	2006      	movs	r0, #6
     22a:	4b13      	ldr	r3, [pc, #76]	; (278 <configure_adc+0xf4>)
     22c:	4798      	blx	r3
		case 3:
			config.mux_position = MUX_PA05B_ADC_AIN5;
     22e:	a901      	add	r1, sp, #4
     230:	2301      	movs	r3, #1
     232:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA05, &config);
     234:	2005      	movs	r0, #5
     236:	4b10      	ldr	r3, [pc, #64]	; (278 <configure_adc+0xf4>)
     238:	4798      	blx	r3
		case 2:
			config.mux_position = MUX_PA04B_ADC_AIN4;
     23a:	a901      	add	r1, sp, #4
     23c:	2301      	movs	r3, #1
     23e:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     240:	2004      	movs	r0, #4
     242:	4b0d      	ldr	r3, [pc, #52]	; (278 <configure_adc+0xf4>)
     244:	4798      	blx	r3
			//No extra pins needed
		break;
	}
	
	//Set up callbacks and num channels
	num_channels = no_channels;
     246:	4b0d      	ldr	r3, [pc, #52]	; (27c <configure_adc+0xf8>)
     248:	701d      	strb	r5, [r3, #0]
	callbacks = register_callbacks;
     24a:	4b0d      	ldr	r3, [pc, #52]	; (280 <configure_adc+0xfc>)
     24c:	601e      	str	r6, [r3, #0]
	
	//Start reading
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
     24e:	4804      	ldr	r0, [pc, #16]	; (260 <configure_adc+0xdc>)
     250:	490c      	ldr	r1, [pc, #48]	; (284 <configure_adc+0x100>)
     252:	2201      	movs	r2, #1
     254:	4b0c      	ldr	r3, [pc, #48]	; (288 <configure_adc+0x104>)
     256:	4798      	blx	r3
}
     258:	b00f      	add	sp, #60	; 0x3c
     25a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     25c:	000016e9 	.word	0x000016e9
     260:	20002320 	.word	0x20002320
     264:	42004000 	.word	0x42004000
     268:	00001731 	.word	0x00001731
     26c:	e000e100 	.word	0xe000e100
     270:	00000111 	.word	0x00000111
     274:	00001c25 	.word	0x00001c25
     278:	00002d31 	.word	0x00002d31
     27c:	20000000 	.word	0x20000000
     280:	20002374 	.word	0x20002374
     284:	20000120 	.word	0x20000120
     288:	00001c39 	.word	0x00001c39

0000028c <_rtc_calendar_time_to_register_value>:
 * \internal Convert time structure to register_value.
 */
static uint32_t _rtc_calendar_time_to_register_value(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     28c:	b510      	push	{r4, lr}
	/* Initialize return value. */
	uint32_t register_value;

	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
     28e:	88ca      	ldrh	r2, [r1, #6]
     290:	88c3      	ldrh	r3, [r0, #6]
     292:	1ad2      	subs	r2, r2, r3
     294:	0692      	lsls	r2, r2, #26

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     296:	790c      	ldrb	r4, [r1, #4]
     298:	0464      	lsls	r4, r4, #17
	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
			RTC_MODE2_CLOCK_YEAR_Pos;

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);
     29a:	794b      	ldrb	r3, [r1, #5]
     29c:	059b      	lsls	r3, r3, #22
     29e:	4323      	orrs	r3, r4

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     2a0:	788c      	ldrb	r4, [r1, #2]
     2a2:	0324      	lsls	r4, r4, #12

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     2a4:	4323      	orrs	r3, r4

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     2a6:	4313      	orrs	r3, r2

	/* Check if 24 h clock and set pm flag. */
	if (!(module->clock_24h) && (time->pm)) {
     2a8:	7902      	ldrb	r2, [r0, #4]
     2aa:	2a00      	cmp	r2, #0
     2ac:	d105      	bne.n	2ba <_rtc_calendar_time_to_register_value+0x2e>
     2ae:	78ca      	ldrb	r2, [r1, #3]
     2b0:	2a00      	cmp	r2, #0
     2b2:	d002      	beq.n	2ba <_rtc_calendar_time_to_register_value+0x2e>
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
     2b4:	2280      	movs	r2, #128	; 0x80
     2b6:	0252      	lsls	r2, r2, #9
     2b8:	4313      	orrs	r3, r2
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     2ba:	7848      	ldrb	r0, [r1, #1]
     2bc:	0180      	lsls	r0, r0, #6

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     2be:	780a      	ldrb	r2, [r1, #0]
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     2c0:	4310      	orrs	r0, r2

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     2c2:	4318      	orrs	r0, r3

	return register_value;
}
     2c4:	bd10      	pop	{r4, pc}
	 if (sseg_brightness < BCM_MIN_STEP)
	 {
		 sseg_brightness = BCM_MIN_STEP;
	 }

 }
     2c6:	46c0      	nop			; (mov r8, r8)

000002c8 <_rtc_calendar_register_value_to_time>:
     2c8:	b510      	push	{r4, lr}
     2ca:	0e8c      	lsrs	r4, r1, #26
     2cc:	88c3      	ldrh	r3, [r0, #6]
     2ce:	18e3      	adds	r3, r4, r3
     2d0:	80d3      	strh	r3, [r2, #6]
     2d2:	018b      	lsls	r3, r1, #6
     2d4:	0f1b      	lsrs	r3, r3, #28
     2d6:	7153      	strb	r3, [r2, #5]
	/* Set month value into time struct. */
	time->month = ((register_value & RTC_MODE2_CLOCK_MONTH_Msk) >>
			RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into time struct. */
	time->day = ((register_value & RTC_MODE2_CLOCK_DAY_Msk) >>
     2d8:	028b      	lsls	r3, r1, #10
     2da:	0edb      	lsrs	r3, r3, #27
     2dc:	7113      	strb	r3, [r2, #4]
			RTC_MODE2_CLOCK_DAY_Pos);

	if (module->clock_24h) {
     2de:	7903      	ldrb	r3, [r0, #4]
     2e0:	2b00      	cmp	r3, #0
     2e2:	d003      	beq.n	2ec <_rtc_calendar_register_value_to_time+0x24>
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
     2e4:	03cb      	lsls	r3, r1, #15
     2e6:	0edb      	lsrs	r3, r3, #27
     2e8:	7093      	strb	r3, [r2, #2]
     2ea:	e005      	b.n	2f8 <_rtc_calendar_register_value_to_time+0x30>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     2ec:	040b      	lsls	r3, r1, #16
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
     2ee:	0f1b      	lsrs	r3, r3, #28
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     2f0:	7093      	strb	r3, [r2, #2]
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
				RTC_MODE2_CLOCK_HOUR_Pos);

		/* Set pm flag */
		time->pm = ((register_value & RTC_MODE2_CLOCK_HOUR_PM) != 0);
     2f2:	03cb      	lsls	r3, r1, #15
     2f4:	0fdb      	lsrs	r3, r3, #31
     2f6:	70d3      	strb	r3, [r2, #3]
	}

	/* Set minute value into time struct. */
	time->minute = ((register_value & RTC_MODE2_CLOCK_MINUTE_Msk) >>
     2f8:	050b      	lsls	r3, r1, #20
     2fa:	0e9b      	lsrs	r3, r3, #26
     2fc:	7053      	strb	r3, [r2, #1]
			RTC_MODE2_CLOCK_MINUTE_Pos);

	/* Set second value into time struct. */
	time->second = ((register_value & RTC_MODE2_CLOCK_SECOND_Msk) >>
     2fe:	233f      	movs	r3, #63	; 0x3f
     300:	4019      	ands	r1, r3
     302:	7011      	strb	r1, [r2, #0]
			RTC_MODE2_CLOCK_SECOND_Pos);
}
     304:	bd10      	pop	{r4, pc}
     306:	46c0      	nop			; (mov r8, r8)

00000308 <rtc_calendar_reset>:
 * Resets the RTC module to hardware defaults.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_reset(struct rtc_module *const module)
{
     308:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     30a:	6802      	ldr	r2, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     30c:	2408      	movs	r4, #8
     30e:	2380      	movs	r3, #128	; 0x80
     310:	490b      	ldr	r1, [pc, #44]	; (340 <rtc_calendar_reset+0x38>)
     312:	50cc      	str	r4, [r1, r3]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     314:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     316:	7a8b      	ldrb	r3, [r1, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     318:	b25b      	sxtb	r3, r3
     31a:	2b00      	cmp	r3, #0
     31c:	dbfb      	blt.n	316 <rtc_calendar_reset+0xe>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE2.CTRL.reg &= ~RTC_MODE2_CTRL_ENABLE;
     31e:	8813      	ldrh	r3, [r2, #0]
     320:	2102      	movs	r1, #2
     322:	438b      	bics	r3, r1
     324:	8013      	strh	r3, [r2, #0]

	/* Disable module before reset. */
	rtc_calendar_disable(module);

#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
     326:	2300      	movs	r3, #0
     328:	7403      	strb	r3, [r0, #16]
	module->enabled_callback    = 0;
     32a:	7443      	strb	r3, [r0, #17]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     32c:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     32e:	7a8b      	ldrb	r3, [r1, #10]
#endif

	while (rtc_calendar_is_syncing(module)) {
     330:	b25b      	sxtb	r3, r3
     332:	2b00      	cmp	r3, #0
     334:	dbfb      	blt.n	32e <rtc_calendar_reset+0x26>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_SWRST;
     336:	8811      	ldrh	r1, [r2, #0]
     338:	2301      	movs	r3, #1
     33a:	430b      	orrs	r3, r1
     33c:	8013      	strh	r3, [r2, #0]
}
     33e:	bd10      	pop	{r4, pc}
     340:	e000e100 	.word	0xe000e100

00000344 <rtc_calendar_set_time>:
 * \param[in] time  The time to set in the calendar.
 */
void rtc_calendar_set_time(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     344:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     346:	6804      	ldr	r4, [r0, #0]

	uint32_t register_value = _rtc_calendar_time_to_register_value(module, time);
     348:	4b03      	ldr	r3, [pc, #12]	; (358 <rtc_calendar_set_time+0x14>)
     34a:	4798      	blx	r3
     34c:	7aa3      	ldrb	r3, [r4, #10]

	while (rtc_calendar_is_syncing(module)) {
     34e:	b25b      	sxtb	r3, r3
     350:	2b00      	cmp	r3, #0
     352:	dbfb      	blt.n	34c <rtc_calendar_set_time+0x8>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE2.CLOCK.reg = register_value;
     354:	6120      	str	r0, [r4, #16]
}
     356:	bd10      	pop	{r4, pc}
     358:	0000028d 	.word	0x0000028d

0000035c <rtc_calendar_set_alarm>:
 */
enum status_code rtc_calendar_set_alarm(
		struct rtc_module *const module,
		const struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     35c:	b570      	push	{r4, r5, r6, lr}
     35e:	1c0e      	adds	r6, r1, #0
     360:	1c14      	adds	r4, r2, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     362:	6805      	ldr	r5, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     364:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     366:	2a01      	cmp	r2, #1
     368:	d80d      	bhi.n	386 <rtc_calendar_set_alarm+0x2a>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Get register_value from time. */
	uint32_t register_value = _rtc_calendar_time_to_register_value(module, &(alarm->time));
     36a:	4b08      	ldr	r3, [pc, #32]	; (38c <rtc_calendar_set_alarm+0x30>)
     36c:	4798      	blx	r3
     36e:	7aab      	ldrb	r3, [r5, #10]

	while (rtc_calendar_is_syncing(module)) {
     370:	b25b      	sxtb	r3, r3
     372:	2b00      	cmp	r3, #0
     374:	dbfb      	blt.n	36e <rtc_calendar_set_alarm+0x12>
     376:	00e4      	lsls	r4, r4, #3
     378:	192d      	adds	r5, r5, r4
		/* Wait for synchronization */
	}

	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;
     37a:	61a8      	str	r0, [r5, #24]

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     37c:	7a32      	ldrb	r2, [r6, #8]
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
	}
	

	return STATUS_OK;
     37e:	2300      	movs	r3, #0
	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     380:	2a06      	cmp	r2, #6
     382:	d800      	bhi.n	386 <rtc_calendar_set_alarm+0x2a>
	{
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
     384:	772a      	strb	r2, [r5, #28]
	}
	

	return STATUS_OK;
}
     386:	1c18      	adds	r0, r3, #0
     388:	bd70      	pop	{r4, r5, r6, pc}
     38a:	46c0      	nop			; (mov r8, r8)
     38c:	0000028d 	.word	0x0000028d

00000390 <rtc_calendar_init>:
 */
void rtc_calendar_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_calendar_config *const config)
{
     390:	b530      	push	{r4, r5, lr}
     392:	b083      	sub	sp, #12
     394:	1c04      	adds	r4, r0, #0
     396:	1c15      	adds	r5, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     398:	6001      	str	r1, [r0, #0]
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     39a:	4b1c      	ldr	r3, [pc, #112]	; (40c <rtc_calendar_init+0x7c>)
     39c:	6999      	ldr	r1, [r3, #24]
     39e:	2220      	movs	r2, #32
     3a0:	430a      	orrs	r2, r1
     3a2:	619a      	str	r2, [r3, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     3a4:	a901      	add	r1, sp, #4
     3a6:	2302      	movs	r3, #2
     3a8:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     3aa:	2004      	movs	r0, #4
     3ac:	4b18      	ldr	r3, [pc, #96]	; (410 <rtc_calendar_init+0x80>)
     3ae:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     3b0:	2004      	movs	r0, #4
     3b2:	4b18      	ldr	r3, [pc, #96]	; (414 <rtc_calendar_init+0x84>)
     3b4:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_calendar_reset(module);
     3b6:	1c20      	adds	r0, r4, #0
     3b8:	4b17      	ldr	r3, [pc, #92]	; (418 <rtc_calendar_init+0x88>)
     3ba:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->clock_24h           = config->clock_24h;
     3bc:	792b      	ldrb	r3, [r5, #4]
     3be:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     3c0:	78eb      	ldrb	r3, [r5, #3]
     3c2:	7163      	strb	r3, [r4, #5]
	module->year_init_value     = config->year_init_value;
     3c4:	88eb      	ldrh	r3, [r5, #6]
     3c6:	80e3      	strh	r3, [r4, #6]

#if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     3c8:	4b14      	ldr	r3, [pc, #80]	; (41c <rtc_calendar_init+0x8c>)
     3ca:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     3cc:	6823      	ldr	r3, [r4, #0]

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     3ce:	882a      	ldrh	r2, [r5, #0]

	/* Check clock mode. */
	if (!(config->clock_24h)) {
     3d0:	7929      	ldrb	r1, [r5, #4]
     3d2:	2900      	cmp	r1, #0
     3d4:	d002      	beq.n	3dc <rtc_calendar_init+0x4c>

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     3d6:	2108      	movs	r1, #8
     3d8:	430a      	orrs	r2, r1
     3da:	e001      	b.n	3e0 <rtc_calendar_init+0x50>

	/* Check clock mode. */
	if (!(config->clock_24h)) {
		/* Set clock mode 12h. */
		tmp_reg |= RTC_MODE2_CTRL_CLKREP;
     3dc:	2148      	movs	r1, #72	; 0x48
     3de:	430a      	orrs	r2, r1
	}

	/* Check for clear on compare match. */
	if (config->clear_on_match) {
     3e0:	78a9      	ldrb	r1, [r5, #2]
     3e2:	2900      	cmp	r1, #0
     3e4:	d001      	beq.n	3ea <rtc_calendar_init+0x5a>
		/* Set clear on compare match. */
		tmp_reg |= RTC_MODE2_CTRL_MATCHCLR;
     3e6:	2180      	movs	r1, #128	; 0x80
     3e8:	430a      	orrs	r2, r1
	}

	/* Set temporary value to register. */
	rtc_module->MODE2.CTRL.reg = tmp_reg;
     3ea:	801a      	strh	r2, [r3, #0]

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     3ec:	78ea      	ldrb	r2, [r5, #3]
     3ee:	2a00      	cmp	r2, #0
     3f0:	d004      	beq.n	3fc <rtc_calendar_init+0x6c>
		/* Set continuously mode. */
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT;
     3f2:	8859      	ldrh	r1, [r3, #2]
     3f4:	2280      	movs	r2, #128	; 0x80
     3f6:	01d2      	lsls	r2, r2, #7
     3f8:	430a      	orrs	r2, r1
     3fa:	805a      	strh	r2, [r3, #2]
	}

	/* Set alarm time registers. */
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		rtc_calendar_set_alarm(module, &(config->alarm[i]), (enum rtc_calendar_alarm)i);
     3fc:	1c29      	adds	r1, r5, #0
     3fe:	3108      	adds	r1, #8
     400:	1c20      	adds	r0, r4, #0
     402:	2200      	movs	r2, #0
     404:	4b06      	ldr	r3, [pc, #24]	; (420 <rtc_calendar_init+0x90>)
     406:	4798      	blx	r3
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#endif

	/* Set config. */
	_rtc_calendar_set_config(module, config);
}
     408:	b003      	add	sp, #12
     40a:	bd30      	pop	{r4, r5, pc}
     40c:	40000400 	.word	0x40000400
     410:	00002c55 	.word	0x00002c55
     414:	00002bc9 	.word	0x00002bc9
     418:	00000309 	.word	0x00000309
     41c:	20002378 	.word	0x20002378
     420:	0000035d 	.word	0x0000035d

00000424 <rtc_calendar_get_alarm>:
 */
enum status_code rtc_calendar_get_alarm(
		struct rtc_module *const module,
		struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     424:	b538      	push	{r3, r4, r5, lr}
     426:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     428:	6801      	ldr	r1, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     42a:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     42c:	2a01      	cmp	r2, #1
     42e:	d808      	bhi.n	442 <rtc_calendar_get_alarm+0x1e>
     430:	00d2      	lsls	r2, r2, #3
     432:	188d      	adds	r5, r1, r2
		return STATUS_ERR_INVALID_ARG;
	}

	/* Read alarm value. */
	uint32_t register_value =
     434:	69a9      	ldr	r1, [r5, #24]
			rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg;

	/* Convert to time structure. */
	_rtc_calendar_register_value_to_time(module, register_value, &(alarm->time));
     436:	1c22      	adds	r2, r4, #0
     438:	4b03      	ldr	r3, [pc, #12]	; (448 <rtc_calendar_get_alarm+0x24>)
     43a:	4798      	blx	r3

	/* Read alarm mask */
	alarm->mask = (enum rtc_calendar_alarm_mask)rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg;
     43c:	7f2b      	ldrb	r3, [r5, #28]
     43e:	7223      	strb	r3, [r4, #8]

	return STATUS_OK;
     440:	2300      	movs	r3, #0
}
     442:	1c18      	adds	r0, r3, #0
     444:	bd38      	pop	{r3, r4, r5, pc}
     446:	46c0      	nop			; (mov r8, r8)
     448:	000002c9 	.word	0x000002c9

0000044c <rtc_calendar_register_callback>:
	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
		status = STATUS_OK;
	} else if (callback_type > RTC_NUM_OF_ALARMS) {
     44c:	2a01      	cmp	r2, #1
     44e:	d901      	bls.n	454 <rtc_calendar_register_callback+0x8>
		/* Make sure alarm callback can be registered */
		status = STATUS_ERR_INVALID_ARG;
     450:	2017      	movs	r0, #23
     452:	e00a      	b.n	46a <rtc_calendar_register_callback+0x1e>
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
     454:	1c93      	adds	r3, r2, #2
     456:	009b      	lsls	r3, r3, #2
     458:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
     45a:	7c03      	ldrb	r3, [r0, #16]
     45c:	2101      	movs	r1, #1
     45e:	4091      	lsls	r1, r2
     460:	1c0a      	adds	r2, r1, #0
     462:	431a      	orrs	r2, r3
     464:	b2d2      	uxtb	r2, r2
     466:	7402      	strb	r2, [r0, #16]
		struct rtc_module *const module,
		rtc_calendar_callback_t callback,
		enum rtc_calendar_callback callback_type)
{

	enum status_code status = STATUS_OK;
     468:	2000      	movs	r0, #0
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
	}

	return status;
}
     46a:	4770      	bx	lr

0000046c <rtc_calendar_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_calendar_enable_callback(
		struct rtc_module *const module,
		enum rtc_calendar_callback callback_type)
{
     46c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     46e:	6803      	ldr	r3, [r0, #0]

	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
     470:	2901      	cmp	r1, #1
     472:	d102      	bne.n	47a <rtc_calendar_enable_callback+0xe>
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_OVF;
     474:	2280      	movs	r2, #128	; 0x80
     476:	71da      	strb	r2, [r3, #7]
     478:	e004      	b.n	484 <rtc_calendar_enable_callback+0x18>
	} else {
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_ALARM(1 << callback_type);
     47a:	2201      	movs	r2, #1
     47c:	408a      	lsls	r2, r1
     47e:	2401      	movs	r4, #1
     480:	4022      	ands	r2, r4
     482:	71da      	strb	r2, [r3, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
     484:	7c43      	ldrb	r3, [r0, #17]
     486:	2201      	movs	r2, #1
     488:	408a      	lsls	r2, r1
     48a:	1c11      	adds	r1, r2, #0
     48c:	4319      	orrs	r1, r3
     48e:	b2c9      	uxtb	r1, r1
     490:	7441      	strb	r1, [r0, #17]
}
     492:	bd10      	pop	{r4, pc}

00000494 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     494:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
     496:	4b0e      	ldr	r3, [pc, #56]	; (4d0 <RTC_Handler+0x3c>)
     498:	681b      	ldr	r3, [r3, #0]

	Rtc *const rtc_module = module->hw;
     49a:	681c      	ldr	r4, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     49c:	7c5a      	ldrb	r2, [r3, #17]
	callback_mask &= module->registered_callback;
     49e:	7c19      	ldrb	r1, [r3, #16]
     4a0:	1c08      	adds	r0, r1, #0
     4a2:	4010      	ands	r0, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
     4a4:	7a22      	ldrb	r2, [r4, #8]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
     4a6:	79e1      	ldrb	r1, [r4, #7]
     4a8:	400a      	ands	r2, r1

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
     4aa:	09d1      	lsrs	r1, r2, #7
     4ac:	d006      	beq.n	4bc <RTC_Handler+0x28>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
     4ae:	0781      	lsls	r1, r0, #30
     4b0:	d501      	bpl.n	4b6 <RTC_Handler+0x22>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
     4b2:	68db      	ldr	r3, [r3, #12]
     4b4:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
     4b6:	2380      	movs	r3, #128	; 0x80
     4b8:	7223      	strb	r3, [r4, #8]
     4ba:	e007      	b.n	4cc <RTC_Handler+0x38>

	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
     4bc:	07d1      	lsls	r1, r2, #31
     4be:	d505      	bpl.n	4cc <RTC_Handler+0x38>
		/* Alarm 0 interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
     4c0:	07c2      	lsls	r2, r0, #31
     4c2:	d501      	bpl.n	4c8 <RTC_Handler+0x34>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
     4c4:	689b      	ldr	r3, [r3, #8]
     4c6:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
     4c8:	2301      	movs	r3, #1
     4ca:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
     4cc:	bd10      	pop	{r4, pc}
     4ce:	46c0      	nop			; (mov r8, r8)
     4d0:	20002378 	.word	0x20002378

000004d4 <sim808_fail_to_connect_platform>:
#ifndef LONGBOARD


#include "bike.h"

void sim808_fail_to_connect_platform() {
     4d4:	b082      	sub	sp, #8
	//TODO: Write message to display
	volatile uint8_t result = 0;
     4d6:	2200      	movs	r2, #0
     4d8:	466b      	mov	r3, sp
     4da:	71da      	strb	r2, [r3, #7]
}
     4dc:	b002      	add	sp, #8
     4de:	4770      	bx	lr

000004e0 <main_platform>:

void main_platform() {
     4e0:	b508      	push	{r3, lr}
	
	if(SIM808_buf.available == 1) {
     4e2:	2381      	movs	r3, #129	; 0x81
     4e4:	4a07      	ldr	r2, [pc, #28]	; (504 <main_platform+0x24>)
     4e6:	5cd3      	ldrb	r3, [r2, r3]
     4e8:	2b01      	cmp	r3, #1
     4ea:	d101      	bne.n	4f0 <main_platform+0x10>
		sim808_parse_response();	
     4ec:	4b06      	ldr	r3, [pc, #24]	; (508 <main_platform+0x28>)
     4ee:	4798      	blx	r3
	}
	
	if(gps_counter >= 45) {
     4f0:	4b06      	ldr	r3, [pc, #24]	; (50c <main_platform+0x2c>)
     4f2:	781b      	ldrb	r3, [r3, #0]
     4f4:	2b2c      	cmp	r3, #44	; 0x2c
     4f6:	d904      	bls.n	502 <main_platform+0x22>
		gps_counter = 0;
     4f8:	2200      	movs	r2, #0
     4fa:	4b04      	ldr	r3, [pc, #16]	; (50c <main_platform+0x2c>)
     4fc:	701a      	strb	r2, [r3, #0]
		gprs_send_data_log();	
     4fe:	4b04      	ldr	r3, [pc, #16]	; (510 <main_platform+0x30>)
     500:	4798      	blx	r3
	}
}
     502:	bd08      	pop	{r3, pc}
     504:	20000a44 	.word	0x20000a44
     508:	00000f31 	.word	0x00000f31
     50c:	20000122 	.word	0x20000122
     510:	000006f1 	.word	0x000006f1

00000514 <init_platform>:

void init_platform() {
     514:	b508      	push	{r3, lr}
	button_init(&select_btn, PIN_PA14);
     516:	4802      	ldr	r0, [pc, #8]	; (520 <init_platform+0xc>)
     518:	210e      	movs	r1, #14
     51a:	4b02      	ldr	r3, [pc, #8]	; (524 <init_platform+0x10>)
     51c:	4798      	blx	r3
	
}
     51e:	bd08      	pop	{r3, pc}
     520:	20000124 	.word	0x20000124
     524:	0000053d 	.word	0x0000053d

00000528 <background_service_platform>:

void background_service_platform() {
     528:	b508      	push	{r3, lr}
	button_handler(&select_btn);
     52a:	4802      	ldr	r0, [pc, #8]	; (534 <background_service_platform+0xc>)
     52c:	4b02      	ldr	r3, [pc, #8]	; (538 <background_service_platform+0x10>)
     52e:	4798      	blx	r3
}
     530:	bd08      	pop	{r3, pc}
     532:	46c0      	nop			; (mov r8, r8)
     534:	20000124 	.word	0x20000124
     538:	00000569 	.word	0x00000569

0000053c <button_init>:
 */ 
#include <asf.h>
#include "button_lib.h"

void button_init(button_lib_t * make_me_normal, uint8_t pin)
{
     53c:	b530      	push	{r4, r5, lr}
     53e:	b083      	sub	sp, #12
     540:	1c05      	adds	r5, r0, #0
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     542:	ab01      	add	r3, sp, #4
     544:	2280      	movs	r2, #128	; 0x80
     546:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     548:	2400      	movs	r4, #0
     54a:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     54c:	2201      	movs	r2, #1
     54e:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     550:	70dc      	strb	r4, [r3, #3]
	config.direction   = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config.mux_position = SYSTEM_PINMUX_GPIO;
	
	
	make_me_normal->gpio_pin = pin;
     552:	7081      	strb	r1, [r0, #2]
	system_pinmux_pin_set_config(make_me_normal->gpio_pin, &config);	//Todo, set this to read from struct
     554:	1c08      	adds	r0, r1, #0
     556:	1c19      	adds	r1, r3, #0
     558:	4b02      	ldr	r3, [pc, #8]	; (564 <button_init+0x28>)
     55a:	4798      	blx	r3

	make_me_normal->active_high = false;
     55c:	72ac      	strb	r4, [r5, #10]
	make_me_normal->button_debounce = false;
     55e:	80ac      	strh	r4, [r5, #4]
	

}
     560:	b003      	add	sp, #12
     562:	bd30      	pop	{r4, r5, pc}
     564:	00002d31 	.word	0x00002d31

00000568 <button_handler>:
//Handler for button 
inline void button_handler(button_lib_t * btn_to_read)
{
	//Read button! Handle debounce and scroll
	//Read.?
	if (port_pin_get_input_level(btn_to_read->gpio_pin) == btn_to_read->active_high)
     568:	7883      	ldrb	r3, [r0, #2]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     56a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     56c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     56e:	2900      	cmp	r1, #0
     570:	d103      	bne.n	57a <button_handler+0x12>
		return &(ports[port_index]->Group[group_index]);
     572:	095a      	lsrs	r2, r3, #5
     574:	01d2      	lsls	r2, r2, #7
     576:	4912      	ldr	r1, [pc, #72]	; (5c0 <button_handler+0x58>)
     578:	1852      	adds	r2, r2, r1
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     57a:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     57c:	211f      	movs	r1, #31
     57e:	400b      	ands	r3, r1
     580:	2101      	movs	r1, #1
     582:	4099      	lsls	r1, r3
     584:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
     586:	4013      	ands	r3, r2
     588:	1e5a      	subs	r2, r3, #1
     58a:	4193      	sbcs	r3, r2
     58c:	7a82      	ldrb	r2, [r0, #10]
     58e:	429a      	cmp	r2, r3
     590:	d10d      	bne.n	5ae <button_handler+0x46>
	{
		btn_to_read->button_debounce++;
     592:	8883      	ldrh	r3, [r0, #4]
     594:	3301      	adds	r3, #1
     596:	b29b      	uxth	r3, r3
     598:	8083      	strh	r3, [r0, #4]
		if (btn_to_read->button_debounce >= 100 && !btn_to_read->pressed)
     59a:	2b63      	cmp	r3, #99	; 0x63
     59c:	d90e      	bls.n	5bc <button_handler+0x54>
     59e:	7803      	ldrb	r3, [r0, #0]
     5a0:	2b00      	cmp	r3, #0
     5a2:	d10b      	bne.n	5bc <button_handler+0x54>
		{
			btn_to_read->pressed = true;
     5a4:	2301      	movs	r3, #1
     5a6:	7003      	strb	r3, [r0, #0]
			btn_to_read->read = false;
     5a8:	2300      	movs	r3, #0
     5aa:	7043      	strb	r3, [r0, #1]
     5ac:	e006      	b.n	5bc <button_handler+0x54>
		}
		
		}else{
		if (btn_to_read->read)
     5ae:	7843      	ldrb	r3, [r0, #1]
     5b0:	2b00      	cmp	r3, #0
     5b2:	d001      	beq.n	5b8 <button_handler+0x50>
		{
			btn_to_read->pressed = false;
     5b4:	2300      	movs	r3, #0
     5b6:	7003      	strb	r3, [r0, #0]
		}
		btn_to_read->button_debounce = 0;
     5b8:	2300      	movs	r3, #0
     5ba:	8083      	strh	r3, [r0, #4]
	}
     5bc:	4770      	bx	lr
     5be:	46c0      	nop			; (mov r8, r8)
     5c0:	41004400 	.word	0x41004400

000005c4 <json_add_variable>:
 * Created: 2015-10-19 14:51:24
 *  Author: jiut0001
 */ 
#include "gprs_transfer_packages.h"

void json_add_variable(char *target, uint16_t *target_pos, const char *variable, char *value, uint8_t first) {
     5c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     5c6:	1c06      	adds	r6, r0, #0
     5c8:	1c0c      	adds	r4, r1, #0
     5ca:	1c17      	adds	r7, r2, #0
     5cc:	1c1d      	adds	r5, r3, #0
     5ce:	ab06      	add	r3, sp, #24
     5d0:	781b      	ldrb	r3, [r3, #0]
	
	if(first != 1) {
     5d2:	2b01      	cmp	r3, #1
     5d4:	d007      	beq.n	5e6 <json_add_variable+0x22>
		sprintf((target + (*target_pos)++), ",");
     5d6:	8808      	ldrh	r0, [r1, #0]
     5d8:	1c43      	adds	r3, r0, #1
     5da:	800b      	strh	r3, [r1, #0]
     5dc:	1830      	adds	r0, r6, r0
     5de:	490f      	ldr	r1, [pc, #60]	; (61c <json_add_variable+0x58>)
     5e0:	2202      	movs	r2, #2
     5e2:	4b0f      	ldr	r3, [pc, #60]	; (620 <json_add_variable+0x5c>)
     5e4:	4798      	blx	r3
	}
	
	sprintf((target + (*target_pos)), "\"%s\":", variable);
     5e6:	8820      	ldrh	r0, [r4, #0]
     5e8:	1830      	adds	r0, r6, r0
     5ea:	490e      	ldr	r1, [pc, #56]	; (624 <json_add_variable+0x60>)
     5ec:	1c3a      	adds	r2, r7, #0
     5ee:	4b0e      	ldr	r3, [pc, #56]	; (628 <json_add_variable+0x64>)
     5f0:	4798      	blx	r3
	*target_pos += 3 + strlen(variable);
     5f2:	1c38      	adds	r0, r7, #0
     5f4:	4b0d      	ldr	r3, [pc, #52]	; (62c <json_add_variable+0x68>)
     5f6:	4798      	blx	r3
     5f8:	8823      	ldrh	r3, [r4, #0]
     5fa:	3303      	adds	r3, #3
     5fc:	1818      	adds	r0, r3, r0
     5fe:	b280      	uxth	r0, r0
     600:	8020      	strh	r0, [r4, #0]
	
	if(value != '\0') {
     602:	2d00      	cmp	r5, #0
     604:	d009      	beq.n	61a <json_add_variable+0x56>
		sprintf((target + (*target_pos)), "%s", value);
     606:	1830      	adds	r0, r6, r0
     608:	1c29      	adds	r1, r5, #0
     60a:	4b09      	ldr	r3, [pc, #36]	; (630 <json_add_variable+0x6c>)
     60c:	4798      	blx	r3
		*target_pos += strlen(value);
     60e:	1c28      	adds	r0, r5, #0
     610:	4b06      	ldr	r3, [pc, #24]	; (62c <json_add_variable+0x68>)
     612:	4798      	blx	r3
     614:	8823      	ldrh	r3, [r4, #0]
     616:	18c0      	adds	r0, r0, r3
     618:	8020      	strh	r0, [r4, #0]
	}

}
     61a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     61c:	00009680 	.word	0x00009680
     620:	0000345d 	.word	0x0000345d
     624:	00009684 	.word	0x00009684
     628:	000035d5 	.word	0x000035d5
     62c:	00003655 	.word	0x00003655
     630:	00003645 	.word	0x00003645

00000634 <gprs_send_buf_init>:
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
	}
}

void gprs_send_buf_init(gprs_send_buffer *buf) {
	buf->len = 256;
     634:	2280      	movs	r2, #128	; 0x80
     636:	0052      	lsls	r2, r2, #1
     638:	4b04      	ldr	r3, [pc, #16]	; (64c <gprs_send_buf_init+0x18>)
     63a:	52c2      	strh	r2, [r0, r3]
	buf->temp_tail = 0;
     63c:	2300      	movs	r3, #0
     63e:	4a04      	ldr	r2, [pc, #16]	; (650 <gprs_send_buf_init+0x1c>)
     640:	5283      	strh	r3, [r0, r2]
	buf->tail = 0;
     642:	4a04      	ldr	r2, [pc, #16]	; (654 <gprs_send_buf_init+0x20>)
     644:	5283      	strh	r3, [r0, r2]
	buf->head = 0;
     646:	4a04      	ldr	r2, [pc, #16]	; (658 <gprs_send_buf_init+0x24>)
     648:	5283      	strh	r3, [r0, r2]
}
     64a:	4770      	bx	lr
     64c:	000017f8 	.word	0x000017f8
     650:	000017fc 	.word	0x000017fc
     654:	000017fe 	.word	0x000017fe
     658:	000017fa 	.word	0x000017fa

0000065c <gprs_buf_push>:

void gprs_buf_push(log_entry entry, gprs_send_buffer *buf) {
     65c:	b084      	sub	sp, #16
     65e:	b5f0      	push	{r4, r5, r6, r7, lr}
     660:	9005      	str	r0, [sp, #20]
     662:	9106      	str	r1, [sp, #24]
     664:	9207      	str	r2, [sp, #28]
     666:	9308      	str	r3, [sp, #32]
     668:	990b      	ldr	r1, [sp, #44]	; 0x2c
	buf->data.entries[buf->head] = entry;
     66a:	4d0d      	ldr	r5, [pc, #52]	; (6a0 <gprs_buf_push+0x44>)
     66c:	5b4c      	ldrh	r4, [r1, r5]
     66e:	0060      	lsls	r0, r4, #1
     670:	1900      	adds	r0, r0, r4
     672:	00c0      	lsls	r0, r0, #3
     674:	1808      	adds	r0, r1, r0
     676:	3010      	adds	r0, #16
     678:	1c03      	adds	r3, r0, #0
     67a:	aa05      	add	r2, sp, #20
     67c:	cac1      	ldmia	r2!, {r0, r6, r7}
     67e:	c3c1      	stmia	r3!, {r0, r6, r7}
     680:	cac1      	ldmia	r2!, {r0, r6, r7}
     682:	c3c1      	stmia	r3!, {r0, r6, r7}
	buf->head++;
     684:	3401      	adds	r4, #1
     686:	b2a4      	uxth	r4, r4
     688:	534c      	strh	r4, [r1, r5]
	if(buf->head == buf->len) buf->head = 0;
     68a:	4b06      	ldr	r3, [pc, #24]	; (6a4 <gprs_buf_push+0x48>)
     68c:	5acb      	ldrh	r3, [r1, r3]
     68e:	42a3      	cmp	r3, r4
     690:	d101      	bne.n	696 <gprs_buf_push+0x3a>
     692:	2200      	movs	r2, #0
     694:	534a      	strh	r2, [r1, r5]
}
     696:	bcf0      	pop	{r4, r5, r6, r7}
     698:	bc08      	pop	{r3}
     69a:	b004      	add	sp, #16
     69c:	4718      	bx	r3
     69e:	46c0      	nop			; (mov r8, r8)
     6a0:	000017fa 	.word	0x000017fa
     6a4:	000017f8 	.word	0x000017f8

000006a8 <gprs_buf_temp_pull>:

log_entry gprs_buf_temp_pull(gprs_send_buffer *buf) {
     6a8:	b5f0      	push	{r4, r5, r6, r7, lr}
     6aa:	464f      	mov	r7, r9
     6ac:	4646      	mov	r6, r8
     6ae:	b4c0      	push	{r6, r7}
	log_entry entry2 = buf->data.entries[buf->temp_tail];
     6b0:	4a0d      	ldr	r2, [pc, #52]	; (6e8 <gprs_buf_temp_pull+0x40>)
     6b2:	4690      	mov	r8, r2
     6b4:	5a8c      	ldrh	r4, [r1, r2]
     6b6:	0062      	lsls	r2, r4, #1
     6b8:	1912      	adds	r2, r2, r4
     6ba:	00d2      	lsls	r2, r2, #3
     6bc:	188a      	adds	r2, r1, r2
     6be:	3210      	adds	r2, #16
     6c0:	1c05      	adds	r5, r0, #0
     6c2:	cac8      	ldmia	r2!, {r3, r6, r7}
     6c4:	c5c8      	stmia	r5!, {r3, r6, r7}
     6c6:	cac8      	ldmia	r2!, {r3, r6, r7}
     6c8:	c5c8      	stmia	r5!, {r3, r6, r7}
	buf->temp_tail++;
     6ca:	3401      	adds	r4, #1
     6cc:	b2a4      	uxth	r4, r4
     6ce:	4645      	mov	r5, r8
     6d0:	534c      	strh	r4, [r1, r5]
	if(buf->temp_tail == buf->len) buf->temp_tail = 0;
     6d2:	4b06      	ldr	r3, [pc, #24]	; (6ec <gprs_buf_temp_pull+0x44>)
     6d4:	5acb      	ldrh	r3, [r1, r3]
     6d6:	42a3      	cmp	r3, r4
     6d8:	d101      	bne.n	6de <gprs_buf_temp_pull+0x36>
     6da:	2200      	movs	r2, #0
     6dc:	534a      	strh	r2, [r1, r5]
	
	return entry2;
}
     6de:	bc0c      	pop	{r2, r3}
     6e0:	4690      	mov	r8, r2
     6e2:	4699      	mov	r9, r3
     6e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     6e6:	46c0      	nop			; (mov r8, r8)
     6e8:	000017fc 	.word	0x000017fc
     6ec:	000017f8 	.word	0x000017f8

000006f0 <gprs_send_data_log>:
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
}

void gprs_send_data_log() {
     6f0:	b5f0      	push	{r4, r5, r6, r7, lr}
     6f2:	465f      	mov	r7, fp
     6f4:	4656      	mov	r6, sl
     6f6:	464d      	mov	r5, r9
     6f8:	4644      	mov	r4, r8
     6fa:	b4f0      	push	{r4, r5, r6, r7}
     6fc:	4c8d      	ldr	r4, [pc, #564]	; (934 <gprs_send_data_log+0x244>)
     6fe:	44a5      	add	sp, r4
	
	gps_logging_enabled = 0;	//Disable gps request commands, enabled again in post request callback.
     700:	2200      	movs	r2, #0
     702:	4690      	mov	r8, r2
     704:	4b8c      	ldr	r3, [pc, #560]	; (938 <gprs_send_data_log+0x248>)
     706:	701a      	strb	r2, [r3, #0]
/*
	sprintf(tempVar, "\"%s\"", gprs_log_buf.data.date_time);
	json_add_variable(&send_string, &pos, "DateTime", tempVar, 1);
	*/

	memset(send_string, '\0', HTTP_PACKAGE_STRING_LENGTH);	//Clear buffer
     708:	ac1a      	add	r4, sp, #104	; 0x68
     70a:	1c20      	adds	r0, r4, #0
     70c:	2100      	movs	r1, #0
     70e:	4a8b      	ldr	r2, [pc, #556]	; (93c <gprs_send_data_log+0x24c>)
     710:	4b8b      	ldr	r3, [pc, #556]	; (940 <gprs_send_data_log+0x250>)
     712:	4798      	blx	r3
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
}
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
     714:	466d      	mov	r5, sp
     716:	3566      	adds	r5, #102	; 0x66
     718:	2701      	movs	r7, #1
     71a:	802f      	strh	r7, [r5, #0]
     71c:	237b      	movs	r3, #123	; 0x7b
     71e:	8023      	strh	r3, [r4, #0]

	memset(send_string, '\0', HTTP_PACKAGE_STRING_LENGTH);	//Clear buffer
		
	json_begin_object(send_string, &pos, !i);
	
	sprintf(tempVar, "%d", gprs_log_buf.data.device);
     720:	4e88      	ldr	r6, [pc, #544]	; (944 <gprs_send_data_log+0x254>)
     722:	68f2      	ldr	r2, [r6, #12]
     724:	a80f      	add	r0, sp, #60	; 0x3c
     726:	4988      	ldr	r1, [pc, #544]	; (948 <gprs_send_data_log+0x258>)
     728:	4b88      	ldr	r3, [pc, #544]	; (94c <gprs_send_data_log+0x25c>)
     72a:	4798      	blx	r3
	json_add_variable(send_string, &pos, "Device", tempVar, 1);
     72c:	9700      	str	r7, [sp, #0]
     72e:	1c20      	adds	r0, r4, #0
     730:	4669      	mov	r1, sp
     732:	3166      	adds	r1, #102	; 0x66
     734:	4a86      	ldr	r2, [pc, #536]	; (950 <gprs_send_data_log+0x260>)
     736:	ab0f      	add	r3, sp, #60	; 0x3c
     738:	4f86      	ldr	r7, [pc, #536]	; (954 <gprs_send_data_log+0x264>)
     73a:	47b8      	blx	r7
	
	json_add_variable(send_string, &pos, "Entries", '\0', 0);
     73c:	4643      	mov	r3, r8
     73e:	9300      	str	r3, [sp, #0]
     740:	1c20      	adds	r0, r4, #0
     742:	4669      	mov	r1, sp
     744:	3166      	adds	r1, #102	; 0x66
     746:	4a84      	ldr	r2, [pc, #528]	; (958 <gprs_send_data_log+0x268>)
     748:	47b8      	blx	r7

}

static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
     74a:	8828      	ldrh	r0, [r5, #0]
     74c:	1c43      	adds	r3, r0, #1
     74e:	802b      	strh	r3, [r5, #0]
     750:	1820      	adds	r0, r4, r0
     752:	4982      	ldr	r1, [pc, #520]	; (95c <gprs_send_data_log+0x26c>)
     754:	2202      	movs	r2, #2
     756:	4b82      	ldr	r3, [pc, #520]	; (960 <gprs_send_data_log+0x270>)
     758:	4798      	blx	r3
	
	json_add_variable(send_string, &pos, "Entries", '\0', 0);
	
	json_begin_array(send_string, &pos, 1);
	
	while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
     75a:	4b82      	ldr	r3, [pc, #520]	; (964 <gprs_send_data_log+0x274>)
     75c:	5af2      	ldrh	r2, [r6, r3]
     75e:	4b82      	ldr	r3, [pc, #520]	; (968 <gprs_send_data_log+0x278>)
     760:	5af3      	ldrh	r3, [r6, r3]
     762:	b292      	uxth	r2, r2
     764:	429a      	cmp	r2, r3
     766:	d000      	beq.n	76a <gprs_send_data_log+0x7a>
     768:	e0d5      	b.n	916 <gprs_send_data_log+0x226>
     76a:	e095      	b.n	898 <gprs_send_data_log+0x1a8>
		
		entry = gprs_buf_temp_pull(&gprs_log_buf);
     76c:	a813      	add	r0, sp, #76	; 0x4c
     76e:	4975      	ldr	r1, [pc, #468]	; (944 <gprs_send_data_log+0x254>)
     770:	4b7e      	ldr	r3, [pc, #504]	; (96c <gprs_send_data_log+0x27c>)
     772:	4798      	blx	r3
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
}
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
     774:	4652      	mov	r2, sl
     776:	2a00      	cmp	r2, #0
     778:	d00c      	beq.n	794 <gprs_send_data_log+0xa4>
     77a:	2366      	movs	r3, #102	; 0x66
     77c:	446b      	add	r3, sp
     77e:	8818      	ldrh	r0, [r3, #0]
     780:	1c43      	adds	r3, r0, #1
     782:	2266      	movs	r2, #102	; 0x66
     784:	446a      	add	r2, sp
     786:	8013      	strh	r3, [r2, #0]
     788:	ab1a      	add	r3, sp, #104	; 0x68
     78a:	1818      	adds	r0, r3, r0
     78c:	4978      	ldr	r1, [pc, #480]	; (970 <gprs_send_data_log+0x280>)
     78e:	2202      	movs	r2, #2
     790:	4b73      	ldr	r3, [pc, #460]	; (960 <gprs_send_data_log+0x270>)
     792:	4798      	blx	r3
	sprintf((target + (*target_pos)++), "{");
     794:	466d      	mov	r5, sp
     796:	3566      	adds	r5, #102	; 0x66
     798:	8828      	ldrh	r0, [r5, #0]
     79a:	1c43      	adds	r3, r0, #1
     79c:	802b      	strh	r3, [r5, #0]
     79e:	aa1a      	add	r2, sp, #104	; 0x68
     7a0:	1810      	adds	r0, r2, r0
     7a2:	4974      	ldr	r1, [pc, #464]	; (974 <gprs_send_data_log+0x284>)
     7a4:	2202      	movs	r2, #2
     7a6:	4b6e      	ldr	r3, [pc, #440]	; (960 <gprs_send_data_log+0x270>)
     7a8:	4798      	blx	r3
		
		entry = gprs_buf_temp_pull(&gprs_log_buf);
		
		json_begin_object(send_string, &pos, !i);
		
		sprintf(tempVar, "%d", entry.time);
     7aa:	aa13      	add	r2, sp, #76	; 0x4c
     7ac:	4691      	mov	r9, r2
     7ae:	a80f      	add	r0, sp, #60	; 0x3c
     7b0:	4965      	ldr	r1, [pc, #404]	; (948 <gprs_send_data_log+0x258>)
     7b2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
     7b4:	4e65      	ldr	r6, [pc, #404]	; (94c <gprs_send_data_log+0x25c>)
     7b6:	47b0      	blx	r6
		json_add_variable(send_string, &pos, "t", tempVar, 1);
     7b8:	2301      	movs	r3, #1
     7ba:	9300      	str	r3, [sp, #0]
     7bc:	a81a      	add	r0, sp, #104	; 0x68
     7be:	4669      	mov	r1, sp
     7c0:	3166      	adds	r1, #102	; 0x66
     7c2:	4a6d      	ldr	r2, [pc, #436]	; (978 <gprs_send_data_log+0x288>)
     7c4:	ab0f      	add	r3, sp, #60	; 0x3c
     7c6:	4c63      	ldr	r4, [pc, #396]	; (954 <gprs_send_data_log+0x264>)
     7c8:	47a0      	blx	r4
		
		sprintf(tempVar, "%.5f", entry.lat);
     7ca:	4b6c      	ldr	r3, [pc, #432]	; (97c <gprs_send_data_log+0x28c>)
     7cc:	4698      	mov	r8, r3
     7ce:	4a6c      	ldr	r2, [pc, #432]	; (980 <gprs_send_data_log+0x290>)
     7d0:	4693      	mov	fp, r2
     7d2:	464b      	mov	r3, r9
     7d4:	6858      	ldr	r0, [r3, #4]
     7d6:	4790      	blx	r2
     7d8:	1c02      	adds	r2, r0, #0
     7da:	1c0b      	adds	r3, r1, #0
     7dc:	a80f      	add	r0, sp, #60	; 0x3c
     7de:	4641      	mov	r1, r8
     7e0:	47b0      	blx	r6
		json_add_variable(send_string, &pos, "la", tempVar, 0);
     7e2:	2700      	movs	r7, #0
     7e4:	9700      	str	r7, [sp, #0]
     7e6:	a81a      	add	r0, sp, #104	; 0x68
     7e8:	4669      	mov	r1, sp
     7ea:	3166      	adds	r1, #102	; 0x66
     7ec:	4a65      	ldr	r2, [pc, #404]	; (984 <gprs_send_data_log+0x294>)
     7ee:	ab0f      	add	r3, sp, #60	; 0x3c
     7f0:	47a0      	blx	r4
		
		sprintf(tempVar, "%.5f", entry.lng);
     7f2:	464a      	mov	r2, r9
     7f4:	6890      	ldr	r0, [r2, #8]
     7f6:	47d8      	blx	fp
     7f8:	1c02      	adds	r2, r0, #0
     7fa:	1c0b      	adds	r3, r1, #0
     7fc:	a80f      	add	r0, sp, #60	; 0x3c
     7fe:	4641      	mov	r1, r8
     800:	47b0      	blx	r6
		json_add_variable(send_string, &pos, "ln", tempVar, 0);
     802:	9700      	str	r7, [sp, #0]
     804:	a81a      	add	r0, sp, #104	; 0x68
     806:	4669      	mov	r1, sp
     808:	3166      	adds	r1, #102	; 0x66
     80a:	4a5f      	ldr	r2, [pc, #380]	; (988 <gprs_send_data_log+0x298>)
     80c:	ab0f      	add	r3, sp, #60	; 0x3c
     80e:	47a0      	blx	r4
		
		sprintf(tempVar, "%.1f", entry.speed);
     810:	4b5e      	ldr	r3, [pc, #376]	; (98c <gprs_send_data_log+0x29c>)
     812:	4698      	mov	r8, r3
     814:	464a      	mov	r2, r9
     816:	68d0      	ldr	r0, [r2, #12]
     818:	47d8      	blx	fp
     81a:	1c02      	adds	r2, r0, #0
     81c:	1c0b      	adds	r3, r1, #0
     81e:	a80f      	add	r0, sp, #60	; 0x3c
     820:	4641      	mov	r1, r8
     822:	47b0      	blx	r6
		json_add_variable(send_string, &pos, "s", tempVar, 0);
     824:	9700      	str	r7, [sp, #0]
     826:	a81a      	add	r0, sp, #104	; 0x68
     828:	4669      	mov	r1, sp
     82a:	3166      	adds	r1, #102	; 0x66
     82c:	4a58      	ldr	r2, [pc, #352]	; (990 <gprs_send_data_log+0x2a0>)
     82e:	ab0f      	add	r3, sp, #60	; 0x3c
     830:	47a0      	blx	r4
		
		sprintf(tempVar, "%d", entry.inclination);
     832:	464b      	mov	r3, r9
     834:	7c1a      	ldrb	r2, [r3, #16]
     836:	a80f      	add	r0, sp, #60	; 0x3c
     838:	4943      	ldr	r1, [pc, #268]	; (948 <gprs_send_data_log+0x258>)
     83a:	47b0      	blx	r6
		json_add_variable(send_string, &pos, "i", tempVar, 0);
     83c:	9700      	str	r7, [sp, #0]
     83e:	a81a      	add	r0, sp, #104	; 0x68
     840:	4669      	mov	r1, sp
     842:	3166      	adds	r1, #102	; 0x66
     844:	4a53      	ldr	r2, [pc, #332]	; (994 <gprs_send_data_log+0x2a4>)
     846:	ab0f      	add	r3, sp, #60	; 0x3c
     848:	47a0      	blx	r4
		
		sprintf(tempVar, "%.1f", entry.g_force);
     84a:	464a      	mov	r2, r9
     84c:	6950      	ldr	r0, [r2, #20]
     84e:	47d8      	blx	fp
     850:	1c02      	adds	r2, r0, #0
     852:	1c0b      	adds	r3, r1, #0
     854:	a80f      	add	r0, sp, #60	; 0x3c
     856:	4641      	mov	r1, r8
     858:	47b0      	blx	r6
		json_add_variable(send_string, &pos, "g", tempVar, 0);
     85a:	9700      	str	r7, [sp, #0]
     85c:	a81a      	add	r0, sp, #104	; 0x68
     85e:	4669      	mov	r1, sp
     860:	3166      	adds	r1, #102	; 0x66
     862:	4a4d      	ldr	r2, [pc, #308]	; (998 <gprs_send_data_log+0x2a8>)
     864:	ab0f      	add	r3, sp, #60	; 0x3c
     866:	47a0      	blx	r4
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
     868:	8828      	ldrh	r0, [r5, #0]
     86a:	1c43      	adds	r3, r0, #1
     86c:	802b      	strh	r3, [r5, #0]
     86e:	ab1a      	add	r3, sp, #104	; 0x68
     870:	1818      	adds	r0, r3, r0
     872:	494a      	ldr	r1, [pc, #296]	; (99c <gprs_send_data_log+0x2ac>)
     874:	2202      	movs	r2, #2
     876:	4b3a      	ldr	r3, [pc, #232]	; (960 <gprs_send_data_log+0x270>)
     878:	4798      	blx	r3
		sprintf(tempVar, "%.1f", entry.g_force);
		json_add_variable(send_string, &pos, "g", tempVar, 0);
		
		json_close_object(send_string, &pos);
		
		i++;
     87a:	4653      	mov	r3, sl
     87c:	3301      	adds	r3, #1
     87e:	b2db      	uxtb	r3, r3
     880:	469a      	mov	sl, r3
	
	json_add_variable(send_string, &pos, "Entries", '\0', 0);
	
	json_begin_array(send_string, &pos, 1);
	
	while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
     882:	2b28      	cmp	r3, #40	; 0x28
     884:	d008      	beq.n	898 <gprs_send_data_log+0x1a8>
     886:	4b2f      	ldr	r3, [pc, #188]	; (944 <gprs_send_data_log+0x254>)
     888:	4a36      	ldr	r2, [pc, #216]	; (964 <gprs_send_data_log+0x274>)
     88a:	5a9a      	ldrh	r2, [r3, r2]
     88c:	4936      	ldr	r1, [pc, #216]	; (968 <gprs_send_data_log+0x278>)
     88e:	5a5b      	ldrh	r3, [r3, r1]
     890:	b292      	uxth	r2, r2
     892:	429a      	cmp	r2, r3
     894:	d000      	beq.n	898 <gprs_send_data_log+0x1a8>
     896:	e769      	b.n	76c <gprs_send_data_log+0x7c>
static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
     898:	2266      	movs	r2, #102	; 0x66
     89a:	446a      	add	r2, sp
     89c:	8814      	ldrh	r4, [r2, #0]
     89e:	ab1a      	add	r3, sp, #104	; 0x68
     8a0:	1918      	adds	r0, r3, r4
     8a2:	493f      	ldr	r1, [pc, #252]	; (9a0 <gprs_send_data_log+0x2b0>)
     8a4:	2202      	movs	r2, #2
     8a6:	4d2e      	ldr	r5, [pc, #184]	; (960 <gprs_send_data_log+0x270>)
     8a8:	47a8      	blx	r5
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
     8aa:	1ca3      	adds	r3, r4, #2
     8ac:	2266      	movs	r2, #102	; 0x66
     8ae:	446a      	add	r2, sp
     8b0:	8013      	strh	r3, [r2, #0]
static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
     8b2:	1c60      	adds	r0, r4, #1
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
     8b4:	b280      	uxth	r0, r0
     8b6:	ab1a      	add	r3, sp, #104	; 0x68
     8b8:	1818      	adds	r0, r3, r0
     8ba:	4938      	ldr	r1, [pc, #224]	; (99c <gprs_send_data_log+0x2ac>)
     8bc:	2202      	movs	r2, #2
     8be:	47a8      	blx	r5
	
	// ONLY FOR DEBUG:
	char *completeString;
	volatile uint16_t len;
	completeString = &send_string;
	len = strlen(completeString);
     8c0:	a81a      	add	r0, sp, #104	; 0x68
     8c2:	4c38      	ldr	r4, [pc, #224]	; (9a4 <gprs_send_data_log+0x2b4>)
     8c4:	47a0      	blx	r4
     8c6:	b280      	uxth	r0, r0
     8c8:	466b      	mov	r3, sp
     8ca:	8758      	strh	r0, [r3, #58]	; 0x3a
	
	// TODO: Send post request to server:		
	command cmd;
	char cmd_name[25];
		
	sprintf(cmd_name, "AT+HTTPDATA=%d,30000", strlen(send_string));
     8cc:	a81a      	add	r0, sp, #104	; 0x68
     8ce:	47a0      	blx	r4
     8d0:	1c02      	adds	r2, r0, #0
     8d2:	a803      	add	r0, sp, #12
     8d4:	4934      	ldr	r1, [pc, #208]	; (9a8 <gprs_send_data_log+0x2b8>)
     8d6:	4b1d      	ldr	r3, [pc, #116]	; (94c <gprs_send_data_log+0x25c>)
     8d8:	4798      	blx	r3
	cmd.cmd = cmd_name;
     8da:	ab0a      	add	r3, sp, #40	; 0x28
	cmd.expected_response = "DOWNLOAD";
	cmd.callback_enabled = 0;
     8dc:	2200      	movs	r2, #0
     8de:	721a      	strb	r2, [r3, #8]
		
	sim808_send_command(cmd);
     8e0:	a803      	add	r0, sp, #12
     8e2:	4932      	ldr	r1, [pc, #200]	; (9ac <gprs_send_data_log+0x2bc>)
     8e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
     8e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
     8e8:	4c31      	ldr	r4, [pc, #196]	; (9b0 <gprs_send_data_log+0x2c0>)
     8ea:	47a0      	blx	r4
	if(sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL)) {
     8ec:	20fa      	movs	r0, #250	; 0xfa
     8ee:	0040      	lsls	r0, r0, #1
     8f0:	4b30      	ldr	r3, [pc, #192]	; (9b4 <gprs_send_data_log+0x2c4>)
     8f2:	4798      	blx	r3
     8f4:	2800      	cmp	r0, #0
     8f6:	d015      	beq.n	924 <gprs_send_data_log+0x234>
		printf(send_string);
     8f8:	a81a      	add	r0, sp, #104	; 0x68
     8fa:	4b2f      	ldr	r3, [pc, #188]	; (9b8 <gprs_send_data_log+0x2c8>)
     8fc:	4798      	blx	r3
		last_command.expected_response = "OK";
     8fe:	4b2f      	ldr	r3, [pc, #188]	; (9bc <gprs_send_data_log+0x2cc>)
     900:	4a2f      	ldr	r2, [pc, #188]	; (9c0 <gprs_send_data_log+0x2d0>)
     902:	605a      	str	r2, [r3, #4]
		last_command.callback_enabled = 1;
     904:	2201      	movs	r2, #1
     906:	721a      	strb	r2, [r3, #8]
		last_command.response_cb = SIM808_response_gprs_send_post_request;
     908:	4a2e      	ldr	r2, [pc, #184]	; (9c4 <gprs_send_data_log+0x2d4>)
     90a:	60da      	str	r2, [r3, #12]
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
     90c:	20fa      	movs	r0, #250	; 0xfa
     90e:	0040      	lsls	r0, r0, #1
     910:	4b28      	ldr	r3, [pc, #160]	; (9b4 <gprs_send_data_log+0x2c4>)
     912:	4798      	blx	r3
     914:	e006      	b.n	924 <gprs_send_data_log+0x234>
	
	json_begin_array(send_string, &pos, 1);
	
	while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
		
		entry = gprs_buf_temp_pull(&gprs_log_buf);
     916:	a813      	add	r0, sp, #76	; 0x4c
     918:	490a      	ldr	r1, [pc, #40]	; (944 <gprs_send_data_log+0x254>)
     91a:	4b14      	ldr	r3, [pc, #80]	; (96c <gprs_send_data_log+0x27c>)
     91c:	4798      	blx	r3
	
	char send_string[HTTP_PACKAGE_STRING_LENGTH];
	uint16_t pos = 0;
	log_entry entry;
	char tempVar[15];
	uint8_t i = 0;
     91e:	2200      	movs	r2, #0
     920:	4692      	mov	sl, r2
     922:	e737      	b.n	794 <gprs_send_data_log+0xa4>
		last_command.expected_response = "OK";
		last_command.callback_enabled = 1;
		last_command.response_cb = SIM808_response_gprs_send_post_request;
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
	}
}
     924:	4b28      	ldr	r3, [pc, #160]	; (9c8 <gprs_send_data_log+0x2d8>)
     926:	449d      	add	sp, r3
     928:	bc3c      	pop	{r2, r3, r4, r5}
     92a:	4690      	mov	r8, r2
     92c:	4699      	mov	r9, r3
     92e:	46a2      	mov	sl, r4
     930:	46ab      	mov	fp, r5
     932:	bdf0      	pop	{r4, r5, r6, r7, pc}
     934:	fffff3dc 	.word	0xfffff3dc
     938:	200005b8 	.word	0x200005b8
     93c:	00000bb8 	.word	0x00000bb8
     940:	0000346f 	.word	0x0000346f
     944:	20000ad8 	.word	0x20000ad8
     948:	0000968c 	.word	0x0000968c
     94c:	000035d5 	.word	0x000035d5
     950:	00009690 	.word	0x00009690
     954:	000005c5 	.word	0x000005c5
     958:	00009698 	.word	0x00009698
     95c:	000096a0 	.word	0x000096a0
     960:	0000345d 	.word	0x0000345d
     964:	000017fa 	.word	0x000017fa
     968:	000017fc 	.word	0x000017fc
     96c:	000006a9 	.word	0x000006a9
     970:	00009680 	.word	0x00009680
     974:	000096a4 	.word	0x000096a4
     978:	000096a8 	.word	0x000096a8
     97c:	000096ac 	.word	0x000096ac
     980:	00009485 	.word	0x00009485
     984:	000096b4 	.word	0x000096b4
     988:	000096b8 	.word	0x000096b8
     98c:	000096bc 	.word	0x000096bc
     990:	000096c4 	.word	0x000096c4
     994:	000096c8 	.word	0x000096c8
     998:	000096cc 	.word	0x000096cc
     99c:	000096d0 	.word	0x000096d0
     9a0:	000096d4 	.word	0x000096d4
     9a4:	00003655 	.word	0x00003655
     9a8:	000096d8 	.word	0x000096d8
     9ac:	000096f0 	.word	0x000096f0
     9b0:	00000f01 	.word	0x00000f01
     9b4:	00000fe5 	.word	0x00000fe5
     9b8:	00003481 	.word	0x00003481
     9bc:	200005cc 	.word	0x200005cc
     9c0:	000096fc 	.word	0x000096fc
     9c4:	00000a99 	.word	0x00000a99
     9c8:	00000c24 	.word	0x00000c24

000009cc <gps_utils_raw_data_to_send_buffer>:
 * Created: 2015-10-15 15:04:36
 *  Author: jiut0001
 */ 
#include "gps_utils.h"

void gps_utils_raw_data_to_send_buffer(data_log *send_buf) {
     9cc:	b530      	push	{r4, r5, lr}
     9ce:	b08b      	sub	sp, #44	; 0x2c
	log_entry entry;
	entry.time = gps_data.utc_time;
     9d0:	ab04      	add	r3, sp, #16
     9d2:	4a0c      	ldr	r2, [pc, #48]	; (a04 <gps_utils_raw_data_to_send_buffer+0x38>)
     9d4:	6890      	ldr	r0, [r2, #8]
	entry.lat = gps_data.lat;
     9d6:	6911      	ldr	r1, [r2, #16]
     9d8:	9105      	str	r1, [sp, #20]
	entry.lng = gps_data.lng;
     9da:	6954      	ldr	r4, [r2, #20]
     9dc:	9406      	str	r4, [sp, #24]
	entry.speed = gps_data.ground_speed;
     9de:	69d2      	ldr	r2, [r2, #28]
     9e0:	9207      	str	r2, [sp, #28]
	entry.inclination = 14;
     9e2:	220e      	movs	r2, #14
     9e4:	741a      	strb	r2, [r3, #16]
	entry.g_force = 2.21;
     9e6:	4a08      	ldr	r2, [pc, #32]	; (a08 <gps_utils_raw_data_to_send_buffer+0x3c>)
     9e8:	9209      	str	r2, [sp, #36]	; 0x24
	
	gprs_buf_push(entry, &gprs_log_buf);
     9ea:	4a08      	ldr	r2, [pc, #32]	; (a0c <gps_utils_raw_data_to_send_buffer+0x40>)
     9ec:	9202      	str	r2, [sp, #8]
     9ee:	aa08      	add	r2, sp, #32
     9f0:	4669      	mov	r1, sp
     9f2:	ca30      	ldmia	r2!, {r4, r5}
     9f4:	c130      	stmia	r1!, {r4, r5}
     9f6:	9905      	ldr	r1, [sp, #20]
     9f8:	9a06      	ldr	r2, [sp, #24]
     9fa:	9b07      	ldr	r3, [sp, #28]
     9fc:	4c04      	ldr	r4, [pc, #16]	; (a10 <gps_utils_raw_data_to_send_buffer+0x44>)
     9fe:	47a0      	blx	r4
}
     a00:	b00b      	add	sp, #44	; 0x2c
     a02:	bd30      	pop	{r4, r5, pc}
     a04:	20000a18 	.word	0x20000a18
     a08:	400d70a4 	.word	0x400d70a4
     a0c:	20000ad8 	.word	0x20000ad8
     a10:	0000065d 	.word	0x0000065d
     a14:	00000000 	.word	0x00000000

00000a18 <gps_utils_coord_to_dec>:

//Convert from ddmm.mmmm to decimal coordinates
float gps_utils_coord_to_dec(char* val) {
     a18:	b5f0      	push	{r4, r5, r6, r7, lr}
     a1a:	b083      	sub	sp, #12
     a1c:	af00      	add	r7, sp, #0
     a1e:	1c04      	adds	r4, r0, #0
	float o;

	char minutes[8];
	
	char *dotPointer;
	dotPointer = strchr(val, '.');
     a20:	212e      	movs	r1, #46	; 0x2e
     a22:	4b17      	ldr	r3, [pc, #92]	; (a80 <gps_utils_coord_to_dec+0x68>)
     a24:	4798      	blx	r3
	
	char degrees[dotPointer - val];
     a26:	1b06      	subs	r6, r0, r4
     a28:	1df3      	adds	r3, r6, #7
     a2a:	08db      	lsrs	r3, r3, #3
     a2c:	00db      	lsls	r3, r3, #3
     a2e:	466a      	mov	r2, sp
     a30:	1ad2      	subs	r2, r2, r3
     a32:	4695      	mov	sp, r2
	
	strncpy(minutes, dotPointer-2, 7);
     a34:	1e81      	subs	r1, r0, #2
     a36:	1c38      	adds	r0, r7, #0
     a38:	2207      	movs	r2, #7
     a3a:	4d12      	ldr	r5, [pc, #72]	; (a84 <gps_utils_coord_to_dec+0x6c>)
     a3c:	47a8      	blx	r5
	strncpy(degrees, val, (dotPointer - val - 2));
     a3e:	1eb2      	subs	r2, r6, #2
     a40:	4668      	mov	r0, sp
     a42:	1c21      	adds	r1, r4, #0
     a44:	47a8      	blx	r5
	
	o = atof(degrees) + (atof(minutes)/60.0);
     a46:	4668      	mov	r0, sp
     a48:	4e0f      	ldr	r6, [pc, #60]	; (a88 <gps_utils_coord_to_dec+0x70>)
     a4a:	47b0      	blx	r6
     a4c:	1c04      	adds	r4, r0, #0
     a4e:	1c0d      	adds	r5, r1, #0
     a50:	1c38      	adds	r0, r7, #0
     a52:	47b0      	blx	r6
     a54:	4b09      	ldr	r3, [pc, #36]	; (a7c <gps_utils_coord_to_dec+0x64>)
     a56:	4a08      	ldr	r2, [pc, #32]	; (a78 <gps_utils_coord_to_dec+0x60>)
     a58:	4e0c      	ldr	r6, [pc, #48]	; (a8c <gps_utils_coord_to_dec+0x74>)
     a5a:	47b0      	blx	r6
     a5c:	1c02      	adds	r2, r0, #0
     a5e:	1c0b      	adds	r3, r1, #0
     a60:	1c20      	adds	r0, r4, #0
     a62:	1c29      	adds	r1, r5, #0
     a64:	4c0a      	ldr	r4, [pc, #40]	; (a90 <gps_utils_coord_to_dec+0x78>)
     a66:	47a0      	blx	r4
     a68:	4b0a      	ldr	r3, [pc, #40]	; (a94 <gps_utils_coord_to_dec+0x7c>)
     a6a:	4798      	blx	r3
	
	return o;
     a6c:	46bd      	mov	sp, r7
     a6e:	b003      	add	sp, #12
     a70:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a72:	46c0      	nop			; (mov r8, r8)
     a74:	46c0      	nop			; (mov r8, r8)
     a76:	46c0      	nop			; (mov r8, r8)
     a78:	00000000 	.word	0x00000000
     a7c:	404e0000 	.word	0x404e0000
     a80:	00003619 	.word	0x00003619
     a84:	00003663 	.word	0x00003663
     a88:	000033f9 	.word	0x000033f9
     a8c:	00007edd 	.word	0x00007edd
     a90:	00007899 	.word	0x00007899
     a94:	00009529 	.word	0x00009529

00000a98 <SIM808_response_gprs_send_post_request>:
 * Created: 2015-10-15 13:12:52
 *  Author: jiut0001
 */ 
#include "response_actions.h"

void SIM808_response_gprs_send_post_request(volatile uint8_t success, volatile char *cmd) {
     a98:	b510      	push	{r4, lr}
     a9a:	b084      	sub	sp, #16
     a9c:	466b      	mov	r3, sp
     a9e:	71d8      	strb	r0, [r3, #7]
     aa0:	3307      	adds	r3, #7
	if(success == 1) {
     aa2:	781b      	ldrb	r3, [r3, #0]
     aa4:	2b01      	cmp	r3, #1
     aa6:	d111      	bne.n	acc <SIM808_response_gprs_send_post_request+0x34>
		sim808_send_command(CMD_GPRS_POST_REQ);	
     aa8:	4b09      	ldr	r3, [pc, #36]	; (ad0 <SIM808_response_gprs_send_post_request+0x38>)
     aaa:	6818      	ldr	r0, [r3, #0]
     aac:	6859      	ldr	r1, [r3, #4]
     aae:	689a      	ldr	r2, [r3, #8]
     ab0:	68db      	ldr	r3, [r3, #12]
     ab2:	4c08      	ldr	r4, [pc, #32]	; (ad4 <SIM808_response_gprs_send_post_request+0x3c>)
     ab4:	47a0      	blx	r4
		volatile uint8_t res = sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL); //Perhaps make asynchronous
     ab6:	20fa      	movs	r0, #250	; 0xfa
     ab8:	0040      	lsls	r0, r0, #1
     aba:	4b07      	ldr	r3, [pc, #28]	; (ad8 <SIM808_response_gprs_send_post_request+0x40>)
     abc:	4798      	blx	r3
     abe:	466b      	mov	r3, sp
     ac0:	73d8      	strb	r0, [r3, #15]
		last_command.callback_enabled = 1;
     ac2:	4b06      	ldr	r3, [pc, #24]	; (adc <SIM808_response_gprs_send_post_request+0x44>)
     ac4:	2201      	movs	r2, #1
     ac6:	721a      	strb	r2, [r3, #8]
		last_command.expected_response = "+HTTPACTION";
     ac8:	4a05      	ldr	r2, [pc, #20]	; (ae0 <SIM808_response_gprs_send_post_request+0x48>)
     aca:	605a      	str	r2, [r3, #4]
	}
}
     acc:	b004      	add	sp, #16
     ace:	bd10      	pop	{r4, pc}
     ad0:	20000ac8 	.word	0x20000ac8
     ad4:	00000f01 	.word	0x00000f01
     ad8:	00000fe5 	.word	0x00000fe5
     adc:	200005cc 	.word	0x200005cc
     ae0:	00009730 	.word	0x00009730

00000ae4 <SIM808_response_gprs_post>:

void SIM808_response_gprs_post(volatile uint8_t success, volatile char *cmd) {
     ae4:	b510      	push	{r4, lr}
     ae6:	b084      	sub	sp, #16
     ae8:	1c0c      	adds	r4, r1, #0
     aea:	466b      	mov	r3, sp
     aec:	71d8      	strb	r0, [r3, #7]
     aee:	3307      	adds	r3, #7
	if(success) {
     af0:	781b      	ldrb	r3, [r3, #0]
     af2:	2b00      	cmp	r3, #0
     af4:	d03b      	beq.n	b6e <SIM808_response_gprs_post+0x8a>
		if(strcmp(last_command.expected_response, "OK") == 0) {
     af6:	4b1f      	ldr	r3, [pc, #124]	; (b74 <SIM808_response_gprs_post+0x90>)
     af8:	6858      	ldr	r0, [r3, #4]
     afa:	491f      	ldr	r1, [pc, #124]	; (b78 <SIM808_response_gprs_post+0x94>)
     afc:	4b1f      	ldr	r3, [pc, #124]	; (b7c <SIM808_response_gprs_post+0x98>)
     afe:	4798      	blx	r3
     b00:	2800      	cmp	r0, #0
     b02:	d103      	bne.n	b0c <SIM808_response_gprs_post+0x28>
			last_command.expected_response = "+HTTPACTION";
     b04:	4a1e      	ldr	r2, [pc, #120]	; (b80 <SIM808_response_gprs_post+0x9c>)
     b06:	4b1b      	ldr	r3, [pc, #108]	; (b74 <SIM808_response_gprs_post+0x90>)
     b08:	605a      	str	r2, [r3, #4]
     b0a:	e030      	b.n	b6e <SIM808_response_gprs_post+0x8a>
		}
		else {	
			
			// Enable gps communication if transfer complete.
			if(gprs_log_buf.temp_tail == gprs_log_buf.head) {	
     b0c:	4b1d      	ldr	r3, [pc, #116]	; (b84 <SIM808_response_gprs_post+0xa0>)
     b0e:	4a1e      	ldr	r2, [pc, #120]	; (b88 <SIM808_response_gprs_post+0xa4>)
     b10:	5a9a      	ldrh	r2, [r3, r2]
     b12:	491e      	ldr	r1, [pc, #120]	; (b8c <SIM808_response_gprs_post+0xa8>)
     b14:	5a5b      	ldrh	r3, [r3, r1]
     b16:	b292      	uxth	r2, r2
     b18:	429a      	cmp	r2, r3
     b1a:	d102      	bne.n	b22 <SIM808_response_gprs_post+0x3e>
				gps_logging_enabled = 1;	
     b1c:	2201      	movs	r2, #1
     b1e:	4b1c      	ldr	r3, [pc, #112]	; (b90 <SIM808_response_gprs_post+0xac>)
     b20:	701a      	strb	r2, [r3, #0]
			}
			
			volatile uint8_t len = strlen(cmd);
     b22:	1c20      	adds	r0, r4, #0
     b24:	4b1b      	ldr	r3, [pc, #108]	; (b94 <SIM808_response_gprs_post+0xb0>)
     b26:	4798      	blx	r3
     b28:	b2c0      	uxtb	r0, r0
     b2a:	466b      	mov	r3, sp
     b2c:	73d8      	strb	r0, [r3, #15]
			char *errorCodeString = cmd+15;		// Beginning of error code
			*(errorCodeString+3) = '\0';		// Close string after error code
     b2e:	2300      	movs	r3, #0
     b30:	74a3      	strb	r3, [r4, #18]
			if(gprs_log_buf.temp_tail == gprs_log_buf.head) {	
				gps_logging_enabled = 1;	
			}
			
			volatile uint8_t len = strlen(cmd);
			char *errorCodeString = cmd+15;		// Beginning of error code
     b32:	1c20      	adds	r0, r4, #0
     b34:	300f      	adds	r0, #15
			*(errorCodeString+3) = '\0';		// Close string after error code
			
			// Bttre att jmfra strngvrdet prestandamssigt?
			uint16_t errorCode = atoi(errorCodeString);	
     b36:	4b18      	ldr	r3, [pc, #96]	; (b98 <SIM808_response_gprs_post+0xb4>)
     b38:	4798      	blx	r3
			
			//SKA VARA 200
			if(errorCode == 400) {
     b3a:	b280      	uxth	r0, r0
     b3c:	23c8      	movs	r3, #200	; 0xc8
     b3e:	005b      	lsls	r3, r3, #1
     b40:	4298      	cmp	r0, r3
     b42:	d10e      	bne.n	b62 <SIM808_response_gprs_post+0x7e>
				//Success
				gprs_log_buf.tail = gprs_log_buf.temp_tail;
     b44:	4b0f      	ldr	r3, [pc, #60]	; (b84 <SIM808_response_gprs_post+0xa0>)
     b46:	4a10      	ldr	r2, [pc, #64]	; (b88 <SIM808_response_gprs_post+0xa4>)
     b48:	5a98      	ldrh	r0, [r3, r2]
     b4a:	b280      	uxth	r0, r0
     b4c:	4913      	ldr	r1, [pc, #76]	; (b9c <SIM808_response_gprs_post+0xb8>)
     b4e:	5258      	strh	r0, [r3, r1]
				
				//Continue sending remaining packages if any
				if(gprs_log_buf.temp_tail != gprs_log_buf.head) {
     b50:	5a9a      	ldrh	r2, [r3, r2]
     b52:	490e      	ldr	r1, [pc, #56]	; (b8c <SIM808_response_gprs_post+0xa8>)
     b54:	5a5b      	ldrh	r3, [r3, r1]
     b56:	b292      	uxth	r2, r2
     b58:	429a      	cmp	r2, r3
     b5a:	d008      	beq.n	b6e <SIM808_response_gprs_post+0x8a>
					gprs_send_data_log();
     b5c:	4b10      	ldr	r3, [pc, #64]	; (ba0 <SIM808_response_gprs_post+0xbc>)
     b5e:	4798      	blx	r3
     b60:	e005      	b.n	b6e <SIM808_response_gprs_post+0x8a>
				}
				
			}
			else {
				//Fail
				 gprs_log_buf.temp_tail = gprs_log_buf.tail;
     b62:	4b08      	ldr	r3, [pc, #32]	; (b84 <SIM808_response_gprs_post+0xa0>)
     b64:	4a0d      	ldr	r2, [pc, #52]	; (b9c <SIM808_response_gprs_post+0xb8>)
     b66:	5a99      	ldrh	r1, [r3, r2]
     b68:	b289      	uxth	r1, r1
     b6a:	4a07      	ldr	r2, [pc, #28]	; (b88 <SIM808_response_gprs_post+0xa4>)
     b6c:	5299      	strh	r1, [r3, r2]
			}
		}
	}
}
     b6e:	b004      	add	sp, #16
     b70:	bd10      	pop	{r4, pc}
     b72:	46c0      	nop			; (mov r8, r8)
     b74:	200005cc 	.word	0x200005cc
     b78:	000096fc 	.word	0x000096fc
     b7c:	00003631 	.word	0x00003631
     b80:	00009730 	.word	0x00009730
     b84:	20000ad8 	.word	0x20000ad8
     b88:	000017fc 	.word	0x000017fc
     b8c:	000017fa 	.word	0x000017fa
     b90:	200005b8 	.word	0x200005b8
     b94:	00003655 	.word	0x00003655
     b98:	00003403 	.word	0x00003403
     b9c:	000017fe 	.word	0x000017fe
     ba0:	000006f1 	.word	0x000006f1

00000ba4 <SIM808_response_gprs_get>:

void SIM808_response_gprs_get(volatile uint8_t success, volatile char *cmd) {
     ba4:	b082      	sub	sp, #8
     ba6:	466b      	mov	r3, sp
     ba8:	71d8      	strb	r0, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
     baa:	4a02      	ldr	r2, [pc, #8]	; (bb4 <SIM808_response_gprs_get+0x10>)
     bac:	4b02      	ldr	r3, [pc, #8]	; (bb8 <SIM808_response_gprs_get+0x14>)
     bae:	605a      	str	r2, [r3, #4]
}
     bb0:	b002      	add	sp, #8
     bb2:	4770      	bx	lr
     bb4:	00009730 	.word	0x00009730
     bb8:	200005cc 	.word	0x200005cc

00000bbc <SIM808_response_gps_data>:

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
     bbc:	b570      	push	{r4, r5, r6, lr}
     bbe:	b086      	sub	sp, #24
     bc0:	1c0c      	adds	r4, r1, #0
     bc2:	466b      	mov	r3, sp
     bc4:	71d8      	strb	r0, [r3, #7]
	
	volatile uint8_t testVar = success;
     bc6:	79d9      	ldrb	r1, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
}

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
     bc8:	3307      	adds	r3, #7
	
	volatile uint8_t testVar = success;
     bca:	b2c9      	uxtb	r1, r1
     bcc:	466a      	mov	r2, sp
     bce:	75d1      	strb	r1, [r2, #23]
	testVar = success;
     bd0:	781b      	ldrb	r3, [r3, #0]
     bd2:	b2db      	uxtb	r3, r3
     bd4:	75d3      	strb	r3, [r2, #23]
	
	volatile char *comma;
	volatile char *position;
	char field[15];
	
	comma = strchr (cmd, ',');
     bd6:	1c20      	adds	r0, r4, #0
     bd8:	212c      	movs	r1, #44	; 0x2c
     bda:	4b3e      	ldr	r3, [pc, #248]	; (cd4 <SIM808_response_gps_data+0x118>)
     bdc:	4798      	blx	r3
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
     bde:	2800      	cmp	r0, #0
     be0:	d06e      	beq.n	cc0 <SIM808_response_gps_data+0x104>
	char field[15];
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
     be2:	2500      	movs	r5, #0
		// Add a NULL to the end of the string
		field[i] = '\0';
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
     be4:	4e3c      	ldr	r6, [pc, #240]	; (cd8 <SIM808_response_gps_data+0x11c>)
     be6:	e066      	b.n	cb6 <SIM808_response_gps_data+0xfa>
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
			field[i] = *position;
     be8:	7819      	ldrb	r1, [r3, #0]
     bea:	7011      	strb	r1, [r2, #0]
			i++;
			position++;
     bec:	3301      	adds	r3, #1
     bee:	3201      	adds	r2, #1
	
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
     bf0:	4283      	cmp	r3, r0
     bf2:	d1f9      	bne.n	be8 <SIM808_response_gps_data+0x2c>
     bf4:	1b01      	subs	r1, r0, r4
     bf6:	1c04      	adds	r4, r0, #0
     bf8:	e000      	b.n	bfc <SIM808_response_gps_data+0x40>
     bfa:	2100      	movs	r1, #0
			i++;
			position++;
		}
		
		// Add a NULL to the end of the string
		field[i] = '\0';
     bfc:	2200      	movs	r2, #0
     bfe:	ab02      	add	r3, sp, #8
     c00:	545a      	strb	r2, [r3, r1]
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
     c02:	2d0b      	cmp	r5, #11
     c04:	d84e      	bhi.n	ca4 <SIM808_response_gps_data+0xe8>
     c06:	00ab      	lsls	r3, r5, #2
     c08:	58f3      	ldr	r3, [r6, r3]
     c0a:	469f      	mov	pc, r3
			case 1:
			gps_data.utc_time = atoi(field);
     c0c:	a802      	add	r0, sp, #8
     c0e:	4b33      	ldr	r3, [pc, #204]	; (cdc <SIM808_response_gps_data+0x120>)
     c10:	4798      	blx	r3
     c12:	4b33      	ldr	r3, [pc, #204]	; (ce0 <SIM808_response_gps_data+0x124>)
     c14:	6098      	str	r0, [r3, #8]
			break;
     c16:	e045      	b.n	ca4 <SIM808_response_gps_data+0xe8>
			case 2:
			gps_data.status = field[0];
     c18:	ab02      	add	r3, sp, #8
     c1a:	781a      	ldrb	r2, [r3, #0]
     c1c:	4b30      	ldr	r3, [pc, #192]	; (ce0 <SIM808_response_gps_data+0x124>)
     c1e:	731a      	strb	r2, [r3, #12]
			break;
     c20:	e040      	b.n	ca4 <SIM808_response_gps_data+0xe8>
			case 3:
			if(gps_data.status != 'V') {
     c22:	4b2f      	ldr	r3, [pc, #188]	; (ce0 <SIM808_response_gps_data+0x124>)
     c24:	7b1b      	ldrb	r3, [r3, #12]
     c26:	2b56      	cmp	r3, #86	; 0x56
     c28:	d005      	beq.n	c36 <SIM808_response_gps_data+0x7a>
				gps_data.lat = gps_utils_coord_to_dec(field);
     c2a:	a802      	add	r0, sp, #8
     c2c:	4b2d      	ldr	r3, [pc, #180]	; (ce4 <SIM808_response_gps_data+0x128>)
     c2e:	4798      	blx	r3
     c30:	4b2b      	ldr	r3, [pc, #172]	; (ce0 <SIM808_response_gps_data+0x124>)
     c32:	6118      	str	r0, [r3, #16]
     c34:	e036      	b.n	ca4 <SIM808_response_gps_data+0xe8>
			}
			else {
				gps_data.lat = 0;
     c36:	2200      	movs	r2, #0
     c38:	4b29      	ldr	r3, [pc, #164]	; (ce0 <SIM808_response_gps_data+0x124>)
     c3a:	611a      	str	r2, [r3, #16]
     c3c:	e032      	b.n	ca4 <SIM808_response_gps_data+0xe8>
			}
			break;
			case 4:
			gps_data.ns_indicator = field[0];
     c3e:	ab02      	add	r3, sp, #8
     c40:	781a      	ldrb	r2, [r3, #0]
     c42:	4b27      	ldr	r3, [pc, #156]	; (ce0 <SIM808_response_gps_data+0x124>)
     c44:	761a      	strb	r2, [r3, #24]
			break;
     c46:	e02d      	b.n	ca4 <SIM808_response_gps_data+0xe8>
			case 5:
			if(gps_data.status != 'V') {
     c48:	4b25      	ldr	r3, [pc, #148]	; (ce0 <SIM808_response_gps_data+0x124>)
     c4a:	7b1b      	ldrb	r3, [r3, #12]
     c4c:	2b56      	cmp	r3, #86	; 0x56
     c4e:	d005      	beq.n	c5c <SIM808_response_gps_data+0xa0>
				gps_data.lng = gps_utils_coord_to_dec(field);
     c50:	a802      	add	r0, sp, #8
     c52:	4b24      	ldr	r3, [pc, #144]	; (ce4 <SIM808_response_gps_data+0x128>)
     c54:	4798      	blx	r3
     c56:	4b22      	ldr	r3, [pc, #136]	; (ce0 <SIM808_response_gps_data+0x124>)
     c58:	6158      	str	r0, [r3, #20]
     c5a:	e023      	b.n	ca4 <SIM808_response_gps_data+0xe8>
			}
			else {
				gps_data.lng = 0;
     c5c:	2200      	movs	r2, #0
     c5e:	4b20      	ldr	r3, [pc, #128]	; (ce0 <SIM808_response_gps_data+0x124>)
     c60:	615a      	str	r2, [r3, #20]
     c62:	e01f      	b.n	ca4 <SIM808_response_gps_data+0xe8>
			}
			break;
			case 6:
			gps_data.ew_indicator = field[0];
     c64:	ab02      	add	r3, sp, #8
     c66:	781a      	ldrb	r2, [r3, #0]
     c68:	4b1d      	ldr	r3, [pc, #116]	; (ce0 <SIM808_response_gps_data+0x124>)
     c6a:	765a      	strb	r2, [r3, #25]
			break;
     c6c:	e01a      	b.n	ca4 <SIM808_response_gps_data+0xe8>
			case 7:
			gps_data.ground_speed = atof(field);
     c6e:	a802      	add	r0, sp, #8
     c70:	4b1d      	ldr	r3, [pc, #116]	; (ce8 <SIM808_response_gps_data+0x12c>)
     c72:	4798      	blx	r3
     c74:	4b1d      	ldr	r3, [pc, #116]	; (cec <SIM808_response_gps_data+0x130>)
     c76:	4798      	blx	r3
     c78:	4b19      	ldr	r3, [pc, #100]	; (ce0 <SIM808_response_gps_data+0x124>)
     c7a:	61d8      	str	r0, [r3, #28]
			break;
     c7c:	e012      	b.n	ca4 <SIM808_response_gps_data+0xe8>
			case 8:
			gps_data.ground_course = atof(field);
     c7e:	a802      	add	r0, sp, #8
     c80:	4b19      	ldr	r3, [pc, #100]	; (ce8 <SIM808_response_gps_data+0x12c>)
     c82:	4798      	blx	r3
     c84:	4b19      	ldr	r3, [pc, #100]	; (cec <SIM808_response_gps_data+0x130>)
     c86:	4798      	blx	r3
     c88:	4b15      	ldr	r3, [pc, #84]	; (ce0 <SIM808_response_gps_data+0x124>)
     c8a:	6218      	str	r0, [r3, #32]
			break;
     c8c:	e00a      	b.n	ca4 <SIM808_response_gps_data+0xe8>
			case 9:
			gps_data.date = atoi(field);
     c8e:	a802      	add	r0, sp, #8
     c90:	4912      	ldr	r1, [pc, #72]	; (cdc <SIM808_response_gps_data+0x120>)
     c92:	4788      	blx	r1
     c94:	4b12      	ldr	r3, [pc, #72]	; (ce0 <SIM808_response_gps_data+0x124>)
     c96:	6258      	str	r0, [r3, #36]	; 0x24
			break;
     c98:	e004      	b.n	ca4 <SIM808_response_gps_data+0xe8>
			case 10:

			break;
			case 11:
			gps_data.mode = field[0];
     c9a:	ab02      	add	r3, sp, #8
     c9c:	781a      	ldrb	r2, [r3, #0]
     c9e:	2328      	movs	r3, #40	; 0x28
     ca0:	490f      	ldr	r1, [pc, #60]	; (ce0 <SIM808_response_gps_data+0x124>)
     ca2:	54ca      	strb	r2, [r1, r3]
			default:
			break;
		}

		// Position is now the comma, skip it past
		position++;
     ca4:	3401      	adds	r4, #1
		j++;
     ca6:	3501      	adds	r5, #1
     ca8:	b2ed      	uxtb	r5, r5
		comma = strchr (position, ',');
     caa:	1c20      	adds	r0, r4, #0
     cac:	212c      	movs	r1, #44	; 0x2c
     cae:	4b09      	ldr	r3, [pc, #36]	; (cd4 <SIM808_response_gps_data+0x118>)
     cb0:	4798      	blx	r3
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
     cb2:	2800      	cmp	r0, #0
     cb4:	d004      	beq.n	cc0 <SIM808_response_gps_data+0x104>
		int i = 0;

		while (position < comma) {
     cb6:	4284      	cmp	r4, r0
     cb8:	d29f      	bcs.n	bfa <SIM808_response_gps_data+0x3e>
     cba:	aa02      	add	r2, sp, #8
     cbc:	1c23      	adds	r3, r4, #0
     cbe:	e793      	b.n	be8 <SIM808_response_gps_data+0x2c>
		comma = strchr (position, ',');
	}
	
	//Commented for debug only
	//if(gps_data.status == 'A') {
		gps_utils_raw_data_to_send_buffer(&gprs_log_buf);
     cc0:	480b      	ldr	r0, [pc, #44]	; (cf0 <SIM808_response_gps_data+0x134>)
     cc2:	4b0c      	ldr	r3, [pc, #48]	; (cf4 <SIM808_response_gps_data+0x138>)
     cc4:	4798      	blx	r3
		gps_counter++;
     cc6:	4b0c      	ldr	r3, [pc, #48]	; (cf8 <SIM808_response_gps_data+0x13c>)
     cc8:	781a      	ldrb	r2, [r3, #0]
     cca:	3201      	adds	r2, #1
     ccc:	701a      	strb	r2, [r3, #0]
	//}
}
     cce:	b006      	add	sp, #24
     cd0:	bd70      	pop	{r4, r5, r6, pc}
     cd2:	46c0      	nop			; (mov r8, r8)
     cd4:	00003619 	.word	0x00003619
     cd8:	00009700 	.word	0x00009700
     cdc:	00003403 	.word	0x00003403
     ce0:	20000a18 	.word	0x20000a18
     ce4:	00000a19 	.word	0x00000a19
     ce8:	000033f9 	.word	0x000033f9
     cec:	00009529 	.word	0x00009529
     cf0:	20000ad8 	.word	0x20000ad8
     cf4:	000009cd 	.word	0x000009cd
     cf8:	20000122 	.word	0x20000122

00000cfc <rtc_match_callback>:
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
	rtc_calendar_enable(&rtc_instance);
}
//Callback function:
 void rtc_match_callback(void)
{
     cfc:	b538      	push	{r3, r4, r5, lr}
	
	/* Set new alarm in alarm_interval_sec seconds */
	static struct rtc_calendar_alarm_time alarm;
	rtc_calendar_get_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
     cfe:	4d0d      	ldr	r5, [pc, #52]	; (d34 <rtc_match_callback+0x38>)
     d00:	4c0d      	ldr	r4, [pc, #52]	; (d38 <rtc_match_callback+0x3c>)
     d02:	1c28      	adds	r0, r5, #0
     d04:	1c21      	adds	r1, r4, #0
     d06:	2200      	movs	r2, #0
     d08:	4b0c      	ldr	r3, [pc, #48]	; (d3c <rtc_match_callback+0x40>)
     d0a:	4798      	blx	r3
	//Disable updating mask
	alarm.mask = RTC_LIB_SKIP_MASK_MASK;
     d0c:	2307      	movs	r3, #7
     d0e:	7223      	strb	r3, [r4, #8]
	alarm.time.second += alarm_interval_sec;
     d10:	7820      	ldrb	r0, [r4, #0]
     d12:	3001      	adds	r0, #1
	alarm.time.second = alarm.time.second % 60;
     d14:	b2c0      	uxtb	r0, r0
     d16:	213c      	movs	r1, #60	; 0x3c
     d18:	4b09      	ldr	r3, [pc, #36]	; (d40 <rtc_match_callback+0x44>)
     d1a:	4798      	blx	r3
     d1c:	7021      	strb	r1, [r4, #0]
	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
     d1e:	1c28      	adds	r0, r5, #0
     d20:	1c21      	adds	r1, r4, #0
     d22:	2200      	movs	r2, #0
     d24:	4b07      	ldr	r3, [pc, #28]	; (d44 <rtc_match_callback+0x48>)
     d26:	4798      	blx	r3
	
	if (*external_callback_func)
     d28:	4b07      	ldr	r3, [pc, #28]	; (d48 <rtc_match_callback+0x4c>)
     d2a:	681b      	ldr	r3, [r3, #0]
     d2c:	2b00      	cmp	r3, #0
     d2e:	d000      	beq.n	d32 <rtc_match_callback+0x36>
	{
		external_callback_func();
     d30:	4798      	blx	r3
	
	//get and print time
// 	struct rtc_calendar_time test;
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan r %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}
     d32:	bd38      	pop	{r3, r4, r5, pc}
     d34:	2000237c 	.word	0x2000237c
     d38:	200000d0 	.word	0x200000d0
     d3c:	00000425 	.word	0x00000425
     d40:	000076c1 	.word	0x000076c1
     d44:	0000035d 	.word	0x0000035d
     d48:	20002390 	.word	0x20002390

00000d4c <configure_rtc_calendar>:

//container for callback to application
void(*external_callback_func)(void);

 void configure_rtc_calendar(void)
{
     d4c:	b510      	push	{r4, lr}
     d4e:	b086      	sub	sp, #24
	/* Initialize and set time structure to default. */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
     d50:	aa01      	add	r2, sp, #4
     d52:	23a0      	movs	r3, #160	; 0xa0
     d54:	011b      	lsls	r3, r3, #4
     d56:	8013      	strh	r3, [r2, #0]
	config->clear_on_match      = false;
     d58:	2300      	movs	r3, #0
     d5a:	7093      	strb	r3, [r2, #2]
	config->continuously_update = false;
     d5c:	70d3      	strb	r3, [r2, #3]
	config->clock_24h           = false;
     d5e:	7113      	strb	r3, [r2, #4]
	config->year_init_value     = 2000;
     d60:	21fa      	movs	r1, #250	; 0xfa
     d62:	00c9      	lsls	r1, r1, #3
     d64:	80d1      	strh	r1, [r2, #6]
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		config->alarm[i].time = time;
     d66:	a803      	add	r0, sp, #12
     d68:	7003      	strb	r3, [r0, #0]
     d6a:	4668      	mov	r0, sp
     d6c:	7343      	strb	r3, [r0, #13]
     d6e:	4668      	mov	r0, sp
     d70:	7383      	strb	r3, [r0, #14]
     d72:	4668      	mov	r0, sp
     d74:	73c3      	strb	r3, [r0, #15]
     d76:	2301      	movs	r3, #1
     d78:	a804      	add	r0, sp, #16
     d7a:	7003      	strb	r3, [r0, #0]
     d7c:	4668      	mov	r0, sp
     d7e:	7443      	strb	r3, [r0, #17]
     d80:	466b      	mov	r3, sp
     d82:	8259      	strh	r1, [r3, #18]
		config->alarm[i].mask = RTC_CALENDAR_ALARM_MASK_YEAR;
     d84:	2306      	movs	r3, #6
     d86:	7413      	strb	r3, [r2, #16]
	/* Initialize RTC in calendar mode. */
	struct rtc_calendar_config config_rtc_calendar2;
	rtc_calendar_get_config_defaults(&config_rtc_calendar2);
	
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
     d88:	4c09      	ldr	r4, [pc, #36]	; (db0 <configure_rtc_calendar+0x64>)
     d8a:	1c20      	adds	r0, r4, #0
     d8c:	4909      	ldr	r1, [pc, #36]	; (db4 <configure_rtc_calendar+0x68>)
     d8e:	4b0a      	ldr	r3, [pc, #40]	; (db8 <configure_rtc_calendar+0x6c>)
     d90:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     d92:	6821      	ldr	r1, [r4, #0]
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     d94:	2208      	movs	r2, #8
     d96:	4b09      	ldr	r3, [pc, #36]	; (dbc <configure_rtc_calendar+0x70>)
     d98:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     d9a:	6822      	ldr	r2, [r4, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     d9c:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     d9e:	b25b      	sxtb	r3, r3
     da0:	2b00      	cmp	r3, #0
     da2:	dbfb      	blt.n	d9c <configure_rtc_calendar+0x50>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_ENABLE;
     da4:	880a      	ldrh	r2, [r1, #0]
     da6:	2302      	movs	r3, #2
     da8:	4313      	orrs	r3, r2
     daa:	800b      	strh	r3, [r1, #0]
	rtc_calendar_enable(&rtc_instance);
}
     dac:	b006      	add	sp, #24
     dae:	bd10      	pop	{r4, pc}
     db0:	2000237c 	.word	0x2000237c
     db4:	40001400 	.word	0x40001400
     db8:	00000391 	.word	0x00000391
     dbc:	e000e100 	.word	0xe000e100

00000dc0 <configure_rtc_callbacks>:
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan r %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}

 void configure_rtc_callbacks( void(*callback_func)(void))
{
     dc0:	b510      	push	{r4, lr}
	external_callback_func = callback_func;
     dc2:	4b06      	ldr	r3, [pc, #24]	; (ddc <configure_rtc_callbacks+0x1c>)
     dc4:	6018      	str	r0, [r3, #0]
	rtc_calendar_register_callback(	&rtc_instance, rtc_match_callback, RTC_CALENDAR_CALLBACK_ALARM_0);
     dc6:	4c06      	ldr	r4, [pc, #24]	; (de0 <configure_rtc_callbacks+0x20>)
     dc8:	1c20      	adds	r0, r4, #0
     dca:	4906      	ldr	r1, [pc, #24]	; (de4 <configure_rtc_callbacks+0x24>)
     dcc:	2200      	movs	r2, #0
     dce:	4b06      	ldr	r3, [pc, #24]	; (de8 <configure_rtc_callbacks+0x28>)
     dd0:	4798      	blx	r3
	rtc_calendar_enable_callback(&rtc_instance, RTC_CALENDAR_CALLBACK_ALARM_0);
     dd2:	1c20      	adds	r0, r4, #0
     dd4:	2100      	movs	r1, #0
     dd6:	4b05      	ldr	r3, [pc, #20]	; (dec <configure_rtc_callbacks+0x2c>)
     dd8:	4798      	blx	r3
}
     dda:	bd10      	pop	{r4, pc}
     ddc:	20002390 	.word	0x20002390
     de0:	2000237c 	.word	0x2000237c
     de4:	00000cfd 	.word	0x00000cfd
     de8:	0000044d 	.word	0x0000044d
     dec:	0000046d 	.word	0x0000046d

00000df0 <rtc_simple_configuration>:

//Set RTC from arguments and do cleanup relevant to this project
void rtc_simple_configuration(uint8_t interval, void(*callback_func)(void))
{
     df0:	b570      	push	{r4, r5, r6, lr}
     df2:	b086      	sub	sp, #24
     df4:	1c0d      	adds	r5, r1, #0
 * \param[out] time  Time structure to initialize.
 */
static inline void rtc_calendar_get_time_defaults(
		struct rtc_calendar_time *const time)
{
	time->second = 0;
     df6:	ac04      	add	r4, sp, #16
     df8:	2300      	movs	r3, #0
     dfa:	7023      	strb	r3, [r4, #0]
	time->minute = 0;
     dfc:	7063      	strb	r3, [r4, #1]
	time->hour   = 0;
     dfe:	70a3      	strb	r3, [r4, #2]
	time->pm     = 0;
     e00:	70e3      	strb	r3, [r4, #3]
	time->day 	 = 1;
     e02:	2601      	movs	r6, #1
     e04:	7126      	strb	r6, [r4, #4]
	//Set up RTC
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);
	time.year = 2015;
     e06:	4b0c      	ldr	r3, [pc, #48]	; (e38 <rtc_simple_configuration+0x48>)
     e08:	80e3      	strh	r3, [r4, #6]
	time.month = 10;
     e0a:	230a      	movs	r3, #10
     e0c:	7163      	strb	r3, [r4, #5]
	time.day = 1;
	time.hour = 0;
	time.minute = 0;
	time.second = 0;
	/* Configure and enable RTC */
	configure_rtc_calendar();
     e0e:	4b0b      	ldr	r3, [pc, #44]	; (e3c <rtc_simple_configuration+0x4c>)
     e10:	4798      	blx	r3
	/* Configure and enable callback */
	configure_rtc_callbacks(callback_func);
     e12:	1c28      	adds	r0, r5, #0
     e14:	4b0a      	ldr	r3, [pc, #40]	; (e40 <rtc_simple_configuration+0x50>)
     e16:	4798      	blx	r3
	/* Set current time. */
	rtc_calendar_set_time(&rtc_instance, &time);
     e18:	4d0a      	ldr	r5, [pc, #40]	; (e44 <rtc_simple_configuration+0x54>)
     e1a:	1c28      	adds	r0, r5, #0
     e1c:	1c21      	adds	r1, r4, #0
     e1e:	4b0a      	ldr	r3, [pc, #40]	; (e48 <rtc_simple_configuration+0x58>)
     e20:	4798      	blx	r3
	struct rtc_calendar_alarm_time alarm;
	
	alarm.time = time;
     e22:	a901      	add	r1, sp, #4
     e24:	1c0b      	adds	r3, r1, #0
     e26:	cc05      	ldmia	r4!, {r0, r2}
     e28:	c305      	stmia	r3!, {r0, r2}
	alarm.mask = RTC_CALENDAR_ALARM_MASK_SEC;	//Match only on seconds
     e2a:	720e      	strb	r6, [r1, #8]
	
	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);	
     e2c:	1c28      	adds	r0, r5, #0
     e2e:	2200      	movs	r2, #0
     e30:	4b06      	ldr	r3, [pc, #24]	; (e4c <rtc_simple_configuration+0x5c>)
     e32:	4798      	blx	r3
     e34:	b006      	add	sp, #24
     e36:	bd70      	pop	{r4, r5, r6, pc}
     e38:	000007df 	.word	0x000007df
     e3c:	00000d4d 	.word	0x00000d4d
     e40:	00000dc1 	.word	0x00000dc1
     e44:	2000237c 	.word	0x2000237c
     e48:	00000345 	.word	0x00000345
     e4c:	0000035d 	.word	0x0000035d

00000e50 <usart_write_callback>:
}

void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}
     e50:	4770      	bx	lr
     e52:	46c0      	nop			; (mov r8, r8)

00000e54 <usart_read_callback>:
	
	return result;
}

void usart_read_callback(struct usart_module *const usart_module)
{
     e54:	b508      	push	{r3, lr}
	if(incoming_byte[0] == '\n') {
     e56:	4b15      	ldr	r3, [pc, #84]	; (eac <usart_read_callback+0x58>)
     e58:	781b      	ldrb	r3, [r3, #0]
     e5a:	2b0a      	cmp	r3, #10
     e5c:	d10f      	bne.n	e7e <usart_read_callback+0x2a>
		if(SIM808_buf.position > 1) {
     e5e:	2380      	movs	r3, #128	; 0x80
     e60:	4a13      	ldr	r2, [pc, #76]	; (eb0 <usart_read_callback+0x5c>)
     e62:	5cd3      	ldrb	r3, [r2, r3]
     e64:	b2db      	uxtb	r3, r3
     e66:	2b01      	cmp	r3, #1
     e68:	d919      	bls.n	e9e <usart_read_callback+0x4a>
			SIM808_buf.command[SIM808_buf.position] = '\0';
     e6a:	1c13      	adds	r3, r2, #0
     e6c:	2280      	movs	r2, #128	; 0x80
     e6e:	5c9a      	ldrb	r2, [r3, r2]
     e70:	b2d2      	uxtb	r2, r2
     e72:	2100      	movs	r1, #0
     e74:	5499      	strb	r1, [r3, r2]
			SIM808_buf.available = 1;
     e76:	2101      	movs	r1, #1
     e78:	2281      	movs	r2, #129	; 0x81
     e7a:	5499      	strb	r1, [r3, r2]
     e7c:	e00f      	b.n	e9e <usart_read_callback+0x4a>
		}
	}
	else if(incoming_byte[0] != '\r'){
     e7e:	4b0b      	ldr	r3, [pc, #44]	; (eac <usart_read_callback+0x58>)
     e80:	781b      	ldrb	r3, [r3, #0]
     e82:	2b0d      	cmp	r3, #13
     e84:	d00b      	beq.n	e9e <usart_read_callback+0x4a>
		SIM808_buf.command[SIM808_buf.position] = incoming_byte[0];
     e86:	4b0a      	ldr	r3, [pc, #40]	; (eb0 <usart_read_callback+0x5c>)
     e88:	2280      	movs	r2, #128	; 0x80
     e8a:	5c99      	ldrb	r1, [r3, r2]
     e8c:	b2c9      	uxtb	r1, r1
     e8e:	4807      	ldr	r0, [pc, #28]	; (eac <usart_read_callback+0x58>)
     e90:	7800      	ldrb	r0, [r0, #0]
     e92:	b2c0      	uxtb	r0, r0
     e94:	5458      	strb	r0, [r3, r1]
		SIM808_buf.position++;
     e96:	5c99      	ldrb	r1, [r3, r2]
     e98:	3101      	adds	r1, #1
     e9a:	b2c9      	uxtb	r1, r1
     e9c:	5499      	strb	r1, [r3, r2]
	}
	
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
     e9e:	4805      	ldr	r0, [pc, #20]	; (eb4 <usart_read_callback+0x60>)
     ea0:	4902      	ldr	r1, [pc, #8]	; (eac <usart_read_callback+0x58>)
     ea2:	2201      	movs	r2, #1
     ea4:	4b04      	ldr	r3, [pc, #16]	; (eb8 <usart_read_callback+0x64>)
     ea6:	4798      	blx	r3
}
     ea8:	bd08      	pop	{r3, pc}
     eaa:	46c0      	nop			; (mov r8, r8)
     eac:	20000160 	.word	0x20000160
     eb0:	20000a44 	.word	0x20000a44
     eb4:	20002340 	.word	0x20002340
     eb8:	00002545 	.word	0x00002545

00000ebc <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     ebc:	b570      	push	{r4, r5, r6, lr}
     ebe:	b082      	sub	sp, #8
     ec0:	1c05      	adds	r5, r0, #0
     ec2:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
     ec4:	2200      	movs	r2, #0
     ec6:	466b      	mov	r3, sp
     ec8:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     eca:	4c06      	ldr	r4, [pc, #24]	; (ee4 <usart_serial_getchar+0x28>)
     ecc:	1c28      	adds	r0, r5, #0
     ece:	4669      	mov	r1, sp
     ed0:	3106      	adds	r1, #6
     ed2:	47a0      	blx	r4
     ed4:	2800      	cmp	r0, #0
     ed6:	d1f9      	bne.n	ecc <usart_serial_getchar+0x10>

	*c = temp;
     ed8:	466b      	mov	r3, sp
     eda:	3306      	adds	r3, #6
     edc:	881b      	ldrh	r3, [r3, #0]
     ede:	7033      	strb	r3, [r6, #0]
}
     ee0:	b002      	add	sp, #8
     ee2:	bd70      	pop	{r4, r5, r6, pc}
     ee4:	00002465 	.word	0x00002465

00000ee8 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
     ee8:	b570      	push	{r4, r5, r6, lr}
     eea:	1c06      	adds	r6, r0, #0
     eec:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
     eee:	4c03      	ldr	r4, [pc, #12]	; (efc <usart_serial_putchar+0x14>)
     ef0:	1c30      	adds	r0, r6, #0
     ef2:	1c29      	adds	r1, r5, #0
     ef4:	47a0      	blx	r4
     ef6:	2800      	cmp	r0, #0
     ef8:	d1fa      	bne.n	ef0 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
     efa:	bd70      	pop	{r4, r5, r6, pc}
     efc:	00002439 	.word	0x00002439

00000f00 <sim808_send_command>:
	delay_ms(500);		

	return res;
}

void sim808_send_command(command cmd) {
     f00:	b570      	push	{r4, r5, r6, lr}
     f02:	b084      	sub	sp, #16
     f04:	466c      	mov	r4, sp
     f06:	9000      	str	r0, [sp, #0]
     f08:	9101      	str	r1, [sp, #4]
     f0a:	9202      	str	r2, [sp, #8]
	//uint8_t send_string_len = strlen(cmd.cmd)+2;
	//char send_string[50];
	last_command = cmd;
     f0c:	4a05      	ldr	r2, [pc, #20]	; (f24 <sim808_send_command+0x24>)
     f0e:	1c11      	adds	r1, r2, #0
     f10:	cc61      	ldmia	r4!, {r0, r5, r6}
     f12:	c161      	stmia	r1!, {r0, r5, r6}
     f14:	600b      	str	r3, [r1, #0]
	printf("%s\r\n", cmd.cmd);
     f16:	4804      	ldr	r0, [pc, #16]	; (f28 <sim808_send_command+0x28>)
     f18:	9900      	ldr	r1, [sp, #0]
     f1a:	4b04      	ldr	r3, [pc, #16]	; (f2c <sim808_send_command+0x2c>)
     f1c:	4798      	blx	r3
}
     f1e:	b004      	add	sp, #16
     f20:	bd70      	pop	{r4, r5, r6, pc}
     f22:	46c0      	nop			; (mov r8, r8)
     f24:	200005cc 	.word	0x200005cc
     f28:	0000973c 	.word	0x0000973c
     f2c:	00003481 	.word	0x00003481

00000f30 <sim808_parse_response>:
	
	return 0;
	
}

uint8_t sim808_parse_response() {
     f30:	b570      	push	{r4, r5, r6, lr}
     f32:	b082      	sub	sp, #8
	volatile uint8_t result = 0;
     f34:	2200      	movs	r2, #0
     f36:	466b      	mov	r3, sp
     f38:	71da      	strb	r2, [r3, #7]
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
     f3a:	4e25      	ldr	r6, [pc, #148]	; (fd0 <sim808_parse_response+0xa0>)
     f3c:	2380      	movs	r3, #128	; 0x80
     f3e:	5cf3      	ldrb	r3, [r6, r3]
     f40:	b2db      	uxtb	r3, r3
     f42:	466c      	mov	r4, sp
     f44:	71a3      	strb	r3, [r4, #6]
	volatile uint8_t resp_len = strlen(last_command.expected_response);
     f46:	4b23      	ldr	r3, [pc, #140]	; (fd4 <sim808_parse_response+0xa4>)
     f48:	685d      	ldr	r5, [r3, #4]
     f4a:	1c28      	adds	r0, r5, #0
     f4c:	4b22      	ldr	r3, [pc, #136]	; (fd8 <sim808_parse_response+0xa8>)
     f4e:	4798      	blx	r3
     f50:	b2c0      	uxtb	r0, r0
     f52:	466b      	mov	r3, sp
     f54:	7160      	strb	r0, [r4, #5]
	
	volatile char originalChar = SIM808_buf.command[resp_len];
     f56:	7962      	ldrb	r2, [r4, #5]
}

uint8_t sim808_parse_response() {
	volatile uint8_t result = 0;
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
	volatile uint8_t resp_len = strlen(last_command.expected_response);
     f58:	3305      	adds	r3, #5
	
	volatile char originalChar = SIM808_buf.command[resp_len];
     f5a:	b2d2      	uxtb	r2, r2
     f5c:	5cb1      	ldrb	r1, [r6, r2]
     f5e:	b2c9      	uxtb	r1, r1
     f60:	aa01      	add	r2, sp, #4
     f62:	7011      	strb	r1, [r2, #0]
	if(cmp_cmd_len > resp_len) {
     f64:	79a2      	ldrb	r2, [r4, #6]
     f66:	781b      	ldrb	r3, [r3, #0]
     f68:	b2d2      	uxtb	r2, r2
     f6a:	429a      	cmp	r2, r3
     f6c:	d905      	bls.n	f7a <sim808_parse_response+0x4a>
		SIM808_buf.command[resp_len] = '\0';
     f6e:	466b      	mov	r3, sp
     f70:	3305      	adds	r3, #5
     f72:	781b      	ldrb	r3, [r3, #0]
     f74:	b2db      	uxtb	r3, r3
     f76:	2100      	movs	r1, #0
     f78:	54f1      	strb	r1, [r6, r3]
	}
	
	if(strcmp(SIM808_buf.command, last_command.expected_response) == 0) {
     f7a:	4815      	ldr	r0, [pc, #84]	; (fd0 <sim808_parse_response+0xa0>)
     f7c:	1c29      	adds	r1, r5, #0
     f7e:	4b17      	ldr	r3, [pc, #92]	; (fdc <sim808_parse_response+0xac>)
     f80:	4798      	blx	r3
     f82:	2800      	cmp	r0, #0
     f84:	d102      	bne.n	f8c <sim808_parse_response+0x5c>
		result = 1;
     f86:	2201      	movs	r2, #1
     f88:	466b      	mov	r3, sp
     f8a:	71da      	strb	r2, [r3, #7]
	}
	
	SIM808_buf.command[resp_len] = originalChar;	//Reset to original state after comparison
     f8c:	466b      	mov	r3, sp
     f8e:	3305      	adds	r3, #5
     f90:	781b      	ldrb	r3, [r3, #0]
     f92:	b2db      	uxtb	r3, r3
     f94:	aa01      	add	r2, sp, #4
     f96:	7811      	ldrb	r1, [r2, #0]
     f98:	b2c9      	uxtb	r1, r1
     f9a:	4a0d      	ldr	r2, [pc, #52]	; (fd0 <sim808_parse_response+0xa0>)
     f9c:	54d1      	strb	r1, [r2, r3]
	
	if(last_command.callback_enabled) {
     f9e:	4b0d      	ldr	r3, [pc, #52]	; (fd4 <sim808_parse_response+0xa4>)
     fa0:	7a1b      	ldrb	r3, [r3, #8]
     fa2:	2b00      	cmp	r3, #0
     fa4:	d006      	beq.n	fb4 <sim808_parse_response+0x84>
		(*last_command.response_cb)(result, SIM808_buf.command);	
     fa6:	466b      	mov	r3, sp
     fa8:	79d8      	ldrb	r0, [r3, #7]
     faa:	b2c0      	uxtb	r0, r0
     fac:	4b09      	ldr	r3, [pc, #36]	; (fd4 <sim808_parse_response+0xa4>)
     fae:	68db      	ldr	r3, [r3, #12]
     fb0:	1c11      	adds	r1, r2, #0
     fb2:	4798      	blx	r3
	}
	
	SIM808_buf.available = 0;
     fb4:	4806      	ldr	r0, [pc, #24]	; (fd0 <sim808_parse_response+0xa0>)
     fb6:	2300      	movs	r3, #0
     fb8:	2281      	movs	r2, #129	; 0x81
     fba:	5483      	strb	r3, [r0, r2]
	SIM808_buf.position = 0;
     fbc:	2280      	movs	r2, #128	; 0x80
     fbe:	5483      	strb	r3, [r0, r2]
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
     fc0:	2100      	movs	r1, #0
     fc2:	4b07      	ldr	r3, [pc, #28]	; (fe0 <sim808_parse_response+0xb0>)
     fc4:	4798      	blx	r3
	
	return result;
     fc6:	466b      	mov	r3, sp
     fc8:	79d8      	ldrb	r0, [r3, #7]
     fca:	b2c0      	uxtb	r0, r0
}
     fcc:	b002      	add	sp, #8
     fce:	bd70      	pop	{r4, r5, r6, pc}
     fd0:	20000a44 	.word	0x20000a44
     fd4:	200005cc 	.word	0x200005cc
     fd8:	00003655 	.word	0x00003655
     fdc:	00003631 	.word	0x00003631
     fe0:	0000346f 	.word	0x0000346f

00000fe4 <sim808_parse_response_wait>:
	//char send_string[50];
	last_command = cmd;
	printf("%s\r\n", cmd.cmd);
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
     fe4:	b5f0      	push	{r4, r5, r6, r7, lr}
     fe6:	b083      	sub	sp, #12
     fe8:	1c05      	adds	r5, r0, #0
	volatile uint16_t i = 0;
     fea:	466b      	mov	r3, sp
     fec:	2200      	movs	r2, #0
     fee:	80da      	strh	r2, [r3, #6]
     ff0:	3306      	adds	r3, #6
	
	while(i < timeout) {
     ff2:	881b      	ldrh	r3, [r3, #0]
     ff4:	b29b      	uxth	r3, r3
     ff6:	4298      	cmp	r0, r3
     ff8:	d91c      	bls.n	1034 <sim808_parse_response_wait+0x50>
		if(SIM808_buf.available == 1) {
     ffa:	2381      	movs	r3, #129	; 0x81
     ffc:	4a0f      	ldr	r2, [pc, #60]	; (103c <sim808_parse_response_wait+0x58>)
     ffe:	5cd3      	ldrb	r3, [r2, r3]
    1000:	2b01      	cmp	r3, #1
    1002:	d107      	bne.n	1014 <sim808_parse_response_wait+0x30>
    1004:	e003      	b.n	100e <sim808_parse_response_wait+0x2a>
    1006:	2381      	movs	r3, #129	; 0x81
    1008:	5cfb      	ldrb	r3, [r7, r3]
    100a:	2b01      	cmp	r3, #1
    100c:	d106      	bne.n	101c <sim808_parse_response_wait+0x38>
			return sim808_parse_response();
    100e:	4b0c      	ldr	r3, [pc, #48]	; (1040 <sim808_parse_response_wait+0x5c>)
    1010:	4798      	blx	r3
    1012:	e010      	b.n	1036 <sim808_parse_response_wait+0x52>
		}
		delay_ms(1);
    1014:	4e0b      	ldr	r6, [pc, #44]	; (1044 <sim808_parse_response_wait+0x60>)
		i++;
    1016:	466c      	mov	r4, sp
    1018:	3406      	adds	r4, #6

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
		if(SIM808_buf.available == 1) {
    101a:	4f08      	ldr	r7, [pc, #32]	; (103c <sim808_parse_response_wait+0x58>)
			return sim808_parse_response();
		}
		delay_ms(1);
    101c:	2001      	movs	r0, #1
    101e:	47b0      	blx	r6
		i++;
    1020:	8823      	ldrh	r3, [r4, #0]
    1022:	3301      	adds	r3, #1
    1024:	b29b      	uxth	r3, r3
    1026:	8023      	strh	r3, [r4, #0]
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
    1028:	8823      	ldrh	r3, [r4, #0]
    102a:	b29b      	uxth	r3, r3
    102c:	42ab      	cmp	r3, r5
    102e:	d3ea      	bcc.n	1006 <sim808_parse_response_wait+0x22>
		}
		delay_ms(1);
		i++;
	}
	
	return 0;
    1030:	2000      	movs	r0, #0
    1032:	e000      	b.n	1036 <sim808_parse_response_wait+0x52>
    1034:	2000      	movs	r0, #0
	
}
    1036:	b003      	add	sp, #12
    1038:	bdf0      	pop	{r4, r5, r6, r7, pc}
    103a:	46c0      	nop			; (mov r8, r8)
    103c:	20000a44 	.word	0x20000a44
    1040:	00000f31 	.word	0x00000f31
    1044:	000016bd 	.word	0x000016bd

00001048 <sim808_reset>:
	} while(connection == 0);


}

void sim808_reset() {
    1048:	b570      	push	{r4, r5, r6, lr}

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    104a:	4d0e      	ldr	r5, [pc, #56]	; (1084 <sim808_reset+0x3c>)
    104c:	2680      	movs	r6, #128	; 0x80
    104e:	0536      	lsls	r6, r6, #20
    1050:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(3000);
    1052:	480d      	ldr	r0, [pc, #52]	; (1088 <sim808_reset+0x40>)
    1054:	4c0d      	ldr	r4, [pc, #52]	; (108c <sim808_reset+0x44>)
    1056:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1058:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	delay_ms(100);
    105a:	2064      	movs	r0, #100	; 0x64
    105c:	47a0      	blx	r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
    105e:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(4000);
    1060:	20fa      	movs	r0, #250	; 0xfa
    1062:	0100      	lsls	r0, r0, #4
    1064:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1066:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	
	sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
    1068:	4b09      	ldr	r3, [pc, #36]	; (1090 <sim808_reset+0x48>)
    106a:	6818      	ldr	r0, [r3, #0]
    106c:	6859      	ldr	r1, [r3, #4]
    106e:	689a      	ldr	r2, [r3, #8]
    1070:	68db      	ldr	r3, [r3, #12]
    1072:	4d08      	ldr	r5, [pc, #32]	; (1094 <sim808_reset+0x4c>)
    1074:	47a8      	blx	r5
	sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    1076:	20fa      	movs	r0, #250	; 0xfa
    1078:	0040      	lsls	r0, r0, #1
    107a:	4b07      	ldr	r3, [pc, #28]	; (1098 <sim808_reset+0x50>)
    107c:	4798      	blx	r3
	delay_ms(200);
    107e:	20c8      	movs	r0, #200	; 0xc8
    1080:	47a0      	blx	r4
}
    1082:	bd70      	pop	{r4, r5, r6, pc}
    1084:	41004400 	.word	0x41004400
    1088:	00000bb8 	.word	0x00000bb8
    108c:	000016bd 	.word	0x000016bd
    1090:	200005a8 	.word	0x200005a8
    1094:	00000f01 	.word	0x00000f01
    1098:	00000fe5 	.word	0x00000fe5

0000109c <sim808_init_http>:

void sim808_init_http() {
    109c:	b5f0      	push	{r4, r5, r6, r7, lr}
    109e:	465f      	mov	r7, fp
    10a0:	4656      	mov	r6, sl
    10a2:	464d      	mov	r5, r9
    10a4:	4644      	mov	r4, r8
    10a6:	b4f0      	push	{r4, r5, r6, r7}
    10a8:	b087      	sub	sp, #28
	volatile uint8_t result = 0;
    10aa:	2200      	movs	r2, #0
    10ac:	466b      	mov	r3, sp
    10ae:	75da      	strb	r2, [r3, #23]
	uint8_t fail_counter = 0;
	command cmd;
	cmd.expected_response = "OK";
    10b0:	ab01      	add	r3, sp, #4
    10b2:	4941      	ldr	r1, [pc, #260]	; (11b8 <sim808_init_http+0x11c>)
    10b4:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
    10b6:	721a      	strb	r2, [r3, #8]
	
	gprs_send_buf_init(&gprs_log_buf);
    10b8:	4840      	ldr	r0, [pc, #256]	; (11bc <sim808_init_http+0x120>)
    10ba:	4b41      	ldr	r3, [pc, #260]	; (11c0 <sim808_init_http+0x124>)
    10bc:	4798      	blx	r3
	delay_ms(200);
}

void sim808_init_http() {
	volatile uint8_t result = 0;
	uint8_t fail_counter = 0;
    10be:	2300      	movs	r3, #0
    10c0:	469a      	mov	sl, r3
	cmd.callback_enabled = 0;
	
	gprs_send_buf_init(&gprs_log_buf);
	
	do {
		result = 1;
    10c2:	466c      	mov	r4, sp
    10c4:	3417      	adds	r4, #23
    10c6:	2301      	movs	r3, #1
    10c8:	469b      	mov	fp, r3
		cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
		sim808_send_command(cmd);
    10ca:	4e3e      	ldr	r6, [pc, #248]	; (11c4 <sim808_init_http+0x128>)
	cmd.callback_enabled = 0;
	
	gprs_send_buf_init(&gprs_log_buf);
	
	do {
		result = 1;
    10cc:	465b      	mov	r3, fp
    10ce:	7023      	strb	r3, [r4, #0]
		cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
		sim808_send_command(cmd);
    10d0:	483d      	ldr	r0, [pc, #244]	; (11c8 <sim808_init_http+0x12c>)
    10d2:	9902      	ldr	r1, [sp, #8]
    10d4:	9a03      	ldr	r2, [sp, #12]
    10d6:	9b04      	ldr	r3, [sp, #16]
    10d8:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    10da:	23fa      	movs	r3, #250	; 0xfa
    10dc:	005b      	lsls	r3, r3, #1
    10de:	4699      	mov	r9, r3
    10e0:	1c18      	adds	r0, r3, #0
    10e2:	4d3a      	ldr	r5, [pc, #232]	; (11cc <sim808_init_http+0x130>)
    10e4:	47a8      	blx	r5
		delay_ms(400);
    10e6:	23c8      	movs	r3, #200	; 0xc8
    10e8:	005b      	lsls	r3, r3, #1
    10ea:	4698      	mov	r8, r3
    10ec:	1c18      	adds	r0, r3, #0
    10ee:	4f38      	ldr	r7, [pc, #224]	; (11d0 <sim808_init_http+0x134>)
    10f0:	47b8      	blx	r7
		
		cmd.cmd = "AT+SAPBR=3,1,\"APN\",\"online.telia.se\"";
		sim808_send_command(cmd);
    10f2:	4838      	ldr	r0, [pc, #224]	; (11d4 <sim808_init_http+0x138>)
    10f4:	9902      	ldr	r1, [sp, #8]
    10f6:	9a03      	ldr	r2, [sp, #12]
    10f8:	9b04      	ldr	r3, [sp, #16]
    10fa:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    10fc:	4648      	mov	r0, r9
    10fe:	47a8      	blx	r5
		delay_ms(400);
    1100:	4640      	mov	r0, r8
    1102:	47b8      	blx	r7
			
		cmd.cmd = "AT+HTTPINIT";
		sim808_send_command(cmd);
    1104:	4834      	ldr	r0, [pc, #208]	; (11d8 <sim808_init_http+0x13c>)
    1106:	9902      	ldr	r1, [sp, #8]
    1108:	9a03      	ldr	r2, [sp, #12]
    110a:	9b04      	ldr	r3, [sp, #16]
    110c:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG);
    110e:	27fa      	movs	r7, #250	; 0xfa
    1110:	00ff      	lsls	r7, r7, #3
    1112:	1c38      	adds	r0, r7, #0
    1114:	47a8      	blx	r5

		cmd.cmd = "AT+HTTPPARA=\"CID\",1"; 							//Bearer profile identifier
		sim808_send_command(cmd);
    1116:	4831      	ldr	r0, [pc, #196]	; (11dc <sim808_init_http+0x140>)
    1118:	9902      	ldr	r1, [sp, #8]
    111a:	9a03      	ldr	r2, [sp, #12]
    111c:	9b04      	ldr	r3, [sp, #16]
    111e:	47b0      	blx	r6
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    1120:	1c38      	adds	r0, r7, #0
    1122:	47a8      	blx	r5
    1124:	2800      	cmp	r0, #0
    1126:	d101      	bne.n	112c <sim808_init_http+0x90>
    1128:	2300      	movs	r3, #0
    112a:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"UA\",\"FONA\"";					//User agent
		sim808_send_command(cmd);
    112c:	482c      	ldr	r0, [pc, #176]	; (11e0 <sim808_init_http+0x144>)
    112e:	9902      	ldr	r1, [sp, #8]
    1130:	9a03      	ldr	r2, [sp, #12]
    1132:	9b04      	ldr	r3, [sp, #16]
    1134:	4d23      	ldr	r5, [pc, #140]	; (11c4 <sim808_init_http+0x128>)
    1136:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    1138:	20fa      	movs	r0, #250	; 0xfa
    113a:	00c0      	lsls	r0, r0, #3
    113c:	4b23      	ldr	r3, [pc, #140]	; (11cc <sim808_init_http+0x130>)
    113e:	4798      	blx	r3
    1140:	2800      	cmp	r0, #0
    1142:	d101      	bne.n	1148 <sim808_init_http+0xac>
    1144:	2300      	movs	r3, #0
    1146:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"URL\",\"http://tripcomputer.azurewebsites.net/api/datalog\"";
		sim808_send_command(cmd);
    1148:	4826      	ldr	r0, [pc, #152]	; (11e4 <sim808_init_http+0x148>)
    114a:	9902      	ldr	r1, [sp, #8]
    114c:	9a03      	ldr	r2, [sp, #12]
    114e:	9b04      	ldr	r3, [sp, #16]
    1150:	4d1c      	ldr	r5, [pc, #112]	; (11c4 <sim808_init_http+0x128>)
    1152:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    1154:	20fa      	movs	r0, #250	; 0xfa
    1156:	00c0      	lsls	r0, r0, #3
    1158:	4b1c      	ldr	r3, [pc, #112]	; (11cc <sim808_init_http+0x130>)
    115a:	4798      	blx	r3
    115c:	2800      	cmp	r0, #0
    115e:	d101      	bne.n	1164 <sim808_init_http+0xc8>
    1160:	2300      	movs	r3, #0
    1162:	7023      	strb	r3, [r4, #0]
	
		cmd.cmd = "AT+HTTPPARA=\"TIMEOUT\",30";
    1164:	4820      	ldr	r0, [pc, #128]	; (11e8 <sim808_init_http+0x14c>)
    1166:	9001      	str	r0, [sp, #4]
		sim808_send_command(cmd);
    1168:	9902      	ldr	r1, [sp, #8]
    116a:	9a03      	ldr	r2, [sp, #12]
    116c:	9b04      	ldr	r3, [sp, #16]
    116e:	4d15      	ldr	r5, [pc, #84]	; (11c4 <sim808_init_http+0x128>)
    1170:	47a8      	blx	r5
		if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_LONG)) result = 0;
    1172:	20fa      	movs	r0, #250	; 0xfa
    1174:	00c0      	lsls	r0, r0, #3
    1176:	4b15      	ldr	r3, [pc, #84]	; (11cc <sim808_init_http+0x130>)
    1178:	4798      	blx	r3
    117a:	2800      	cmp	r0, #0
    117c:	d101      	bne.n	1182 <sim808_init_http+0xe6>
    117e:	2300      	movs	r3, #0
    1180:	7023      	strb	r3, [r4, #0]
		
		if(result == 0) {
    1182:	7823      	ldrb	r3, [r4, #0]
    1184:	2b00      	cmp	r3, #0
    1186:	d10c      	bne.n	11a2 <sim808_init_http+0x106>
			if(fail_counter >= 3) {		//Could not connect to the network.
    1188:	4653      	mov	r3, sl
    118a:	2b02      	cmp	r3, #2
    118c:	d903      	bls.n	1196 <sim808_init_http+0xfa>
				sim808_fail_to_connect_platform();
    118e:	4b17      	ldr	r3, [pc, #92]	; (11ec <sim808_init_http+0x150>)
    1190:	4798      	blx	r3
				fail_counter = 0;
    1192:	2300      	movs	r3, #0
    1194:	469a      	mov	sl, r3
			}		
			fail_counter++;
    1196:	4653      	mov	r3, sl
    1198:	3301      	adds	r3, #1
    119a:	b2db      	uxtb	r3, r3
    119c:	469a      	mov	sl, r3
			sim808_reset();			
    119e:	4b14      	ldr	r3, [pc, #80]	; (11f0 <sim808_init_http+0x154>)
    11a0:	4798      	blx	r3
		}
	} while(result == 0);
    11a2:	7823      	ldrb	r3, [r4, #0]
    11a4:	2b00      	cmp	r3, #0
    11a6:	d091      	beq.n	10cc <sim808_init_http+0x30>
}
    11a8:	b007      	add	sp, #28
    11aa:	bc3c      	pop	{r2, r3, r4, r5}
    11ac:	4690      	mov	r8, r2
    11ae:	4699      	mov	r9, r3
    11b0:	46a2      	mov	sl, r4
    11b2:	46ab      	mov	fp, r5
    11b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11b6:	46c0      	nop			; (mov r8, r8)
    11b8:	000096fc 	.word	0x000096fc
    11bc:	20000ad8 	.word	0x20000ad8
    11c0:	00000635 	.word	0x00000635
    11c4:	00000f01 	.word	0x00000f01
    11c8:	00009744 	.word	0x00009744
    11cc:	00000fe5 	.word	0x00000fe5
    11d0:	000016bd 	.word	0x000016bd
    11d4:	00009764 	.word	0x00009764
    11d8:	0000978c 	.word	0x0000978c
    11dc:	00009798 	.word	0x00009798
    11e0:	000097ac 	.word	0x000097ac
    11e4:	000097c4 	.word	0x000097c4
    11e8:	0000980c 	.word	0x0000980c
    11ec:	000004d5 	.word	0x000004d5
    11f0:	00001049 	.word	0x00001049

000011f4 <sim808_connect>:

uint8_t sim808_connect() {
    11f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    11f6:	b087      	sub	sp, #28
	volatile uint8_t res = 1;
    11f8:	2201      	movs	r2, #1
    11fa:	466b      	mov	r3, sp
    11fc:	75da      	strb	r2, [r3, #23]
	command cmd;
	cmd.expected_response = "OK";
    11fe:	ac01      	add	r4, sp, #4
    1200:	4913      	ldr	r1, [pc, #76]	; (1250 <sim808_connect+0x5c>)
    1202:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
    1204:	2300      	movs	r3, #0
    1206:	7223      	strb	r3, [r4, #8]
		
	cmd.cmd = "AT+SAPBR=0,1";									//Disconnect if connected
	sim808_send_command(cmd);
    1208:	4812      	ldr	r0, [pc, #72]	; (1254 <sim808_connect+0x60>)
    120a:	9a03      	ldr	r2, [sp, #12]
    120c:	9b04      	ldr	r3, [sp, #16]
    120e:	4f12      	ldr	r7, [pc, #72]	; (1258 <sim808_connect+0x64>)
    1210:	47b8      	blx	r7
	sim808_parse_response_wait(SIM808_RECEIVE_DELAY_MEGALONG);
    1212:	4e12      	ldr	r6, [pc, #72]	; (125c <sim808_connect+0x68>)
    1214:	1c30      	adds	r0, r6, #0
    1216:	4d12      	ldr	r5, [pc, #72]	; (1260 <sim808_connect+0x6c>)
    1218:	47a8      	blx	r5
	delay_ms(2000);
    121a:	20fa      	movs	r0, #250	; 0xfa
    121c:	00c0      	lsls	r0, r0, #3
    121e:	4b11      	ldr	r3, [pc, #68]	; (1264 <sim808_connect+0x70>)
    1220:	4798      	blx	r3
	
	cmd.cmd = "AT+SAPBR=1,1";									//Connect to network
    1222:	4811      	ldr	r0, [pc, #68]	; (1268 <sim808_connect+0x74>)
    1224:	9001      	str	r0, [sp, #4]
	sim808_send_command(cmd);
    1226:	6861      	ldr	r1, [r4, #4]
    1228:	68a2      	ldr	r2, [r4, #8]
    122a:	68e3      	ldr	r3, [r4, #12]
    122c:	47b8      	blx	r7
	if(!sim808_parse_response_wait(SIM808_RECEIVE_DELAY_MEGALONG)) res = 0;
    122e:	1c30      	adds	r0, r6, #0
    1230:	47a8      	blx	r5
    1232:	2800      	cmp	r0, #0
    1234:	d102      	bne.n	123c <sim808_connect+0x48>
    1236:	2200      	movs	r2, #0
    1238:	466b      	mov	r3, sp
    123a:	75da      	strb	r2, [r3, #23]
	delay_ms(500);		
    123c:	20fa      	movs	r0, #250	; 0xfa
    123e:	0040      	lsls	r0, r0, #1
    1240:	4b08      	ldr	r3, [pc, #32]	; (1264 <sim808_connect+0x70>)
    1242:	4798      	blx	r3

	return res;
    1244:	466b      	mov	r3, sp
    1246:	7dd8      	ldrb	r0, [r3, #23]
    1248:	b2c0      	uxtb	r0, r0
}
    124a:	b007      	add	sp, #28
    124c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    124e:	46c0      	nop			; (mov r8, r8)
    1250:	000096fc 	.word	0x000096fc
    1254:	00009828 	.word	0x00009828
    1258:	00000f01 	.word	0x00000f01
    125c:	00002710 	.word	0x00002710
    1260:	00000fe5 	.word	0x00000fe5
    1264:	000016bd 	.word	0x000016bd
    1268:	00009838 	.word	0x00009838

0000126c <init_SIM808_uart>:
void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}

void init_SIM808_uart(void) {
    126c:	b570      	push	{r4, r5, r6, lr}
    126e:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    1270:	2380      	movs	r3, #128	; 0x80
    1272:	05db      	lsls	r3, r3, #23
    1274:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    1276:	2300      	movs	r3, #0
    1278:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    127a:	22ff      	movs	r2, #255	; 0xff
    127c:	4668      	mov	r0, sp
    127e:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    1280:	2200      	movs	r2, #0
    1282:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    1284:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    1286:	2101      	movs	r1, #1
    1288:	2024      	movs	r0, #36	; 0x24
    128a:	466c      	mov	r4, sp
    128c:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    128e:	2025      	movs	r0, #37	; 0x25
    1290:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    1292:	2126      	movs	r1, #38	; 0x26
    1294:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    1296:	2127      	movs	r1, #39	; 0x27
    1298:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    129a:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    129c:	2188      	movs	r1, #136	; 0x88
    129e:	0349      	lsls	r1, r1, #13
    12a0:	9103      	str	r1, [sp, #12]
	config->run_in_standby   = false;
    12a2:	212c      	movs	r1, #44	; 0x2c
    12a4:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    12a6:	212d      	movs	r1, #45	; 0x2d
    12a8:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    12aa:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    12ac:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    12ae:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    12b0:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    12b2:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    12b4:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    12b6:	2313      	movs	r3, #19
    12b8:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    12ba:	7762      	strb	r2, [r4, #29]
	
	//Set clock to 8M
	uart_settings.generator_source = GCLK_GENERATOR_0;
	
	uart_settings.mux_setting = USART_RX_1_TX_2_XCK_3;
	uart_settings.pinmux_pad0 = PINMUX_PA10C_SERCOM0_PAD2; // Tx
    12bc:	4b20      	ldr	r3, [pc, #128]	; (1340 <init_SIM808_uart+0xd4>)
    12be:	930c      	str	r3, [sp, #48]	; 0x30
	uart_settings.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1; // Rx
    12c0:	4b20      	ldr	r3, [pc, #128]	; (1344 <init_SIM808_uart+0xd8>)
    12c2:	930d      	str	r3, [sp, #52]	; 0x34
	uart_settings.pinmux_pad2 = PINMUX_UNUSED;
    12c4:	2301      	movs	r3, #1
    12c6:	425b      	negs	r3, r3
    12c8:	930e      	str	r3, [sp, #56]	; 0x38
	uart_settings.pinmux_pad3 = PINMUX_UNUSED;
    12ca:	930f      	str	r3, [sp, #60]	; 0x3c
	uart_settings.baudrate = 115200;
    12cc:	23e1      	movs	r3, #225	; 0xe1
    12ce:	025b      	lsls	r3, r3, #9
    12d0:	9308      	str	r3, [sp, #32]
	while (usart_init(&SIM808_usart, SERCOM0, &uart_settings) != STATUS_OK){}
    12d2:	4e1d      	ldr	r6, [pc, #116]	; (1348 <init_SIM808_uart+0xdc>)
    12d4:	4d1d      	ldr	r5, [pc, #116]	; (134c <init_SIM808_uart+0xe0>)
    12d6:	4c1e      	ldr	r4, [pc, #120]	; (1350 <init_SIM808_uart+0xe4>)
    12d8:	1c30      	adds	r0, r6, #0
    12da:	1c29      	adds	r1, r5, #0
    12dc:	466a      	mov	r2, sp
    12de:	47a0      	blx	r4
    12e0:	2800      	cmp	r0, #0
    12e2:	d1f9      	bne.n	12d8 <init_SIM808_uart+0x6c>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    12e4:	4c18      	ldr	r4, [pc, #96]	; (1348 <init_SIM808_uart+0xdc>)
    12e6:	4b1b      	ldr	r3, [pc, #108]	; (1354 <init_SIM808_uart+0xe8>)
    12e8:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    12ea:	4a1b      	ldr	r2, [pc, #108]	; (1358 <init_SIM808_uart+0xec>)
    12ec:	4b1b      	ldr	r3, [pc, #108]	; (135c <init_SIM808_uart+0xf0>)
    12ee:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    12f0:	4a1b      	ldr	r2, [pc, #108]	; (1360 <init_SIM808_uart+0xf4>)
    12f2:	4b1c      	ldr	r3, [pc, #112]	; (1364 <init_SIM808_uart+0xf8>)
    12f4:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    12f6:	1c20      	adds	r0, r4, #0
    12f8:	4914      	ldr	r1, [pc, #80]	; (134c <init_SIM808_uart+0xe0>)
    12fa:	466a      	mov	r2, sp
    12fc:	4b14      	ldr	r3, [pc, #80]	; (1350 <init_SIM808_uart+0xe4>)
    12fe:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    1300:	4e19      	ldr	r6, [pc, #100]	; (1368 <init_SIM808_uart+0xfc>)
    1302:	6833      	ldr	r3, [r6, #0]
    1304:	6898      	ldr	r0, [r3, #8]
    1306:	2100      	movs	r1, #0
    1308:	4d18      	ldr	r5, [pc, #96]	; (136c <init_SIM808_uart+0x100>)
    130a:	47a8      	blx	r5
	setbuf(stdin, NULL);
    130c:	6833      	ldr	r3, [r6, #0]
    130e:	6858      	ldr	r0, [r3, #4]
    1310:	2100      	movs	r1, #0
    1312:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1314:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1316:	1c28      	adds	r0, r5, #0
    1318:	4b15      	ldr	r3, [pc, #84]	; (1370 <init_SIM808_uart+0x104>)
    131a:	4798      	blx	r3
    131c:	231f      	movs	r3, #31
    131e:	4018      	ands	r0, r3
    1320:	2301      	movs	r3, #1
    1322:	4083      	lsls	r3, r0
    1324:	1c18      	adds	r0, r3, #0
    1326:	4b13      	ldr	r3, [pc, #76]	; (1374 <init_SIM808_uart+0x108>)
    1328:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    132a:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    132c:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    132e:	2b00      	cmp	r3, #0
    1330:	d1fc      	bne.n	132c <init_SIM808_uart+0xc0>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1332:	682a      	ldr	r2, [r5, #0]
    1334:	2302      	movs	r3, #2
    1336:	4313      	orrs	r3, r2
    1338:	602b      	str	r3, [r5, #0]
	
	stdio_serial_init(&SIM808_usart, SERCOM0, &uart_settings);
	usart_enable(&SIM808_usart);
}
    133a:	b010      	add	sp, #64	; 0x40
    133c:	bd70      	pop	{r4, r5, r6, pc}
    133e:	46c0      	nop			; (mov r8, r8)
    1340:	000a0002 	.word	0x000a0002
    1344:	00090002 	.word	0x00090002
    1348:	20002340 	.word	0x20002340
    134c:	42000800 	.word	0x42000800
    1350:	00002141 	.word	0x00002141
    1354:	20002408 	.word	0x20002408
    1358:	00000ee9 	.word	0x00000ee9
    135c:	20002404 	.word	0x20002404
    1360:	00000ebd 	.word	0x00000ebd
    1364:	20002400 	.word	0x20002400
    1368:	20000070 	.word	0x20000070
    136c:	000034b5 	.word	0x000034b5
    1370:	00002061 	.word	0x00002061
    1374:	e000e100 	.word	0xe000e100

00001378 <init_sim808_usart_callbacks>:

void init_sim808_usart_callbacks(void)
{
    1378:	b510      	push	{r4, lr}
	usart_register_callback(&SIM808_usart, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
    137a:	4c06      	ldr	r4, [pc, #24]	; (1394 <init_sim808_usart_callbacks+0x1c>)
    137c:	1c20      	adds	r0, r4, #0
    137e:	4906      	ldr	r1, [pc, #24]	; (1398 <init_sim808_usart_callbacks+0x20>)
    1380:	2200      	movs	r2, #0
    1382:	4b06      	ldr	r3, [pc, #24]	; (139c <init_sim808_usart_callbacks+0x24>)
    1384:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    1386:	2331      	movs	r3, #49	; 0x31
    1388:	5ce1      	ldrb	r1, [r4, r3]
    138a:	2203      	movs	r2, #3
    138c:	430a      	orrs	r2, r1
    138e:	54e2      	strb	r2, [r4, r3]
	//usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
}
    1390:	bd10      	pop	{r4, pc}
    1392:	46c0      	nop			; (mov r8, r8)
    1394:	20002340 	.word	0x20002340
    1398:	00000e51 	.word	0x00000e51
    139c:	0000252d 	.word	0x0000252d

000013a0 <sim808_init_commands>:

void sim808_init_commands() {
    13a0:	b510      	push	{r4, lr}
	CMD_RESET.cmd = "ATZ0";
    13a2:	491c      	ldr	r1, [pc, #112]	; (1414 <sim808_init_commands+0x74>)
    13a4:	4b1c      	ldr	r3, [pc, #112]	; (1418 <sim808_init_commands+0x78>)
    13a6:	600b      	str	r3, [r1, #0]
	CMD_RESET.expected_response = "OK";
    13a8:	4b1c      	ldr	r3, [pc, #112]	; (141c <sim808_init_commands+0x7c>)
    13aa:	604b      	str	r3, [r1, #4]
	CMD_RESET.callback_enabled = 0;
    13ac:	2200      	movs	r2, #0
    13ae:	720a      	strb	r2, [r1, #8]
	
	CMD_NO_ECHO.cmd = "ATE0";
    13b0:	491b      	ldr	r1, [pc, #108]	; (1420 <sim808_init_commands+0x80>)
    13b2:	481c      	ldr	r0, [pc, #112]	; (1424 <sim808_init_commands+0x84>)
    13b4:	6008      	str	r0, [r1, #0]
	CMD_NO_ECHO.expected_response = "OK";
    13b6:	604b      	str	r3, [r1, #4]
	CMD_NO_ECHO.callback_enabled = 0;
    13b8:	720a      	strb	r2, [r1, #8]
	
	CMD_GPS_PWR_ON.cmd = "AT+CGPSPWR=1";
    13ba:	491b      	ldr	r1, [pc, #108]	; (1428 <sim808_init_commands+0x88>)
    13bc:	481b      	ldr	r0, [pc, #108]	; (142c <sim808_init_commands+0x8c>)
    13be:	6008      	str	r0, [r1, #0]
	CMD_GPS_PWR_ON.expected_response = "OK";
    13c0:	604b      	str	r3, [r1, #4]
	CMD_GPS_PWR_ON.callback_enabled = 0;
    13c2:	720a      	strb	r2, [r1, #8]
	
	CMD_GPS_PWR_OFF.cmd = "AT+CGPSPWR=0";
    13c4:	491a      	ldr	r1, [pc, #104]	; (1430 <sim808_init_commands+0x90>)
    13c6:	481b      	ldr	r0, [pc, #108]	; (1434 <sim808_init_commands+0x94>)
    13c8:	6008      	str	r0, [r1, #0]
	CMD_GPS_PWR_OFF.expected_response = "OK";
    13ca:	604b      	str	r3, [r1, #4]
	CMD_GPS_PWR_OFF.callback_enabled = 0;
    13cc:	720a      	strb	r2, [r1, #8]
	
	CMD_GET_GPS_DATA.cmd = "AT+CGPSINF=32";
    13ce:	491a      	ldr	r1, [pc, #104]	; (1438 <sim808_init_commands+0x98>)
    13d0:	481a      	ldr	r0, [pc, #104]	; (143c <sim808_init_commands+0x9c>)
    13d2:	6008      	str	r0, [r1, #0]
	CMD_GET_GPS_DATA.callback_enabled = 1;
    13d4:	2001      	movs	r0, #1
    13d6:	7208      	strb	r0, [r1, #8]
	CMD_GET_GPS_DATA.expected_response = "+CGPSINF";
    13d8:	4c19      	ldr	r4, [pc, #100]	; (1440 <sim808_init_commands+0xa0>)
    13da:	604c      	str	r4, [r1, #4]
	CMD_GET_GPS_DATA.response_cb = &SIM808_response_gps_data;
    13dc:	4c19      	ldr	r4, [pc, #100]	; (1444 <sim808_init_commands+0xa4>)
    13de:	60cc      	str	r4, [r1, #12]
	
	CMD_GET_GPS_FIX.cmd = "AT+CGPSSTATUS?";
    13e0:	4919      	ldr	r1, [pc, #100]	; (1448 <sim808_init_commands+0xa8>)
    13e2:	4c1a      	ldr	r4, [pc, #104]	; (144c <sim808_init_commands+0xac>)
    13e4:	600c      	str	r4, [r1, #0]
	CMD_GET_GPS_FIX.callback_enabled = 0;
    13e6:	720a      	strb	r2, [r1, #8]
	CMD_GET_GPS_FIX.expected_response = "Location 3D";
    13e8:	4c19      	ldr	r4, [pc, #100]	; (1450 <sim808_init_commands+0xb0>)
    13ea:	604c      	str	r4, [r1, #4]
	
	CMD_GPRS_GET_REQ.cmd = "AT+HTTPACTION=0";
    13ec:	4919      	ldr	r1, [pc, #100]	; (1454 <sim808_init_commands+0xb4>)
    13ee:	4c1a      	ldr	r4, [pc, #104]	; (1458 <sim808_init_commands+0xb8>)
    13f0:	600c      	str	r4, [r1, #0]
	CMD_GPRS_GET_REQ.callback_enabled = 1;
    13f2:	7208      	strb	r0, [r1, #8]
	CMD_GPRS_GET_REQ.expected_response = "OK";
    13f4:	604b      	str	r3, [r1, #4]
	CMD_GPRS_GET_REQ.response_cb = &SIM808_response_gprs_get;
    13f6:	4819      	ldr	r0, [pc, #100]	; (145c <sim808_init_commands+0xbc>)
    13f8:	60c8      	str	r0, [r1, #12]
	
	CMD_GPRS_POST_REQ.cmd = "AT+HTTPACTION=1";
    13fa:	4919      	ldr	r1, [pc, #100]	; (1460 <sim808_init_commands+0xc0>)
    13fc:	4819      	ldr	r0, [pc, #100]	; (1464 <sim808_init_commands+0xc4>)
    13fe:	6008      	str	r0, [r1, #0]
	CMD_GPRS_POST_REQ.callback_enabled = 0;
    1400:	720a      	strb	r2, [r1, #8]
	CMD_GPRS_POST_REQ.expected_response = "OK";
    1402:	604b      	str	r3, [r1, #4]
	CMD_GPRS_POST_REQ.response_cb = &SIM808_response_gprs_post;
    1404:	4818      	ldr	r0, [pc, #96]	; (1468 <sim808_init_commands+0xc8>)
    1406:	60c8      	str	r0, [r1, #12]
	
	CMD_AT.cmd = "AT";
    1408:	4918      	ldr	r1, [pc, #96]	; (146c <sim808_init_commands+0xcc>)
    140a:	4819      	ldr	r0, [pc, #100]	; (1470 <sim808_init_commands+0xd0>)
    140c:	6008      	str	r0, [r1, #0]
	CMD_AT.callback_enabled = 0;
    140e:	720a      	strb	r2, [r1, #8]
	CMD_AT.expected_response = "OK";
    1410:	604b      	str	r3, [r1, #4]
    1412:	bd10      	pop	{r4, pc}
    1414:	200005bc 	.word	0x200005bc
    1418:	00009848 	.word	0x00009848
    141c:	000096fc 	.word	0x000096fc
    1420:	20000130 	.word	0x20000130
    1424:	00009850 	.word	0x00009850
    1428:	200005a8 	.word	0x200005a8
    142c:	00009858 	.word	0x00009858
    1430:	20000a08 	.word	0x20000a08
    1434:	00009868 	.word	0x00009868
    1438:	20000150 	.word	0x20000150
    143c:	00009878 	.word	0x00009878
    1440:	00009888 	.word	0x00009888
    1444:	00000bbd 	.word	0x00000bbd
    1448:	20000140 	.word	0x20000140
    144c:	00009894 	.word	0x00009894
    1450:	000098a4 	.word	0x000098a4
    1454:	20000564 	.word	0x20000564
    1458:	000098b0 	.word	0x000098b0
    145c:	00000ba5 	.word	0x00000ba5
    1460:	20000ac8 	.word	0x20000ac8
    1464:	000098c0 	.word	0x000098c0
    1468:	00000ae5 	.word	0x00000ae5
    146c:	200009dc 	.word	0x200009dc
    1470:	000098d0 	.word	0x000098d0

00001474 <sim808_init>:
 */ 

#include "sim808_uart.h"
#include "platform.h"

void sim808_init() {
    1474:	b570      	push	{r4, r5, r6, lr}
	uint8_t success;
	gps_logging_enabled = 1;
    1476:	2401      	movs	r4, #1
    1478:	4b37      	ldr	r3, [pc, #220]	; (1558 <sim808_init+0xe4>)
    147a:	701c      	strb	r4, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    147c:	4937      	ldr	r1, [pc, #220]	; (155c <sim808_init+0xe8>)
    147e:	704c      	strb	r4, [r1, #1]
	config->powersave  = false;
    1480:	2300      	movs	r3, #0
    1482:	708b      	strb	r3, [r1, #2]
	
	//Setup GSM key pin
	port_get_config_defaults(&pin_cfg);
	pin_cfg.direction = PORT_PIN_DIR_OUTPUT;
    1484:	700c      	strb	r4, [r1, #0]
	port_pin_set_config(SIM808_RESET_PIN, &pin_cfg);
    1486:	201b      	movs	r0, #27
    1488:	4b35      	ldr	r3, [pc, #212]	; (1560 <sim808_init+0xec>)
    148a:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    148c:	2280      	movs	r2, #128	; 0x80
    148e:	0512      	lsls	r2, r2, #20
    1490:	4b34      	ldr	r3, [pc, #208]	; (1564 <sim808_init+0xf0>)
    1492:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	
	init_SIM808_uart();
    1494:	4b34      	ldr	r3, [pc, #208]	; (1568 <sim808_init+0xf4>)
    1496:	4798      	blx	r3
	init_sim808_usart_callbacks();
    1498:	4b34      	ldr	r3, [pc, #208]	; (156c <sim808_init+0xf8>)
    149a:	4798      	blx	r3
	sim808_init_commands();
    149c:	4b34      	ldr	r3, [pc, #208]	; (1570 <sim808_init+0xfc>)
    149e:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    14a0:	4b34      	ldr	r3, [pc, #208]	; (1574 <sim808_init+0x100>)
    14a2:	701c      	strb	r4, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    14a4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    14a8:	b662      	cpsie	i
	
	system_interrupt_enable_global();
	
	usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    14aa:	4c33      	ldr	r4, [pc, #204]	; (1578 <sim808_init+0x104>)
    14ac:	1c20      	adds	r0, r4, #0
    14ae:	4933      	ldr	r1, [pc, #204]	; (157c <sim808_init+0x108>)
    14b0:	2201      	movs	r2, #1
    14b2:	4b33      	ldr	r3, [pc, #204]	; (1580 <sim808_init+0x10c>)
    14b4:	4798      	blx	r3
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    14b6:	1c20      	adds	r0, r4, #0
    14b8:	4932      	ldr	r1, [pc, #200]	; (1584 <sim808_init+0x110>)
    14ba:	2201      	movs	r2, #1
    14bc:	4b32      	ldr	r3, [pc, #200]	; (1588 <sim808_init+0x114>)
    14be:	4798      	blx	r3
	
	//Check if turned off
	sim808_send_command(CMD_AT);
    14c0:	4b32      	ldr	r3, [pc, #200]	; (158c <sim808_init+0x118>)
    14c2:	6818      	ldr	r0, [r3, #0]
    14c4:	6859      	ldr	r1, [r3, #4]
    14c6:	689a      	ldr	r2, [r3, #8]
    14c8:	68db      	ldr	r3, [r3, #12]
    14ca:	4c31      	ldr	r4, [pc, #196]	; (1590 <sim808_init+0x11c>)
    14cc:	47a0      	blx	r4
	if(sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL) == 0) {
    14ce:	20fa      	movs	r0, #250	; 0xfa
    14d0:	0040      	lsls	r0, r0, #1
    14d2:	4b30      	ldr	r3, [pc, #192]	; (1594 <sim808_init+0x120>)
    14d4:	4798      	blx	r3
    14d6:	2800      	cmp	r0, #0
    14d8:	d10a      	bne.n	14f0 <sim808_init+0x7c>
		//Enable the module if turned off:
		delay_ms(400);
    14da:	20c8      	movs	r0, #200	; 0xc8
    14dc:	0040      	lsls	r0, r0, #1
    14de:	4e2e      	ldr	r6, [pc, #184]	; (1598 <sim808_init+0x124>)
    14e0:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
    14e2:	4c20      	ldr	r4, [pc, #128]	; (1564 <sim808_init+0xf0>)
    14e4:	2580      	movs	r5, #128	; 0x80
    14e6:	052d      	lsls	r5, r5, #20
    14e8:	6165      	str	r5, [r4, #20]
		port_pin_set_output_level(SIM808_RESET_PIN, false);
		delay_ms(6000);
    14ea:	482c      	ldr	r0, [pc, #176]	; (159c <sim808_init+0x128>)
    14ec:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    14ee:	61a5      	str	r5, [r4, #24]
{
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	module->callback_enable_mask &= ~(1 << callback_type);
    14f0:	4c21      	ldr	r4, [pc, #132]	; (1578 <sim808_init+0x104>)
    14f2:	2531      	movs	r5, #49	; 0x31
    14f4:	5d63      	ldrb	r3, [r4, r5]
    14f6:	2202      	movs	r2, #2
    14f8:	4393      	bics	r3, r2
    14fa:	5563      	strb	r3, [r4, r5]
	}

	do {
		usart_disable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
		success = 1;
		sim808_send_command(CMD_RESET);		
    14fc:	4b28      	ldr	r3, [pc, #160]	; (15a0 <sim808_init+0x12c>)
    14fe:	6818      	ldr	r0, [r3, #0]
    1500:	6859      	ldr	r1, [r3, #4]
    1502:	689a      	ldr	r2, [r3, #8]
    1504:	68db      	ldr	r3, [r3, #12]
    1506:	4e22      	ldr	r6, [pc, #136]	; (1590 <sim808_init+0x11c>)
    1508:	47b0      	blx	r6
		delay_ms(400);
    150a:	20c8      	movs	r0, #200	; 0xc8
    150c:	0040      	lsls	r0, r0, #1
    150e:	4b22      	ldr	r3, [pc, #136]	; (1598 <sim808_init+0x124>)
    1510:	4798      	blx	r3
		sim808_send_command(CMD_NO_ECHO);	//Disable echo
    1512:	4b24      	ldr	r3, [pc, #144]	; (15a4 <sim808_init+0x130>)
    1514:	6818      	ldr	r0, [r3, #0]
    1516:	6859      	ldr	r1, [r3, #4]
    1518:	689a      	ldr	r2, [r3, #8]
    151a:	68db      	ldr	r3, [r3, #12]
    151c:	47b0      	blx	r6
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    151e:	5d62      	ldrb	r2, [r4, r5]
    1520:	2302      	movs	r3, #2
    1522:	4313      	orrs	r3, r2
    1524:	5563      	strb	r3, [r4, r5]
		usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
		usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    1526:	1c20      	adds	r0, r4, #0
    1528:	4916      	ldr	r1, [pc, #88]	; (1584 <sim808_init+0x110>)
    152a:	2201      	movs	r2, #1
    152c:	4b16      	ldr	r3, [pc, #88]	; (1588 <sim808_init+0x114>)
    152e:	4798      	blx	r3
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    1530:	25fa      	movs	r5, #250	; 0xfa
    1532:	006d      	lsls	r5, r5, #1
    1534:	1c28      	adds	r0, r5, #0
    1536:	4c17      	ldr	r4, [pc, #92]	; (1594 <sim808_init+0x120>)
    1538:	47a0      	blx	r4
		sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
    153a:	4b1b      	ldr	r3, [pc, #108]	; (15a8 <sim808_init+0x134>)
    153c:	6818      	ldr	r0, [r3, #0]
    153e:	6859      	ldr	r1, [r3, #4]
    1540:	689a      	ldr	r2, [r3, #8]
    1542:	68db      	ldr	r3, [r3, #12]
    1544:	47b0      	blx	r6
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
    1546:	1c28      	adds	r0, r5, #0
    1548:	47a0      	blx	r4
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_http();
    154a:	4d18      	ldr	r5, [pc, #96]	; (15ac <sim808_init+0x138>)
		connection = sim808_connect();	
    154c:	4c18      	ldr	r4, [pc, #96]	; (15b0 <sim808_init+0x13c>)
		sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_http();
    154e:	47a8      	blx	r5
		connection = sim808_connect();	
    1550:	47a0      	blx	r4
	} while(connection == 0);
    1552:	2800      	cmp	r0, #0
    1554:	d0fb      	beq.n	154e <sim808_init+0xda>


}
    1556:	bd70      	pop	{r4, r5, r6, pc}
    1558:	200005b8 	.word	0x200005b8
    155c:	20002314 	.word	0x20002314
    1560:	00001c85 	.word	0x00001c85
    1564:	41004400 	.word	0x41004400
    1568:	0000126d 	.word	0x0000126d
    156c:	00001379 	.word	0x00001379
    1570:	000013a1 	.word	0x000013a1
    1574:	2000000c 	.word	0x2000000c
    1578:	20002340 	.word	0x20002340
    157c:	00000e55 	.word	0x00000e55
    1580:	0000252d 	.word	0x0000252d
    1584:	20000160 	.word	0x20000160
    1588:	00002545 	.word	0x00002545
    158c:	200009dc 	.word	0x200009dc
    1590:	00000f01 	.word	0x00000f01
    1594:	00000fe5 	.word	0x00000fe5
    1598:	000016bd 	.word	0x000016bd
    159c:	00001770 	.word	0x00001770
    15a0:	200005bc 	.word	0x200005bc
    15a4:	20000130 	.word	0x20000130
    15a8:	200005a8 	.word	0x200005a8
    15ac:	0000109d 	.word	0x0000109d
    15b0:	000011f5 	.word	0x000011f5

000015b4 <configure_tc_bg>:
	tc_enable(&display_timer_instance);
}

//Set up timer, for fast periods
void configure_tc_bg(uint8_t period)
{
    15b4:	b510      	push	{r4, lr}
    15b6:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    15b8:	aa01      	add	r2, sp, #4
    15ba:	2300      	movs	r3, #0
    15bc:	2100      	movs	r1, #0
    15be:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    15c0:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    15c2:	2400      	movs	r4, #0
    15c4:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    15c6:	7054      	strb	r4, [r2, #1]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    15c8:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    15ca:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    15cc:	7311      	strb	r1, [r2, #12]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    15ce:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    15d0:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    15d2:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    15d4:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    15d6:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    15d8:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    15da:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    15dc:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    15de:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    15e0:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    15e2:	2304      	movs	r3, #4
    15e4:	7093      	strb	r3, [r2, #2]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV64;
    15e6:	23a0      	movs	r3, #160	; 0xa0
    15e8:	00db      	lsls	r3, r3, #3
    15ea:	8093      	strh	r3, [r2, #4]
	
	config_tc.counter_8_bit.compare_capture_channel[0] = period;
    15ec:	232a      	movs	r3, #42	; 0x2a
    15ee:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.period = period;
    15f0:	2329      	movs	r3, #41	; 0x29
    15f2:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.value = 0x00;
    15f4:	2328      	movs	r3, #40	; 0x28
    15f6:	54d4      	strb	r4, [r2, r3]
	
	config_tc.pwm_channel[0].enabled = false;
	tc_init(&display_timer_instance, TC3, &config_tc);
    15f8:	4c07      	ldr	r4, [pc, #28]	; (1618 <configure_tc_bg+0x64>)
    15fa:	1c20      	adds	r0, r4, #0
    15fc:	4907      	ldr	r1, [pc, #28]	; (161c <configure_tc_bg+0x68>)
    15fe:	4b08      	ldr	r3, [pc, #32]	; (1620 <configure_tc_bg+0x6c>)
    1600:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1602:	6822      	ldr	r2, [r4, #0]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1604:	217f      	movs	r1, #127	; 0x7f
    1606:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    1608:	438b      	bics	r3, r1
    160a:	d1fc      	bne.n	1606 <configure_tc_bg+0x52>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    160c:	8811      	ldrh	r1, [r2, #0]
    160e:	2302      	movs	r3, #2
    1610:	430b      	orrs	r3, r1
    1612:	8013      	strh	r3, [r2, #0]
	tc_enable(&display_timer_instance);
}
    1614:	b00e      	add	sp, #56	; 0x38
    1616:	bd10      	pop	{r4, pc}
    1618:	200023c0 	.word	0x200023c0
    161c:	42002c00 	.word	0x42002c00
    1620:	00002dc5 	.word	0x00002dc5

00001624 <configure_tc>:


//Set up timers:
void configure_tc( )
{
    1624:	b508      	push	{r3, lr}

  //configure_tc_logger( );
  configure_tc_bg( 0xff);
    1626:	20ff      	movs	r0, #255	; 0xff
    1628:	4b01      	ldr	r3, [pc, #4]	; (1630 <configure_tc+0xc>)
    162a:	4798      	blx	r3
}
    162c:	bd08      	pop	{r3, pc}
    162e:	46c0      	nop			; (mov r8, r8)
    1630:	000015b5 	.word	0x000015b5

00001634 <configure_tc_callbacks>:

//Register in callback
void configure_tc_callbacks(tc_callback_t callback_func)
{
    1634:	b510      	push	{r4, lr}
    1636:	1c01      	adds	r1, r0, #0
	tc_register_callback(	&display_timer_instance,	callback_func, TC_CALLBACK_OVERFLOW);
    1638:	4c0c      	ldr	r4, [pc, #48]	; (166c <configure_tc_callbacks+0x38>)
    163a:	1c20      	adds	r0, r4, #0
    163c:	2200      	movs	r2, #0
    163e:	4b0c      	ldr	r3, [pc, #48]	; (1670 <configure_tc_callbacks+0x3c>)
    1640:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    1642:	6820      	ldr	r0, [r4, #0]
    1644:	4b0b      	ldr	r3, [pc, #44]	; (1674 <configure_tc_callbacks+0x40>)
    1646:	4798      	blx	r3
	static uint8_t tc_interrupt_vectors[TC_INST_NUM] =
		{
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    1648:	4b0b      	ldr	r3, [pc, #44]	; (1678 <configure_tc_callbacks+0x44>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    164a:	5c1b      	ldrb	r3, [r3, r0]
    164c:	211f      	movs	r1, #31
    164e:	4019      	ands	r1, r3
    1650:	2301      	movs	r3, #1
    1652:	1c1a      	adds	r2, r3, #0
    1654:	408a      	lsls	r2, r1
    1656:	1c11      	adds	r1, r2, #0
    1658:	4a08      	ldr	r2, [pc, #32]	; (167c <configure_tc_callbacks+0x48>)
    165a:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    165c:	7e61      	ldrb	r1, [r4, #25]
    165e:	2201      	movs	r2, #1
    1660:	430a      	orrs	r2, r1
    1662:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    1664:	6822      	ldr	r2, [r4, #0]
    1666:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&display_timer_instance, TC_CALLBACK_OVERFLOW);
}
    1668:	bd10      	pop	{r4, pc}
    166a:	46c0      	nop			; (mov r8, r8)
    166c:	200023c0 	.word	0x200023c0
    1670:	00003039 	.word	0x00003039
    1674:	00002d8d 	.word	0x00002d8d
    1678:	000098d4 	.word	0x000098d4
    167c:	e000e100 	.word	0xe000e100

00001680 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    1680:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    1682:	2000      	movs	r0, #0
    1684:	4b08      	ldr	r3, [pc, #32]	; (16a8 <delay_init+0x28>)
    1686:	4798      	blx	r3
	cycles_per_ms /= 1000;
    1688:	4c08      	ldr	r4, [pc, #32]	; (16ac <delay_init+0x2c>)
    168a:	21fa      	movs	r1, #250	; 0xfa
    168c:	0089      	lsls	r1, r1, #2
    168e:	47a0      	blx	r4
    1690:	4b07      	ldr	r3, [pc, #28]	; (16b0 <delay_init+0x30>)
    1692:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    1694:	21fa      	movs	r1, #250	; 0xfa
    1696:	0089      	lsls	r1, r1, #2
    1698:	47a0      	blx	r4
    169a:	4b06      	ldr	r3, [pc, #24]	; (16b4 <delay_init+0x34>)
    169c:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    169e:	2205      	movs	r2, #5
    16a0:	4b05      	ldr	r3, [pc, #20]	; (16b8 <delay_init+0x38>)
    16a2:	601a      	str	r2, [r3, #0]
}
    16a4:	bd10      	pop	{r4, pc}
    16a6:	46c0      	nop			; (mov r8, r8)
    16a8:	00002b3d 	.word	0x00002b3d
    16ac:	00007639 	.word	0x00007639
    16b0:	20000008 	.word	0x20000008
    16b4:	20000004 	.word	0x20000004
    16b8:	e000e010 	.word	0xe000e010

000016bc <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    16bc:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    16be:	4b08      	ldr	r3, [pc, #32]	; (16e0 <delay_cycles_ms+0x24>)
    16c0:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    16c2:	4a08      	ldr	r2, [pc, #32]	; (16e4 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    16c4:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    16c6:	2180      	movs	r1, #128	; 0x80
    16c8:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    16ca:	e006      	b.n	16da <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    16cc:	2c00      	cmp	r4, #0
    16ce:	d004      	beq.n	16da <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    16d0:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    16d2:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    16d4:	6813      	ldr	r3, [r2, #0]
    16d6:	420b      	tst	r3, r1
    16d8:	d0fc      	beq.n	16d4 <delay_cycles_ms+0x18>
    16da:	3801      	subs	r0, #1
    16dc:	d2f6      	bcs.n	16cc <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    16de:	bd30      	pop	{r4, r5, pc}
    16e0:	20000008 	.word	0x20000008
    16e4:	e000e010 	.word	0xe000e010

000016e8 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    16e8:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    16ea:	2200      	movs	r2, #0
    16ec:	2300      	movs	r3, #0
    16ee:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
    16f0:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
    16f2:	2100      	movs	r1, #0
    16f4:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    16f6:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    16f8:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    16fa:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
    16fc:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
    16fe:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
    1700:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
    1702:	24c0      	movs	r4, #192	; 0xc0
    1704:	0164      	lsls	r4, r4, #5
    1706:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    1708:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    170a:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
    170c:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
    170e:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
    1710:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    1712:	242a      	movs	r4, #42	; 0x2a
    1714:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
    1716:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
    1718:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
    171a:	2424      	movs	r4, #36	; 0x24
    171c:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    171e:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    1720:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    1722:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
    1724:	232b      	movs	r3, #43	; 0x2b
    1726:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
    1728:	232c      	movs	r3, #44	; 0x2c
    172a:	54c1      	strb	r1, [r0, r3]
}
    172c:	bd10      	pop	{r4, pc}
    172e:	46c0      	nop			; (mov r8, r8)

00001730 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    1730:	b5f0      	push	{r4, r5, r6, r7, lr}
    1732:	465f      	mov	r7, fp
    1734:	4656      	mov	r6, sl
    1736:	464d      	mov	r5, r9
    1738:	4644      	mov	r4, r8
    173a:	b4f0      	push	{r4, r5, r6, r7}
    173c:	b099      	sub	sp, #100	; 0x64
    173e:	1c06      	adds	r6, r0, #0
    1740:	1c14      	adds	r4, r2, #0
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    1742:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    1744:	4bbc      	ldr	r3, [pc, #752]	; (1a38 <adc_init+0x308>)
    1746:	6a18      	ldr	r0, [r3, #32]
    1748:	2280      	movs	r2, #128	; 0x80
    174a:	0252      	lsls	r2, r2, #9
    174c:	4302      	orrs	r2, r0
    174e:	621a      	str	r2, [r3, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    1750:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    1752:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    1754:	07da      	lsls	r2, r3, #31
    1756:	d500      	bpl.n	175a <adc_init+0x2a>
    1758:	e1f6      	b.n	1b48 <adc_init+0x418>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    175a:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    175c:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    175e:	0799      	lsls	r1, r3, #30
    1760:	d500      	bpl.n	1764 <adc_init+0x34>
    1762:	e1f1      	b.n	1b48 <adc_init+0x418>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    1764:	7863      	ldrb	r3, [r4, #1]
    1766:	7133      	strb	r3, [r6, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
    1768:	2b00      	cmp	r3, #0
    176a:	d000      	beq.n	176e <adc_init+0x3e>
    176c:	e1dc      	b.n	1b28 <adc_init+0x3f8>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
    176e:	4bb3      	ldr	r3, [pc, #716]	; (1a3c <adc_init+0x30c>)
    1770:	6c19      	ldr	r1, [r3, #64]	; 0x40
    1772:	2204      	movs	r2, #4
    1774:	430a      	orrs	r2, r1
    1776:	641a      	str	r2, [r3, #64]	; 0x40
    1778:	e1d6      	b.n	1b28 <adc_init+0x3f8>
	module_inst->remaining_conversions = 0;
	module_inst->job_status = STATUS_OK;

	_adc_instances[0] = module_inst;

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    177a:	7d23      	ldrb	r3, [r4, #20]
    177c:	2b00      	cmp	r3, #0
    177e:	d102      	bne.n	1786 <adc_init+0x56>
			!config->freerunning) {
		module_inst->software_trigger = true;
    1780:	2301      	movs	r3, #1
    1782:	7773      	strb	r3, [r6, #29]
    1784:	e001      	b.n	178a <adc_init+0x5a>
	} else {
		module_inst->software_trigger = false;
    1786:	2300      	movs	r3, #0
    1788:	7773      	strb	r3, [r6, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    178a:	6832      	ldr	r2, [r6, #0]
    178c:	9201      	str	r2, [sp, #4]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    178e:	7823      	ldrb	r3, [r4, #0]
    1790:	4668      	mov	r0, sp
    1792:	7203      	strb	r3, [r0, #8]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
    1794:	201e      	movs	r0, #30
    1796:	a902      	add	r1, sp, #8
    1798:	4ba9      	ldr	r3, [pc, #676]	; (1a40 <adc_init+0x310>)
    179a:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
    179c:	201e      	movs	r0, #30
    179e:	4ba9      	ldr	r3, [pc, #676]	; (1a44 <adc_init+0x314>)
    17a0:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
    17a2:	232c      	movs	r3, #44	; 0x2c
    17a4:	5ce3      	ldrb	r3, [r4, r3]
    17a6:	2b00      	cmp	r3, #0
    17a8:	d042      	beq.n	1830 <adc_init+0x100>
		uint8_t offset = config->pin_scan.offset_start_scan;
    17aa:	222b      	movs	r2, #43	; 0x2b
    17ac:	5ca5      	ldrb	r5, [r4, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
    17ae:	7b21      	ldrb	r1, [r4, #12]
    17b0:	4688      	mov	r8, r1
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
    17b2:	194a      	adds	r2, r1, r5
    17b4:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
    17b6:	18d3      	adds	r3, r2, r3
    17b8:	b2db      	uxtb	r3, r3
    17ba:	4699      	mov	r9, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    17bc:	429a      	cmp	r2, r3
    17be:	d221      	bcs.n	1804 <adc_init+0xd4>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    17c0:	4aa1      	ldr	r2, [pc, #644]	; (1a48 <adc_init+0x318>)
    17c2:	4693      	mov	fp, r2
    17c4:	4ba1      	ldr	r3, [pc, #644]	; (1a4c <adc_init+0x31c>)
    17c6:	469a      	mov	sl, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
    17c8:	270f      	movs	r7, #15
    17ca:	402f      	ands	r7, r5
    17cc:	7b23      	ldrb	r3, [r4, #12]
    17ce:	18ff      	adds	r7, r7, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    17d0:	a804      	add	r0, sp, #16
    17d2:	4659      	mov	r1, fp
    17d4:	2250      	movs	r2, #80	; 0x50
    17d6:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    17d8:	2f13      	cmp	r7, #19
    17da:	d80c      	bhi.n	17f6 <adc_init+0xc6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    17dc:	00bf      	lsls	r7, r7, #2
    17de:	ab04      	add	r3, sp, #16
    17e0:	58f8      	ldr	r0, [r7, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    17e2:	a903      	add	r1, sp, #12
    17e4:	2300      	movs	r3, #0
    17e6:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    17e8:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    17ea:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    17ec:	2301      	movs	r3, #1
    17ee:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    17f0:	b2c0      	uxtb	r0, r0
    17f2:	4a97      	ldr	r2, [pc, #604]	; (1a50 <adc_init+0x320>)
    17f4:	4790      	blx	r2
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
    17f6:	3501      	adds	r5, #1
    17f8:	b2ed      	uxtb	r5, r5
    17fa:	4640      	mov	r0, r8
    17fc:	1943      	adds	r3, r0, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    17fe:	b2db      	uxtb	r3, r3
    1800:	454b      	cmp	r3, r9
    1802:	d3e1      	bcc.n	17c8 <adc_init+0x98>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
    1804:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    1806:	a804      	add	r0, sp, #16
    1808:	498f      	ldr	r1, [pc, #572]	; (1a48 <adc_init+0x318>)
    180a:	2250      	movs	r2, #80	; 0x50
    180c:	4b8f      	ldr	r3, [pc, #572]	; (1a4c <adc_init+0x31c>)
    180e:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    1810:	2d13      	cmp	r5, #19
    1812:	d837      	bhi.n	1884 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1814:	00ad      	lsls	r5, r5, #2
    1816:	ab04      	add	r3, sp, #16
    1818:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    181a:	a903      	add	r1, sp, #12
    181c:	2300      	movs	r3, #0
    181e:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1820:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1822:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1824:	2301      	movs	r3, #1
    1826:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    1828:	b2c0      	uxtb	r0, r0
    182a:	4b89      	ldr	r3, [pc, #548]	; (1a50 <adc_init+0x320>)
    182c:	4798      	blx	r3
    182e:	e029      	b.n	1884 <adc_init+0x154>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
    1830:	7b25      	ldrb	r5, [r4, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    1832:	a804      	add	r0, sp, #16
    1834:	4984      	ldr	r1, [pc, #528]	; (1a48 <adc_init+0x318>)
    1836:	2250      	movs	r2, #80	; 0x50
    1838:	4b84      	ldr	r3, [pc, #528]	; (1a4c <adc_init+0x31c>)
    183a:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    183c:	2d13      	cmp	r5, #19
    183e:	d80c      	bhi.n	185a <adc_init+0x12a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1840:	00ad      	lsls	r5, r5, #2
    1842:	ab04      	add	r3, sp, #16
    1844:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1846:	a903      	add	r1, sp, #12
    1848:	2300      	movs	r3, #0
    184a:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    184c:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    184e:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1850:	2301      	movs	r3, #1
    1852:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    1854:	b2c0      	uxtb	r0, r0
    1856:	4b7e      	ldr	r3, [pc, #504]	; (1a50 <adc_init+0x320>)
    1858:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
    185a:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    185c:	a804      	add	r0, sp, #16
    185e:	497a      	ldr	r1, [pc, #488]	; (1a48 <adc_init+0x318>)
    1860:	2250      	movs	r2, #80	; 0x50
    1862:	4b7a      	ldr	r3, [pc, #488]	; (1a4c <adc_init+0x31c>)
    1864:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    1866:	2d13      	cmp	r5, #19
    1868:	d80c      	bhi.n	1884 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    186a:	00ad      	lsls	r5, r5, #2
    186c:	ab04      	add	r3, sp, #16
    186e:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1870:	a903      	add	r1, sp, #12
    1872:	2300      	movs	r3, #0
    1874:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1876:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1878:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    187a:	2301      	movs	r3, #1
    187c:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    187e:	b2c0      	uxtb	r0, r0
    1880:	4b73      	ldr	r3, [pc, #460]	; (1a50 <adc_init+0x320>)
    1882:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
    1884:	7d63      	ldrb	r3, [r4, #21]
    1886:	009b      	lsls	r3, r3, #2
    1888:	b2db      	uxtb	r3, r3
    188a:	9901      	ldr	r1, [sp, #4]
    188c:	700b      	strb	r3, [r1, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    188e:	7da3      	ldrb	r3, [r4, #22]
    1890:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
    1892:	7862      	ldrb	r2, [r4, #1]
    1894:	4313      	orrs	r3, r2
    1896:	b2db      	uxtb	r3, r3
    1898:	704b      	strb	r3, [r1, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    189a:	7923      	ldrb	r3, [r4, #4]
    189c:	2b34      	cmp	r3, #52	; 0x34
    189e:	d900      	bls.n	18a2 <adc_init+0x172>
    18a0:	e140      	b.n	1b24 <adc_init+0x3f4>
    18a2:	009b      	lsls	r3, r3, #2
    18a4:	4a6b      	ldr	r2, [pc, #428]	; (1a54 <adc_init+0x324>)
    18a6:	58d3      	ldr	r3, [r2, r3]
    18a8:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    18aa:	2202      	movs	r2, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    18ac:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    18ae:	2301      	movs	r3, #1
    18b0:	e01a      	b.n	18e8 <adc_init+0x1b8>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    18b2:	7c63      	ldrb	r3, [r4, #17]
		accumulate = config->accumulate_samples;
    18b4:	7c22      	ldrb	r2, [r4, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    18b6:	2510      	movs	r5, #16
    18b8:	e016      	b.n	18e8 <adc_init+0x1b8>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    18ba:	2206      	movs	r2, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    18bc:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    18be:	2301      	movs	r3, #1
    18c0:	e012      	b.n	18e8 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    18c2:	2208      	movs	r2, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    18c4:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    18c6:	2300      	movs	r3, #0
    18c8:	e00e      	b.n	18e8 <adc_init+0x1b8>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    18ca:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    18cc:	2530      	movs	r5, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    18ce:	2300      	movs	r3, #0
    18d0:	e00a      	b.n	18e8 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    18d2:	2200      	movs	r2, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    18d4:	2520      	movs	r5, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    18d6:	2300      	movs	r3, #0
    18d8:	e006      	b.n	18e8 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    18da:	2200      	movs	r2, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    18dc:	2500      	movs	r5, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    18de:	2300      	movs	r3, #0
    18e0:	e002      	b.n	18e8 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    18e2:	2204      	movs	r2, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    18e4:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    18e6:	2302      	movs	r3, #2
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    18e8:	011b      	lsls	r3, r3, #4
    18ea:	2170      	movs	r1, #112	; 0x70
    18ec:	400b      	ands	r3, r1
    18ee:	4313      	orrs	r3, r2
    18f0:	9a01      	ldr	r2, [sp, #4]
    18f2:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    18f4:	7de3      	ldrb	r3, [r4, #23]
		return STATUS_ERR_INVALID_ARG;
    18f6:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    18f8:	2b3f      	cmp	r3, #63	; 0x3f
    18fa:	d900      	bls.n	18fe <adc_init+0x1ce>
    18fc:	e124      	b.n	1b48 <adc_init+0x418>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    18fe:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1900:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1902:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    1904:	b25b      	sxtb	r3, r3
    1906:	2b00      	cmp	r3, #0
    1908:	dbfb      	blt.n	1902 <adc_init+0x1d2>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    190a:	7ce2      	ldrb	r2, [r4, #19]
    190c:	8863      	ldrh	r3, [r4, #2]
    190e:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    1910:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    1912:	5ca2      	ldrb	r2, [r4, r2]
    1914:	00d2      	lsls	r2, r2, #3
    1916:	4313      	orrs	r3, r2
    1918:	7d22      	ldrb	r2, [r4, #20]
    191a:	0092      	lsls	r2, r2, #2
    191c:	4313      	orrs	r3, r2
    191e:	7ca2      	ldrb	r2, [r4, #18]
    1920:	0052      	lsls	r2, r2, #1
    1922:	4313      	orrs	r3, r2
    1924:	432b      	orrs	r3, r5
    1926:	9801      	ldr	r0, [sp, #4]
    1928:	8083      	strh	r3, [r0, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    192a:	7e23      	ldrb	r3, [r4, #24]
    192c:	2b00      	cmp	r3, #0
    192e:	d101      	bne.n	1934 <adc_init+0x204>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1930:	6831      	ldr	r1, [r6, #0]
    1932:	e097      	b.n	1a64 <adc_init+0x334>
		switch (resolution) {
    1934:	2d10      	cmp	r5, #16
    1936:	d05f      	beq.n	19f8 <adc_init+0x2c8>
    1938:	d802      	bhi.n	1940 <adc_init+0x210>
    193a:	2d00      	cmp	r5, #0
    193c:	d03c      	beq.n	19b8 <adc_init+0x288>
    193e:	e7f7      	b.n	1930 <adc_init+0x200>
    1940:	2d20      	cmp	r5, #32
    1942:	d019      	beq.n	1978 <adc_init+0x248>
    1944:	2d30      	cmp	r5, #48	; 0x30
    1946:	d1f3      	bne.n	1930 <adc_init+0x200>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    1948:	7ce2      	ldrb	r2, [r4, #19]
    194a:	2a00      	cmp	r2, #0
    194c:	d00a      	beq.n	1964 <adc_init+0x234>
					(config->window.window_lower_value > 127 ||
    194e:	69e2      	ldr	r2, [r4, #28]
    1950:	3280      	adds	r2, #128	; 0x80
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1952:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    1954:	2aff      	cmp	r2, #255	; 0xff
    1956:	d900      	bls.n	195a <adc_init+0x22a>
    1958:	e0f6      	b.n	1b48 <adc_init+0x418>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    195a:	6a22      	ldr	r2, [r4, #32]
    195c:	3280      	adds	r2, #128	; 0x80
    195e:	2aff      	cmp	r2, #255	; 0xff
    1960:	d900      	bls.n	1964 <adc_init+0x234>
    1962:	e0f1      	b.n	1b48 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1964:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    1966:	69e1      	ldr	r1, [r4, #28]
    1968:	29ff      	cmp	r1, #255	; 0xff
    196a:	dd00      	ble.n	196e <adc_init+0x23e>
    196c:	e0ec      	b.n	1b48 <adc_init+0x418>
    196e:	6a22      	ldr	r2, [r4, #32]
    1970:	2aff      	cmp	r2, #255	; 0xff
    1972:	dd00      	ble.n	1976 <adc_init+0x246>
    1974:	e0e8      	b.n	1b48 <adc_init+0x418>
    1976:	e7db      	b.n	1930 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    1978:	7ce2      	ldrb	r2, [r4, #19]
    197a:	2a00      	cmp	r2, #0
    197c:	d011      	beq.n	19a2 <adc_init+0x272>
					(config->window.window_lower_value > 511 ||
    197e:	69e0      	ldr	r0, [r4, #28]
    1980:	2280      	movs	r2, #128	; 0x80
    1982:	0092      	lsls	r2, r2, #2
    1984:	1881      	adds	r1, r0, r2
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1986:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    1988:	4a33      	ldr	r2, [pc, #204]	; (1a58 <adc_init+0x328>)
    198a:	4291      	cmp	r1, r2
    198c:	d900      	bls.n	1990 <adc_init+0x260>
    198e:	e0db      	b.n	1b48 <adc_init+0x418>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    1990:	6a20      	ldr	r0, [r4, #32]
    1992:	2280      	movs	r2, #128	; 0x80
    1994:	0092      	lsls	r2, r2, #2
    1996:	1881      	adds	r1, r0, r2
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1998:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    199a:	4a2f      	ldr	r2, [pc, #188]	; (1a58 <adc_init+0x328>)
    199c:	4291      	cmp	r1, r2
    199e:	d900      	bls.n	19a2 <adc_init+0x272>
    19a0:	e0d2      	b.n	1b48 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    19a2:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    19a4:	4a2c      	ldr	r2, [pc, #176]	; (1a58 <adc_init+0x328>)
    19a6:	69e1      	ldr	r1, [r4, #28]
    19a8:	4291      	cmp	r1, r2
    19aa:	dd00      	ble.n	19ae <adc_init+0x27e>
    19ac:	e0cc      	b.n	1b48 <adc_init+0x418>
    19ae:	6a21      	ldr	r1, [r4, #32]
    19b0:	4291      	cmp	r1, r2
    19b2:	dd00      	ble.n	19b6 <adc_init+0x286>
    19b4:	e0c8      	b.n	1b48 <adc_init+0x418>
    19b6:	e7bb      	b.n	1930 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    19b8:	7ce2      	ldrb	r2, [r4, #19]
    19ba:	2a00      	cmp	r2, #0
    19bc:	d011      	beq.n	19e2 <adc_init+0x2b2>
					(config->window.window_lower_value > 2047 ||
    19be:	69e2      	ldr	r2, [r4, #28]
    19c0:	2080      	movs	r0, #128	; 0x80
    19c2:	0100      	lsls	r0, r0, #4
    19c4:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    19c6:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    19c8:	4a24      	ldr	r2, [pc, #144]	; (1a5c <adc_init+0x32c>)
    19ca:	4291      	cmp	r1, r2
    19cc:	d900      	bls.n	19d0 <adc_init+0x2a0>
    19ce:	e0bb      	b.n	1b48 <adc_init+0x418>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    19d0:	6a22      	ldr	r2, [r4, #32]
    19d2:	2080      	movs	r0, #128	; 0x80
    19d4:	0100      	lsls	r0, r0, #4
    19d6:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    19d8:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    19da:	4a20      	ldr	r2, [pc, #128]	; (1a5c <adc_init+0x32c>)
    19dc:	4291      	cmp	r1, r2
    19de:	d900      	bls.n	19e2 <adc_init+0x2b2>
    19e0:	e0b2      	b.n	1b48 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    19e2:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    19e4:	4a1d      	ldr	r2, [pc, #116]	; (1a5c <adc_init+0x32c>)
    19e6:	69e1      	ldr	r1, [r4, #28]
    19e8:	4291      	cmp	r1, r2
    19ea:	dd00      	ble.n	19ee <adc_init+0x2be>
    19ec:	e0ac      	b.n	1b48 <adc_init+0x418>
    19ee:	6a21      	ldr	r1, [r4, #32]
    19f0:	4291      	cmp	r1, r2
    19f2:	dd00      	ble.n	19f6 <adc_init+0x2c6>
    19f4:	e0a8      	b.n	1b48 <adc_init+0x418>
    19f6:	e79b      	b.n	1930 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    19f8:	7ce2      	ldrb	r2, [r4, #19]
    19fa:	2a00      	cmp	r2, #0
    19fc:	d011      	beq.n	1a22 <adc_init+0x2f2>
					(config->window.window_lower_value > 32767 ||
    19fe:	69e2      	ldr	r2, [r4, #28]
    1a00:	2080      	movs	r0, #128	; 0x80
    1a02:	0200      	lsls	r0, r0, #8
    1a04:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1a06:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    1a08:	4a15      	ldr	r2, [pc, #84]	; (1a60 <adc_init+0x330>)
    1a0a:	4291      	cmp	r1, r2
    1a0c:	d900      	bls.n	1a10 <adc_init+0x2e0>
    1a0e:	e09b      	b.n	1b48 <adc_init+0x418>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    1a10:	6a22      	ldr	r2, [r4, #32]
    1a12:	2080      	movs	r0, #128	; 0x80
    1a14:	0200      	lsls	r0, r0, #8
    1a16:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1a18:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    1a1a:	4a11      	ldr	r2, [pc, #68]	; (1a60 <adc_init+0x330>)
    1a1c:	4291      	cmp	r1, r2
    1a1e:	d900      	bls.n	1a22 <adc_init+0x2f2>
    1a20:	e092      	b.n	1b48 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1a22:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    1a24:	4a0e      	ldr	r2, [pc, #56]	; (1a60 <adc_init+0x330>)
    1a26:	69e1      	ldr	r1, [r4, #28]
    1a28:	4291      	cmp	r1, r2
    1a2a:	dd00      	ble.n	1a2e <adc_init+0x2fe>
    1a2c:	e08c      	b.n	1b48 <adc_init+0x418>
    1a2e:	6a21      	ldr	r1, [r4, #32]
    1a30:	4291      	cmp	r1, r2
    1a32:	dd00      	ble.n	1a36 <adc_init+0x306>
    1a34:	e088      	b.n	1b48 <adc_init+0x418>
    1a36:	e77b      	b.n	1930 <adc_init+0x200>
    1a38:	40000400 	.word	0x40000400
    1a3c:	40000800 	.word	0x40000800
    1a40:	00002c55 	.word	0x00002c55
    1a44:	00002bc9 	.word	0x00002bc9
    1a48:	000099ac 	.word	0x000099ac
    1a4c:	0000345d 	.word	0x0000345d
    1a50:	00002d31 	.word	0x00002d31
    1a54:	000098d8 	.word	0x000098d8
    1a58:	000003ff 	.word	0x000003ff
    1a5c:	00000fff 	.word	0x00000fff
    1a60:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1a64:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
    1a66:	b252      	sxtb	r2, r2
    1a68:	2a00      	cmp	r2, #0
    1a6a:	dbfb      	blt.n	1a64 <adc_init+0x334>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    1a6c:	9a01      	ldr	r2, [sp, #4]
    1a6e:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1a70:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1a72:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1a74:	b25b      	sxtb	r3, r3
    1a76:	2b00      	cmp	r3, #0
    1a78:	dbfb      	blt.n	1a72 <adc_init+0x342>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    1a7a:	8ba3      	ldrh	r3, [r4, #28]
    1a7c:	9801      	ldr	r0, [sp, #4]
    1a7e:	8383      	strh	r3, [r0, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1a80:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1a82:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    1a84:	b25b      	sxtb	r3, r3
    1a86:	2b00      	cmp	r3, #0
    1a88:	dbfb      	blt.n	1a82 <adc_init+0x352>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    1a8a:	8c23      	ldrh	r3, [r4, #32]
    1a8c:	9901      	ldr	r1, [sp, #4]
    1a8e:	840b      	strh	r3, [r1, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    1a90:	232c      	movs	r3, #44	; 0x2c
    1a92:	5ce3      	ldrb	r3, [r4, r3]
	if (inputs_to_scan > 0) {
    1a94:	2b00      	cmp	r3, #0
    1a96:	d004      	beq.n	1aa2 <adc_init+0x372>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    1a98:	3b01      	subs	r3, #1
    1a9a:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    1a9c:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    1a9e:	2b0f      	cmp	r3, #15
    1aa0:	d852      	bhi.n	1b48 <adc_init+0x418>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    1aa2:	222b      	movs	r2, #43	; 0x2b
    1aa4:	5ca2      	ldrb	r2, [r4, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    1aa6:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    1aa8:	2a0f      	cmp	r2, #15
    1aaa:	d84d      	bhi.n	1b48 <adc_init+0x418>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1aac:	6831      	ldr	r1, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1aae:	7e48      	ldrb	r0, [r1, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
    1ab0:	b240      	sxtb	r0, r0
    1ab2:	2800      	cmp	r0, #0
    1ab4:	dbfb      	blt.n	1aae <adc_init+0x37e>
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    1ab6:	89e0      	ldrh	r0, [r4, #14]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    1ab8:	7b21      	ldrb	r1, [r4, #12]
			config->gain_factor |
    1aba:	4301      	orrs	r1, r0
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
    1abc:	68a0      	ldr	r0, [r4, #8]
    1abe:	4301      	orrs	r1, r0
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
    1ac0:	0512      	lsls	r2, r2, #20
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    1ac2:	430a      	orrs	r2, r1
    1ac4:	041b      	lsls	r3, r3, #16
			config->negative_input |
    1ac6:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    1ac8:	9901      	ldr	r1, [sp, #4]
    1aca:	610b      	str	r3, [r1, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    1acc:	232a      	movs	r3, #42	; 0x2a
    1ace:	5ce3      	ldrb	r3, [r4, r3]
    1ad0:	750b      	strb	r3, [r1, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    1ad2:	230f      	movs	r3, #15
    1ad4:	758b      	strb	r3, [r1, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    1ad6:	2324      	movs	r3, #36	; 0x24
    1ad8:	5ce3      	ldrb	r3, [r4, r3]
    1ada:	2b00      	cmp	r3, #0
    1adc:	d010      	beq.n	1b00 <adc_init+0x3d0>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    1ade:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    1ae0:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    1ae2:	4a1d      	ldr	r2, [pc, #116]	; (1b58 <adc_init+0x428>)
    1ae4:	4293      	cmp	r3, r2
    1ae6:	d82f      	bhi.n	1b48 <adc_init+0x418>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    1ae8:	848b      	strh	r3, [r1, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    1aea:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1aec:	2080      	movs	r0, #128	; 0x80
    1aee:	0100      	lsls	r0, r0, #4
    1af0:	1819      	adds	r1, r3, r0
    1af2:	b289      	uxth	r1, r1
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    1af4:	2017      	movs	r0, #23
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    1af6:	4a18      	ldr	r2, [pc, #96]	; (1b58 <adc_init+0x428>)
    1af8:	4291      	cmp	r1, r2
    1afa:	d825      	bhi.n	1b48 <adc_init+0x418>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    1afc:	9901      	ldr	r1, [sp, #4]
    1afe:	84cb      	strh	r3, [r1, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    1b00:	4b16      	ldr	r3, [pc, #88]	; (1b5c <adc_init+0x42c>)
    1b02:	681a      	ldr	r2, [r3, #0]
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    1b04:	0152      	lsls	r2, r2, #5
    1b06:	23e0      	movs	r3, #224	; 0xe0
    1b08:	00db      	lsls	r3, r3, #3
    1b0a:	401a      	ands	r2, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    1b0c:	4b14      	ldr	r3, [pc, #80]	; (1b60 <adc_init+0x430>)
    1b0e:	6858      	ldr	r0, [r3, #4]
    1b10:	0141      	lsls	r1, r0, #5
    1b12:	681b      	ldr	r3, [r3, #0]
    1b14:	0edb      	lsrs	r3, r3, #27
    1b16:	430b      	orrs	r3, r1
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    1b18:	b2db      	uxtb	r3, r3
    1b1a:	4313      	orrs	r3, r2
    1b1c:	9901      	ldr	r1, [sp, #4]
    1b1e:	850b      	strh	r3, [r1, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    1b20:	2000      	movs	r0, #0
    1b22:	e011      	b.n	1b48 <adc_init+0x418>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    1b24:	2017      	movs	r0, #23
    1b26:	e00f      	b.n	1b48 <adc_init+0x418>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
    1b28:	2300      	movs	r3, #0
    1b2a:	60b3      	str	r3, [r6, #8]
    1b2c:	60f3      	str	r3, [r6, #12]
    1b2e:	6133      	str	r3, [r6, #16]
	};

	module_inst->registered_callback_mask = 0;
    1b30:	76b3      	strb	r3, [r6, #26]
	module_inst->enabled_callback_mask = 0;
    1b32:	76f3      	strb	r3, [r6, #27]
	module_inst->remaining_conversions = 0;
    1b34:	8333      	strh	r3, [r6, #24]
	module_inst->job_status = STATUS_OK;
    1b36:	7733      	strb	r3, [r6, #28]

	_adc_instances[0] = module_inst;
    1b38:	4b0a      	ldr	r3, [pc, #40]	; (1b64 <adc_init+0x434>)
    1b3a:	601e      	str	r6, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    1b3c:	232a      	movs	r3, #42	; 0x2a
    1b3e:	5ce3      	ldrb	r3, [r4, r3]
    1b40:	2b00      	cmp	r3, #0
    1b42:	d100      	bne.n	1b46 <adc_init+0x416>
    1b44:	e619      	b.n	177a <adc_init+0x4a>
    1b46:	e61e      	b.n	1786 <adc_init+0x56>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
    1b48:	b019      	add	sp, #100	; 0x64
    1b4a:	bc3c      	pop	{r2, r3, r4, r5}
    1b4c:	4690      	mov	r8, r2
    1b4e:	4699      	mov	r9, r3
    1b50:	46a2      	mov	sl, r4
    1b52:	46ab      	mov	fp, r5
    1b54:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1b56:	46c0      	nop			; (mov r8, r8)
    1b58:	00000fff 	.word	0x00000fff
    1b5c:	00806024 	.word	0x00806024
    1b60:	00806020 	.word	0x00806020
    1b64:	200023e0 	.word	0x200023e0

00001b68 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    1b68:	b538      	push	{r3, r4, r5, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
    1b6a:	4b2d      	ldr	r3, [pc, #180]	; (1c20 <ADC_Handler+0xb8>)
    1b6c:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
    1b6e:	6823      	ldr	r3, [r4, #0]
    1b70:	7e1d      	ldrb	r5, [r3, #24]
    1b72:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
    1b74:	07e9      	lsls	r1, r5, #31
    1b76:	d535      	bpl.n	1be4 <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    1b78:	7ee2      	ldrb	r2, [r4, #27]
    1b7a:	07d1      	lsls	r1, r2, #31
    1b7c:	d532      	bpl.n	1be4 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
    1b7e:	7ea2      	ldrb	r2, [r4, #26]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;

	if (flags & ADC_INTFLAG_RESRDY) {
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    1b80:	07d1      	lsls	r1, r2, #31
    1b82:	d52f      	bpl.n	1be4 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    1b84:	2201      	movs	r2, #1
    1b86:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1b88:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1b8a:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
    1b8c:	b25b      	sxtb	r3, r3
    1b8e:	2b00      	cmp	r3, #0
    1b90:	dbfb      	blt.n	1b8a <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
    1b92:	6963      	ldr	r3, [r4, #20]
    1b94:	1c99      	adds	r1, r3, #2
    1b96:	6161      	str	r1, [r4, #20]
    1b98:	8b52      	ldrh	r2, [r2, #26]
    1b9a:	b292      	uxth	r2, r2
    1b9c:	801a      	strh	r2, [r3, #0]

			if (--module->remaining_conversions > 0) {
    1b9e:	8b23      	ldrh	r3, [r4, #24]
    1ba0:	3b01      	subs	r3, #1
    1ba2:	b29b      	uxth	r3, r3
    1ba4:	8323      	strh	r3, [r4, #24]
    1ba6:	2b00      	cmp	r3, #0
    1ba8:	d011      	beq.n	1bce <ADC_Handler+0x66>
				if (module->software_trigger == true) {
    1baa:	7f63      	ldrb	r3, [r4, #29]
    1bac:	2b00      	cmp	r3, #0
    1bae:	d019      	beq.n	1be4 <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    1bb0:	6823      	ldr	r3, [r4, #0]
    1bb2:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
    1bb4:	b252      	sxtb	r2, r2
    1bb6:	2a00      	cmp	r2, #0
    1bb8:	dbfb      	blt.n	1bb2 <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    1bba:	7b19      	ldrb	r1, [r3, #12]
    1bbc:	2202      	movs	r2, #2
    1bbe:	430a      	orrs	r2, r1
    1bc0:	731a      	strb	r2, [r3, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1bc2:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1bc4:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1bc6:	b25b      	sxtb	r3, r3
    1bc8:	2b00      	cmp	r3, #0
    1bca:	dbfb      	blt.n	1bc4 <ADC_Handler+0x5c>
    1bcc:	e00a      	b.n	1be4 <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
    1bce:	7f23      	ldrb	r3, [r4, #28]
    1bd0:	2b05      	cmp	r3, #5
    1bd2:	d107      	bne.n	1be4 <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
    1bd4:	2300      	movs	r3, #0
    1bd6:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    1bd8:	2301      	movs	r3, #1
    1bda:	6822      	ldr	r2, [r4, #0]
    1bdc:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    1bde:	1c20      	adds	r0, r4, #0
    1be0:	68a3      	ldr	r3, [r4, #8]
    1be2:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
    1be4:	0769      	lsls	r1, r5, #29
    1be6:	d50b      	bpl.n	1c00 <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    1be8:	2304      	movs	r3, #4
    1bea:	6822      	ldr	r2, [r4, #0]
    1bec:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    1bee:	7ee3      	ldrb	r3, [r4, #27]
    1bf0:	0799      	lsls	r1, r3, #30
    1bf2:	d505      	bpl.n	1c00 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
    1bf4:	7ea3      	ldrb	r3, [r4, #26]
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    1bf6:	079a      	lsls	r2, r3, #30
    1bf8:	d502      	bpl.n	1c00 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    1bfa:	1c20      	adds	r0, r4, #0
    1bfc:	68e3      	ldr	r3, [r4, #12]
    1bfe:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
    1c00:	07a9      	lsls	r1, r5, #30
    1c02:	d50b      	bpl.n	1c1c <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    1c04:	2302      	movs	r3, #2
    1c06:	6822      	ldr	r2, [r4, #0]
    1c08:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    1c0a:	7ee3      	ldrb	r3, [r4, #27]
    1c0c:	0759      	lsls	r1, r3, #29
    1c0e:	d505      	bpl.n	1c1c <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
    1c10:	7ea3      	ldrb	r3, [r4, #26]

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    1c12:	075a      	lsls	r2, r3, #29
    1c14:	d502      	bpl.n	1c1c <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
    1c16:	6923      	ldr	r3, [r4, #16]
    1c18:	1c20      	adds	r0, r4, #0
    1c1a:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
    1c1c:	bd38      	pop	{r3, r4, r5, pc}
    1c1e:	46c0      	nop			; (mov r8, r8)
    1c20:	200023e0 	.word	0x200023e0

00001c24 <adc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1c24:	1c93      	adds	r3, r2, #2
    1c26:	009b      	lsls	r3, r3, #2
    1c28:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback_mask |= (1 << callback_type);
    1c2a:	2301      	movs	r3, #1
    1c2c:	4093      	lsls	r3, r2
    1c2e:	1c1a      	adds	r2, r3, #0
    1c30:	7e83      	ldrb	r3, [r0, #26]
    1c32:	431a      	orrs	r2, r3
    1c34:	7682      	strb	r2, [r0, #26]
}
    1c36:	4770      	bx	lr

00001c38 <adc_read_buffer_job>:
 */
enum status_code adc_read_buffer_job(
		struct adc_module *const module_inst,
		uint16_t *buffer,
		uint16_t samples)
{
    1c38:	b510      	push	{r4, lr}
    1c3a:	1c03      	adds	r3, r0, #0
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    1c3c:	8b04      	ldrh	r4, [r0, #24]
    1c3e:	b2a4      	uxth	r4, r4
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
    1c40:	2005      	movs	r0, #5
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    1c42:	2c00      	cmp	r4, #0
    1c44:	d11d      	bne.n	1c82 <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
    1c46:	7f18      	ldrb	r0, [r3, #28]
    1c48:	b2c0      	uxtb	r0, r0
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    1c4a:	2805      	cmp	r0, #5
    1c4c:	d019      	beq.n	1c82 <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
	}

	module_inst->job_status = STATUS_BUSY;
    1c4e:	2005      	movs	r0, #5
    1c50:	7718      	strb	r0, [r3, #28]
	module_inst->remaining_conversions = samples;
    1c52:	831a      	strh	r2, [r3, #24]
	module_inst->job_buffer = buffer;
    1c54:	6159      	str	r1, [r3, #20]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENSET.reg = interrupt;
    1c56:	2201      	movs	r2, #1
    1c58:	6819      	ldr	r1, [r3, #0]
    1c5a:	75ca      	strb	r2, [r1, #23]

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    1c5c:	7f5a      	ldrb	r2, [r3, #29]
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    1c5e:	2000      	movs	r0, #0
	module_inst->remaining_conversions = samples;
	module_inst->job_buffer = buffer;

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    1c60:	2a00      	cmp	r2, #0
    1c62:	d00e      	beq.n	1c82 <adc_read_buffer_job+0x4a>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    1c64:	681a      	ldr	r2, [r3, #0]
    1c66:	7e51      	ldrb	r1, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1c68:	b249      	sxtb	r1, r1
    1c6a:	2900      	cmp	r1, #0
    1c6c:	dbfb      	blt.n	1c66 <adc_read_buffer_job+0x2e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    1c6e:	7b10      	ldrb	r0, [r2, #12]
    1c70:	2102      	movs	r1, #2
    1c72:	4301      	orrs	r1, r0
    1c74:	7311      	strb	r1, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1c76:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1c78:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1c7a:	b25b      	sxtb	r3, r3
    1c7c:	2b00      	cmp	r3, #0
    1c7e:	dbfb      	blt.n	1c78 <adc_read_buffer_job+0x40>
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    1c80:	2000      	movs	r0, #0
}
    1c82:	bd10      	pop	{r4, pc}

00001c84 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1c84:	b500      	push	{lr}
    1c86:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1c88:	ab01      	add	r3, sp, #4
    1c8a:	2280      	movs	r2, #128	; 0x80
    1c8c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1c8e:	780a      	ldrb	r2, [r1, #0]
    1c90:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    1c92:	784a      	ldrb	r2, [r1, #1]
    1c94:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    1c96:	788a      	ldrb	r2, [r1, #2]
    1c98:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    1c9a:	1c19      	adds	r1, r3, #0
    1c9c:	4b01      	ldr	r3, [pc, #4]	; (1ca4 <port_pin_set_config+0x20>)
    1c9e:	4798      	blx	r3
}
    1ca0:	b003      	add	sp, #12
    1ca2:	bd00      	pop	{pc}
    1ca4:	00002d31 	.word	0x00002d31

00001ca8 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1ca8:	b510      	push	{r4, lr}
    1caa:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1cac:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1cae:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1cb0:	4299      	cmp	r1, r3
    1cb2:	d30c      	bcc.n	1cce <_sercom_get_sync_baud_val+0x26>
    1cb4:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    1cb6:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
    1cb8:	1c60      	adds	r0, r4, #1
    1cba:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    1cbc:	428b      	cmp	r3, r1
    1cbe:	d801      	bhi.n	1cc4 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
    1cc0:	1c04      	adds	r4, r0, #0
    1cc2:	e7f8      	b.n	1cb6 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1cc4:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    1cc6:	2cff      	cmp	r4, #255	; 0xff
    1cc8:	d801      	bhi.n	1cce <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    1cca:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1ccc:	2000      	movs	r0, #0
	}
}
    1cce:	bd10      	pop	{r4, pc}

00001cd0 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1cd0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1cd2:	465f      	mov	r7, fp
    1cd4:	4656      	mov	r6, sl
    1cd6:	464d      	mov	r5, r9
    1cd8:	4644      	mov	r4, r8
    1cda:	b4f0      	push	{r4, r5, r6, r7}
    1cdc:	b087      	sub	sp, #28
    1cde:	1c06      	adds	r6, r0, #0
    1ce0:	1c0d      	adds	r5, r1, #0
    1ce2:	9204      	str	r2, [sp, #16]
    1ce4:	aa10      	add	r2, sp, #64	; 0x40
    1ce6:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1ce8:	1c32      	adds	r2, r6, #0
    1cea:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1cec:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1cee:	428a      	cmp	r2, r1
    1cf0:	d900      	bls.n	1cf4 <_sercom_get_async_baud_val+0x24>
    1cf2:	e0b3      	b.n	1e5c <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1cf4:	2b00      	cmp	r3, #0
    1cf6:	d14b      	bne.n	1d90 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1cf8:	2100      	movs	r1, #0
    1cfa:	1c32      	adds	r2, r6, #0
    1cfc:	4c5e      	ldr	r4, [pc, #376]	; (1e78 <_sercom_get_async_baud_val+0x1a8>)
    1cfe:	47a0      	blx	r4
    1d00:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    1d02:	1c2e      	adds	r6, r5, #0
    1d04:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1d06:	2000      	movs	r0, #0
    1d08:	2100      	movs	r1, #0
    1d0a:	2200      	movs	r2, #0
    1d0c:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1d0e:	243f      	movs	r4, #63	; 0x3f
    1d10:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
    1d12:	2501      	movs	r5, #1
    1d14:	46a8      	mov	r8, r5
    1d16:	9002      	str	r0, [sp, #8]
    1d18:	9103      	str	r1, [sp, #12]
    1d1a:	4661      	mov	r1, ip
    1d1c:	3920      	subs	r1, #32
    1d1e:	d403      	bmi.n	1d28 <_sercom_get_async_baud_val+0x58>
    1d20:	4640      	mov	r0, r8
    1d22:	4088      	lsls	r0, r1
    1d24:	4681      	mov	r9, r0
    1d26:	e005      	b.n	1d34 <_sercom_get_async_baud_val+0x64>
    1d28:	2120      	movs	r1, #32
    1d2a:	4665      	mov	r5, ip
    1d2c:	1b4c      	subs	r4, r1, r5
    1d2e:	4640      	mov	r0, r8
    1d30:	40e0      	lsrs	r0, r4
    1d32:	4681      	mov	r9, r0
    1d34:	4641      	mov	r1, r8
    1d36:	4664      	mov	r4, ip
    1d38:	40a1      	lsls	r1, r4
    1d3a:	468a      	mov	sl, r1

		r = r << 1;
    1d3c:	1c10      	adds	r0, r2, #0
    1d3e:	1c19      	adds	r1, r3, #0
    1d40:	1880      	adds	r0, r0, r2
    1d42:	4159      	adcs	r1, r3
    1d44:	1c02      	adds	r2, r0, #0
    1d46:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    1d48:	465d      	mov	r5, fp
    1d4a:	464c      	mov	r4, r9
    1d4c:	4225      	tst	r5, r4
    1d4e:	d002      	beq.n	1d56 <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
    1d50:	4642      	mov	r2, r8
    1d52:	4302      	orrs	r2, r0
    1d54:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    1d56:	429f      	cmp	r7, r3
    1d58:	d80c      	bhi.n	1d74 <_sercom_get_async_baud_val+0xa4>
    1d5a:	d101      	bne.n	1d60 <_sercom_get_async_baud_val+0x90>
    1d5c:	4296      	cmp	r6, r2
    1d5e:	d809      	bhi.n	1d74 <_sercom_get_async_baud_val+0xa4>
			r = r - d;
    1d60:	1b92      	subs	r2, r2, r6
    1d62:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    1d64:	4650      	mov	r0, sl
    1d66:	9d02      	ldr	r5, [sp, #8]
    1d68:	4328      	orrs	r0, r5
    1d6a:	4649      	mov	r1, r9
    1d6c:	9c03      	ldr	r4, [sp, #12]
    1d6e:	4321      	orrs	r1, r4
    1d70:	9002      	str	r0, [sp, #8]
    1d72:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1d74:	4665      	mov	r5, ip
    1d76:	3d01      	subs	r5, #1
    1d78:	46ac      	mov	ip, r5
    1d7a:	d2ce      	bcs.n	1d1a <_sercom_get_async_baud_val+0x4a>
    1d7c:	9802      	ldr	r0, [sp, #8]
    1d7e:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
    1d80:	4b3c      	ldr	r3, [pc, #240]	; (1e74 <_sercom_get_async_baud_val+0x1a4>)
    1d82:	4a3b      	ldr	r2, [pc, #236]	; (1e70 <_sercom_get_async_baud_val+0x1a0>)
    1d84:	1a12      	subs	r2, r2, r0
    1d86:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    1d88:	0c12      	lsrs	r2, r2, #16
    1d8a:	041b      	lsls	r3, r3, #16
    1d8c:	431a      	orrs	r2, r3
    1d8e:	e062      	b.n	1e56 <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    1d90:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1d92:	2b01      	cmp	r3, #1
    1d94:	d15f      	bne.n	1e56 <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    1d96:	0f4f      	lsrs	r7, r1, #29
    1d98:	46b9      	mov	r9, r7
    1d9a:	00cd      	lsls	r5, r1, #3
    1d9c:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
    1d9e:	2100      	movs	r1, #0
    1da0:	1c32      	adds	r2, r6, #0
    1da2:	2300      	movs	r3, #0
    1da4:	4c34      	ldr	r4, [pc, #208]	; (1e78 <_sercom_get_async_baud_val+0x1a8>)
    1da6:	47a0      	blx	r4
    1da8:	1c06      	adds	r6, r0, #0
    1daa:	1c0f      	adds	r7, r1, #0
    1dac:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    1dae:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    1db0:	9602      	str	r6, [sp, #8]
    1db2:	9703      	str	r7, [sp, #12]
    1db4:	469a      	mov	sl, r3
    1db6:	4650      	mov	r0, sl
    1db8:	b2c0      	uxtb	r0, r0
    1dba:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1dbc:	2100      	movs	r1, #0
    1dbe:	4688      	mov	r8, r1
    1dc0:	2200      	movs	r2, #0
    1dc2:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1dc4:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1dc6:	1c27      	adds	r7, r4, #0
    1dc8:	3f20      	subs	r7, #32
    1dca:	d403      	bmi.n	1dd4 <_sercom_get_async_baud_val+0x104>
    1dcc:	1c2e      	adds	r6, r5, #0
    1dce:	40be      	lsls	r6, r7
    1dd0:	9601      	str	r6, [sp, #4]
    1dd2:	e004      	b.n	1dde <_sercom_get_async_baud_val+0x10e>
    1dd4:	2020      	movs	r0, #32
    1dd6:	1b07      	subs	r7, r0, r4
    1dd8:	1c29      	adds	r1, r5, #0
    1dda:	40f9      	lsrs	r1, r7
    1ddc:	9101      	str	r1, [sp, #4]
    1dde:	1c2e      	adds	r6, r5, #0
    1de0:	40a6      	lsls	r6, r4
    1de2:	9600      	str	r6, [sp, #0]

		r = r << 1;
    1de4:	1c10      	adds	r0, r2, #0
    1de6:	1c19      	adds	r1, r3, #0
    1de8:	1880      	adds	r0, r0, r2
    1dea:	4159      	adcs	r1, r3
    1dec:	1c02      	adds	r2, r0, #0
    1dee:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    1df0:	465f      	mov	r7, fp
    1df2:	4037      	ands	r7, r6
    1df4:	46bc      	mov	ip, r7
    1df6:	9e01      	ldr	r6, [sp, #4]
    1df8:	464f      	mov	r7, r9
    1dfa:	403e      	ands	r6, r7
    1dfc:	4667      	mov	r7, ip
    1dfe:	433e      	orrs	r6, r7
    1e00:	d002      	beq.n	1e08 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
    1e02:	1c2a      	adds	r2, r5, #0
    1e04:	4302      	orrs	r2, r0
    1e06:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    1e08:	9803      	ldr	r0, [sp, #12]
    1e0a:	4298      	cmp	r0, r3
    1e0c:	d80b      	bhi.n	1e26 <_sercom_get_async_baud_val+0x156>
    1e0e:	d102      	bne.n	1e16 <_sercom_get_async_baud_val+0x146>
    1e10:	9902      	ldr	r1, [sp, #8]
    1e12:	4291      	cmp	r1, r2
    1e14:	d807      	bhi.n	1e26 <_sercom_get_async_baud_val+0x156>
			r = r - d;
    1e16:	9e02      	ldr	r6, [sp, #8]
    1e18:	9f03      	ldr	r7, [sp, #12]
    1e1a:	1b92      	subs	r2, r2, r6
    1e1c:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    1e1e:	4647      	mov	r7, r8
    1e20:	9800      	ldr	r0, [sp, #0]
    1e22:	4307      	orrs	r7, r0
    1e24:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1e26:	3c01      	subs	r4, #1
    1e28:	d2cd      	bcs.n	1dc6 <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    1e2a:	4641      	mov	r1, r8
    1e2c:	4652      	mov	r2, sl
    1e2e:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    1e30:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    1e32:	4c12      	ldr	r4, [pc, #72]	; (1e7c <_sercom_get_async_baud_val+0x1ac>)
    1e34:	42a3      	cmp	r3, r4
    1e36:	d908      	bls.n	1e4a <_sercom_get_async_baud_val+0x17a>
    1e38:	9a05      	ldr	r2, [sp, #20]
    1e3a:	3201      	adds	r2, #1
    1e3c:	b2d2      	uxtb	r2, r2
    1e3e:	9205      	str	r2, [sp, #20]
    1e40:	2601      	movs	r6, #1
    1e42:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    1e44:	4657      	mov	r7, sl
    1e46:	2f08      	cmp	r7, #8
    1e48:	d1b5      	bne.n	1db6 <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1e4a:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    1e4c:	9805      	ldr	r0, [sp, #20]
    1e4e:	2808      	cmp	r0, #8
    1e50:	d004      	beq.n	1e5c <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    1e52:	0342      	lsls	r2, r0, #13
    1e54:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    1e56:	9c04      	ldr	r4, [sp, #16]
    1e58:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
    1e5a:	2400      	movs	r4, #0
}
    1e5c:	1c20      	adds	r0, r4, #0
    1e5e:	b007      	add	sp, #28
    1e60:	bc3c      	pop	{r2, r3, r4, r5}
    1e62:	4690      	mov	r8, r2
    1e64:	4699      	mov	r9, r3
    1e66:	46a2      	mov	sl, r4
    1e68:	46ab      	mov	fp, r5
    1e6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e6c:	46c0      	nop			; (mov r8, r8)
    1e6e:	46c0      	nop			; (mov r8, r8)
    1e70:	00000000 	.word	0x00000000
    1e74:	00000001 	.word	0x00000001
    1e78:	00007815 	.word	0x00007815
    1e7c:	00001fff 	.word	0x00001fff

00001e80 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1e80:	b510      	push	{r4, lr}
    1e82:	b082      	sub	sp, #8
    1e84:	1c04      	adds	r4, r0, #0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1e86:	4b0f      	ldr	r3, [pc, #60]	; (1ec4 <sercom_set_gclk_generator+0x44>)
    1e88:	781b      	ldrb	r3, [r3, #0]
    1e8a:	2b00      	cmp	r3, #0
    1e8c:	d001      	beq.n	1e92 <sercom_set_gclk_generator+0x12>
    1e8e:	2900      	cmp	r1, #0
    1e90:	d00d      	beq.n	1eae <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    1e92:	a901      	add	r1, sp, #4
    1e94:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1e96:	2013      	movs	r0, #19
    1e98:	4b0b      	ldr	r3, [pc, #44]	; (1ec8 <sercom_set_gclk_generator+0x48>)
    1e9a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1e9c:	2013      	movs	r0, #19
    1e9e:	4b0b      	ldr	r3, [pc, #44]	; (1ecc <sercom_set_gclk_generator+0x4c>)
    1ea0:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    1ea2:	4b08      	ldr	r3, [pc, #32]	; (1ec4 <sercom_set_gclk_generator+0x44>)
    1ea4:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1ea6:	2201      	movs	r2, #1
    1ea8:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    1eaa:	2000      	movs	r0, #0
    1eac:	e007      	b.n	1ebe <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
    1eae:	4b05      	ldr	r3, [pc, #20]	; (1ec4 <sercom_set_gclk_generator+0x44>)
    1eb0:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1eb2:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    1eb4:	1b14      	subs	r4, r2, r4
    1eb6:	1e62      	subs	r2, r4, #1
    1eb8:	4194      	sbcs	r4, r2
    1eba:	4264      	negs	r4, r4
    1ebc:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1ebe:	b002      	add	sp, #8
    1ec0:	bd10      	pop	{r4, pc}
    1ec2:	46c0      	nop			; (mov r8, r8)
    1ec4:	200000dc 	.word	0x200000dc
    1ec8:	00002c55 	.word	0x00002c55
    1ecc:	00002bc9 	.word	0x00002bc9

00001ed0 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1ed0:	4b2e      	ldr	r3, [pc, #184]	; (1f8c <_sercom_get_default_pad+0xbc>)
    1ed2:	4298      	cmp	r0, r3
    1ed4:	d01c      	beq.n	1f10 <_sercom_get_default_pad+0x40>
    1ed6:	d803      	bhi.n	1ee0 <_sercom_get_default_pad+0x10>
    1ed8:	4b2d      	ldr	r3, [pc, #180]	; (1f90 <_sercom_get_default_pad+0xc0>)
    1eda:	4298      	cmp	r0, r3
    1edc:	d007      	beq.n	1eee <_sercom_get_default_pad+0x1e>
    1ede:	e04a      	b.n	1f76 <_sercom_get_default_pad+0xa6>
    1ee0:	4b2c      	ldr	r3, [pc, #176]	; (1f94 <_sercom_get_default_pad+0xc4>)
    1ee2:	4298      	cmp	r0, r3
    1ee4:	d025      	beq.n	1f32 <_sercom_get_default_pad+0x62>
    1ee6:	4b2c      	ldr	r3, [pc, #176]	; (1f98 <_sercom_get_default_pad+0xc8>)
    1ee8:	4298      	cmp	r0, r3
    1eea:	d033      	beq.n	1f54 <_sercom_get_default_pad+0x84>
    1eec:	e043      	b.n	1f76 <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1eee:	2901      	cmp	r1, #1
    1ef0:	d043      	beq.n	1f7a <_sercom_get_default_pad+0xaa>
    1ef2:	2900      	cmp	r1, #0
    1ef4:	d004      	beq.n	1f00 <_sercom_get_default_pad+0x30>
    1ef6:	2902      	cmp	r1, #2
    1ef8:	d006      	beq.n	1f08 <_sercom_get_default_pad+0x38>
    1efa:	2903      	cmp	r1, #3
    1efc:	d006      	beq.n	1f0c <_sercom_get_default_pad+0x3c>
    1efe:	e001      	b.n	1f04 <_sercom_get_default_pad+0x34>
    1f00:	4826      	ldr	r0, [pc, #152]	; (1f9c <_sercom_get_default_pad+0xcc>)
    1f02:	e041      	b.n	1f88 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f04:	2000      	movs	r0, #0
    1f06:	e03f      	b.n	1f88 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f08:	4825      	ldr	r0, [pc, #148]	; (1fa0 <_sercom_get_default_pad+0xd0>)
    1f0a:	e03d      	b.n	1f88 <_sercom_get_default_pad+0xb8>
    1f0c:	4825      	ldr	r0, [pc, #148]	; (1fa4 <_sercom_get_default_pad+0xd4>)
    1f0e:	e03b      	b.n	1f88 <_sercom_get_default_pad+0xb8>
    1f10:	2901      	cmp	r1, #1
    1f12:	d034      	beq.n	1f7e <_sercom_get_default_pad+0xae>
    1f14:	2900      	cmp	r1, #0
    1f16:	d004      	beq.n	1f22 <_sercom_get_default_pad+0x52>
    1f18:	2902      	cmp	r1, #2
    1f1a:	d006      	beq.n	1f2a <_sercom_get_default_pad+0x5a>
    1f1c:	2903      	cmp	r1, #3
    1f1e:	d006      	beq.n	1f2e <_sercom_get_default_pad+0x5e>
    1f20:	e001      	b.n	1f26 <_sercom_get_default_pad+0x56>
    1f22:	2003      	movs	r0, #3
    1f24:	e030      	b.n	1f88 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f26:	2000      	movs	r0, #0
    1f28:	e02e      	b.n	1f88 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f2a:	481f      	ldr	r0, [pc, #124]	; (1fa8 <_sercom_get_default_pad+0xd8>)
    1f2c:	e02c      	b.n	1f88 <_sercom_get_default_pad+0xb8>
    1f2e:	481f      	ldr	r0, [pc, #124]	; (1fac <_sercom_get_default_pad+0xdc>)
    1f30:	e02a      	b.n	1f88 <_sercom_get_default_pad+0xb8>
    1f32:	2901      	cmp	r1, #1
    1f34:	d025      	beq.n	1f82 <_sercom_get_default_pad+0xb2>
    1f36:	2900      	cmp	r1, #0
    1f38:	d004      	beq.n	1f44 <_sercom_get_default_pad+0x74>
    1f3a:	2902      	cmp	r1, #2
    1f3c:	d006      	beq.n	1f4c <_sercom_get_default_pad+0x7c>
    1f3e:	2903      	cmp	r1, #3
    1f40:	d006      	beq.n	1f50 <_sercom_get_default_pad+0x80>
    1f42:	e001      	b.n	1f48 <_sercom_get_default_pad+0x78>
    1f44:	481a      	ldr	r0, [pc, #104]	; (1fb0 <_sercom_get_default_pad+0xe0>)
    1f46:	e01f      	b.n	1f88 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f48:	2000      	movs	r0, #0
    1f4a:	e01d      	b.n	1f88 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f4c:	4819      	ldr	r0, [pc, #100]	; (1fb4 <_sercom_get_default_pad+0xe4>)
    1f4e:	e01b      	b.n	1f88 <_sercom_get_default_pad+0xb8>
    1f50:	4819      	ldr	r0, [pc, #100]	; (1fb8 <_sercom_get_default_pad+0xe8>)
    1f52:	e019      	b.n	1f88 <_sercom_get_default_pad+0xb8>
    1f54:	2901      	cmp	r1, #1
    1f56:	d016      	beq.n	1f86 <_sercom_get_default_pad+0xb6>
    1f58:	2900      	cmp	r1, #0
    1f5a:	d004      	beq.n	1f66 <_sercom_get_default_pad+0x96>
    1f5c:	2902      	cmp	r1, #2
    1f5e:	d006      	beq.n	1f6e <_sercom_get_default_pad+0x9e>
    1f60:	2903      	cmp	r1, #3
    1f62:	d006      	beq.n	1f72 <_sercom_get_default_pad+0xa2>
    1f64:	e001      	b.n	1f6a <_sercom_get_default_pad+0x9a>
    1f66:	4815      	ldr	r0, [pc, #84]	; (1fbc <_sercom_get_default_pad+0xec>)
    1f68:	e00e      	b.n	1f88 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f6a:	2000      	movs	r0, #0
    1f6c:	e00c      	b.n	1f88 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f6e:	4814      	ldr	r0, [pc, #80]	; (1fc0 <_sercom_get_default_pad+0xf0>)
    1f70:	e00a      	b.n	1f88 <_sercom_get_default_pad+0xb8>
    1f72:	4814      	ldr	r0, [pc, #80]	; (1fc4 <_sercom_get_default_pad+0xf4>)
    1f74:	e008      	b.n	1f88 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f76:	2000      	movs	r0, #0
    1f78:	e006      	b.n	1f88 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f7a:	4813      	ldr	r0, [pc, #76]	; (1fc8 <_sercom_get_default_pad+0xf8>)
    1f7c:	e004      	b.n	1f88 <_sercom_get_default_pad+0xb8>
    1f7e:	4813      	ldr	r0, [pc, #76]	; (1fcc <_sercom_get_default_pad+0xfc>)
    1f80:	e002      	b.n	1f88 <_sercom_get_default_pad+0xb8>
    1f82:	4813      	ldr	r0, [pc, #76]	; (1fd0 <_sercom_get_default_pad+0x100>)
    1f84:	e000      	b.n	1f88 <_sercom_get_default_pad+0xb8>
    1f86:	4813      	ldr	r0, [pc, #76]	; (1fd4 <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    1f88:	4770      	bx	lr
    1f8a:	46c0      	nop			; (mov r8, r8)
    1f8c:	42000c00 	.word	0x42000c00
    1f90:	42000800 	.word	0x42000800
    1f94:	42001000 	.word	0x42001000
    1f98:	42001400 	.word	0x42001400
    1f9c:	00040003 	.word	0x00040003
    1fa0:	00060003 	.word	0x00060003
    1fa4:	00070003 	.word	0x00070003
    1fa8:	001e0003 	.word	0x001e0003
    1fac:	001f0003 	.word	0x001f0003
    1fb0:	00080003 	.word	0x00080003
    1fb4:	000a0003 	.word	0x000a0003
    1fb8:	000b0003 	.word	0x000b0003
    1fbc:	00100003 	.word	0x00100003
    1fc0:	00120003 	.word	0x00120003
    1fc4:	00130003 	.word	0x00130003
    1fc8:	00050003 	.word	0x00050003
    1fcc:	00010003 	.word	0x00010003
    1fd0:	00090003 	.word	0x00090003
    1fd4:	00110003 	.word	0x00110003

00001fd8 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1fd8:	b570      	push	{r4, r5, r6, lr}
    1fda:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1fdc:	4a0e      	ldr	r2, [pc, #56]	; (2018 <STACK_SIZE+0x18>)
    1fde:	4669      	mov	r1, sp
    1fe0:	ca70      	ldmia	r2!, {r4, r5, r6}
    1fe2:	c170      	stmia	r1!, {r4, r5, r6}
    1fe4:	6812      	ldr	r2, [r2, #0]
    1fe6:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1fe8:	1c03      	adds	r3, r0, #0
    1fea:	9a00      	ldr	r2, [sp, #0]
    1fec:	4282      	cmp	r2, r0
    1fee:	d00f      	beq.n	2010 <STACK_SIZE+0x10>
    1ff0:	9c01      	ldr	r4, [sp, #4]
    1ff2:	4284      	cmp	r4, r0
    1ff4:	d008      	beq.n	2008 <STACK_SIZE+0x8>
    1ff6:	9d02      	ldr	r5, [sp, #8]
    1ff8:	4285      	cmp	r5, r0
    1ffa:	d007      	beq.n	200c <STACK_SIZE+0xc>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1ffc:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1ffe:	9e03      	ldr	r6, [sp, #12]
    2000:	429e      	cmp	r6, r3
    2002:	d107      	bne.n	2014 <STACK_SIZE+0x14>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2004:	2003      	movs	r0, #3
    2006:	e004      	b.n	2012 <STACK_SIZE+0x12>
    2008:	2001      	movs	r0, #1
    200a:	e002      	b.n	2012 <STACK_SIZE+0x12>
    200c:	2002      	movs	r0, #2
    200e:	e000      	b.n	2012 <STACK_SIZE+0x12>
    2010:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    2012:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
    2014:	b004      	add	sp, #16
    2016:	bd70      	pop	{r4, r5, r6, pc}
    2018:	000099fc 	.word	0x000099fc

0000201c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    201c:	4770      	bx	lr
    201e:	46c0      	nop			; (mov r8, r8)

00002020 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    2020:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    2022:	4b0b      	ldr	r3, [pc, #44]	; (2050 <_sercom_set_handler+0x30>)
    2024:	781b      	ldrb	r3, [r3, #0]
    2026:	2b00      	cmp	r3, #0
    2028:	d10e      	bne.n	2048 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    202a:	4c0a      	ldr	r4, [pc, #40]	; (2054 <_sercom_set_handler+0x34>)
    202c:	4d0a      	ldr	r5, [pc, #40]	; (2058 <_sercom_set_handler+0x38>)
    202e:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    2030:	4b0a      	ldr	r3, [pc, #40]	; (205c <_sercom_set_handler+0x3c>)
    2032:	2200      	movs	r2, #0
    2034:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2036:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    2038:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    203a:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    203c:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    203e:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    2040:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    2042:	2201      	movs	r2, #1
    2044:	4b02      	ldr	r3, [pc, #8]	; (2050 <_sercom_set_handler+0x30>)
    2046:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    2048:	0080      	lsls	r0, r0, #2
    204a:	4b02      	ldr	r3, [pc, #8]	; (2054 <_sercom_set_handler+0x34>)
    204c:	50c1      	str	r1, [r0, r3]
}
    204e:	bd30      	pop	{r4, r5, pc}
    2050:	200000e0 	.word	0x200000e0
    2054:	200000e4 	.word	0x200000e4
    2058:	0000201d 	.word	0x0000201d
    205c:	200023e4 	.word	0x200023e4

00002060 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    2060:	b530      	push	{r4, r5, lr}
    2062:	b083      	sub	sp, #12
    2064:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    2066:	ac01      	add	r4, sp, #4
    2068:	1c20      	adds	r0, r4, #0
    206a:	4905      	ldr	r1, [pc, #20]	; (2080 <_sercom_get_interrupt_vector+0x20>)
    206c:	2204      	movs	r2, #4
    206e:	4b05      	ldr	r3, [pc, #20]	; (2084 <_sercom_get_interrupt_vector+0x24>)
    2070:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    2072:	1c28      	adds	r0, r5, #0
    2074:	4b04      	ldr	r3, [pc, #16]	; (2088 <_sercom_get_interrupt_vector+0x28>)
    2076:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    2078:	5620      	ldrsb	r0, [r4, r0]
}
    207a:	b003      	add	sp, #12
    207c:	bd30      	pop	{r4, r5, pc}
    207e:	46c0      	nop			; (mov r8, r8)
    2080:	00009a0c 	.word	0x00009a0c
    2084:	0000345d 	.word	0x0000345d
    2088:	00001fd9 	.word	0x00001fd9

0000208c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    208c:	b508      	push	{r3, lr}
    208e:	4b02      	ldr	r3, [pc, #8]	; (2098 <SERCOM0_Handler+0xc>)
    2090:	681b      	ldr	r3, [r3, #0]
    2092:	2000      	movs	r0, #0
    2094:	4798      	blx	r3
    2096:	bd08      	pop	{r3, pc}
    2098:	200000e4 	.word	0x200000e4

0000209c <SERCOM1_Handler>:
    209c:	b508      	push	{r3, lr}
    209e:	4b02      	ldr	r3, [pc, #8]	; (20a8 <SERCOM1_Handler+0xc>)
    20a0:	685b      	ldr	r3, [r3, #4]
    20a2:	2001      	movs	r0, #1
    20a4:	4798      	blx	r3
    20a6:	bd08      	pop	{r3, pc}
    20a8:	200000e4 	.word	0x200000e4

000020ac <SERCOM2_Handler>:
    20ac:	b508      	push	{r3, lr}
    20ae:	4b02      	ldr	r3, [pc, #8]	; (20b8 <SERCOM2_Handler+0xc>)
    20b0:	689b      	ldr	r3, [r3, #8]
    20b2:	2002      	movs	r0, #2
    20b4:	4798      	blx	r3
    20b6:	bd08      	pop	{r3, pc}
    20b8:	200000e4 	.word	0x200000e4

000020bc <SERCOM3_Handler>:
    20bc:	b508      	push	{r3, lr}
    20be:	4b02      	ldr	r3, [pc, #8]	; (20c8 <SERCOM3_Handler+0xc>)
    20c0:	68db      	ldr	r3, [r3, #12]
    20c2:	2003      	movs	r0, #3
    20c4:	4798      	blx	r3
    20c6:	bd08      	pop	{r3, pc}
    20c8:	200000e4 	.word	0x200000e4

000020cc <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    20cc:	4770      	bx	lr
    20ce:	46c0      	nop			; (mov r8, r8)

000020d0 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    20d0:	4b0c      	ldr	r3, [pc, #48]	; (2104 <cpu_irq_enter_critical+0x34>)
    20d2:	681b      	ldr	r3, [r3, #0]
    20d4:	2b00      	cmp	r3, #0
    20d6:	d110      	bne.n	20fa <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    20d8:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    20dc:	2b00      	cmp	r3, #0
    20de:	d109      	bne.n	20f4 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    20e0:	b672      	cpsid	i
    20e2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    20e6:	2200      	movs	r2, #0
    20e8:	4b07      	ldr	r3, [pc, #28]	; (2108 <cpu_irq_enter_critical+0x38>)
    20ea:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    20ec:	2201      	movs	r2, #1
    20ee:	4b07      	ldr	r3, [pc, #28]	; (210c <cpu_irq_enter_critical+0x3c>)
    20f0:	701a      	strb	r2, [r3, #0]
    20f2:	e002      	b.n	20fa <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    20f4:	2200      	movs	r2, #0
    20f6:	4b05      	ldr	r3, [pc, #20]	; (210c <cpu_irq_enter_critical+0x3c>)
    20f8:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    20fa:	4b02      	ldr	r3, [pc, #8]	; (2104 <cpu_irq_enter_critical+0x34>)
    20fc:	681a      	ldr	r2, [r3, #0]
    20fe:	3201      	adds	r2, #1
    2100:	601a      	str	r2, [r3, #0]
}
    2102:	4770      	bx	lr
    2104:	200000f4 	.word	0x200000f4
    2108:	2000000c 	.word	0x2000000c
    210c:	200000f8 	.word	0x200000f8

00002110 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    2110:	4b08      	ldr	r3, [pc, #32]	; (2134 <cpu_irq_leave_critical+0x24>)
    2112:	681a      	ldr	r2, [r3, #0]
    2114:	3a01      	subs	r2, #1
    2116:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    2118:	681b      	ldr	r3, [r3, #0]
    211a:	2b00      	cmp	r3, #0
    211c:	d109      	bne.n	2132 <cpu_irq_leave_critical+0x22>
    211e:	4b06      	ldr	r3, [pc, #24]	; (2138 <cpu_irq_leave_critical+0x28>)
    2120:	781b      	ldrb	r3, [r3, #0]
    2122:	2b00      	cmp	r3, #0
    2124:	d005      	beq.n	2132 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    2126:	2201      	movs	r2, #1
    2128:	4b04      	ldr	r3, [pc, #16]	; (213c <cpu_irq_leave_critical+0x2c>)
    212a:	701a      	strb	r2, [r3, #0]
    212c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    2130:	b662      	cpsie	i
	}
}
    2132:	4770      	bx	lr
    2134:	200000f4 	.word	0x200000f4
    2138:	200000f8 	.word	0x200000f8
    213c:	2000000c 	.word	0x2000000c

00002140 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    2140:	b5f0      	push	{r4, r5, r6, r7, lr}
    2142:	465f      	mov	r7, fp
    2144:	4656      	mov	r6, sl
    2146:	464d      	mov	r5, r9
    2148:	4644      	mov	r4, r8
    214a:	b4f0      	push	{r4, r5, r6, r7}
    214c:	b093      	sub	sp, #76	; 0x4c
    214e:	1c05      	adds	r5, r0, #0
    2150:	1c0c      	adds	r4, r1, #0
    2152:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    2154:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2156:	1c08      	adds	r0, r1, #0
    2158:	4ba9      	ldr	r3, [pc, #676]	; (2400 <usart_init+0x2c0>)
    215a:	4798      	blx	r3
    215c:	1c02      	adds	r2, r0, #0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    215e:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    2160:	2005      	movs	r0, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    2162:	07d9      	lsls	r1, r3, #31
    2164:	d500      	bpl.n	2168 <usart_init+0x28>
    2166:	e143      	b.n	23f0 <usart_init+0x2b0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2168:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    216a:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    216c:	079f      	lsls	r7, r3, #30
    216e:	d500      	bpl.n	2172 <usart_init+0x32>
    2170:	e13e      	b.n	23f0 <usart_init+0x2b0>
    2172:	4ba4      	ldr	r3, [pc, #656]	; (2404 <usart_init+0x2c4>)
    2174:	6a18      	ldr	r0, [r3, #32]
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    2176:	1c91      	adds	r1, r2, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    2178:	2701      	movs	r7, #1
    217a:	408f      	lsls	r7, r1
    217c:	1c39      	adds	r1, r7, #0
    217e:	4301      	orrs	r1, r0
    2180:	6219      	str	r1, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    2182:	a911      	add	r1, sp, #68	; 0x44
    2184:	272d      	movs	r7, #45	; 0x2d
    2186:	5df3      	ldrb	r3, [r6, r7]
    2188:	700b      	strb	r3, [r1, #0]
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    218a:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    218c:	b2d2      	uxtb	r2, r2
    218e:	4690      	mov	r8, r2
    2190:	1c10      	adds	r0, r2, #0
    2192:	4b9d      	ldr	r3, [pc, #628]	; (2408 <usart_init+0x2c8>)
    2194:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    2196:	4640      	mov	r0, r8
    2198:	4b9c      	ldr	r3, [pc, #624]	; (240c <usart_init+0x2cc>)
    219a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    219c:	5df0      	ldrb	r0, [r6, r7]
    219e:	2100      	movs	r1, #0
    21a0:	4b9b      	ldr	r3, [pc, #620]	; (2410 <usart_init+0x2d0>)
    21a2:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    21a4:	7af3      	ldrb	r3, [r6, #11]
    21a6:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    21a8:	2324      	movs	r3, #36	; 0x24
    21aa:	5cf3      	ldrb	r3, [r6, r3]
    21ac:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    21ae:	2325      	movs	r3, #37	; 0x25
    21b0:	5cf3      	ldrb	r3, [r6, r3]
    21b2:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    21b4:	7ef3      	ldrb	r3, [r6, #27]
    21b6:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    21b8:	7f33      	ldrb	r3, [r6, #28]
    21ba:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    21bc:	6829      	ldr	r1, [r5, #0]
    21be:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    21c0:	1c08      	adds	r0, r1, #0
    21c2:	4b8f      	ldr	r3, [pc, #572]	; (2400 <usart_init+0x2c0>)
    21c4:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    21c6:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    21c8:	2200      	movs	r2, #0
    21ca:	466b      	mov	r3, sp
    21cc:	85da      	strh	r2, [r3, #46]	; 0x2e

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    21ce:	8a32      	ldrh	r2, [r6, #16]
    21d0:	9203      	str	r2, [sp, #12]
    21d2:	2380      	movs	r3, #128	; 0x80
    21d4:	01db      	lsls	r3, r3, #7
    21d6:	429a      	cmp	r2, r3
    21d8:	d021      	beq.n	221e <usart_init+0xde>
    21da:	2380      	movs	r3, #128	; 0x80
    21dc:	01db      	lsls	r3, r3, #7
    21de:	429a      	cmp	r2, r3
    21e0:	d804      	bhi.n	21ec <usart_init+0xac>
    21e2:	2380      	movs	r3, #128	; 0x80
    21e4:	019b      	lsls	r3, r3, #6
    21e6:	429a      	cmp	r2, r3
    21e8:	d011      	beq.n	220e <usart_init+0xce>
    21ea:	e008      	b.n	21fe <usart_init+0xbe>
    21ec:	23c0      	movs	r3, #192	; 0xc0
    21ee:	01db      	lsls	r3, r3, #7
    21f0:	9f03      	ldr	r7, [sp, #12]
    21f2:	429f      	cmp	r7, r3
    21f4:	d00f      	beq.n	2216 <usart_init+0xd6>
    21f6:	2380      	movs	r3, #128	; 0x80
    21f8:	021b      	lsls	r3, r3, #8
    21fa:	429f      	cmp	r7, r3
    21fc:	d003      	beq.n	2206 <usart_init+0xc6>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    21fe:	2710      	movs	r7, #16
    2200:	9708      	str	r7, [sp, #32]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    2202:	2700      	movs	r7, #0
    2204:	e00e      	b.n	2224 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    2206:	2703      	movs	r7, #3
    2208:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    220a:	2700      	movs	r7, #0
    220c:	e00a      	b.n	2224 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    220e:	2710      	movs	r7, #16
    2210:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    2212:	2701      	movs	r7, #1
    2214:	e006      	b.n	2224 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    2216:	2708      	movs	r7, #8
    2218:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    221a:	2701      	movs	r7, #1
    221c:	e002      	b.n	2224 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    221e:	2708      	movs	r7, #8
    2220:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    2222:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    2224:	6831      	ldr	r1, [r6, #0]
    2226:	9104      	str	r1, [sp, #16]
		(uint32_t)config->mux_setting |
    2228:	68f2      	ldr	r2, [r6, #12]
    222a:	9205      	str	r2, [sp, #20]
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    222c:	6973      	ldr	r3, [r6, #20]
    222e:	9306      	str	r3, [sp, #24]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    2230:	7e31      	ldrb	r1, [r6, #24]
    2232:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    2234:	2326      	movs	r3, #38	; 0x26
    2236:	5cf3      	ldrb	r3, [r6, r3]
    2238:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    223a:	6872      	ldr	r2, [r6, #4]
    223c:	4691      	mov	r9, r2
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    223e:	2a00      	cmp	r2, #0
    2240:	d013      	beq.n	226a <usart_init+0x12a>
    2242:	2380      	movs	r3, #128	; 0x80
    2244:	055b      	lsls	r3, r3, #21
    2246:	429a      	cmp	r2, r3
    2248:	d12e      	bne.n	22a8 <usart_init+0x168>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    224a:	2327      	movs	r3, #39	; 0x27
    224c:	5cf3      	ldrb	r3, [r6, r3]
    224e:	2b00      	cmp	r3, #0
    2250:	d12e      	bne.n	22b0 <usart_init+0x170>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    2252:	6a37      	ldr	r7, [r6, #32]
    2254:	b2c0      	uxtb	r0, r0
    2256:	4b6f      	ldr	r3, [pc, #444]	; (2414 <usart_init+0x2d4>)
    2258:	4798      	blx	r3
    225a:	1c01      	adds	r1, r0, #0
    225c:	1c38      	adds	r0, r7, #0
    225e:	466a      	mov	r2, sp
    2260:	322e      	adds	r2, #46	; 0x2e
    2262:	4b6d      	ldr	r3, [pc, #436]	; (2418 <usart_init+0x2d8>)
    2264:	4798      	blx	r3
    2266:	1c03      	adds	r3, r0, #0
    2268:	e01f      	b.n	22aa <usart_init+0x16a>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    226a:	2327      	movs	r3, #39	; 0x27
    226c:	5cf3      	ldrb	r3, [r6, r3]
    226e:	2b00      	cmp	r3, #0
    2270:	d00a      	beq.n	2288 <usart_init+0x148>
				status_code =
    2272:	9908      	ldr	r1, [sp, #32]
    2274:	9100      	str	r1, [sp, #0]
    2276:	6a30      	ldr	r0, [r6, #32]
    2278:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    227a:	466a      	mov	r2, sp
    227c:	322e      	adds	r2, #46	; 0x2e
    227e:	1c3b      	adds	r3, r7, #0
    2280:	4f66      	ldr	r7, [pc, #408]	; (241c <usart_init+0x2dc>)
    2282:	47b8      	blx	r7
    2284:	1c03      	adds	r3, r0, #0
    2286:	e010      	b.n	22aa <usart_init+0x16a>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    2288:	6a31      	ldr	r1, [r6, #32]
    228a:	9109      	str	r1, [sp, #36]	; 0x24
    228c:	b2c0      	uxtb	r0, r0
    228e:	4b61      	ldr	r3, [pc, #388]	; (2414 <usart_init+0x2d4>)
    2290:	4798      	blx	r3
    2292:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    2294:	9a08      	ldr	r2, [sp, #32]
    2296:	9200      	str	r2, [sp, #0]
    2298:	9809      	ldr	r0, [sp, #36]	; 0x24
    229a:	466a      	mov	r2, sp
    229c:	322e      	adds	r2, #46	; 0x2e
    229e:	1c3b      	adds	r3, r7, #0
    22a0:	4f5e      	ldr	r7, [pc, #376]	; (241c <usart_init+0x2dc>)
    22a2:	47b8      	blx	r7
    22a4:	1c03      	adds	r3, r0, #0
    22a6:	e000      	b.n	22aa <usart_init+0x16a>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    22a8:	2300      	movs	r3, #0
    22aa:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    22ac:	d000      	beq.n	22b0 <usart_init+0x170>
    22ae:	e09f      	b.n	23f0 <usart_init+0x2b0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    22b0:	7e73      	ldrb	r3, [r6, #25]
    22b2:	2b00      	cmp	r3, #0
    22b4:	d002      	beq.n	22bc <usart_init+0x17c>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    22b6:	7eb3      	ldrb	r3, [r6, #26]
    22b8:	4641      	mov	r1, r8
    22ba:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    22bc:	682a      	ldr	r2, [r5, #0]
    22be:	9f03      	ldr	r7, [sp, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    22c0:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    22c2:	2b00      	cmp	r3, #0
    22c4:	d1fc      	bne.n	22c0 <usart_init+0x180>
    22c6:	9703      	str	r7, [sp, #12]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    22c8:	466b      	mov	r3, sp
    22ca:	332e      	adds	r3, #46	; 0x2e
    22cc:	881b      	ldrh	r3, [r3, #0]
    22ce:	4642      	mov	r2, r8
    22d0:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    22d2:	9b05      	ldr	r3, [sp, #20]
    22d4:	9f04      	ldr	r7, [sp, #16]
    22d6:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
    22d8:	9f06      	ldr	r7, [sp, #24]
    22da:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    22dc:	4649      	mov	r1, r9
    22de:	430b      	orrs	r3, r1
		config->sample_rate |
    22e0:	9f03      	ldr	r7, [sp, #12]
    22e2:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    22e4:	4652      	mov	r2, sl
    22e6:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    22e8:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    22ea:	4659      	mov	r1, fp
    22ec:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= transfer_mode;
    22ee:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    22f0:	2327      	movs	r3, #39	; 0x27
    22f2:	5cf3      	ldrb	r3, [r6, r3]
    22f4:	2b00      	cmp	r3, #0
    22f6:	d101      	bne.n	22fc <usart_init+0x1bc>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    22f8:	2304      	movs	r3, #4
    22fa:	431f      	orrs	r7, r3
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    22fc:	7f31      	ldrb	r1, [r6, #28]
    22fe:	0249      	lsls	r1, r1, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    2300:	7e73      	ldrb	r3, [r6, #25]
    2302:	029b      	lsls	r3, r3, #10
    2304:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    2306:	7f73      	ldrb	r3, [r6, #29]
    2308:	021b      	lsls	r3, r3, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    230a:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    230c:	2324      	movs	r3, #36	; 0x24
    230e:	5cf3      	ldrb	r3, [r6, r3]
    2310:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    2312:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    2314:	2325      	movs	r3, #37	; 0x25
    2316:	5cf3      	ldrb	r3, [r6, r3]
    2318:	041b      	lsls	r3, r3, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    231a:	4319      	orrs	r1, r3
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    231c:	7af3      	ldrb	r3, [r6, #11]
    231e:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    2320:	8933      	ldrh	r3, [r6, #8]
    2322:	2bff      	cmp	r3, #255	; 0xff
    2324:	d004      	beq.n	2330 <usart_init+0x1f0>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    2326:	2280      	movs	r2, #128	; 0x80
    2328:	0452      	lsls	r2, r2, #17
    232a:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    232c:	4319      	orrs	r1, r3
    232e:	e005      	b.n	233c <usart_init+0x1fc>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    2330:	7ef3      	ldrb	r3, [r6, #27]
    2332:	2b00      	cmp	r3, #0
    2334:	d002      	beq.n	233c <usart_init+0x1fc>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    2336:	2380      	movs	r3, #128	; 0x80
    2338:	04db      	lsls	r3, r3, #19
    233a:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    233c:	232c      	movs	r3, #44	; 0x2c
    233e:	5cf3      	ldrb	r3, [r6, r3]
    2340:	2b00      	cmp	r3, #0
    2342:	d103      	bne.n	234c <usart_init+0x20c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    2344:	4b36      	ldr	r3, [pc, #216]	; (2420 <usart_init+0x2e0>)
    2346:	789b      	ldrb	r3, [r3, #2]
    2348:	079a      	lsls	r2, r3, #30
    234a:	d501      	bpl.n	2350 <usart_init+0x210>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    234c:	2380      	movs	r3, #128	; 0x80
    234e:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2350:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2352:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2354:	2b00      	cmp	r3, #0
    2356:	d1fc      	bne.n	2352 <usart_init+0x212>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    2358:	4643      	mov	r3, r8
    235a:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    235c:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    235e:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2360:	2b00      	cmp	r3, #0
    2362:	d1fc      	bne.n	235e <usart_init+0x21e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    2364:	4641      	mov	r1, r8
    2366:	600f      	str	r7, [r1, #0]
    2368:	ab10      	add	r3, sp, #64	; 0x40
    236a:	2280      	movs	r2, #128	; 0x80
    236c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    236e:	2200      	movs	r2, #0
    2370:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    2372:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    2374:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    2376:	6b32      	ldr	r2, [r6, #48]	; 0x30
    2378:	920c      	str	r2, [sp, #48]	; 0x30
    237a:	6b73      	ldr	r3, [r6, #52]	; 0x34
    237c:	930d      	str	r3, [sp, #52]	; 0x34
    237e:	6bb7      	ldr	r7, [r6, #56]	; 0x38
    2380:	970e      	str	r7, [sp, #56]	; 0x38
    2382:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
    2384:	960f      	str	r6, [sp, #60]	; 0x3c
    2386:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2388:	ae10      	add	r6, sp, #64	; 0x40
    238a:	b2f9      	uxtb	r1, r7
    238c:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    238e:	aa0c      	add	r2, sp, #48	; 0x30
    2390:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    2392:	2800      	cmp	r0, #0
    2394:	d102      	bne.n	239c <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2396:	1c20      	adds	r0, r4, #0
    2398:	4a22      	ldr	r2, [pc, #136]	; (2424 <usart_init+0x2e4>)
    239a:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    239c:	1c43      	adds	r3, r0, #1
    239e:	d005      	beq.n	23ac <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    23a0:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    23a2:	0c00      	lsrs	r0, r0, #16
    23a4:	b2c0      	uxtb	r0, r0
    23a6:	1c31      	adds	r1, r6, #0
    23a8:	4a1f      	ldr	r2, [pc, #124]	; (2428 <usart_init+0x2e8>)
    23aa:	4790      	blx	r2
    23ac:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    23ae:	2f04      	cmp	r7, #4
    23b0:	d1eb      	bne.n	238a <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    23b2:	2300      	movs	r3, #0
    23b4:	60eb      	str	r3, [r5, #12]
    23b6:	612b      	str	r3, [r5, #16]
    23b8:	616b      	str	r3, [r5, #20]
    23ba:	61ab      	str	r3, [r5, #24]
    23bc:	61eb      	str	r3, [r5, #28]
    23be:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    23c0:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    23c2:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    23c4:	2200      	movs	r2, #0
    23c6:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    23c8:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    23ca:	2330      	movs	r3, #48	; 0x30
    23cc:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    23ce:	2331      	movs	r3, #49	; 0x31
    23d0:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    23d2:	2332      	movs	r3, #50	; 0x32
    23d4:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    23d6:	2333      	movs	r3, #51	; 0x33
    23d8:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    23da:	6828      	ldr	r0, [r5, #0]
    23dc:	4b08      	ldr	r3, [pc, #32]	; (2400 <usart_init+0x2c0>)
    23de:	4798      	blx	r3
    23e0:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    23e2:	4912      	ldr	r1, [pc, #72]	; (242c <usart_init+0x2ec>)
    23e4:	4b12      	ldr	r3, [pc, #72]	; (2430 <usart_init+0x2f0>)
    23e6:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    23e8:	00a4      	lsls	r4, r4, #2
    23ea:	4b12      	ldr	r3, [pc, #72]	; (2434 <usart_init+0x2f4>)
    23ec:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    23ee:	2000      	movs	r0, #0
}
    23f0:	b013      	add	sp, #76	; 0x4c
    23f2:	bc3c      	pop	{r2, r3, r4, r5}
    23f4:	4690      	mov	r8, r2
    23f6:	4699      	mov	r9, r3
    23f8:	46a2      	mov	sl, r4
    23fa:	46ab      	mov	fp, r5
    23fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    23fe:	46c0      	nop			; (mov r8, r8)
    2400:	00001fd9 	.word	0x00001fd9
    2404:	40000400 	.word	0x40000400
    2408:	00002c55 	.word	0x00002c55
    240c:	00002bc9 	.word	0x00002bc9
    2410:	00001e81 	.word	0x00001e81
    2414:	00002c71 	.word	0x00002c71
    2418:	00001ca9 	.word	0x00001ca9
    241c:	00001cd1 	.word	0x00001cd1
    2420:	41002000 	.word	0x41002000
    2424:	00001ed1 	.word	0x00001ed1
    2428:	00002d31 	.word	0x00002d31
    242c:	00002565 	.word	0x00002565
    2430:	00002021 	.word	0x00002021
    2434:	200023e4 	.word	0x200023e4

00002438 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    2438:	b510      	push	{r4, lr}
    243a:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    243c:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    243e:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    2440:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    2442:	2c00      	cmp	r4, #0
    2444:	d00d      	beq.n	2462 <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    2446:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
    2448:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    244a:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    244c:	2a00      	cmp	r2, #0
    244e:	d108      	bne.n	2462 <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2450:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2452:	2a00      	cmp	r2, #0
    2454:	d1fc      	bne.n	2450 <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    2456:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    2458:	2102      	movs	r1, #2
    245a:	7e1a      	ldrb	r2, [r3, #24]
    245c:	420a      	tst	r2, r1
    245e:	d0fc      	beq.n	245a <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    2460:	2000      	movs	r0, #0
}
    2462:	bd10      	pop	{r4, pc}

00002464 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    2464:	b510      	push	{r4, lr}
    2466:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2468:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    246a:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    246c:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    246e:	2a00      	cmp	r2, #0
    2470:	d033      	beq.n	24da <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    2472:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    2474:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    2476:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    2478:	2b00      	cmp	r3, #0
    247a:	d12e      	bne.n	24da <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    247c:	7e23      	ldrb	r3, [r4, #24]
    247e:	075a      	lsls	r2, r3, #29
    2480:	d52b      	bpl.n	24da <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2482:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2484:	2b00      	cmp	r3, #0
    2486:	d1fc      	bne.n	2482 <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2488:	8b63      	ldrh	r3, [r4, #26]
    248a:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    248c:	069a      	lsls	r2, r3, #26
    248e:	d021      	beq.n	24d4 <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    2490:	079a      	lsls	r2, r3, #30
    2492:	d503      	bpl.n	249c <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    2494:	2302      	movs	r3, #2
    2496:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
    2498:	201a      	movs	r0, #26
    249a:	e01e      	b.n	24da <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    249c:	075a      	lsls	r2, r3, #29
    249e:	d503      	bpl.n	24a8 <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    24a0:	2304      	movs	r3, #4
    24a2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
    24a4:	201e      	movs	r0, #30
    24a6:	e018      	b.n	24da <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    24a8:	07da      	lsls	r2, r3, #31
    24aa:	d503      	bpl.n	24b4 <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    24ac:	2301      	movs	r3, #1
    24ae:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
    24b0:	2013      	movs	r0, #19
    24b2:	e012      	b.n	24da <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    24b4:	06da      	lsls	r2, r3, #27
    24b6:	d505      	bpl.n	24c4 <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    24b8:	8b62      	ldrh	r2, [r4, #26]
    24ba:	2310      	movs	r3, #16
    24bc:	4313      	orrs	r3, r2
    24be:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
    24c0:	2042      	movs	r0, #66	; 0x42
    24c2:	e00a      	b.n	24da <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    24c4:	069a      	lsls	r2, r3, #26
    24c6:	d505      	bpl.n	24d4 <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    24c8:	8b62      	ldrh	r2, [r4, #26]
    24ca:	2320      	movs	r3, #32
    24cc:	4313      	orrs	r3, r2
    24ce:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
    24d0:	2041      	movs	r0, #65	; 0x41
    24d2:	e002      	b.n	24da <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    24d4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    24d6:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    24d8:	2000      	movs	r0, #0
}
    24da:	bd10      	pop	{r4, pc}

000024dc <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    24dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    24de:	1c04      	adds	r4, r0, #0
    24e0:	1c0e      	adds	r6, r1, #0
    24e2:	1c17      	adds	r7, r2, #0
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    24e4:	6805      	ldr	r5, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    24e6:	4b0f      	ldr	r3, [pc, #60]	; (2524 <_usart_read_buffer+0x48>)
    24e8:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    24ea:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    24ec:	b29b      	uxth	r3, r3
    24ee:	2b00      	cmp	r3, #0
    24f0:	d003      	beq.n	24fa <_usart_read_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    24f2:	4b0d      	ldr	r3, [pc, #52]	; (2528 <_usart_read_buffer+0x4c>)
    24f4:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    24f6:	2005      	movs	r0, #5
    24f8:	e013      	b.n	2522 <_usart_read_buffer+0x46>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    24fa:	85a7      	strh	r7, [r4, #44]	; 0x2c
    24fc:	4b0a      	ldr	r3, [pc, #40]	; (2528 <_usart_read_buffer+0x4c>)
    24fe:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    2500:	6266      	str	r6, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    2502:	2205      	movs	r2, #5
    2504:	2332      	movs	r3, #50	; 0x32
    2506:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    2508:	2304      	movs	r3, #4
    250a:	75ab      	strb	r3, [r5, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    250c:	7a23      	ldrb	r3, [r4, #8]
    250e:	2b00      	cmp	r3, #0
    2510:	d001      	beq.n	2516 <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    2512:	2320      	movs	r3, #32
    2514:	75ab      	strb	r3, [r5, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    2516:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    2518:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    251a:	2b00      	cmp	r3, #0
    251c:	d001      	beq.n	2522 <_usart_read_buffer+0x46>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    251e:	2308      	movs	r3, #8
    2520:	75ab      	strb	r3, [r5, #22]
	}
#endif

	return STATUS_OK;
}
    2522:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2524:	000020d1 	.word	0x000020d1
    2528:	00002111 	.word	0x00002111

0000252c <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    252c:	1c93      	adds	r3, r2, #2
    252e:	009b      	lsls	r3, r3, #2
    2530:	18c3      	adds	r3, r0, r3
    2532:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    2534:	2301      	movs	r3, #1
    2536:	4093      	lsls	r3, r2
    2538:	1c1a      	adds	r2, r3, #0
    253a:	2330      	movs	r3, #48	; 0x30
    253c:	5cc1      	ldrb	r1, [r0, r3]
    253e:	430a      	orrs	r2, r1
    2540:	54c2      	strb	r2, [r0, r3]
}
    2542:	4770      	bx	lr

00002544 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    2544:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2546:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    2548:	2a00      	cmp	r2, #0
    254a:	d006      	beq.n	255a <usart_read_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    254c:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    254e:	231c      	movs	r3, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2550:	2c00      	cmp	r4, #0
    2552:	d002      	beq.n	255a <usart_read_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    2554:	4b02      	ldr	r3, [pc, #8]	; (2560 <usart_read_buffer_job+0x1c>)
    2556:	4798      	blx	r3
    2558:	1c03      	adds	r3, r0, #0
}
    255a:	1c18      	adds	r0, r3, #0
    255c:	bd10      	pop	{r4, pc}
    255e:	46c0      	nop			; (mov r8, r8)
    2560:	000024dd 	.word	0x000024dd

00002564 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    2564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    2566:	0080      	lsls	r0, r0, #2
    2568:	4b64      	ldr	r3, [pc, #400]	; (26fc <_usart_interrupt_handler+0x198>)
    256a:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    256c:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    256e:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2570:	2b00      	cmp	r3, #0
    2572:	d1fc      	bne.n	256e <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    2574:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    2576:	7da6      	ldrb	r6, [r4, #22]
    2578:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    257a:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    257c:	5ceb      	ldrb	r3, [r5, r3]
    257e:	2230      	movs	r2, #48	; 0x30
    2580:	5caf      	ldrb	r7, [r5, r2]
    2582:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    2584:	07f1      	lsls	r1, r6, #31
    2586:	d520      	bpl.n	25ca <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
    2588:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    258a:	b29b      	uxth	r3, r3
    258c:	2b00      	cmp	r3, #0
    258e:	d01a      	beq.n	25c6 <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2590:	6aab      	ldr	r3, [r5, #40]	; 0x28
    2592:	781a      	ldrb	r2, [r3, #0]
    2594:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    2596:	1c59      	adds	r1, r3, #1
    2598:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    259a:	7969      	ldrb	r1, [r5, #5]
    259c:	2901      	cmp	r1, #1
    259e:	d104      	bne.n	25aa <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    25a0:	7859      	ldrb	r1, [r3, #1]
    25a2:	0209      	lsls	r1, r1, #8
    25a4:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    25a6:	3302      	adds	r3, #2
    25a8:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    25aa:	05d3      	lsls	r3, r2, #23
    25ac:	0ddb      	lsrs	r3, r3, #23
    25ae:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    25b0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    25b2:	3b01      	subs	r3, #1
    25b4:	b29b      	uxth	r3, r3
    25b6:	85eb      	strh	r3, [r5, #46]	; 0x2e
    25b8:	2b00      	cmp	r3, #0
    25ba:	d106      	bne.n	25ca <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    25bc:	2301      	movs	r3, #1
    25be:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    25c0:	2302      	movs	r3, #2
    25c2:	75a3      	strb	r3, [r4, #22]
    25c4:	e001      	b.n	25ca <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    25c6:	2301      	movs	r3, #1
    25c8:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    25ca:	07b2      	lsls	r2, r6, #30
    25cc:	d509      	bpl.n	25e2 <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    25ce:	2302      	movs	r3, #2
    25d0:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    25d2:	2200      	movs	r2, #0
    25d4:	2333      	movs	r3, #51	; 0x33
    25d6:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    25d8:	07fb      	lsls	r3, r7, #31
    25da:	d502      	bpl.n	25e2 <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    25dc:	1c28      	adds	r0, r5, #0
    25de:	68e9      	ldr	r1, [r5, #12]
    25e0:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    25e2:	0772      	lsls	r2, r6, #29
    25e4:	d56a      	bpl.n	26bc <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
    25e6:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    25e8:	b29b      	uxth	r3, r3
    25ea:	2b00      	cmp	r3, #0
    25ec:	d064      	beq.n	26b8 <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    25ee:	8b63      	ldrh	r3, [r4, #26]
    25f0:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    25f2:	0719      	lsls	r1, r3, #28
    25f4:	d402      	bmi.n	25fc <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    25f6:	223f      	movs	r2, #63	; 0x3f
    25f8:	4013      	ands	r3, r2
    25fa:	e001      	b.n	2600 <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    25fc:	2237      	movs	r2, #55	; 0x37
    25fe:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    2600:	2b00      	cmp	r3, #0
    2602:	d037      	beq.n	2674 <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    2604:	079a      	lsls	r2, r3, #30
    2606:	d507      	bpl.n	2618 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    2608:	221a      	movs	r2, #26
    260a:	2332      	movs	r3, #50	; 0x32
    260c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    260e:	8b62      	ldrh	r2, [r4, #26]
    2610:	2302      	movs	r3, #2
    2612:	4313      	orrs	r3, r2
    2614:	8363      	strh	r3, [r4, #26]
    2616:	e027      	b.n	2668 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2618:	0759      	lsls	r1, r3, #29
    261a:	d507      	bpl.n	262c <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    261c:	221e      	movs	r2, #30
    261e:	2332      	movs	r3, #50	; 0x32
    2620:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    2622:	8b62      	ldrh	r2, [r4, #26]
    2624:	2304      	movs	r3, #4
    2626:	4313      	orrs	r3, r2
    2628:	8363      	strh	r3, [r4, #26]
    262a:	e01d      	b.n	2668 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    262c:	07da      	lsls	r2, r3, #31
    262e:	d507      	bpl.n	2640 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    2630:	2213      	movs	r2, #19
    2632:	2332      	movs	r3, #50	; 0x32
    2634:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    2636:	8b62      	ldrh	r2, [r4, #26]
    2638:	2301      	movs	r3, #1
    263a:	4313      	orrs	r3, r2
    263c:	8363      	strh	r3, [r4, #26]
    263e:	e013      	b.n	2668 <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    2640:	06d9      	lsls	r1, r3, #27
    2642:	d507      	bpl.n	2654 <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    2644:	2242      	movs	r2, #66	; 0x42
    2646:	2332      	movs	r3, #50	; 0x32
    2648:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    264a:	8b62      	ldrh	r2, [r4, #26]
    264c:	2310      	movs	r3, #16
    264e:	4313      	orrs	r3, r2
    2650:	8363      	strh	r3, [r4, #26]
    2652:	e009      	b.n	2668 <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    2654:	2220      	movs	r2, #32
    2656:	421a      	tst	r2, r3
    2658:	d006      	beq.n	2668 <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    265a:	2241      	movs	r2, #65	; 0x41
    265c:	2332      	movs	r3, #50	; 0x32
    265e:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    2660:	8b62      	ldrh	r2, [r4, #26]
    2662:	2320      	movs	r3, #32
    2664:	4313      	orrs	r3, r2
    2666:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    2668:	077a      	lsls	r2, r7, #29
    266a:	d527      	bpl.n	26bc <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    266c:	1c28      	adds	r0, r5, #0
    266e:	696b      	ldr	r3, [r5, #20]
    2670:	4798      	blx	r3
    2672:	e023      	b.n	26bc <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    2674:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    2676:	05d2      	lsls	r2, r2, #23
    2678:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    267a:	b2d3      	uxtb	r3, r2
    267c:	6a69      	ldr	r1, [r5, #36]	; 0x24
    267e:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    2680:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    2682:	1c59      	adds	r1, r3, #1
    2684:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2686:	7969      	ldrb	r1, [r5, #5]
    2688:	2901      	cmp	r1, #1
    268a:	d104      	bne.n	2696 <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    268c:	0a12      	lsrs	r2, r2, #8
    268e:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    2690:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    2692:	3301      	adds	r3, #1
    2694:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    2696:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2698:	3b01      	subs	r3, #1
    269a:	b29b      	uxth	r3, r3
    269c:	85ab      	strh	r3, [r5, #44]	; 0x2c
    269e:	2b00      	cmp	r3, #0
    26a0:	d10c      	bne.n	26bc <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    26a2:	2304      	movs	r3, #4
    26a4:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    26a6:	2200      	movs	r2, #0
    26a8:	2332      	movs	r3, #50	; 0x32
    26aa:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    26ac:	07ba      	lsls	r2, r7, #30
    26ae:	d505      	bpl.n	26bc <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    26b0:	1c28      	adds	r0, r5, #0
    26b2:	692b      	ldr	r3, [r5, #16]
    26b4:	4798      	blx	r3
    26b6:	e001      	b.n	26bc <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    26b8:	2304      	movs	r3, #4
    26ba:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    26bc:	06f1      	lsls	r1, r6, #27
    26be:	d507      	bpl.n	26d0 <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    26c0:	2310      	movs	r3, #16
    26c2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    26c4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    26c6:	06fa      	lsls	r2, r7, #27
    26c8:	d502      	bpl.n	26d0 <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    26ca:	1c28      	adds	r0, r5, #0
    26cc:	69eb      	ldr	r3, [r5, #28]
    26ce:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    26d0:	06b1      	lsls	r1, r6, #26
    26d2:	d507      	bpl.n	26e4 <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    26d4:	2320      	movs	r3, #32
    26d6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    26d8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    26da:	073a      	lsls	r2, r7, #28
    26dc:	d502      	bpl.n	26e4 <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    26de:	1c28      	adds	r0, r5, #0
    26e0:	69ab      	ldr	r3, [r5, #24]
    26e2:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    26e4:	0731      	lsls	r1, r6, #28
    26e6:	d507      	bpl.n	26f8 <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    26e8:	2308      	movs	r3, #8
    26ea:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    26ec:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    26ee:	06ba      	lsls	r2, r7, #26
    26f0:	d502      	bpl.n	26f8 <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    26f2:	6a2b      	ldr	r3, [r5, #32]
    26f4:	1c28      	adds	r0, r5, #0
    26f6:	4798      	blx	r3
		}
	}
#endif
}
    26f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    26fa:	46c0      	nop			; (mov r8, r8)
    26fc:	200023e4 	.word	0x200023e4

00002700 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2700:	b508      	push	{r3, lr}
	switch (clock_source) {
    2702:	2808      	cmp	r0, #8
    2704:	d834      	bhi.n	2770 <system_clock_source_get_hz+0x70>
    2706:	0080      	lsls	r0, r0, #2
    2708:	4b1b      	ldr	r3, [pc, #108]	; (2778 <system_clock_source_get_hz+0x78>)
    270a:	581b      	ldr	r3, [r3, r0]
    270c:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    270e:	2080      	movs	r0, #128	; 0x80
    2710:	0200      	lsls	r0, r0, #8
    2712:	e030      	b.n	2776 <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    2714:	4b19      	ldr	r3, [pc, #100]	; (277c <system_clock_source_get_hz+0x7c>)
    2716:	6918      	ldr	r0, [r3, #16]
    2718:	e02d      	b.n	2776 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    271a:	4b19      	ldr	r3, [pc, #100]	; (2780 <system_clock_source_get_hz+0x80>)
    271c:	6a18      	ldr	r0, [r3, #32]
    271e:	0580      	lsls	r0, r0, #22
    2720:	0f80      	lsrs	r0, r0, #30
    2722:	4b18      	ldr	r3, [pc, #96]	; (2784 <system_clock_source_get_hz+0x84>)
    2724:	40c3      	lsrs	r3, r0
    2726:	1c18      	adds	r0, r3, #0
    2728:	e025      	b.n	2776 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    272a:	4b14      	ldr	r3, [pc, #80]	; (277c <system_clock_source_get_hz+0x7c>)
    272c:	6958      	ldr	r0, [r3, #20]
    272e:	e022      	b.n	2776 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2730:	4b12      	ldr	r3, [pc, #72]	; (277c <system_clock_source_get_hz+0x7c>)
    2732:	681b      	ldr	r3, [r3, #0]
    2734:	2002      	movs	r0, #2
    2736:	4018      	ands	r0, r3
    2738:	d01d      	beq.n	2776 <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    273a:	4911      	ldr	r1, [pc, #68]	; (2780 <system_clock_source_get_hz+0x80>)
    273c:	2210      	movs	r2, #16
    273e:	68cb      	ldr	r3, [r1, #12]
    2740:	421a      	tst	r2, r3
    2742:	d0fc      	beq.n	273e <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2744:	4b0d      	ldr	r3, [pc, #52]	; (277c <system_clock_source_get_hz+0x7c>)
    2746:	681b      	ldr	r3, [r3, #0]
    2748:	075a      	lsls	r2, r3, #29
    274a:	d513      	bpl.n	2774 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    274c:	2000      	movs	r0, #0
    274e:	4b0e      	ldr	r3, [pc, #56]	; (2788 <system_clock_source_get_hz+0x88>)
    2750:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2752:	4b0a      	ldr	r3, [pc, #40]	; (277c <system_clock_source_get_hz+0x7c>)
    2754:	689b      	ldr	r3, [r3, #8]
    2756:	041b      	lsls	r3, r3, #16
    2758:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    275a:	4358      	muls	r0, r3
    275c:	e00b      	b.n	2776 <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    275e:	2350      	movs	r3, #80	; 0x50
    2760:	4a07      	ldr	r2, [pc, #28]	; (2780 <system_clock_source_get_hz+0x80>)
    2762:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2764:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2766:	075a      	lsls	r2, r3, #29
    2768:	d505      	bpl.n	2776 <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    276a:	4b04      	ldr	r3, [pc, #16]	; (277c <system_clock_source_get_hz+0x7c>)
    276c:	68d8      	ldr	r0, [r3, #12]
    276e:	e002      	b.n	2776 <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    2770:	2000      	movs	r0, #0
    2772:	e000      	b.n	2776 <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    2774:	4805      	ldr	r0, [pc, #20]	; (278c <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    2776:	bd08      	pop	{r3, pc}
    2778:	00009a10 	.word	0x00009a10
    277c:	200000fc 	.word	0x200000fc
    2780:	40000800 	.word	0x40000800
    2784:	007a1200 	.word	0x007a1200
    2788:	00002c71 	.word	0x00002c71
    278c:	02dc6c00 	.word	0x02dc6c00

00002790 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2790:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    2792:	4b0c      	ldr	r3, [pc, #48]	; (27c4 <system_clock_source_osc8m_set_config+0x34>)
    2794:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    2796:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2798:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    279a:	7840      	ldrb	r0, [r0, #1]
    279c:	2201      	movs	r2, #1
    279e:	4010      	ands	r0, r2
    27a0:	0180      	lsls	r0, r0, #6
    27a2:	2640      	movs	r6, #64	; 0x40
    27a4:	43b4      	bics	r4, r6
    27a6:	4304      	orrs	r4, r0
    27a8:	402a      	ands	r2, r5
    27aa:	01d0      	lsls	r0, r2, #7
    27ac:	2280      	movs	r2, #128	; 0x80
    27ae:	4394      	bics	r4, r2
    27b0:	1c22      	adds	r2, r4, #0
    27b2:	4302      	orrs	r2, r0
    27b4:	2003      	movs	r0, #3
    27b6:	4001      	ands	r1, r0
    27b8:	0209      	lsls	r1, r1, #8
    27ba:	4803      	ldr	r0, [pc, #12]	; (27c8 <system_clock_source_osc8m_set_config+0x38>)
    27bc:	4002      	ands	r2, r0
    27be:	430a      	orrs	r2, r1
    27c0:	621a      	str	r2, [r3, #32]
}
    27c2:	bd70      	pop	{r4, r5, r6, pc}
    27c4:	40000800 	.word	0x40000800
    27c8:	fffffcff 	.word	0xfffffcff

000027cc <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    27cc:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    27ce:	7a02      	ldrb	r2, [r0, #8]
    27d0:	0692      	lsls	r2, r2, #26
    27d2:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    27d4:	8943      	ldrh	r3, [r0, #10]
    27d6:	059b      	lsls	r3, r3, #22
    27d8:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    27da:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    27dc:	4b18      	ldr	r3, [pc, #96]	; (2840 <system_clock_source_dfll_set_config+0x74>)
    27de:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    27e0:	8881      	ldrh	r1, [r0, #4]
    27e2:	8842      	ldrh	r2, [r0, #2]
    27e4:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    27e6:	79c4      	ldrb	r4, [r0, #7]
    27e8:	7982      	ldrb	r2, [r0, #6]
    27ea:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    27ec:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    27ee:	7841      	ldrb	r1, [r0, #1]
    27f0:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    27f2:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    27f4:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    27f6:	7803      	ldrb	r3, [r0, #0]
    27f8:	2b04      	cmp	r3, #4
    27fa:	d10f      	bne.n	281c <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    27fc:	7b02      	ldrb	r2, [r0, #12]
    27fe:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2800:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2802:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2804:	89c3      	ldrh	r3, [r0, #14]
    2806:	041b      	lsls	r3, r3, #16
    2808:	490e      	ldr	r1, [pc, #56]	; (2844 <system_clock_source_dfll_set_config+0x78>)
    280a:	400b      	ands	r3, r1
    280c:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    280e:	4b0c      	ldr	r3, [pc, #48]	; (2840 <system_clock_source_dfll_set_config+0x74>)
    2810:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    2812:	6819      	ldr	r1, [r3, #0]
    2814:	2204      	movs	r2, #4
    2816:	430a      	orrs	r2, r1
    2818:	601a      	str	r2, [r3, #0]
    281a:	e010      	b.n	283e <system_clock_source_dfll_set_config+0x72>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    281c:	2b20      	cmp	r3, #32
    281e:	d10e      	bne.n	283e <system_clock_source_dfll_set_config+0x72>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2820:	7b02      	ldrb	r2, [r0, #12]
    2822:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2824:	8a03      	ldrh	r3, [r0, #16]
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2826:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2828:	89c3      	ldrh	r3, [r0, #14]
    282a:	041b      	lsls	r3, r3, #16
    282c:	4905      	ldr	r1, [pc, #20]	; (2844 <system_clock_source_dfll_set_config+0x78>)
    282e:	400b      	ands	r3, r1
    2830:	431a      	orrs	r2, r3
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    2832:	4b03      	ldr	r3, [pc, #12]	; (2840 <system_clock_source_dfll_set_config+0x74>)
    2834:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    2836:	681a      	ldr	r2, [r3, #0]
    2838:	4903      	ldr	r1, [pc, #12]	; (2848 <system_clock_source_dfll_set_config+0x7c>)
    283a:	430a      	orrs	r2, r1
    283c:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    283e:	bd10      	pop	{r4, pc}
    2840:	200000fc 	.word	0x200000fc
    2844:	03ff0000 	.word	0x03ff0000
    2848:	00000424 	.word	0x00000424

0000284c <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    284c:	2808      	cmp	r0, #8
    284e:	d849      	bhi.n	28e4 <system_clock_source_enable+0x98>
    2850:	0080      	lsls	r0, r0, #2
    2852:	4b25      	ldr	r3, [pc, #148]	; (28e8 <system_clock_source_enable+0x9c>)
    2854:	581b      	ldr	r3, [r3, r0]
    2856:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    2858:	2000      	movs	r0, #0
    285a:	e044      	b.n	28e6 <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    285c:	4b23      	ldr	r3, [pc, #140]	; (28ec <system_clock_source_enable+0xa0>)
    285e:	6a19      	ldr	r1, [r3, #32]
    2860:	2202      	movs	r2, #2
    2862:	430a      	orrs	r2, r1
    2864:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    2866:	2000      	movs	r0, #0
    2868:	e03d      	b.n	28e6 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    286a:	4b20      	ldr	r3, [pc, #128]	; (28ec <system_clock_source_enable+0xa0>)
    286c:	6999      	ldr	r1, [r3, #24]
    286e:	2202      	movs	r2, #2
    2870:	430a      	orrs	r2, r1
    2872:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2874:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    2876:	e036      	b.n	28e6 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2878:	4b1c      	ldr	r3, [pc, #112]	; (28ec <system_clock_source_enable+0xa0>)
    287a:	8a19      	ldrh	r1, [r3, #16]
    287c:	2202      	movs	r2, #2
    287e:	430a      	orrs	r2, r1
    2880:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2882:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    2884:	e02f      	b.n	28e6 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2886:	4b19      	ldr	r3, [pc, #100]	; (28ec <system_clock_source_enable+0xa0>)
    2888:	8a99      	ldrh	r1, [r3, #20]
    288a:	2202      	movs	r2, #2
    288c:	430a      	orrs	r2, r1
    288e:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2890:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    2892:	e028      	b.n	28e6 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2894:	4a16      	ldr	r2, [pc, #88]	; (28f0 <system_clock_source_enable+0xa4>)
    2896:	6811      	ldr	r1, [r2, #0]
    2898:	2302      	movs	r3, #2
    289a:	4319      	orrs	r1, r3
    289c:	6011      	str	r1, [r2, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    289e:	4a13      	ldr	r2, [pc, #76]	; (28ec <system_clock_source_enable+0xa0>)
    28a0:	8493      	strh	r3, [r2, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    28a2:	1c11      	adds	r1, r2, #0
    28a4:	2210      	movs	r2, #16
    28a6:	68cb      	ldr	r3, [r1, #12]
    28a8:	421a      	tst	r2, r3
    28aa:	d0fc      	beq.n	28a6 <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    28ac:	4a10      	ldr	r2, [pc, #64]	; (28f0 <system_clock_source_enable+0xa4>)
    28ae:	6891      	ldr	r1, [r2, #8]
    28b0:	4b0e      	ldr	r3, [pc, #56]	; (28ec <system_clock_source_enable+0xa0>)
    28b2:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    28b4:	6852      	ldr	r2, [r2, #4]
    28b6:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    28b8:	2200      	movs	r2, #0
    28ba:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    28bc:	1c19      	adds	r1, r3, #0
    28be:	2210      	movs	r2, #16
    28c0:	68cb      	ldr	r3, [r1, #12]
    28c2:	421a      	tst	r2, r3
    28c4:	d0fc      	beq.n	28c0 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    28c6:	4b0a      	ldr	r3, [pc, #40]	; (28f0 <system_clock_source_enable+0xa4>)
    28c8:	681a      	ldr	r2, [r3, #0]
    28ca:	b292      	uxth	r2, r2
    28cc:	4b07      	ldr	r3, [pc, #28]	; (28ec <system_clock_source_enable+0xa0>)
    28ce:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    28d0:	2000      	movs	r0, #0
    28d2:	e008      	b.n	28e6 <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    28d4:	4a05      	ldr	r2, [pc, #20]	; (28ec <system_clock_source_enable+0xa0>)
    28d6:	2344      	movs	r3, #68	; 0x44
    28d8:	5cd0      	ldrb	r0, [r2, r3]
    28da:	2102      	movs	r1, #2
    28dc:	4301      	orrs	r1, r0
    28de:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    28e0:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    28e2:	e000      	b.n	28e6 <system_clock_source_enable+0x9a>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    28e4:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    28e6:	4770      	bx	lr
    28e8:	00009a34 	.word	0x00009a34
    28ec:	40000800 	.word	0x40000800
    28f0:	200000fc 	.word	0x200000fc

000028f4 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    28f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    28f6:	464f      	mov	r7, r9
    28f8:	4646      	mov	r6, r8
    28fa:	b4c0      	push	{r6, r7}
    28fc:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    28fe:	22c2      	movs	r2, #194	; 0xc2
    2900:	00d2      	lsls	r2, r2, #3
    2902:	4b3c      	ldr	r3, [pc, #240]	; (29f4 <system_clock_init+0x100>)
    2904:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2906:	4b3c      	ldr	r3, [pc, #240]	; (29f8 <system_clock_init+0x104>)
    2908:	685a      	ldr	r2, [r3, #4]
    290a:	211e      	movs	r1, #30
    290c:	438a      	bics	r2, r1
    290e:	2102      	movs	r1, #2
    2910:	430a      	orrs	r2, r1
    2912:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2914:	2201      	movs	r2, #1
    2916:	ab01      	add	r3, sp, #4
    2918:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    291a:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    291c:	4d37      	ldr	r5, [pc, #220]	; (29fc <system_clock_init+0x108>)
    291e:	b2e0      	uxtb	r0, r4
    2920:	a901      	add	r1, sp, #4
    2922:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2924:	3401      	adds	r4, #1
    2926:	2c25      	cmp	r4, #37	; 0x25
    2928:	d1f9      	bne.n	291e <system_clock_init+0x2a>
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    292a:	ab05      	add	r3, sp, #20
    292c:	2100      	movs	r1, #0
    292e:	7019      	strb	r1, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2930:	2200      	movs	r2, #0
    2932:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    2934:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2936:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2938:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    293a:	213f      	movs	r1, #63	; 0x3f
    293c:	8159      	strh	r1, [r3, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    293e:	2106      	movs	r1, #6
    2940:	8219      	strh	r1, [r3, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    2942:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    2944:	4b2e      	ldr	r3, [pc, #184]	; (2a00 <system_clock_init+0x10c>)
    2946:	681b      	ldr	r3, [r3, #0]
    2948:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    294a:	2b3f      	cmp	r3, #63	; 0x3f
    294c:	d100      	bne.n	2950 <system_clock_init+0x5c>
		coarse = 0x1f;
    294e:	231f      	movs	r3, #31
	}
	dfll_conf.coarse_value = coarse;
    2950:	a805      	add	r0, sp, #20
    2952:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2954:	2307      	movs	r3, #7
    2956:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    2958:	233f      	movs	r3, #63	; 0x3f
    295a:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    295c:	4b29      	ldr	r3, [pc, #164]	; (2a04 <system_clock_init+0x110>)
    295e:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    2960:	a804      	add	r0, sp, #16
    2962:	2500      	movs	r5, #0
    2964:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    2966:	2301      	movs	r3, #1
    2968:	4699      	mov	r9, r3
    296a:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    296c:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    296e:	4b26      	ldr	r3, [pc, #152]	; (2a08 <system_clock_init+0x114>)
    2970:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2972:	2006      	movs	r0, #6
    2974:	4e25      	ldr	r6, [pc, #148]	; (2a0c <system_clock_init+0x118>)
    2976:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2978:	4b25      	ldr	r3, [pc, #148]	; (2a10 <system_clock_init+0x11c>)
    297a:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    297c:	ac01      	add	r4, sp, #4
    297e:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    2980:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2982:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    2984:	2304      	movs	r3, #4
    2986:	7023      	strb	r3, [r4, #0]
    2988:	2320      	movs	r3, #32
    298a:	9302      	str	r3, [sp, #8]
    298c:	2002      	movs	r0, #2
    298e:	1c21      	adds	r1, r4, #0
    2990:	4b20      	ldr	r3, [pc, #128]	; (2a14 <system_clock_init+0x120>)
    2992:	4698      	mov	r8, r3
    2994:	4798      	blx	r3
    2996:	2002      	movs	r0, #2
    2998:	4f1f      	ldr	r7, [pc, #124]	; (2a18 <system_clock_init+0x124>)
    299a:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    299c:	464b      	mov	r3, r9
    299e:	6063      	str	r3, [r4, #4]
	config->high_when_disabled = false;
    29a0:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    29a2:	2306      	movs	r3, #6
    29a4:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    29a6:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    29a8:	7265      	strb	r5, [r4, #9]
    29aa:	2003      	movs	r0, #3
    29ac:	1c21      	adds	r1, r4, #0
    29ae:	47c0      	blx	r8
    29b0:	2003      	movs	r0, #3
    29b2:	47b8      	blx	r7
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    29b4:	2007      	movs	r0, #7
    29b6:	47b0      	blx	r6

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    29b8:	490e      	ldr	r1, [pc, #56]	; (29f4 <system_clock_init+0x100>)
    29ba:	2210      	movs	r2, #16
    29bc:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    29be:	421a      	tst	r2, r3
    29c0:	d0fc      	beq.n	29bc <system_clock_init+0xc8>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    29c2:	4a16      	ldr	r2, [pc, #88]	; (2a1c <system_clock_init+0x128>)
    29c4:	2300      	movs	r3, #0
    29c6:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    29c8:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    29ca:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    29cc:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    29ce:	a901      	add	r1, sp, #4
    29d0:	2201      	movs	r2, #1
    29d2:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    29d4:	704b      	strb	r3, [r1, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    29d6:	2206      	movs	r2, #6
    29d8:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    29da:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    29dc:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    29de:	2000      	movs	r0, #0
    29e0:	4b0c      	ldr	r3, [pc, #48]	; (2a14 <system_clock_init+0x120>)
    29e2:	4798      	blx	r3
    29e4:	2000      	movs	r0, #0
    29e6:	4b0c      	ldr	r3, [pc, #48]	; (2a18 <system_clock_init+0x124>)
    29e8:	4798      	blx	r3
#endif
}
    29ea:	b00b      	add	sp, #44	; 0x2c
    29ec:	bc0c      	pop	{r2, r3}
    29ee:	4690      	mov	r8, r2
    29f0:	4699      	mov	r9, r3
    29f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    29f4:	40000800 	.word	0x40000800
    29f8:	41004000 	.word	0x41004000
    29fc:	00002c55 	.word	0x00002c55
    2a00:	00806024 	.word	0x00806024
    2a04:	000027cd 	.word	0x000027cd
    2a08:	00002791 	.word	0x00002791
    2a0c:	0000284d 	.word	0x0000284d
    2a10:	00002a21 	.word	0x00002a21
    2a14:	00002a45 	.word	0x00002a45
    2a18:	00002af9 	.word	0x00002af9
    2a1c:	40000400 	.word	0x40000400

00002a20 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2a20:	4b06      	ldr	r3, [pc, #24]	; (2a3c <system_gclk_init+0x1c>)
    2a22:	6999      	ldr	r1, [r3, #24]
    2a24:	2208      	movs	r2, #8
    2a26:	430a      	orrs	r2, r1
    2a28:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2a2a:	2201      	movs	r2, #1
    2a2c:	4b04      	ldr	r3, [pc, #16]	; (2a40 <system_gclk_init+0x20>)
    2a2e:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2a30:	1c19      	adds	r1, r3, #0
    2a32:	780b      	ldrb	r3, [r1, #0]
    2a34:	4213      	tst	r3, r2
    2a36:	d1fc      	bne.n	2a32 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2a38:	4770      	bx	lr
    2a3a:	46c0      	nop			; (mov r8, r8)
    2a3c:	40000400 	.word	0x40000400
    2a40:	40000c00 	.word	0x40000c00

00002a44 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2a46:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2a48:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2a4a:	780d      	ldrb	r5, [r1, #0]
    2a4c:	022d      	lsls	r5, r5, #8
    2a4e:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2a50:	784b      	ldrb	r3, [r1, #1]
    2a52:	2b00      	cmp	r3, #0
    2a54:	d002      	beq.n	2a5c <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2a56:	2380      	movs	r3, #128	; 0x80
    2a58:	02db      	lsls	r3, r3, #11
    2a5a:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2a5c:	7a4b      	ldrb	r3, [r1, #9]
    2a5e:	2b00      	cmp	r3, #0
    2a60:	d002      	beq.n	2a68 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2a62:	2380      	movs	r3, #128	; 0x80
    2a64:	031b      	lsls	r3, r3, #12
    2a66:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2a68:	684c      	ldr	r4, [r1, #4]
    2a6a:	2c01      	cmp	r4, #1
    2a6c:	d917      	bls.n	2a9e <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2a6e:	1e63      	subs	r3, r4, #1
    2a70:	421c      	tst	r4, r3
    2a72:	d10f      	bne.n	2a94 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2a74:	2c02      	cmp	r4, #2
    2a76:	d906      	bls.n	2a86 <system_gclk_gen_set_config+0x42>
    2a78:	2302      	movs	r3, #2
    2a7a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2a7c:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    2a7e:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2a80:	429c      	cmp	r4, r3
    2a82:	d8fb      	bhi.n	2a7c <system_gclk_gen_set_config+0x38>
    2a84:	e000      	b.n	2a88 <system_gclk_gen_set_config+0x44>
    2a86:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2a88:	0217      	lsls	r7, r2, #8
    2a8a:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2a8c:	2380      	movs	r3, #128	; 0x80
    2a8e:	035b      	lsls	r3, r3, #13
    2a90:	431d      	orrs	r5, r3
    2a92:	e004      	b.n	2a9e <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2a94:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    2a96:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2a98:	2380      	movs	r3, #128	; 0x80
    2a9a:	029b      	lsls	r3, r3, #10
    2a9c:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2a9e:	7a0b      	ldrb	r3, [r1, #8]
    2aa0:	2b00      	cmp	r3, #0
    2aa2:	d002      	beq.n	2aaa <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2aa4:	2380      	movs	r3, #128	; 0x80
    2aa6:	039b      	lsls	r3, r3, #14
    2aa8:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2aaa:	4a0f      	ldr	r2, [pc, #60]	; (2ae8 <system_gclk_gen_set_config+0xa4>)
    2aac:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    2aae:	b25b      	sxtb	r3, r3
    2ab0:	2b00      	cmp	r3, #0
    2ab2:	dbfb      	blt.n	2aac <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2ab4:	4b0d      	ldr	r3, [pc, #52]	; (2aec <system_gclk_gen_set_config+0xa8>)
    2ab6:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2ab8:	4b0d      	ldr	r3, [pc, #52]	; (2af0 <system_gclk_gen_set_config+0xac>)
    2aba:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2abc:	4a0a      	ldr	r2, [pc, #40]	; (2ae8 <system_gclk_gen_set_config+0xa4>)
    2abe:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2ac0:	b25b      	sxtb	r3, r3
    2ac2:	2b00      	cmp	r3, #0
    2ac4:	dbfb      	blt.n	2abe <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2ac6:	4b08      	ldr	r3, [pc, #32]	; (2ae8 <system_gclk_gen_set_config+0xa4>)
    2ac8:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2aca:	1c1a      	adds	r2, r3, #0
    2acc:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    2ace:	b25b      	sxtb	r3, r3
    2ad0:	2b00      	cmp	r3, #0
    2ad2:	dbfb      	blt.n	2acc <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2ad4:	4b04      	ldr	r3, [pc, #16]	; (2ae8 <system_gclk_gen_set_config+0xa4>)
    2ad6:	6859      	ldr	r1, [r3, #4]
    2ad8:	2280      	movs	r2, #128	; 0x80
    2ada:	0252      	lsls	r2, r2, #9
    2adc:	400a      	ands	r2, r1
    2ade:	4315      	orrs	r5, r2
    2ae0:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2ae2:	4b04      	ldr	r3, [pc, #16]	; (2af4 <system_gclk_gen_set_config+0xb0>)
    2ae4:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2ae6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2ae8:	40000c00 	.word	0x40000c00
    2aec:	000020d1 	.word	0x000020d1
    2af0:	40000c08 	.word	0x40000c08
    2af4:	00002111 	.word	0x00002111

00002af8 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2af8:	b510      	push	{r4, lr}
    2afa:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2afc:	4a0b      	ldr	r2, [pc, #44]	; (2b2c <system_gclk_gen_enable+0x34>)
    2afe:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2b00:	b25b      	sxtb	r3, r3
    2b02:	2b00      	cmp	r3, #0
    2b04:	dbfb      	blt.n	2afe <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2b06:	4b0a      	ldr	r3, [pc, #40]	; (2b30 <system_gclk_gen_enable+0x38>)
    2b08:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2b0a:	4b0a      	ldr	r3, [pc, #40]	; (2b34 <system_gclk_gen_enable+0x3c>)
    2b0c:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b0e:	4a07      	ldr	r2, [pc, #28]	; (2b2c <system_gclk_gen_enable+0x34>)
    2b10:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2b12:	b25b      	sxtb	r3, r3
    2b14:	2b00      	cmp	r3, #0
    2b16:	dbfb      	blt.n	2b10 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2b18:	4b04      	ldr	r3, [pc, #16]	; (2b2c <system_gclk_gen_enable+0x34>)
    2b1a:	6859      	ldr	r1, [r3, #4]
    2b1c:	2280      	movs	r2, #128	; 0x80
    2b1e:	0252      	lsls	r2, r2, #9
    2b20:	430a      	orrs	r2, r1
    2b22:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2b24:	4b04      	ldr	r3, [pc, #16]	; (2b38 <system_gclk_gen_enable+0x40>)
    2b26:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2b28:	bd10      	pop	{r4, pc}
    2b2a:	46c0      	nop			; (mov r8, r8)
    2b2c:	40000c00 	.word	0x40000c00
    2b30:	000020d1 	.word	0x000020d1
    2b34:	40000c04 	.word	0x40000c04
    2b38:	00002111 	.word	0x00002111

00002b3c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2b3c:	b570      	push	{r4, r5, r6, lr}
    2b3e:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b40:	4a1a      	ldr	r2, [pc, #104]	; (2bac <system_gclk_gen_get_hz+0x70>)
    2b42:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2b44:	b25b      	sxtb	r3, r3
    2b46:	2b00      	cmp	r3, #0
    2b48:	dbfb      	blt.n	2b42 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2b4a:	4b19      	ldr	r3, [pc, #100]	; (2bb0 <system_gclk_gen_get_hz+0x74>)
    2b4c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2b4e:	4b19      	ldr	r3, [pc, #100]	; (2bb4 <system_gclk_gen_get_hz+0x78>)
    2b50:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b52:	4a16      	ldr	r2, [pc, #88]	; (2bac <system_gclk_gen_get_hz+0x70>)
    2b54:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2b56:	b25b      	sxtb	r3, r3
    2b58:	2b00      	cmp	r3, #0
    2b5a:	dbfb      	blt.n	2b54 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2b5c:	4e13      	ldr	r6, [pc, #76]	; (2bac <system_gclk_gen_get_hz+0x70>)
    2b5e:	6870      	ldr	r0, [r6, #4]
    2b60:	04c0      	lsls	r0, r0, #19
    2b62:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2b64:	4b14      	ldr	r3, [pc, #80]	; (2bb8 <system_gclk_gen_get_hz+0x7c>)
    2b66:	4798      	blx	r3
    2b68:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2b6a:	4b12      	ldr	r3, [pc, #72]	; (2bb4 <system_gclk_gen_get_hz+0x78>)
    2b6c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2b6e:	6876      	ldr	r6, [r6, #4]
    2b70:	02f6      	lsls	r6, r6, #11
    2b72:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2b74:	4b11      	ldr	r3, [pc, #68]	; (2bbc <system_gclk_gen_get_hz+0x80>)
    2b76:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b78:	4a0c      	ldr	r2, [pc, #48]	; (2bac <system_gclk_gen_get_hz+0x70>)
    2b7a:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    2b7c:	b25b      	sxtb	r3, r3
    2b7e:	2b00      	cmp	r3, #0
    2b80:	dbfb      	blt.n	2b7a <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2b82:	4b0a      	ldr	r3, [pc, #40]	; (2bac <system_gclk_gen_get_hz+0x70>)
    2b84:	689c      	ldr	r4, [r3, #8]
    2b86:	0a24      	lsrs	r4, r4, #8
    2b88:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2b8a:	4b0d      	ldr	r3, [pc, #52]	; (2bc0 <system_gclk_gen_get_hz+0x84>)
    2b8c:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2b8e:	2e00      	cmp	r6, #0
    2b90:	d107      	bne.n	2ba2 <system_gclk_gen_get_hz+0x66>
    2b92:	2c01      	cmp	r4, #1
    2b94:	d907      	bls.n	2ba6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    2b96:	1c28      	adds	r0, r5, #0
    2b98:	1c21      	adds	r1, r4, #0
    2b9a:	4b0a      	ldr	r3, [pc, #40]	; (2bc4 <system_gclk_gen_get_hz+0x88>)
    2b9c:	4798      	blx	r3
    2b9e:	1c05      	adds	r5, r0, #0
    2ba0:	e001      	b.n	2ba6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2ba2:	3401      	adds	r4, #1
    2ba4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    2ba6:	1c28      	adds	r0, r5, #0
    2ba8:	bd70      	pop	{r4, r5, r6, pc}
    2baa:	46c0      	nop			; (mov r8, r8)
    2bac:	40000c00 	.word	0x40000c00
    2bb0:	000020d1 	.word	0x000020d1
    2bb4:	40000c04 	.word	0x40000c04
    2bb8:	00002701 	.word	0x00002701
    2bbc:	40000c08 	.word	0x40000c08
    2bc0:	00002111 	.word	0x00002111
    2bc4:	00007639 	.word	0x00007639

00002bc8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2bc8:	b510      	push	{r4, lr}
    2bca:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2bcc:	4b06      	ldr	r3, [pc, #24]	; (2be8 <system_gclk_chan_enable+0x20>)
    2bce:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2bd0:	4b06      	ldr	r3, [pc, #24]	; (2bec <system_gclk_chan_enable+0x24>)
    2bd2:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2bd4:	4b06      	ldr	r3, [pc, #24]	; (2bf0 <system_gclk_chan_enable+0x28>)
    2bd6:	8859      	ldrh	r1, [r3, #2]
    2bd8:	2280      	movs	r2, #128	; 0x80
    2bda:	01d2      	lsls	r2, r2, #7
    2bdc:	430a      	orrs	r2, r1
    2bde:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2be0:	4b04      	ldr	r3, [pc, #16]	; (2bf4 <system_gclk_chan_enable+0x2c>)
    2be2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2be4:	bd10      	pop	{r4, pc}
    2be6:	46c0      	nop			; (mov r8, r8)
    2be8:	000020d1 	.word	0x000020d1
    2bec:	40000c02 	.word	0x40000c02
    2bf0:	40000c00 	.word	0x40000c00
    2bf4:	00002111 	.word	0x00002111

00002bf8 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2bf8:	b510      	push	{r4, lr}
    2bfa:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2bfc:	4b0f      	ldr	r3, [pc, #60]	; (2c3c <system_gclk_chan_disable+0x44>)
    2bfe:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2c00:	4b0f      	ldr	r3, [pc, #60]	; (2c40 <system_gclk_chan_disable+0x48>)
    2c02:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2c04:	4b0f      	ldr	r3, [pc, #60]	; (2c44 <system_gclk_chan_disable+0x4c>)
    2c06:	8858      	ldrh	r0, [r3, #2]
    2c08:	0500      	lsls	r0, r0, #20
    2c0a:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2c0c:	8859      	ldrh	r1, [r3, #2]
    2c0e:	4a0e      	ldr	r2, [pc, #56]	; (2c48 <system_gclk_chan_disable+0x50>)
    2c10:	400a      	ands	r2, r1
    2c12:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2c14:	8859      	ldrh	r1, [r3, #2]
    2c16:	4a0d      	ldr	r2, [pc, #52]	; (2c4c <system_gclk_chan_disable+0x54>)
    2c18:	400a      	ands	r2, r1
    2c1a:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2c1c:	1c19      	adds	r1, r3, #0
    2c1e:	2280      	movs	r2, #128	; 0x80
    2c20:	01d2      	lsls	r2, r2, #7
    2c22:	884b      	ldrh	r3, [r1, #2]
    2c24:	4213      	tst	r3, r2
    2c26:	d1fc      	bne.n	2c22 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2c28:	4b06      	ldr	r3, [pc, #24]	; (2c44 <system_gclk_chan_disable+0x4c>)
    2c2a:	0201      	lsls	r1, r0, #8
    2c2c:	8858      	ldrh	r0, [r3, #2]
    2c2e:	4a06      	ldr	r2, [pc, #24]	; (2c48 <system_gclk_chan_disable+0x50>)
    2c30:	4002      	ands	r2, r0
    2c32:	430a      	orrs	r2, r1
    2c34:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2c36:	4b06      	ldr	r3, [pc, #24]	; (2c50 <system_gclk_chan_disable+0x58>)
    2c38:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2c3a:	bd10      	pop	{r4, pc}
    2c3c:	000020d1 	.word	0x000020d1
    2c40:	40000c02 	.word	0x40000c02
    2c44:	40000c00 	.word	0x40000c00
    2c48:	fffff0ff 	.word	0xfffff0ff
    2c4c:	ffffbfff 	.word	0xffffbfff
    2c50:	00002111 	.word	0x00002111

00002c54 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2c54:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2c56:	780c      	ldrb	r4, [r1, #0]
    2c58:	0224      	lsls	r4, r4, #8
    2c5a:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    2c5c:	4b02      	ldr	r3, [pc, #8]	; (2c68 <system_gclk_chan_set_config+0x14>)
    2c5e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2c60:	b2a4      	uxth	r4, r4
    2c62:	4b02      	ldr	r3, [pc, #8]	; (2c6c <system_gclk_chan_set_config+0x18>)
    2c64:	805c      	strh	r4, [r3, #2]
}
    2c66:	bd10      	pop	{r4, pc}
    2c68:	00002bf9 	.word	0x00002bf9
    2c6c:	40000c00 	.word	0x40000c00

00002c70 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2c70:	b510      	push	{r4, lr}
    2c72:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2c74:	4b06      	ldr	r3, [pc, #24]	; (2c90 <system_gclk_chan_get_hz+0x20>)
    2c76:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2c78:	4b06      	ldr	r3, [pc, #24]	; (2c94 <system_gclk_chan_get_hz+0x24>)
    2c7a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2c7c:	4b06      	ldr	r3, [pc, #24]	; (2c98 <system_gclk_chan_get_hz+0x28>)
    2c7e:	885c      	ldrh	r4, [r3, #2]
    2c80:	0524      	lsls	r4, r4, #20
    2c82:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2c84:	4b05      	ldr	r3, [pc, #20]	; (2c9c <system_gclk_chan_get_hz+0x2c>)
    2c86:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2c88:	1c20      	adds	r0, r4, #0
    2c8a:	4b05      	ldr	r3, [pc, #20]	; (2ca0 <system_gclk_chan_get_hz+0x30>)
    2c8c:	4798      	blx	r3
}
    2c8e:	bd10      	pop	{r4, pc}
    2c90:	000020d1 	.word	0x000020d1
    2c94:	40000c02 	.word	0x40000c02
    2c98:	40000c00 	.word	0x40000c00
    2c9c:	00002111 	.word	0x00002111
    2ca0:	00002b3d 	.word	0x00002b3d

00002ca4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2ca4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2ca6:	78d3      	ldrb	r3, [r2, #3]
    2ca8:	2b00      	cmp	r3, #0
    2caa:	d11e      	bne.n	2cea <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2cac:	7813      	ldrb	r3, [r2, #0]
    2cae:	2b80      	cmp	r3, #128	; 0x80
    2cb0:	d004      	beq.n	2cbc <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2cb2:	061b      	lsls	r3, r3, #24
    2cb4:	2480      	movs	r4, #128	; 0x80
    2cb6:	0264      	lsls	r4, r4, #9
    2cb8:	4323      	orrs	r3, r4
    2cba:	e000      	b.n	2cbe <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2cbc:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2cbe:	7854      	ldrb	r4, [r2, #1]
    2cc0:	2502      	movs	r5, #2
    2cc2:	43ac      	bics	r4, r5
    2cc4:	d10a      	bne.n	2cdc <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2cc6:	7894      	ldrb	r4, [r2, #2]
    2cc8:	2c00      	cmp	r4, #0
    2cca:	d103      	bne.n	2cd4 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    2ccc:	2480      	movs	r4, #128	; 0x80
    2cce:	02a4      	lsls	r4, r4, #10
    2cd0:	4323      	orrs	r3, r4
    2cd2:	e002      	b.n	2cda <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2cd4:	24c0      	movs	r4, #192	; 0xc0
    2cd6:	02e4      	lsls	r4, r4, #11
    2cd8:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2cda:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2cdc:	7854      	ldrb	r4, [r2, #1]
    2cde:	3c01      	subs	r4, #1
    2ce0:	2c01      	cmp	r4, #1
    2ce2:	d804      	bhi.n	2cee <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2ce4:	4c11      	ldr	r4, [pc, #68]	; (2d2c <_system_pinmux_config+0x88>)
    2ce6:	4023      	ands	r3, r4
    2ce8:	e001      	b.n	2cee <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    2cea:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2cec:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2cee:	040d      	lsls	r5, r1, #16
    2cf0:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2cf2:	24a0      	movs	r4, #160	; 0xa0
    2cf4:	05e4      	lsls	r4, r4, #23
    2cf6:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2cf8:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2cfa:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2cfc:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2cfe:	24d0      	movs	r4, #208	; 0xd0
    2d00:	0624      	lsls	r4, r4, #24
    2d02:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2d04:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2d06:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2d08:	78d4      	ldrb	r4, [r2, #3]
    2d0a:	2c00      	cmp	r4, #0
    2d0c:	d10c      	bne.n	2d28 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2d0e:	035c      	lsls	r4, r3, #13
    2d10:	d505      	bpl.n	2d1e <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2d12:	7893      	ldrb	r3, [r2, #2]
    2d14:	2b01      	cmp	r3, #1
    2d16:	d101      	bne.n	2d1c <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    2d18:	6181      	str	r1, [r0, #24]
    2d1a:	e000      	b.n	2d1e <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    2d1c:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2d1e:	7853      	ldrb	r3, [r2, #1]
    2d20:	3b01      	subs	r3, #1
    2d22:	2b01      	cmp	r3, #1
    2d24:	d800      	bhi.n	2d28 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    2d26:	6081      	str	r1, [r0, #8]
		}
	}
}
    2d28:	bd30      	pop	{r4, r5, pc}
    2d2a:	46c0      	nop			; (mov r8, r8)
    2d2c:	fffbffff 	.word	0xfffbffff

00002d30 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2d30:	b508      	push	{r3, lr}
    2d32:	1c03      	adds	r3, r0, #0
    2d34:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2d36:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2d38:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2d3a:	2900      	cmp	r1, #0
    2d3c:	d103      	bne.n	2d46 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2d3e:	0958      	lsrs	r0, r3, #5
    2d40:	01c0      	lsls	r0, r0, #7
    2d42:	4904      	ldr	r1, [pc, #16]	; (2d54 <system_pinmux_pin_set_config+0x24>)
    2d44:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2d46:	211f      	movs	r1, #31
    2d48:	400b      	ands	r3, r1
    2d4a:	2101      	movs	r1, #1
    2d4c:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    2d4e:	4b02      	ldr	r3, [pc, #8]	; (2d58 <system_pinmux_pin_set_config+0x28>)
    2d50:	4798      	blx	r3
}
    2d52:	bd08      	pop	{r3, pc}
    2d54:	41004400 	.word	0x41004400
    2d58:	00002ca5 	.word	0x00002ca5

00002d5c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2d5c:	4770      	bx	lr
    2d5e:	46c0      	nop			; (mov r8, r8)

00002d60 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2d60:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2d62:	4b05      	ldr	r3, [pc, #20]	; (2d78 <system_init+0x18>)
    2d64:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2d66:	4b05      	ldr	r3, [pc, #20]	; (2d7c <system_init+0x1c>)
    2d68:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2d6a:	4b05      	ldr	r3, [pc, #20]	; (2d80 <system_init+0x20>)
    2d6c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2d6e:	4b05      	ldr	r3, [pc, #20]	; (2d84 <system_init+0x24>)
    2d70:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    2d72:	4b05      	ldr	r3, [pc, #20]	; (2d88 <system_init+0x28>)
    2d74:	4798      	blx	r3
}
    2d76:	bd08      	pop	{r3, pc}
    2d78:	000028f5 	.word	0x000028f5
    2d7c:	000020cd 	.word	0x000020cd
    2d80:	00002d5d 	.word	0x00002d5d
    2d84:	00002d5d 	.word	0x00002d5d
    2d88:	00002d5d 	.word	0x00002d5d

00002d8c <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    2d8c:	b570      	push	{r4, r5, r6, lr}
    2d8e:	b084      	sub	sp, #16
    2d90:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    2d92:	ab01      	add	r3, sp, #4
    2d94:	4a0a      	ldr	r2, [pc, #40]	; (2dc0 <_tc_get_inst_index+0x34>)
    2d96:	ca70      	ldmia	r2!, {r4, r5, r6}
    2d98:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    2d9a:	9b01      	ldr	r3, [sp, #4]
    2d9c:	4283      	cmp	r3, r0
    2d9e:	d00a      	beq.n	2db6 <_tc_get_inst_index+0x2a>
    2da0:	9c02      	ldr	r4, [sp, #8]
    2da2:	4284      	cmp	r4, r0
    2da4:	d005      	beq.n	2db2 <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    2da6:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    2da8:	9d03      	ldr	r5, [sp, #12]
    2daa:	428d      	cmp	r5, r1
    2dac:	d105      	bne.n	2dba <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    2dae:	2002      	movs	r0, #2
    2db0:	e002      	b.n	2db8 <_tc_get_inst_index+0x2c>
    2db2:	2001      	movs	r0, #1
    2db4:	e000      	b.n	2db8 <_tc_get_inst_index+0x2c>
    2db6:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    2db8:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    2dba:	b004      	add	sp, #16
    2dbc:	bd70      	pop	{r4, r5, r6, pc}
    2dbe:	46c0      	nop			; (mov r8, r8)
    2dc0:	00009a58 	.word	0x00009a58

00002dc4 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    2dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2dc6:	464f      	mov	r7, r9
    2dc8:	4646      	mov	r6, r8
    2dca:	b4c0      	push	{r6, r7}
    2dcc:	b087      	sub	sp, #28
    2dce:	1c04      	adds	r4, r0, #0
    2dd0:	1c0d      	adds	r5, r1, #0
    2dd2:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    2dd4:	1c08      	adds	r0, r1, #0
    2dd6:	4b90      	ldr	r3, [pc, #576]	; (3018 <tc_init+0x254>)
    2dd8:	4798      	blx	r3
    2dda:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    2ddc:	4f8f      	ldr	r7, [pc, #572]	; (301c <tc_init+0x258>)
    2dde:	1c39      	adds	r1, r7, #0
    2de0:	310c      	adds	r1, #12
    2de2:	a805      	add	r0, sp, #20
    2de4:	2203      	movs	r2, #3
    2de6:	4e8e      	ldr	r6, [pc, #568]	; (3020 <tc_init+0x25c>)
    2de8:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    2dea:	1c39      	adds	r1, r7, #0
    2dec:	3110      	adds	r1, #16
    2dee:	a803      	add	r0, sp, #12
    2df0:	2206      	movs	r2, #6
    2df2:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    2df4:	2300      	movs	r3, #0
    2df6:	60a3      	str	r3, [r4, #8]
    2df8:	60e3      	str	r3, [r4, #12]
    2dfa:	6123      	str	r3, [r4, #16]
    2dfc:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    2dfe:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    2e00:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    2e02:	4648      	mov	r0, r9
    2e04:	0082      	lsls	r2, r0, #2
    2e06:	4b87      	ldr	r3, [pc, #540]	; (3024 <tc_init+0x260>)
    2e08:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    2e0a:	6025      	str	r5, [r4, #0]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    2e0c:	4641      	mov	r1, r8
    2e0e:	788b      	ldrb	r3, [r1, #2]
    2e10:	2b08      	cmp	r3, #8
    2e12:	d104      	bne.n	2e1e <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2e14:	2017      	movs	r0, #23

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    2e16:	464a      	mov	r2, r9
    2e18:	07d2      	lsls	r2, r2, #31
    2e1a:	d400      	bmi.n	2e1e <tc_init+0x5a>
    2e1c:	e0f6      	b.n	300c <tc_init+0x248>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    2e1e:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    2e20:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    2e22:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    2e24:	07d9      	lsls	r1, r3, #31
    2e26:	d500      	bpl.n	2e2a <tc_init+0x66>
    2e28:	e0f0      	b.n	300c <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    2e2a:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    2e2c:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    2e2e:	06da      	lsls	r2, r3, #27
    2e30:	d500      	bpl.n	2e34 <tc_init+0x70>
    2e32:	e0eb      	b.n	300c <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    2e34:	882b      	ldrh	r3, [r5, #0]
    2e36:	0799      	lsls	r1, r3, #30
    2e38:	d500      	bpl.n	2e3c <tc_init+0x78>
    2e3a:	e0e7      	b.n	300c <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    2e3c:	4642      	mov	r2, r8
    2e3e:	7c13      	ldrb	r3, [r2, #16]
    2e40:	2b00      	cmp	r3, #0
    2e42:	d00c      	beq.n	2e5e <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2e44:	a902      	add	r1, sp, #8
    2e46:	2301      	movs	r3, #1
    2e48:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2e4a:	2200      	movs	r2, #0
    2e4c:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    2e4e:	4640      	mov	r0, r8
    2e50:	6980      	ldr	r0, [r0, #24]
    2e52:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2e54:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2e56:	4642      	mov	r2, r8
    2e58:	7d10      	ldrb	r0, [r2, #20]
    2e5a:	4b73      	ldr	r3, [pc, #460]	; (3028 <tc_init+0x264>)
    2e5c:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    2e5e:	4640      	mov	r0, r8
    2e60:	7f03      	ldrb	r3, [r0, #28]
    2e62:	2b00      	cmp	r3, #0
    2e64:	d00b      	beq.n	2e7e <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2e66:	a902      	add	r1, sp, #8
    2e68:	2301      	movs	r3, #1
    2e6a:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2e6c:	2200      	movs	r2, #0
    2e6e:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    2e70:	6a42      	ldr	r2, [r0, #36]	; 0x24
    2e72:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2e74:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2e76:	6a03      	ldr	r3, [r0, #32]
    2e78:	b2d8      	uxtb	r0, r3
    2e7a:	4b6b      	ldr	r3, [pc, #428]	; (3028 <tc_init+0x264>)
    2e7c:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    2e7e:	4b6b      	ldr	r3, [pc, #428]	; (302c <tc_init+0x268>)
    2e80:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    2e82:	4648      	mov	r0, r9
    2e84:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    2e86:	a803      	add	r0, sp, #12
    2e88:	5a12      	ldrh	r2, [r2, r0]
    2e8a:	430a      	orrs	r2, r1
    2e8c:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    2e8e:	4641      	mov	r1, r8
    2e90:	788b      	ldrb	r3, [r1, #2]
    2e92:	2b08      	cmp	r3, #8
    2e94:	d108      	bne.n	2ea8 <tc_init+0xe4>
    2e96:	4b65      	ldr	r3, [pc, #404]	; (302c <tc_init+0x268>)
    2e98:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    2e9a:	4648      	mov	r0, r9
    2e9c:	3001      	adds	r0, #1
    2e9e:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    2ea0:	a903      	add	r1, sp, #12
    2ea2:	5a41      	ldrh	r1, [r0, r1]
    2ea4:	430a      	orrs	r2, r1
    2ea6:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    2ea8:	a901      	add	r1, sp, #4
    2eaa:	4642      	mov	r2, r8
    2eac:	7813      	ldrb	r3, [r2, #0]
    2eae:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    2eb0:	ab05      	add	r3, sp, #20
    2eb2:	4648      	mov	r0, r9
    2eb4:	5c1e      	ldrb	r6, [r3, r0]
    2eb6:	1c30      	adds	r0, r6, #0
    2eb8:	4b5d      	ldr	r3, [pc, #372]	; (3030 <tc_init+0x26c>)
    2eba:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    2ebc:	1c30      	adds	r0, r6, #0
    2ebe:	4b5d      	ldr	r3, [pc, #372]	; (3034 <tc_init+0x270>)
    2ec0:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    2ec2:	4641      	mov	r1, r8
    2ec4:	8888      	ldrh	r0, [r1, #4]
    2ec6:	890b      	ldrh	r3, [r1, #8]
    2ec8:	4303      	orrs	r3, r0
    2eca:	7988      	ldrb	r0, [r1, #6]
    2ecc:	788a      	ldrb	r2, [r1, #2]
    2ece:	4310      	orrs	r0, r2
    2ed0:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    2ed2:	784b      	ldrb	r3, [r1, #1]
    2ed4:	2b00      	cmp	r3, #0
    2ed6:	d002      	beq.n	2ede <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    2ed8:	2380      	movs	r3, #128	; 0x80
    2eda:	011b      	lsls	r3, r3, #4
    2edc:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2ede:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2ee0:	227f      	movs	r2, #127	; 0x7f
    2ee2:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    2ee4:	4393      	bics	r3, r2
    2ee6:	d1fc      	bne.n	2ee2 <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    2ee8:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    2eea:	4642      	mov	r2, r8
    2eec:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    2eee:	1e43      	subs	r3, r0, #1
    2ef0:	4198      	sbcs	r0, r3
    2ef2:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    2ef4:	7b93      	ldrb	r3, [r2, #14]
    2ef6:	2b00      	cmp	r3, #0
    2ef8:	d001      	beq.n	2efe <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    2efa:	2301      	movs	r3, #1
    2efc:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2efe:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2f00:	227f      	movs	r2, #127	; 0x7f
    2f02:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    2f04:	4393      	bics	r3, r2
    2f06:	d1fc      	bne.n	2f02 <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    2f08:	23ff      	movs	r3, #255	; 0xff
    2f0a:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    2f0c:	2800      	cmp	r0, #0
    2f0e:	d005      	beq.n	2f1c <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2f10:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2f12:	227f      	movs	r2, #127	; 0x7f
    2f14:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    2f16:	4393      	bics	r3, r2
    2f18:	d1fc      	bne.n	2f14 <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    2f1a:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    2f1c:	4643      	mov	r3, r8
    2f1e:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    2f20:	7adb      	ldrb	r3, [r3, #11]
    2f22:	2b00      	cmp	r3, #0
    2f24:	d001      	beq.n	2f2a <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2f26:	2310      	movs	r3, #16
    2f28:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    2f2a:	4641      	mov	r1, r8
    2f2c:	7b0b      	ldrb	r3, [r1, #12]
    2f2e:	2b00      	cmp	r3, #0
    2f30:	d001      	beq.n	2f36 <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2f32:	2320      	movs	r3, #32
    2f34:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2f36:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2f38:	227f      	movs	r2, #127	; 0x7f
    2f3a:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    2f3c:	4393      	bics	r3, r2
    2f3e:	d1fc      	bne.n	2f3a <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    2f40:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2f42:	6822      	ldr	r2, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2f44:	217f      	movs	r1, #127	; 0x7f
    2f46:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    2f48:	438b      	bics	r3, r1
    2f4a:	d1fc      	bne.n	2f46 <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    2f4c:	7923      	ldrb	r3, [r4, #4]
    2f4e:	2b04      	cmp	r3, #4
    2f50:	d005      	beq.n	2f5e <tc_init+0x19a>
    2f52:	2b08      	cmp	r3, #8
    2f54:	d041      	beq.n	2fda <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    2f56:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    2f58:	2b00      	cmp	r3, #0
    2f5a:	d157      	bne.n	300c <tc_init+0x248>
    2f5c:	e024      	b.n	2fa8 <tc_init+0x1e4>
    2f5e:	217f      	movs	r1, #127	; 0x7f
    2f60:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    2f62:	438b      	bics	r3, r1
    2f64:	d1fc      	bne.n	2f60 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    2f66:	2328      	movs	r3, #40	; 0x28
    2f68:	4642      	mov	r2, r8
    2f6a:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    2f6c:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2f6e:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2f70:	227f      	movs	r2, #127	; 0x7f
    2f72:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    2f74:	4393      	bics	r3, r2
    2f76:	d1fc      	bne.n	2f72 <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    2f78:	2329      	movs	r3, #41	; 0x29
    2f7a:	4640      	mov	r0, r8
    2f7c:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    2f7e:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2f80:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2f82:	227f      	movs	r2, #127	; 0x7f
    2f84:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    2f86:	4393      	bics	r3, r2
    2f88:	d1fc      	bne.n	2f84 <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    2f8a:	232a      	movs	r3, #42	; 0x2a
    2f8c:	4641      	mov	r1, r8
    2f8e:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    2f90:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2f92:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2f94:	227f      	movs	r2, #127	; 0x7f
    2f96:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    2f98:	4393      	bics	r3, r2
    2f9a:	d1fc      	bne.n	2f96 <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    2f9c:	232b      	movs	r3, #43	; 0x2b
    2f9e:	4642      	mov	r2, r8
    2fa0:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    2fa2:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    2fa4:	2000      	movs	r0, #0
    2fa6:	e031      	b.n	300c <tc_init+0x248>
    2fa8:	217f      	movs	r1, #127	; 0x7f
    2faa:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    2fac:	438b      	bics	r3, r1
    2fae:	d1fc      	bne.n	2faa <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    2fb0:	4640      	mov	r0, r8
    2fb2:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    2fb4:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2fb6:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2fb8:	227f      	movs	r2, #127	; 0x7f
    2fba:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    2fbc:	4393      	bics	r3, r2
    2fbe:	d1fc      	bne.n	2fba <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    2fc0:	4641      	mov	r1, r8
    2fc2:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    2fc4:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2fc6:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2fc8:	227f      	movs	r2, #127	; 0x7f
    2fca:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    2fcc:	4393      	bics	r3, r2
    2fce:	d1fc      	bne.n	2fca <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    2fd0:	4642      	mov	r2, r8
    2fd2:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    2fd4:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    2fd6:	2000      	movs	r0, #0
    2fd8:	e018      	b.n	300c <tc_init+0x248>
    2fda:	217f      	movs	r1, #127	; 0x7f
    2fdc:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    2fde:	438b      	bics	r3, r1
    2fe0:	d1fc      	bne.n	2fdc <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    2fe2:	4643      	mov	r3, r8
    2fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2fe6:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2fe8:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2fea:	227f      	movs	r2, #127	; 0x7f
    2fec:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    2fee:	4393      	bics	r3, r2
    2ff0:	d1fc      	bne.n	2fec <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    2ff2:	4640      	mov	r0, r8
    2ff4:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    2ff6:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2ff8:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2ffa:	227f      	movs	r2, #127	; 0x7f
    2ffc:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    2ffe:	4393      	bics	r3, r2
    3000:	d1fc      	bne.n	2ffc <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    3002:	4641      	mov	r1, r8
    3004:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    3006:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    3008:	2000      	movs	r0, #0
    300a:	e7ff      	b.n	300c <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    300c:	b007      	add	sp, #28
    300e:	bc0c      	pop	{r2, r3}
    3010:	4690      	mov	r8, r2
    3012:	4699      	mov	r9, r3
    3014:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3016:	46c0      	nop			; (mov r8, r8)
    3018:	00002d8d 	.word	0x00002d8d
    301c:	00009a58 	.word	0x00009a58
    3020:	0000345d 	.word	0x0000345d
    3024:	200023f4 	.word	0x200023f4
    3028:	00002d31 	.word	0x00002d31
    302c:	40000400 	.word	0x40000400
    3030:	00002c55 	.word	0x00002c55
    3034:	00002bc9 	.word	0x00002bc9

00003038 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    3038:	1c93      	adds	r3, r2, #2
    303a:	009b      	lsls	r3, r3, #2
    303c:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    303e:	2a02      	cmp	r2, #2
    3040:	d104      	bne.n	304c <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    3042:	7e02      	ldrb	r2, [r0, #24]
    3044:	2310      	movs	r3, #16
    3046:	4313      	orrs	r3, r2
    3048:	7603      	strb	r3, [r0, #24]
    304a:	e00c      	b.n	3066 <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    304c:	2a03      	cmp	r2, #3
    304e:	d104      	bne.n	305a <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    3050:	7e02      	ldrb	r2, [r0, #24]
    3052:	2320      	movs	r3, #32
    3054:	4313      	orrs	r3, r2
    3056:	7603      	strb	r3, [r0, #24]
    3058:	e005      	b.n	3066 <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    305a:	2301      	movs	r3, #1
    305c:	4093      	lsls	r3, r2
    305e:	1c1a      	adds	r2, r3, #0
    3060:	7e03      	ldrb	r3, [r0, #24]
    3062:	431a      	orrs	r2, r3
    3064:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    3066:	2000      	movs	r0, #0
    3068:	4770      	bx	lr
    306a:	46c0      	nop			; (mov r8, r8)

0000306c <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    306c:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    306e:	0080      	lsls	r0, r0, #2
    3070:	4b14      	ldr	r3, [pc, #80]	; (30c4 <_tc_interrupt_handler+0x58>)
    3072:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    3074:	6822      	ldr	r2, [r4, #0]
    3076:	7b95      	ldrb	r5, [r2, #14]
    3078:	7e23      	ldrb	r3, [r4, #24]
    307a:	401d      	ands	r5, r3
    307c:	7e63      	ldrb	r3, [r4, #25]
    307e:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    3080:	07eb      	lsls	r3, r5, #31
    3082:	d505      	bpl.n	3090 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    3084:	1c20      	adds	r0, r4, #0
    3086:	68a2      	ldr	r2, [r4, #8]
    3088:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    308a:	2301      	movs	r3, #1
    308c:	6822      	ldr	r2, [r4, #0]
    308e:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    3090:	07ab      	lsls	r3, r5, #30
    3092:	d505      	bpl.n	30a0 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    3094:	1c20      	adds	r0, r4, #0
    3096:	68e2      	ldr	r2, [r4, #12]
    3098:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    309a:	2302      	movs	r3, #2
    309c:	6822      	ldr	r2, [r4, #0]
    309e:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    30a0:	06eb      	lsls	r3, r5, #27
    30a2:	d505      	bpl.n	30b0 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    30a4:	1c20      	adds	r0, r4, #0
    30a6:	6922      	ldr	r2, [r4, #16]
    30a8:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    30aa:	2310      	movs	r3, #16
    30ac:	6822      	ldr	r2, [r4, #0]
    30ae:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    30b0:	06ab      	lsls	r3, r5, #26
    30b2:	d505      	bpl.n	30c0 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    30b4:	1c20      	adds	r0, r4, #0
    30b6:	6962      	ldr	r2, [r4, #20]
    30b8:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    30ba:	6823      	ldr	r3, [r4, #0]
    30bc:	2220      	movs	r2, #32
    30be:	739a      	strb	r2, [r3, #14]
	}
}
    30c0:	bd38      	pop	{r3, r4, r5, pc}
    30c2:	46c0      	nop			; (mov r8, r8)
    30c4:	200023f4 	.word	0x200023f4

000030c8 <TC3_Handler>:
		void TC##n##_Handler(void) \
		{ \
			_tc_interrupt_handler(m); \
		}

MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    30c8:	b508      	push	{r3, lr}
    30ca:	2000      	movs	r0, #0
    30cc:	4b01      	ldr	r3, [pc, #4]	; (30d4 <TC3_Handler+0xc>)
    30ce:	4798      	blx	r3
    30d0:	bd08      	pop	{r3, pc}
    30d2:	46c0      	nop			; (mov r8, r8)
    30d4:	0000306d 	.word	0x0000306d

000030d8 <TC4_Handler>:
    30d8:	b508      	push	{r3, lr}
    30da:	2001      	movs	r0, #1
    30dc:	4b01      	ldr	r3, [pc, #4]	; (30e4 <TC4_Handler+0xc>)
    30de:	4798      	blx	r3
    30e0:	bd08      	pop	{r3, pc}
    30e2:	46c0      	nop			; (mov r8, r8)
    30e4:	0000306d 	.word	0x0000306d

000030e8 <TC5_Handler>:
    30e8:	b508      	push	{r3, lr}
    30ea:	2002      	movs	r0, #2
    30ec:	4b01      	ldr	r3, [pc, #4]	; (30f4 <TC5_Handler+0xc>)
    30ee:	4798      	blx	r3
    30f0:	bd08      	pop	{r3, pc}
    30f2:	46c0      	nop			; (mov r8, r8)
    30f4:	0000306d 	.word	0x0000306d

000030f8 <Dummy_Handler>:
 */
void Dummy_Handler(void)
{
        while (0) {
        }
}
    30f8:	4770      	bx	lr
    30fa:	46c0      	nop			; (mov r8, r8)

000030fc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    30fc:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    30fe:	4b2c      	ldr	r3, [pc, #176]	; (31b0 <Reset_Handler+0xb4>)
    3100:	4a2c      	ldr	r2, [pc, #176]	; (31b4 <Reset_Handler+0xb8>)
    3102:	429a      	cmp	r2, r3
    3104:	d003      	beq.n	310e <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    3106:	4b2c      	ldr	r3, [pc, #176]	; (31b8 <Reset_Handler+0xbc>)
    3108:	4a29      	ldr	r2, [pc, #164]	; (31b0 <Reset_Handler+0xb4>)
    310a:	429a      	cmp	r2, r3
    310c:	d304      	bcc.n	3118 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    310e:	4b2b      	ldr	r3, [pc, #172]	; (31bc <Reset_Handler+0xc0>)
    3110:	4a2b      	ldr	r2, [pc, #172]	; (31c0 <Reset_Handler+0xc4>)
    3112:	429a      	cmp	r2, r3
    3114:	d310      	bcc.n	3138 <Reset_Handler+0x3c>
    3116:	e01b      	b.n	3150 <Reset_Handler+0x54>
    3118:	4b2a      	ldr	r3, [pc, #168]	; (31c4 <Reset_Handler+0xc8>)
    311a:	4827      	ldr	r0, [pc, #156]	; (31b8 <Reset_Handler+0xbc>)
    311c:	3003      	adds	r0, #3
    311e:	1ac0      	subs	r0, r0, r3
    3120:	0880      	lsrs	r0, r0, #2
    3122:	3001      	adds	r0, #1
    3124:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    3126:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    3128:	4921      	ldr	r1, [pc, #132]	; (31b0 <Reset_Handler+0xb4>)
    312a:	4a22      	ldr	r2, [pc, #136]	; (31b4 <Reset_Handler+0xb8>)
    312c:	58d4      	ldr	r4, [r2, r3]
    312e:	50cc      	str	r4, [r1, r3]
    3130:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    3132:	4283      	cmp	r3, r0
    3134:	d1fa      	bne.n	312c <Reset_Handler+0x30>
    3136:	e7ea      	b.n	310e <Reset_Handler+0x12>
    3138:	4b21      	ldr	r3, [pc, #132]	; (31c0 <Reset_Handler+0xc4>)
    313a:	1d1a      	adds	r2, r3, #4
    313c:	491f      	ldr	r1, [pc, #124]	; (31bc <Reset_Handler+0xc0>)
    313e:	3103      	adds	r1, #3
    3140:	1a89      	subs	r1, r1, r2
    3142:	0889      	lsrs	r1, r1, #2
    3144:	0089      	lsls	r1, r1, #2
    3146:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    3148:	2100      	movs	r1, #0
    314a:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    314c:	4293      	cmp	r3, r2
    314e:	d1fc      	bne.n	314a <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    3150:	4b1d      	ldr	r3, [pc, #116]	; (31c8 <Reset_Handler+0xcc>)
    3152:	21ff      	movs	r1, #255	; 0xff
    3154:	4a1d      	ldr	r2, [pc, #116]	; (31cc <Reset_Handler+0xd0>)
    3156:	438a      	bics	r2, r1
    3158:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    315a:	2102      	movs	r1, #2
    315c:	2390      	movs	r3, #144	; 0x90
    315e:	005b      	lsls	r3, r3, #1
    3160:	4a1b      	ldr	r2, [pc, #108]	; (31d0 <Reset_Handler+0xd4>)
    3162:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    3164:	4b1b      	ldr	r3, [pc, #108]	; (31d4 <Reset_Handler+0xd8>)
    3166:	78d8      	ldrb	r0, [r3, #3]
    3168:	2103      	movs	r1, #3
    316a:	4388      	bics	r0, r1
    316c:	2202      	movs	r2, #2
    316e:	4310      	orrs	r0, r2
    3170:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    3172:	78dd      	ldrb	r5, [r3, #3]
    3174:	240c      	movs	r4, #12
    3176:	43a5      	bics	r5, r4
    3178:	2008      	movs	r0, #8
    317a:	4305      	orrs	r5, r0
    317c:	70dd      	strb	r5, [r3, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    317e:	4b16      	ldr	r3, [pc, #88]	; (31d8 <Reset_Handler+0xdc>)
    3180:	7b9e      	ldrb	r6, [r3, #14]
    3182:	2530      	movs	r5, #48	; 0x30
    3184:	43ae      	bics	r6, r5
    3186:	2520      	movs	r5, #32
    3188:	4335      	orrs	r5, r6
    318a:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    318c:	7b9d      	ldrb	r5, [r3, #14]
    318e:	43a5      	bics	r5, r4
    3190:	4328      	orrs	r0, r5
    3192:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    3194:	7b98      	ldrb	r0, [r3, #14]
    3196:	4388      	bics	r0, r1
    3198:	4302      	orrs	r2, r0
    319a:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    319c:	4b0f      	ldr	r3, [pc, #60]	; (31dc <Reset_Handler+0xe0>)
    319e:	6859      	ldr	r1, [r3, #4]
    31a0:	2280      	movs	r2, #128	; 0x80
    31a2:	430a      	orrs	r2, r1
    31a4:	605a      	str	r2, [r3, #4]

        /* Initialize the C library */
        __libc_init_array();
    31a6:	4b0e      	ldr	r3, [pc, #56]	; (31e0 <Reset_Handler+0xe4>)
    31a8:	4798      	blx	r3

        /* Branch to main function */
        main();
    31aa:	4b0e      	ldr	r3, [pc, #56]	; (31e4 <Reset_Handler+0xe8>)
    31ac:	4798      	blx	r3
    31ae:	e7fe      	b.n	31ae <Reset_Handler+0xb2>
    31b0:	20000000 	.word	0x20000000
    31b4:	00009e24 	.word	0x00009e24
    31b8:	200000b0 	.word	0x200000b0
    31bc:	20002410 	.word	0x20002410
    31c0:	200000b0 	.word	0x200000b0
    31c4:	20000004 	.word	0x20000004
    31c8:	e000ed00 	.word	0xe000ed00
    31cc:	00000000 	.word	0x00000000
    31d0:	41007000 	.word	0x41007000
    31d4:	41005000 	.word	0x41005000
    31d8:	41004800 	.word	0x41004800
    31dc:	41004000 	.word	0x41004000
    31e0:	00003411 	.word	0x00003411
    31e4:	00003319 	.word	0x00003319

000031e8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    31e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    31ea:	4647      	mov	r7, r8
    31ec:	b480      	push	{r7}
    31ee:	1c0c      	adds	r4, r1, #0
    31f0:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    31f2:	2800      	cmp	r0, #0
    31f4:	d10c      	bne.n	3210 <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
    31f6:	2a00      	cmp	r2, #0
    31f8:	dd0d      	ble.n	3216 <_read+0x2e>
    31fa:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    31fc:	4e09      	ldr	r6, [pc, #36]	; (3224 <_read+0x3c>)
    31fe:	4d0a      	ldr	r5, [pc, #40]	; (3228 <_read+0x40>)
    3200:	6830      	ldr	r0, [r6, #0]
    3202:	1c21      	adds	r1, r4, #0
    3204:	682b      	ldr	r3, [r5, #0]
    3206:	4798      	blx	r3
		ptr++;
    3208:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    320a:	42bc      	cmp	r4, r7
    320c:	d1f8      	bne.n	3200 <_read+0x18>
    320e:	e004      	b.n	321a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    3210:	2001      	movs	r0, #1
    3212:	4240      	negs	r0, r0
    3214:	e002      	b.n	321c <_read+0x34>
	}

	for (; len > 0; --len) {
    3216:	2000      	movs	r0, #0
    3218:	e000      	b.n	321c <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    321a:	4640      	mov	r0, r8
	}
	return nChars;
}
    321c:	bc04      	pop	{r2}
    321e:	4690      	mov	r8, r2
    3220:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3222:	46c0      	nop			; (mov r8, r8)
    3224:	20002408 	.word	0x20002408
    3228:	20002400 	.word	0x20002400

0000322c <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    322c:	b5f0      	push	{r4, r5, r6, r7, lr}
    322e:	4647      	mov	r7, r8
    3230:	b480      	push	{r7}
    3232:	1c0e      	adds	r6, r1, #0
    3234:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    3236:	3801      	subs	r0, #1
    3238:	2802      	cmp	r0, #2
    323a:	d810      	bhi.n	325e <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    323c:	2a00      	cmp	r2, #0
    323e:	d011      	beq.n	3264 <_write+0x38>
    3240:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    3242:	4b0d      	ldr	r3, [pc, #52]	; (3278 <_write+0x4c>)
    3244:	4698      	mov	r8, r3
    3246:	4f0d      	ldr	r7, [pc, #52]	; (327c <_write+0x50>)
    3248:	4643      	mov	r3, r8
    324a:	6818      	ldr	r0, [r3, #0]
    324c:	5d31      	ldrb	r1, [r6, r4]
    324e:	683b      	ldr	r3, [r7, #0]
    3250:	4798      	blx	r3
    3252:	2800      	cmp	r0, #0
    3254:	db08      	blt.n	3268 <_write+0x3c>
			return -1;
		}
		++nChars;
    3256:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    3258:	42a5      	cmp	r5, r4
    325a:	d1f5      	bne.n	3248 <_write+0x1c>
    325c:	e007      	b.n	326e <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    325e:	2001      	movs	r0, #1
    3260:	4240      	negs	r0, r0
    3262:	e005      	b.n	3270 <_write+0x44>
	}

	for (; len != 0; --len) {
    3264:	2000      	movs	r0, #0
    3266:	e003      	b.n	3270 <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    3268:	2001      	movs	r0, #1
    326a:	4240      	negs	r0, r0
    326c:	e000      	b.n	3270 <_write+0x44>
		}
		++nChars;
    326e:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
    3270:	bc04      	pop	{r2}
    3272:	4690      	mov	r8, r2
    3274:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3276:	46c0      	nop			; (mov r8, r8)
    3278:	20002408 	.word	0x20002408
    327c:	20002404 	.word	0x20002404

00003280 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    3280:	4b06      	ldr	r3, [pc, #24]	; (329c <_sbrk+0x1c>)
    3282:	681b      	ldr	r3, [r3, #0]
    3284:	2b00      	cmp	r3, #0
    3286:	d102      	bne.n	328e <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    3288:	4a05      	ldr	r2, [pc, #20]	; (32a0 <_sbrk+0x20>)
    328a:	4b04      	ldr	r3, [pc, #16]	; (329c <_sbrk+0x1c>)
    328c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    328e:	4a03      	ldr	r2, [pc, #12]	; (329c <_sbrk+0x1c>)
    3290:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    3292:	1818      	adds	r0, r3, r0
    3294:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    3296:	1c18      	adds	r0, r3, #0
    3298:	4770      	bx	lr
    329a:	46c0      	nop			; (mov r8, r8)
    329c:	20000114 	.word	0x20000114
    32a0:	20004410 	.word	0x20004410

000032a4 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    32a4:	2001      	movs	r0, #1
}
    32a6:	4240      	negs	r0, r0
    32a8:	4770      	bx	lr
    32aa:	46c0      	nop			; (mov r8, r8)

000032ac <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    32ac:	2380      	movs	r3, #128	; 0x80
    32ae:	019b      	lsls	r3, r3, #6
    32b0:	604b      	str	r3, [r1, #4]

	return 0;
}
    32b2:	2000      	movs	r0, #0
    32b4:	4770      	bx	lr
    32b6:	46c0      	nop			; (mov r8, r8)

000032b8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    32b8:	2001      	movs	r0, #1
    32ba:	4770      	bx	lr

000032bc <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    32bc:	2000      	movs	r0, #0
    32be:	4770      	bx	lr

000032c0 <update_adxl_gforce_x>:
 void recalculate_accelerometer_values(void);

//Glue functions
static inline void update_adxl_gforce_x(uint16_t adc_value)
{
	accelerometer.raw_values.x = adc_value;
    32c0:	4b01      	ldr	r3, [pc, #4]	; (32c8 <update_adxl_gforce_x+0x8>)
    32c2:	8018      	strh	r0, [r3, #0]
//	accelerometer.scaled_gforce.x	= adc_to_g_force(adc_value, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
}
    32c4:	4770      	bx	lr
    32c6:	46c0      	nop			; (mov r8, r8)
    32c8:	20000574 	.word	0x20000574

000032cc <update_adxl_gforce_y>:
static inline void update_adxl_gforce_y(uint16_t adc_value)
{
	accelerometer.raw_values.y = adc_value;
    32cc:	4b01      	ldr	r3, [pc, #4]	; (32d4 <update_adxl_gforce_y+0x8>)
    32ce:	8058      	strh	r0, [r3, #2]
//	accelerometer.scaled_gforce.y	= adc_to_g_force(adc_value, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
}
    32d0:	4770      	bx	lr
    32d2:	46c0      	nop			; (mov r8, r8)
    32d4:	20000574 	.word	0x20000574

000032d8 <update_adxl_gforce_z>:
static inline void update_adxl_gforce_z(uint16_t adc_value)
{
	accelerometer.raw_values.z = adc_value;
    32d8:	4b01      	ldr	r3, [pc, #4]	; (32e0 <update_adxl_gforce_z+0x8>)
    32da:	8098      	strh	r0, [r3, #4]
//	accelerometer.scaled_gforce.z	= adc_to_g_force(adc_value, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
}
    32dc:	4770      	bx	lr
    32de:	46c0      	nop			; (mov r8, r8)
    32e0:	20000574 	.word	0x20000574

000032e4 <tc_callback_logger_service>:
	background_service_platform();
}

//Callback for updating display on platform
static void tc_callback_logger_service(void)
{
    32e4:	b510      	push	{r4, lr}
	if(gps_logging_enabled) {
    32e6:	4b06      	ldr	r3, [pc, #24]	; (3300 <tc_callback_logger_service+0x1c>)
    32e8:	781b      	ldrb	r3, [r3, #0]
    32ea:	2b00      	cmp	r3, #0
    32ec:	d006      	beq.n	32fc <tc_callback_logger_service+0x18>
		sim808_send_command(CMD_GET_GPS_DATA);
    32ee:	4b05      	ldr	r3, [pc, #20]	; (3304 <tc_callback_logger_service+0x20>)
    32f0:	6818      	ldr	r0, [r3, #0]
    32f2:	6859      	ldr	r1, [r3, #4]
    32f4:	689a      	ldr	r2, [r3, #8]
    32f6:	68db      	ldr	r3, [r3, #12]
    32f8:	4c03      	ldr	r4, [pc, #12]	; (3308 <tc_callback_logger_service+0x24>)
    32fa:	47a0      	blx	r4
	}
	
	/* Do something on RTC alarm match here */
	//port_pin_toggle_output_level(LED_RTC);
}
    32fc:	bd10      	pop	{r4, pc}
    32fe:	46c0      	nop			; (mov r8, r8)
    3300:	200005b8 	.word	0x200005b8
    3304:	20000150 	.word	0x20000150
    3308:	00000f01 	.word	0x00000f01

0000330c <tc_callback_bg_service>:
#include "platform.h"


//Callback for updating display on platform
static void tc_callback_bg_service(struct tc_module *const module_inst)
{
    330c:	b508      	push	{r3, lr}
	background_service_platform();
    330e:	4b01      	ldr	r3, [pc, #4]	; (3314 <tc_callback_bg_service+0x8>)
    3310:	4798      	blx	r3
}
    3312:	bd08      	pop	{r3, pc}
    3314:	00000529 	.word	0x00000529

00003318 <main>:
	//port_pin_toggle_output_level(LED_RTC);
}


int main (void)
{
    3318:	b510      	push	{r4, lr}
    331a:	b086      	sub	sp, #24
	//Start and set up system
	system_init();
    331c:	4b10      	ldr	r3, [pc, #64]	; (3360 <main+0x48>)
    331e:	4798      	blx	r3
	delay_init();
    3320:	4b10      	ldr	r3, [pc, #64]	; (3364 <main+0x4c>)
    3322:	4798      	blx	r3
	
	//Timer set up
	configure_tc();
    3324:	4b10      	ldr	r3, [pc, #64]	; (3368 <main+0x50>)
    3326:	4798      	blx	r3
	configure_tc_callbacks(tc_callback_bg_service);
    3328:	4810      	ldr	r0, [pc, #64]	; (336c <main+0x54>)
    332a:	4b11      	ldr	r3, [pc, #68]	; (3370 <main+0x58>)
    332c:	4798      	blx	r3
	
	//Set up adc
	void (*adc_callbacks[6])(uint16_t) = {update_adxl_gforce_z, update_adxl_gforce_y, update_adxl_gforce_x};
    332e:	2300      	movs	r3, #0
    3330:	9303      	str	r3, [sp, #12]
    3332:	9304      	str	r3, [sp, #16]
    3334:	9305      	str	r3, [sp, #20]
    3336:	4b0f      	ldr	r3, [pc, #60]	; (3374 <main+0x5c>)
    3338:	9300      	str	r3, [sp, #0]
    333a:	4b0f      	ldr	r3, [pc, #60]	; (3378 <main+0x60>)
    333c:	9301      	str	r3, [sp, #4]
    333e:	4b0f      	ldr	r3, [pc, #60]	; (337c <main+0x64>)
    3340:	9302      	str	r3, [sp, #8]
	configure_adc(3, adc_callbacks);
    3342:	2003      	movs	r0, #3
    3344:	4669      	mov	r1, sp
    3346:	4b0e      	ldr	r3, [pc, #56]	; (3380 <main+0x68>)
    3348:	4798      	blx	r3
	
	sim808_init();
    334a:	4b0e      	ldr	r3, [pc, #56]	; (3384 <main+0x6c>)
    334c:	4798      	blx	r3
	
	//setup for platform
 	init_platform();
    334e:	4b0e      	ldr	r3, [pc, #56]	; (3388 <main+0x70>)
    3350:	4798      	blx	r3
	
	//Wait some for button read and then calibrate adxl
	//init_adxl_calibration(adxl_calibrate_button_platform);
	
	//Start rtc for logging interval
	rtc_simple_configuration(1, tc_callback_logger_service);
    3352:	2001      	movs	r0, #1
    3354:	490d      	ldr	r1, [pc, #52]	; (338c <main+0x74>)
    3356:	4b0e      	ldr	r3, [pc, #56]	; (3390 <main+0x78>)
    3358:	4798      	blx	r3

			//Update floats from accelerometer
			//recalculate_accelerometer_values();
			
			//Run platform specifics
			main_platform();
    335a:	4c0e      	ldr	r4, [pc, #56]	; (3394 <main+0x7c>)
    335c:	47a0      	blx	r4
    335e:	e7fd      	b.n	335c <main+0x44>
    3360:	00002d61 	.word	0x00002d61
    3364:	00001681 	.word	0x00001681
    3368:	00001625 	.word	0x00001625
    336c:	0000330d 	.word	0x0000330d
    3370:	00001635 	.word	0x00001635
    3374:	000032d9 	.word	0x000032d9
    3378:	000032cd 	.word	0x000032cd
    337c:	000032c1 	.word	0x000032c1
    3380:	00000185 	.word	0x00000185
    3384:	00001475 	.word	0x00001475
    3388:	00000515 	.word	0x00000515
    338c:	000032e5 	.word	0x000032e5
    3390:	00000df1 	.word	0x00000df1
    3394:	000004e1 	.word	0x000004e1

00003398 <__fpclassifyd>:
    3398:	1c0b      	adds	r3, r1, #0
    339a:	1c01      	adds	r1, r0, #0
    339c:	1c02      	adds	r2, r0, #0
    339e:	b530      	push	{r4, r5, lr}
    33a0:	4319      	orrs	r1, r3
    33a2:	2002      	movs	r0, #2
    33a4:	2900      	cmp	r1, #0
    33a6:	d100      	bne.n	33aa <__fpclassifyd+0x12>
    33a8:	bd30      	pop	{r4, r5, pc}
    33aa:	2180      	movs	r1, #128	; 0x80
    33ac:	0609      	lsls	r1, r1, #24
    33ae:	428b      	cmp	r3, r1
    33b0:	d016      	beq.n	33e0 <__fpclassifyd+0x48>
    33b2:	490d      	ldr	r1, [pc, #52]	; (33e8 <__fpclassifyd+0x50>)
    33b4:	2004      	movs	r0, #4
    33b6:	185c      	adds	r4, r3, r1
    33b8:	490c      	ldr	r1, [pc, #48]	; (33ec <__fpclassifyd+0x54>)
    33ba:	428c      	cmp	r4, r1
    33bc:	d9f4      	bls.n	33a8 <__fpclassifyd+0x10>
    33be:	4d0c      	ldr	r5, [pc, #48]	; (33f0 <__fpclassifyd+0x58>)
    33c0:	195c      	adds	r4, r3, r5
    33c2:	428c      	cmp	r4, r1
    33c4:	d9f0      	bls.n	33a8 <__fpclassifyd+0x10>
    33c6:	4c0b      	ldr	r4, [pc, #44]	; (33f4 <__fpclassifyd+0x5c>)
    33c8:	0059      	lsls	r1, r3, #1
    33ca:	0849      	lsrs	r1, r1, #1
    33cc:	2003      	movs	r0, #3
    33ce:	42a1      	cmp	r1, r4
    33d0:	d9ea      	bls.n	33a8 <__fpclassifyd+0x10>
    33d2:	4c07      	ldr	r4, [pc, #28]	; (33f0 <__fpclassifyd+0x58>)
    33d4:	2000      	movs	r0, #0
    33d6:	42a1      	cmp	r1, r4
    33d8:	d1e6      	bne.n	33a8 <__fpclassifyd+0x10>
    33da:	4250      	negs	r0, r2
    33dc:	4150      	adcs	r0, r2
    33de:	e7e3      	b.n	33a8 <__fpclassifyd+0x10>
    33e0:	2a00      	cmp	r2, #0
    33e2:	d0e1      	beq.n	33a8 <__fpclassifyd+0x10>
    33e4:	e7ef      	b.n	33c6 <__fpclassifyd+0x2e>
    33e6:	46c0      	nop			; (mov r8, r8)
    33e8:	fff00000 	.word	0xfff00000
    33ec:	7fdfffff 	.word	0x7fdfffff
    33f0:	7ff00000 	.word	0x7ff00000
    33f4:	000fffff 	.word	0x000fffff

000033f8 <atof>:
    33f8:	b508      	push	{r3, lr}
    33fa:	2100      	movs	r1, #0
    33fc:	f000 ff98 	bl	4330 <strtod>
    3400:	bd08      	pop	{r3, pc}

00003402 <atoi>:
    3402:	b508      	push	{r3, lr}
    3404:	2100      	movs	r1, #0
    3406:	220a      	movs	r2, #10
    3408:	f001 f828 	bl	445c <strtol>
    340c:	bd08      	pop	{r3, pc}
	...

00003410 <__libc_init_array>:
    3410:	b570      	push	{r4, r5, r6, lr}
    3412:	4b0e      	ldr	r3, [pc, #56]	; (344c <__libc_init_array+0x3c>)
    3414:	4d0e      	ldr	r5, [pc, #56]	; (3450 <__libc_init_array+0x40>)
    3416:	2400      	movs	r4, #0
    3418:	1aed      	subs	r5, r5, r3
    341a:	10ad      	asrs	r5, r5, #2
    341c:	1c1e      	adds	r6, r3, #0
    341e:	42ac      	cmp	r4, r5
    3420:	d004      	beq.n	342c <__libc_init_array+0x1c>
    3422:	00a3      	lsls	r3, r4, #2
    3424:	58f3      	ldr	r3, [r6, r3]
    3426:	4798      	blx	r3
    3428:	3401      	adds	r4, #1
    342a:	e7f8      	b.n	341e <__libc_init_array+0xe>
    342c:	f006 fcea 	bl	9e04 <_init>
    3430:	4b08      	ldr	r3, [pc, #32]	; (3454 <__libc_init_array+0x44>)
    3432:	4d09      	ldr	r5, [pc, #36]	; (3458 <__libc_init_array+0x48>)
    3434:	2400      	movs	r4, #0
    3436:	1aed      	subs	r5, r5, r3
    3438:	10ad      	asrs	r5, r5, #2
    343a:	1c1e      	adds	r6, r3, #0
    343c:	42ac      	cmp	r4, r5
    343e:	d004      	beq.n	344a <__libc_init_array+0x3a>
    3440:	00a3      	lsls	r3, r4, #2
    3442:	58f3      	ldr	r3, [r6, r3]
    3444:	4798      	blx	r3
    3446:	3401      	adds	r4, #1
    3448:	e7f8      	b.n	343c <__libc_init_array+0x2c>
    344a:	bd70      	pop	{r4, r5, r6, pc}
    344c:	00009e10 	.word	0x00009e10
    3450:	00009e10 	.word	0x00009e10
    3454:	00009e10 	.word	0x00009e10
    3458:	00009e14 	.word	0x00009e14

0000345c <memcpy>:
    345c:	b510      	push	{r4, lr}
    345e:	2300      	movs	r3, #0
    3460:	4293      	cmp	r3, r2
    3462:	d003      	beq.n	346c <memcpy+0x10>
    3464:	5ccc      	ldrb	r4, [r1, r3]
    3466:	54c4      	strb	r4, [r0, r3]
    3468:	3301      	adds	r3, #1
    346a:	e7f9      	b.n	3460 <memcpy+0x4>
    346c:	bd10      	pop	{r4, pc}

0000346e <memset>:
    346e:	1c03      	adds	r3, r0, #0
    3470:	1882      	adds	r2, r0, r2
    3472:	4293      	cmp	r3, r2
    3474:	d002      	beq.n	347c <memset+0xe>
    3476:	7019      	strb	r1, [r3, #0]
    3478:	3301      	adds	r3, #1
    347a:	e7fa      	b.n	3472 <memset+0x4>
    347c:	4770      	bx	lr
	...

00003480 <iprintf>:
    3480:	b40f      	push	{r0, r1, r2, r3}
    3482:	4b0b      	ldr	r3, [pc, #44]	; (34b0 <iprintf+0x30>)
    3484:	b513      	push	{r0, r1, r4, lr}
    3486:	681c      	ldr	r4, [r3, #0]
    3488:	2c00      	cmp	r4, #0
    348a:	d005      	beq.n	3498 <iprintf+0x18>
    348c:	69a3      	ldr	r3, [r4, #24]
    348e:	2b00      	cmp	r3, #0
    3490:	d102      	bne.n	3498 <iprintf+0x18>
    3492:	1c20      	adds	r0, r4, #0
    3494:	f002 ff02 	bl	629c <__sinit>
    3498:	ab05      	add	r3, sp, #20
    349a:	68a1      	ldr	r1, [r4, #8]
    349c:	1c20      	adds	r0, r4, #0
    349e:	9a04      	ldr	r2, [sp, #16]
    34a0:	9301      	str	r3, [sp, #4]
    34a2:	f001 f961 	bl	4768 <_vfiprintf_r>
    34a6:	bc16      	pop	{r1, r2, r4}
    34a8:	bc08      	pop	{r3}
    34aa:	b004      	add	sp, #16
    34ac:	4718      	bx	r3
    34ae:	46c0      	nop			; (mov r8, r8)
    34b0:	20000070 	.word	0x20000070

000034b4 <setbuf>:
    34b4:	b508      	push	{r3, lr}
    34b6:	424a      	negs	r2, r1
    34b8:	414a      	adcs	r2, r1
    34ba:	2380      	movs	r3, #128	; 0x80
    34bc:	0052      	lsls	r2, r2, #1
    34be:	00db      	lsls	r3, r3, #3
    34c0:	f000 f802 	bl	34c8 <setvbuf>
    34c4:	bd08      	pop	{r3, pc}
	...

000034c8 <setvbuf>:
    34c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    34ca:	1c1e      	adds	r6, r3, #0
    34cc:	4b3c      	ldr	r3, [pc, #240]	; (35c0 <setvbuf+0xf8>)
    34ce:	1c04      	adds	r4, r0, #0
    34d0:	681d      	ldr	r5, [r3, #0]
    34d2:	1c0f      	adds	r7, r1, #0
    34d4:	9201      	str	r2, [sp, #4]
    34d6:	2d00      	cmp	r5, #0
    34d8:	d005      	beq.n	34e6 <setvbuf+0x1e>
    34da:	69aa      	ldr	r2, [r5, #24]
    34dc:	2a00      	cmp	r2, #0
    34de:	d102      	bne.n	34e6 <setvbuf+0x1e>
    34e0:	1c28      	adds	r0, r5, #0
    34e2:	f002 fedb 	bl	629c <__sinit>
    34e6:	4b37      	ldr	r3, [pc, #220]	; (35c4 <setvbuf+0xfc>)
    34e8:	429c      	cmp	r4, r3
    34ea:	d101      	bne.n	34f0 <setvbuf+0x28>
    34ec:	686c      	ldr	r4, [r5, #4]
    34ee:	e008      	b.n	3502 <setvbuf+0x3a>
    34f0:	4b35      	ldr	r3, [pc, #212]	; (35c8 <setvbuf+0x100>)
    34f2:	429c      	cmp	r4, r3
    34f4:	d101      	bne.n	34fa <setvbuf+0x32>
    34f6:	68ac      	ldr	r4, [r5, #8]
    34f8:	e003      	b.n	3502 <setvbuf+0x3a>
    34fa:	4b34      	ldr	r3, [pc, #208]	; (35cc <setvbuf+0x104>)
    34fc:	429c      	cmp	r4, r3
    34fe:	d100      	bne.n	3502 <setvbuf+0x3a>
    3500:	68ec      	ldr	r4, [r5, #12]
    3502:	9b01      	ldr	r3, [sp, #4]
    3504:	2b02      	cmp	r3, #2
    3506:	d857      	bhi.n	35b8 <setvbuf+0xf0>
    3508:	2e00      	cmp	r6, #0
    350a:	db55      	blt.n	35b8 <setvbuf+0xf0>
    350c:	1c28      	adds	r0, r5, #0
    350e:	1c21      	adds	r1, r4, #0
    3510:	f002 fe44 	bl	619c <_fflush_r>
    3514:	2300      	movs	r3, #0
    3516:	6063      	str	r3, [r4, #4]
    3518:	61a3      	str	r3, [r4, #24]
    351a:	89a3      	ldrh	r3, [r4, #12]
    351c:	061a      	lsls	r2, r3, #24
    351e:	d503      	bpl.n	3528 <setvbuf+0x60>
    3520:	1c28      	adds	r0, r5, #0
    3522:	6921      	ldr	r1, [r4, #16]
    3524:	f003 fecc 	bl	72c0 <_free_r>
    3528:	89a3      	ldrh	r3, [r4, #12]
    352a:	2283      	movs	r2, #131	; 0x83
    352c:	4393      	bics	r3, r2
    352e:	81a3      	strh	r3, [r4, #12]
    3530:	9b01      	ldr	r3, [sp, #4]
    3532:	2b02      	cmp	r3, #2
    3534:	d013      	beq.n	355e <setvbuf+0x96>
    3536:	2f00      	cmp	r7, #0
    3538:	d125      	bne.n	3586 <setvbuf+0xbe>
    353a:	2e00      	cmp	r6, #0
    353c:	d101      	bne.n	3542 <setvbuf+0x7a>
    353e:	2680      	movs	r6, #128	; 0x80
    3540:	00f6      	lsls	r6, r6, #3
    3542:	1c30      	adds	r0, r6, #0
    3544:	f003 fa82 	bl	6a4c <malloc>
    3548:	1e07      	subs	r7, r0, #0
    354a:	d118      	bne.n	357e <setvbuf+0xb6>
    354c:	2080      	movs	r0, #128	; 0x80
    354e:	00c0      	lsls	r0, r0, #3
    3550:	f003 fa7c 	bl	6a4c <malloc>
    3554:	1e07      	subs	r7, r0, #0
    3556:	d110      	bne.n	357a <setvbuf+0xb2>
    3558:	2001      	movs	r0, #1
    355a:	4240      	negs	r0, r0
    355c:	e000      	b.n	3560 <setvbuf+0x98>
    355e:	2000      	movs	r0, #0
    3560:	89a3      	ldrh	r3, [r4, #12]
    3562:	2202      	movs	r2, #2
    3564:	4313      	orrs	r3, r2
    3566:	81a3      	strh	r3, [r4, #12]
    3568:	2300      	movs	r3, #0
    356a:	60a3      	str	r3, [r4, #8]
    356c:	1c23      	adds	r3, r4, #0
    356e:	3347      	adds	r3, #71	; 0x47
    3570:	6023      	str	r3, [r4, #0]
    3572:	6123      	str	r3, [r4, #16]
    3574:	2301      	movs	r3, #1
    3576:	6163      	str	r3, [r4, #20]
    3578:	e020      	b.n	35bc <setvbuf+0xf4>
    357a:	2680      	movs	r6, #128	; 0x80
    357c:	00f6      	lsls	r6, r6, #3
    357e:	89a3      	ldrh	r3, [r4, #12]
    3580:	2280      	movs	r2, #128	; 0x80
    3582:	4313      	orrs	r3, r2
    3584:	81a3      	strh	r3, [r4, #12]
    3586:	9a01      	ldr	r2, [sp, #4]
    3588:	2a01      	cmp	r2, #1
    358a:	d104      	bne.n	3596 <setvbuf+0xce>
    358c:	89a3      	ldrh	r3, [r4, #12]
    358e:	4313      	orrs	r3, r2
    3590:	81a3      	strh	r3, [r4, #12]
    3592:	4273      	negs	r3, r6
    3594:	61a3      	str	r3, [r4, #24]
    3596:	4b0e      	ldr	r3, [pc, #56]	; (35d0 <setvbuf+0x108>)
    3598:	2000      	movs	r0, #0
    359a:	62ab      	str	r3, [r5, #40]	; 0x28
    359c:	89a3      	ldrh	r3, [r4, #12]
    359e:	6027      	str	r7, [r4, #0]
    35a0:	6127      	str	r7, [r4, #16]
    35a2:	6166      	str	r6, [r4, #20]
    35a4:	071a      	lsls	r2, r3, #28
    35a6:	d509      	bpl.n	35bc <setvbuf+0xf4>
    35a8:	2203      	movs	r2, #3
    35aa:	4013      	ands	r3, r2
    35ac:	425a      	negs	r2, r3
    35ae:	4153      	adcs	r3, r2
    35b0:	425b      	negs	r3, r3
    35b2:	401e      	ands	r6, r3
    35b4:	60a6      	str	r6, [r4, #8]
    35b6:	e001      	b.n	35bc <setvbuf+0xf4>
    35b8:	2001      	movs	r0, #1
    35ba:	4240      	negs	r0, r0
    35bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    35be:	46c0      	nop			; (mov r8, r8)
    35c0:	20000070 	.word	0x20000070
    35c4:	00009c1c 	.word	0x00009c1c
    35c8:	00009c3c 	.word	0x00009c3c
    35cc:	00009c5c 	.word	0x00009c5c
    35d0:	000061f5 	.word	0x000061f5

000035d4 <siprintf>:
    35d4:	b40e      	push	{r1, r2, r3}
    35d6:	b500      	push	{lr}
    35d8:	b09c      	sub	sp, #112	; 0x70
    35da:	ab1d      	add	r3, sp, #116	; 0x74
    35dc:	cb04      	ldmia	r3!, {r2}
    35de:	2282      	movs	r2, #130	; 0x82
    35e0:	a902      	add	r1, sp, #8
    35e2:	0092      	lsls	r2, r2, #2
    35e4:	818a      	strh	r2, [r1, #12]
    35e6:	4a0a      	ldr	r2, [pc, #40]	; (3610 <siprintf+0x3c>)
    35e8:	9002      	str	r0, [sp, #8]
    35ea:	608a      	str	r2, [r1, #8]
    35ec:	614a      	str	r2, [r1, #20]
    35ee:	2201      	movs	r2, #1
    35f0:	4252      	negs	r2, r2
    35f2:	81ca      	strh	r2, [r1, #14]
    35f4:	4a07      	ldr	r2, [pc, #28]	; (3614 <siprintf+0x40>)
    35f6:	6108      	str	r0, [r1, #16]
    35f8:	6810      	ldr	r0, [r2, #0]
    35fa:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    35fc:	9301      	str	r3, [sp, #4]
    35fe:	f000 ff9b 	bl	4538 <_svfiprintf_r>
    3602:	9a02      	ldr	r2, [sp, #8]
    3604:	2300      	movs	r3, #0
    3606:	7013      	strb	r3, [r2, #0]
    3608:	b01c      	add	sp, #112	; 0x70
    360a:	bc08      	pop	{r3}
    360c:	b003      	add	sp, #12
    360e:	4718      	bx	r3
    3610:	7fffffff 	.word	0x7fffffff
    3614:	20000070 	.word	0x20000070

00003618 <strchr>:
    3618:	b2c9      	uxtb	r1, r1
    361a:	7803      	ldrb	r3, [r0, #0]
    361c:	2b00      	cmp	r3, #0
    361e:	d003      	beq.n	3628 <strchr+0x10>
    3620:	428b      	cmp	r3, r1
    3622:	d004      	beq.n	362e <strchr+0x16>
    3624:	3001      	adds	r0, #1
    3626:	e7f8      	b.n	361a <strchr+0x2>
    3628:	2900      	cmp	r1, #0
    362a:	d000      	beq.n	362e <strchr+0x16>
    362c:	1c18      	adds	r0, r3, #0
    362e:	4770      	bx	lr

00003630 <strcmp>:
    3630:	7802      	ldrb	r2, [r0, #0]
    3632:	780b      	ldrb	r3, [r1, #0]
    3634:	3001      	adds	r0, #1
    3636:	3101      	adds	r1, #1
    3638:	2a00      	cmp	r2, #0
    363a:	d001      	beq.n	3640 <strcmp+0x10>
    363c:	429a      	cmp	r2, r3
    363e:	d0f7      	beq.n	3630 <strcmp>
    3640:	1ad0      	subs	r0, r2, r3
    3642:	4770      	bx	lr

00003644 <strcpy>:
    3644:	1c03      	adds	r3, r0, #0
    3646:	780a      	ldrb	r2, [r1, #0]
    3648:	3101      	adds	r1, #1
    364a:	701a      	strb	r2, [r3, #0]
    364c:	3301      	adds	r3, #1
    364e:	2a00      	cmp	r2, #0
    3650:	d1f9      	bne.n	3646 <strcpy+0x2>
    3652:	4770      	bx	lr

00003654 <strlen>:
    3654:	2300      	movs	r3, #0
    3656:	5cc2      	ldrb	r2, [r0, r3]
    3658:	3301      	adds	r3, #1
    365a:	2a00      	cmp	r2, #0
    365c:	d1fb      	bne.n	3656 <strlen+0x2>
    365e:	1e58      	subs	r0, r3, #1
    3660:	4770      	bx	lr

00003662 <strncpy>:
    3662:	b530      	push	{r4, r5, lr}
    3664:	1c03      	adds	r3, r0, #0
    3666:	2a00      	cmp	r2, #0
    3668:	d007      	beq.n	367a <strncpy+0x18>
    366a:	780c      	ldrb	r4, [r1, #0]
    366c:	3301      	adds	r3, #1
    366e:	1e5d      	subs	r5, r3, #1
    3670:	3a01      	subs	r2, #1
    3672:	702c      	strb	r4, [r5, #0]
    3674:	3101      	adds	r1, #1
    3676:	2c00      	cmp	r4, #0
    3678:	d1f5      	bne.n	3666 <strncpy+0x4>
    367a:	189a      	adds	r2, r3, r2
    367c:	4293      	cmp	r3, r2
    367e:	d003      	beq.n	3688 <strncpy+0x26>
    3680:	2100      	movs	r1, #0
    3682:	7019      	strb	r1, [r3, #0]
    3684:	3301      	adds	r3, #1
    3686:	e7f9      	b.n	367c <strncpy+0x1a>
    3688:	bd30      	pop	{r4, r5, pc}

0000368a <match>:
    368a:	b530      	push	{r4, r5, lr}
    368c:	6802      	ldr	r2, [r0, #0]
    368e:	780c      	ldrb	r4, [r1, #0]
    3690:	3201      	adds	r2, #1
    3692:	2c00      	cmp	r4, #0
    3694:	d00a      	beq.n	36ac <match+0x22>
    3696:	7813      	ldrb	r3, [r2, #0]
    3698:	1c1d      	adds	r5, r3, #0
    369a:	3d41      	subs	r5, #65	; 0x41
    369c:	2d19      	cmp	r5, #25
    369e:	d800      	bhi.n	36a2 <match+0x18>
    36a0:	3320      	adds	r3, #32
    36a2:	3101      	adds	r1, #1
    36a4:	42a3      	cmp	r3, r4
    36a6:	d0f2      	beq.n	368e <match+0x4>
    36a8:	2000      	movs	r0, #0
    36aa:	e001      	b.n	36b0 <match+0x26>
    36ac:	6002      	str	r2, [r0, #0]
    36ae:	2001      	movs	r0, #1
    36b0:	bd30      	pop	{r4, r5, pc}
	...

000036b4 <sulp>:
    36b4:	b570      	push	{r4, r5, r6, lr}
    36b6:	1c16      	adds	r6, r2, #0
    36b8:	1c0d      	adds	r5, r1, #0
    36ba:	f003 fccb 	bl	7054 <__ulp>
    36be:	2e00      	cmp	r6, #0
    36c0:	d00b      	beq.n	36da <sulp+0x26>
    36c2:	006b      	lsls	r3, r5, #1
    36c4:	0d5b      	lsrs	r3, r3, #21
    36c6:	226b      	movs	r2, #107	; 0x6b
    36c8:	1ad3      	subs	r3, r2, r3
    36ca:	2b00      	cmp	r3, #0
    36cc:	dd05      	ble.n	36da <sulp+0x26>
    36ce:	4d03      	ldr	r5, [pc, #12]	; (36dc <sulp+0x28>)
    36d0:	051c      	lsls	r4, r3, #20
    36d2:	1963      	adds	r3, r4, r5
    36d4:	2200      	movs	r2, #0
    36d6:	f005 f86b 	bl	87b0 <__aeabi_dmul>
    36da:	bd70      	pop	{r4, r5, r6, pc}
    36dc:	3ff00000 	.word	0x3ff00000

000036e0 <_strtod_r>:
    36e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    36e2:	4fbe      	ldr	r7, [pc, #760]	; (39dc <_strtod_r+0x2fc>)
    36e4:	4ebc      	ldr	r6, [pc, #752]	; (39d8 <_strtod_r+0x2f8>)
    36e6:	b0a1      	sub	sp, #132	; 0x84
    36e8:	2300      	movs	r3, #0
    36ea:	9008      	str	r0, [sp, #32]
    36ec:	910a      	str	r1, [sp, #40]	; 0x28
    36ee:	9219      	str	r2, [sp, #100]	; 0x64
    36f0:	931c      	str	r3, [sp, #112]	; 0x70
    36f2:	911b      	str	r1, [sp, #108]	; 0x6c
    36f4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    36f6:	7813      	ldrb	r3, [r2, #0]
    36f8:	2b0d      	cmp	r3, #13
    36fa:	d805      	bhi.n	3708 <_strtod_r+0x28>
    36fc:	2b09      	cmp	r3, #9
    36fe:	d215      	bcs.n	372c <_strtod_r+0x4c>
    3700:	2b00      	cmp	r3, #0
    3702:	d100      	bne.n	3706 <_strtod_r+0x26>
    3704:	e1c1      	b.n	3a8a <_strtod_r+0x3aa>
    3706:	e014      	b.n	3732 <_strtod_r+0x52>
    3708:	2b2b      	cmp	r3, #43	; 0x2b
    370a:	d007      	beq.n	371c <_strtod_r+0x3c>
    370c:	2b2d      	cmp	r3, #45	; 0x2d
    370e:	d002      	beq.n	3716 <_strtod_r+0x36>
    3710:	2b20      	cmp	r3, #32
    3712:	d10e      	bne.n	3732 <_strtod_r+0x52>
    3714:	e00a      	b.n	372c <_strtod_r+0x4c>
    3716:	2401      	movs	r4, #1
    3718:	9416      	str	r4, [sp, #88]	; 0x58
    371a:	e001      	b.n	3720 <_strtod_r+0x40>
    371c:	2500      	movs	r5, #0
    371e:	9516      	str	r5, [sp, #88]	; 0x58
    3720:	1c53      	adds	r3, r2, #1
    3722:	931b      	str	r3, [sp, #108]	; 0x6c
    3724:	7853      	ldrb	r3, [r2, #1]
    3726:	2b00      	cmp	r3, #0
    3728:	d105      	bne.n	3736 <_strtod_r+0x56>
    372a:	e1ae      	b.n	3a8a <_strtod_r+0x3aa>
    372c:	3201      	adds	r2, #1
    372e:	921b      	str	r2, [sp, #108]	; 0x6c
    3730:	e7e0      	b.n	36f4 <_strtod_r+0x14>
    3732:	2400      	movs	r4, #0
    3734:	9416      	str	r4, [sp, #88]	; 0x58
    3736:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    3738:	2400      	movs	r4, #0
    373a:	782b      	ldrb	r3, [r5, #0]
    373c:	940d      	str	r4, [sp, #52]	; 0x34
    373e:	2b30      	cmp	r3, #48	; 0x30
    3740:	d15a      	bne.n	37f8 <_strtod_r+0x118>
    3742:	786b      	ldrb	r3, [r5, #1]
    3744:	2b58      	cmp	r3, #88	; 0x58
    3746:	d001      	beq.n	374c <_strtod_r+0x6c>
    3748:	2b78      	cmp	r3, #120	; 0x78
    374a:	d149      	bne.n	37e0 <_strtod_r+0x100>
    374c:	9c16      	ldr	r4, [sp, #88]	; 0x58
    374e:	ab1c      	add	r3, sp, #112	; 0x70
    3750:	9300      	str	r3, [sp, #0]
    3752:	9401      	str	r4, [sp, #4]
    3754:	9808      	ldr	r0, [sp, #32]
    3756:	a91b      	add	r1, sp, #108	; 0x6c
    3758:	4aa1      	ldr	r2, [pc, #644]	; (39e0 <_strtod_r+0x300>)
    375a:	ab1d      	add	r3, sp, #116	; 0x74
    375c:	f002 fe59 	bl	6412 <__gethex>
    3760:	2407      	movs	r4, #7
    3762:	9007      	str	r0, [sp, #28]
    3764:	4004      	ands	r4, r0
    3766:	d101      	bne.n	376c <_strtod_r+0x8c>
    3768:	f000 fdb0 	bl	42cc <_strtod_r+0xbec>
    376c:	2c06      	cmp	r4, #6
    376e:	d102      	bne.n	3776 <_strtod_r+0x96>
    3770:	3501      	adds	r5, #1
    3772:	951b      	str	r5, [sp, #108]	; 0x6c
    3774:	e18b      	b.n	3a8e <_strtod_r+0x3ae>
    3776:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    3778:	2a00      	cmp	r2, #0
    377a:	d007      	beq.n	378c <_strtod_r+0xac>
    377c:	a81e      	add	r0, sp, #120	; 0x78
    377e:	2135      	movs	r1, #53	; 0x35
    3780:	f003 fd58 	bl	7234 <__copybits>
    3784:	9808      	ldr	r0, [sp, #32]
    3786:	991c      	ldr	r1, [sp, #112]	; 0x70
    3788:	f003 f9c6 	bl	6b18 <_Bfree>
    378c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    378e:	2c06      	cmp	r4, #6
    3790:	d81c      	bhi.n	37cc <_strtod_r+0xec>
    3792:	1c20      	adds	r0, r4, #0
    3794:	f003 ff46 	bl	7624 <__gnu_thumb1_case_uqi>
    3798:	14070a04 	.word	0x14070a04
    379c:	0a17      	.short	0x0a17
    379e:	04          	.byte	0x04
    379f:	00          	.byte	0x00
    37a0:	2700      	movs	r7, #0
    37a2:	1c3e      	adds	r6, r7, #0
    37a4:	e012      	b.n	37cc <_strtod_r+0xec>
    37a6:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    37a8:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    37aa:	e00f      	b.n	37cc <_strtod_r+0xec>
    37ac:	488d      	ldr	r0, [pc, #564]	; (39e4 <_strtod_r+0x304>)
    37ae:	4a8e      	ldr	r2, [pc, #568]	; (39e8 <_strtod_r+0x308>)
    37b0:	181b      	adds	r3, r3, r0
    37b2:	991f      	ldr	r1, [sp, #124]	; 0x7c
    37b4:	051b      	lsls	r3, r3, #20
    37b6:	400a      	ands	r2, r1
    37b8:	1c1f      	adds	r7, r3, #0
    37ba:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    37bc:	4317      	orrs	r7, r2
    37be:	e005      	b.n	37cc <_strtod_r+0xec>
    37c0:	4f8a      	ldr	r7, [pc, #552]	; (39ec <_strtod_r+0x30c>)
    37c2:	2600      	movs	r6, #0
    37c4:	e002      	b.n	37cc <_strtod_r+0xec>
    37c6:	2301      	movs	r3, #1
    37c8:	4f89      	ldr	r7, [pc, #548]	; (39f0 <_strtod_r+0x310>)
    37ca:	425e      	negs	r6, r3
    37cc:	9c07      	ldr	r4, [sp, #28]
    37ce:	0724      	lsls	r4, r4, #28
    37d0:	d401      	bmi.n	37d6 <_strtod_r+0xf6>
    37d2:	f000 fd7b 	bl	42cc <_strtod_r+0xbec>
    37d6:	2380      	movs	r3, #128	; 0x80
    37d8:	061b      	lsls	r3, r3, #24
    37da:	431f      	orrs	r7, r3
    37dc:	f000 fd76 	bl	42cc <_strtod_r+0xbec>
    37e0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    37e2:	1c5a      	adds	r2, r3, #1
    37e4:	921b      	str	r2, [sp, #108]	; 0x6c
    37e6:	785b      	ldrb	r3, [r3, #1]
    37e8:	2b30      	cmp	r3, #48	; 0x30
    37ea:	d0f9      	beq.n	37e0 <_strtod_r+0x100>
    37ec:	2b00      	cmp	r3, #0
    37ee:	d101      	bne.n	37f4 <_strtod_r+0x114>
    37f0:	f000 fd6c 	bl	42cc <_strtod_r+0xbec>
    37f4:	2501      	movs	r5, #1
    37f6:	950d      	str	r5, [sp, #52]	; 0x34
    37f8:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    37fa:	2500      	movs	r5, #0
    37fc:	9410      	str	r4, [sp, #64]	; 0x40
    37fe:	950b      	str	r5, [sp, #44]	; 0x2c
    3800:	950e      	str	r5, [sp, #56]	; 0x38
    3802:	9509      	str	r5, [sp, #36]	; 0x24
    3804:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    3806:	7825      	ldrb	r5, [r4, #0]
    3808:	1c2b      	adds	r3, r5, #0
    380a:	3b30      	subs	r3, #48	; 0x30
    380c:	b2da      	uxtb	r2, r3
    380e:	2a09      	cmp	r2, #9
    3810:	d812      	bhi.n	3838 <_strtod_r+0x158>
    3812:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3814:	220a      	movs	r2, #10
    3816:	2d08      	cmp	r5, #8
    3818:	dc04      	bgt.n	3824 <_strtod_r+0x144>
    381a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    381c:	436a      	muls	r2, r5
    381e:	189b      	adds	r3, r3, r2
    3820:	930e      	str	r3, [sp, #56]	; 0x38
    3822:	e003      	b.n	382c <_strtod_r+0x14c>
    3824:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3826:	436a      	muls	r2, r5
    3828:	189b      	adds	r3, r3, r2
    382a:	930b      	str	r3, [sp, #44]	; 0x2c
    382c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    382e:	3401      	adds	r4, #1
    3830:	3501      	adds	r5, #1
    3832:	9509      	str	r5, [sp, #36]	; 0x24
    3834:	941b      	str	r4, [sp, #108]	; 0x6c
    3836:	e7e5      	b.n	3804 <_strtod_r+0x124>
    3838:	9808      	ldr	r0, [sp, #32]
    383a:	f003 f8b3 	bl	69a4 <_localeconv_r>
    383e:	6800      	ldr	r0, [r0, #0]
    3840:	9007      	str	r0, [sp, #28]
    3842:	9808      	ldr	r0, [sp, #32]
    3844:	f003 f8ae 	bl	69a4 <_localeconv_r>
    3848:	6800      	ldr	r0, [r0, #0]
    384a:	f7ff ff03 	bl	3654 <strlen>
    384e:	9907      	ldr	r1, [sp, #28]
    3850:	1c02      	adds	r2, r0, #0
    3852:	1c20      	adds	r0, r4, #0
    3854:	f003 fe54 	bl	7500 <strncmp>
    3858:	1e04      	subs	r4, r0, #0
    385a:	d006      	beq.n	386a <_strtod_r+0x18a>
    385c:	9c09      	ldr	r4, [sp, #36]	; 0x24
    385e:	2000      	movs	r0, #0
    3860:	1c2b      	adds	r3, r5, #0
    3862:	9407      	str	r4, [sp, #28]
    3864:	4684      	mov	ip, r0
    3866:	900c      	str	r0, [sp, #48]	; 0x30
    3868:	e063      	b.n	3932 <_strtod_r+0x252>
    386a:	9808      	ldr	r0, [sp, #32]
    386c:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    386e:	f003 f899 	bl	69a4 <_localeconv_r>
    3872:	6800      	ldr	r0, [r0, #0]
    3874:	f7ff feee 	bl	3654 <strlen>
    3878:	182d      	adds	r5, r5, r0
    387a:	951b      	str	r5, [sp, #108]	; 0x6c
    387c:	782b      	ldrb	r3, [r5, #0]
    387e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3880:	1e28      	subs	r0, r5, #0
    3882:	d148      	bne.n	3916 <_strtod_r+0x236>
    3884:	2b30      	cmp	r3, #48	; 0x30
    3886:	d105      	bne.n	3894 <_strtod_r+0x1b4>
    3888:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    388a:	3001      	adds	r0, #1
    388c:	1c5a      	adds	r2, r3, #1
    388e:	921b      	str	r2, [sp, #108]	; 0x6c
    3890:	785b      	ldrb	r3, [r3, #1]
    3892:	e7f7      	b.n	3884 <_strtod_r+0x1a4>
    3894:	1c1a      	adds	r2, r3, #0
    3896:	3a31      	subs	r2, #49	; 0x31
    3898:	2a08      	cmp	r2, #8
    389a:	d845      	bhi.n	3928 <_strtod_r+0x248>
    389c:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    389e:	4684      	mov	ip, r0
    38a0:	2000      	movs	r0, #0
    38a2:	9410      	str	r4, [sp, #64]	; 0x40
    38a4:	9007      	str	r0, [sp, #28]
    38a6:	3b30      	subs	r3, #48	; 0x30
    38a8:	1c42      	adds	r2, r0, #1
    38aa:	2b00      	cmp	r3, #0
    38ac:	d02d      	beq.n	390a <_strtod_r+0x22a>
    38ae:	9907      	ldr	r1, [sp, #28]
    38b0:	4494      	add	ip, r2
    38b2:	9d07      	ldr	r5, [sp, #28]
    38b4:	3101      	adds	r1, #1
    38b6:	1b4c      	subs	r4, r1, r5
    38b8:	4294      	cmp	r4, r2
    38ba:	da0e      	bge.n	38da <_strtod_r+0x1fa>
    38bc:	1e4c      	subs	r4, r1, #1
    38be:	2c08      	cmp	r4, #8
    38c0:	dc04      	bgt.n	38cc <_strtod_r+0x1ec>
    38c2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    38c4:	240a      	movs	r4, #10
    38c6:	4365      	muls	r5, r4
    38c8:	950e      	str	r5, [sp, #56]	; 0x38
    38ca:	e7f2      	b.n	38b2 <_strtod_r+0x1d2>
    38cc:	2910      	cmp	r1, #16
    38ce:	dcf0      	bgt.n	38b2 <_strtod_r+0x1d2>
    38d0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    38d2:	240a      	movs	r4, #10
    38d4:	4365      	muls	r5, r4
    38d6:	950b      	str	r5, [sp, #44]	; 0x2c
    38d8:	e7eb      	b.n	38b2 <_strtod_r+0x1d2>
    38da:	43c2      	mvns	r2, r0
    38dc:	17d2      	asrs	r2, r2, #31
    38de:	4010      	ands	r0, r2
    38e0:	1828      	adds	r0, r5, r0
    38e2:	1c44      	adds	r4, r0, #1
    38e4:	9407      	str	r4, [sp, #28]
    38e6:	2808      	cmp	r0, #8
    38e8:	dc06      	bgt.n	38f8 <_strtod_r+0x218>
    38ea:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    38ec:	220a      	movs	r2, #10
    38ee:	436a      	muls	r2, r5
    38f0:	18d2      	adds	r2, r2, r3
    38f2:	920e      	str	r2, [sp, #56]	; 0x38
    38f4:	2200      	movs	r2, #0
    38f6:	e008      	b.n	390a <_strtod_r+0x22a>
    38f8:	9c07      	ldr	r4, [sp, #28]
    38fa:	2200      	movs	r2, #0
    38fc:	2c10      	cmp	r4, #16
    38fe:	dc04      	bgt.n	390a <_strtod_r+0x22a>
    3900:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3902:	210a      	movs	r1, #10
    3904:	4369      	muls	r1, r5
    3906:	18c9      	adds	r1, r1, r3
    3908:	910b      	str	r1, [sp, #44]	; 0x2c
    390a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    390c:	1c10      	adds	r0, r2, #0
    390e:	1c59      	adds	r1, r3, #1
    3910:	911b      	str	r1, [sp, #108]	; 0x6c
    3912:	785b      	ldrb	r3, [r3, #1]
    3914:	e003      	b.n	391e <_strtod_r+0x23e>
    3916:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3918:	1c20      	adds	r0, r4, #0
    391a:	9507      	str	r5, [sp, #28]
    391c:	46a4      	mov	ip, r4
    391e:	1c1a      	adds	r2, r3, #0
    3920:	3a30      	subs	r2, #48	; 0x30
    3922:	2a09      	cmp	r2, #9
    3924:	d9bf      	bls.n	38a6 <_strtod_r+0x1c6>
    3926:	e002      	b.n	392e <_strtod_r+0x24e>
    3928:	2400      	movs	r4, #0
    392a:	9407      	str	r4, [sp, #28]
    392c:	46a4      	mov	ip, r4
    392e:	2101      	movs	r1, #1
    3930:	910c      	str	r1, [sp, #48]	; 0x30
    3932:	2220      	movs	r2, #32
    3934:	1c19      	adds	r1, r3, #0
    3936:	4391      	bics	r1, r2
    3938:	2200      	movs	r2, #0
    393a:	2945      	cmp	r1, #69	; 0x45
    393c:	d15f      	bne.n	39fe <_strtod_r+0x31e>
    393e:	9b07      	ldr	r3, [sp, #28]
    3940:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    3942:	4303      	orrs	r3, r0
    3944:	4323      	orrs	r3, r4
    3946:	4293      	cmp	r3, r2
    3948:	d100      	bne.n	394c <_strtod_r+0x26c>
    394a:	e09e      	b.n	3a8a <_strtod_r+0x3aa>
    394c:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    394e:	1c2b      	adds	r3, r5, #0
    3950:	3301      	adds	r3, #1
    3952:	931b      	str	r3, [sp, #108]	; 0x6c
    3954:	786b      	ldrb	r3, [r5, #1]
    3956:	950a      	str	r5, [sp, #40]	; 0x28
    3958:	2b2b      	cmp	r3, #43	; 0x2b
    395a:	d003      	beq.n	3964 <_strtod_r+0x284>
    395c:	2b2d      	cmp	r3, #45	; 0x2d
    395e:	d003      	beq.n	3968 <_strtod_r+0x288>
    3960:	9211      	str	r2, [sp, #68]	; 0x44
    3962:	e008      	b.n	3976 <_strtod_r+0x296>
    3964:	9211      	str	r2, [sp, #68]	; 0x44
    3966:	e001      	b.n	396c <_strtod_r+0x28c>
    3968:	2101      	movs	r1, #1
    396a:	9111      	str	r1, [sp, #68]	; 0x44
    396c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    396e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    3970:	3302      	adds	r3, #2
    3972:	931b      	str	r3, [sp, #108]	; 0x6c
    3974:	78a3      	ldrb	r3, [r4, #2]
    3976:	1c1a      	adds	r2, r3, #0
    3978:	3a30      	subs	r2, #48	; 0x30
    397a:	2a09      	cmp	r2, #9
    397c:	d83c      	bhi.n	39f8 <_strtod_r+0x318>
    397e:	2b30      	cmp	r3, #48	; 0x30
    3980:	d104      	bne.n	398c <_strtod_r+0x2ac>
    3982:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3984:	1c5a      	adds	r2, r3, #1
    3986:	921b      	str	r2, [sp, #108]	; 0x6c
    3988:	785b      	ldrb	r3, [r3, #1]
    398a:	e7f8      	b.n	397e <_strtod_r+0x29e>
    398c:	1c1c      	adds	r4, r3, #0
    398e:	3c31      	subs	r4, #49	; 0x31
    3990:	2200      	movs	r2, #0
    3992:	2c08      	cmp	r4, #8
    3994:	d833      	bhi.n	39fe <_strtod_r+0x31e>
    3996:	1c1d      	adds	r5, r3, #0
    3998:	991b      	ldr	r1, [sp, #108]	; 0x6c
    399a:	3d30      	subs	r5, #48	; 0x30
    399c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    399e:	1c5a      	adds	r2, r3, #1
    39a0:	921b      	str	r2, [sp, #108]	; 0x6c
    39a2:	785b      	ldrb	r3, [r3, #1]
    39a4:	1c1c      	adds	r4, r3, #0
    39a6:	3c30      	subs	r4, #48	; 0x30
    39a8:	2c09      	cmp	r4, #9
    39aa:	d804      	bhi.n	39b6 <_strtod_r+0x2d6>
    39ac:	220a      	movs	r2, #10
    39ae:	4355      	muls	r5, r2
    39b0:	18ed      	adds	r5, r5, r3
    39b2:	3d30      	subs	r5, #48	; 0x30
    39b4:	e7f2      	b.n	399c <_strtod_r+0x2bc>
    39b6:	1a52      	subs	r2, r2, r1
    39b8:	920f      	str	r2, [sp, #60]	; 0x3c
    39ba:	4c0e      	ldr	r4, [pc, #56]	; (39f4 <_strtod_r+0x314>)
    39bc:	990f      	ldr	r1, [sp, #60]	; 0x3c
    39be:	1c22      	adds	r2, r4, #0
    39c0:	2908      	cmp	r1, #8
    39c2:	dc03      	bgt.n	39cc <_strtod_r+0x2ec>
    39c4:	1e2a      	subs	r2, r5, #0
    39c6:	42a2      	cmp	r2, r4
    39c8:	dd00      	ble.n	39cc <_strtod_r+0x2ec>
    39ca:	1c22      	adds	r2, r4, #0
    39cc:	9c11      	ldr	r4, [sp, #68]	; 0x44
    39ce:	2c00      	cmp	r4, #0
    39d0:	d015      	beq.n	39fe <_strtod_r+0x31e>
    39d2:	4252      	negs	r2, r2
    39d4:	e013      	b.n	39fe <_strtod_r+0x31e>
    39d6:	46c0      	nop			; (mov r8, r8)
	...
    39e0:	00009aa0 	.word	0x00009aa0
    39e4:	00000433 	.word	0x00000433
    39e8:	ffefffff 	.word	0xffefffff
    39ec:	7ff00000 	.word	0x7ff00000
    39f0:	7fffffff 	.word	0x7fffffff
    39f4:	00004e1f 	.word	0x00004e1f
    39f8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    39fa:	2200      	movs	r2, #0
    39fc:	951b      	str	r5, [sp, #108]	; 0x6c
    39fe:	9c07      	ldr	r4, [sp, #28]
    3a00:	2c00      	cmp	r4, #0
    3a02:	d148      	bne.n	3a96 <_strtod_r+0x3b6>
    3a04:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    3a06:	4328      	orrs	r0, r5
    3a08:	d001      	beq.n	3a0e <_strtod_r+0x32e>
    3a0a:	f000 fc5f 	bl	42cc <_strtod_r+0xbec>
    3a0e:	980c      	ldr	r0, [sp, #48]	; 0x30
    3a10:	2800      	cmp	r0, #0
    3a12:	d13a      	bne.n	3a8a <_strtod_r+0x3aa>
    3a14:	2b4e      	cmp	r3, #78	; 0x4e
    3a16:	d01c      	beq.n	3a52 <_strtod_r+0x372>
    3a18:	dc02      	bgt.n	3a20 <_strtod_r+0x340>
    3a1a:	2b49      	cmp	r3, #73	; 0x49
    3a1c:	d005      	beq.n	3a2a <_strtod_r+0x34a>
    3a1e:	e034      	b.n	3a8a <_strtod_r+0x3aa>
    3a20:	2b69      	cmp	r3, #105	; 0x69
    3a22:	d002      	beq.n	3a2a <_strtod_r+0x34a>
    3a24:	2b6e      	cmp	r3, #110	; 0x6e
    3a26:	d014      	beq.n	3a52 <_strtod_r+0x372>
    3a28:	e02f      	b.n	3a8a <_strtod_r+0x3aa>
    3a2a:	a81b      	add	r0, sp, #108	; 0x6c
    3a2c:	49a8      	ldr	r1, [pc, #672]	; (3cd0 <_strtod_r+0x5f0>)
    3a2e:	f7ff fe2c 	bl	368a <match>
    3a32:	2800      	cmp	r0, #0
    3a34:	d029      	beq.n	3a8a <_strtod_r+0x3aa>
    3a36:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3a38:	a81b      	add	r0, sp, #108	; 0x6c
    3a3a:	3b01      	subs	r3, #1
    3a3c:	49a5      	ldr	r1, [pc, #660]	; (3cd4 <_strtod_r+0x5f4>)
    3a3e:	931b      	str	r3, [sp, #108]	; 0x6c
    3a40:	f7ff fe23 	bl	368a <match>
    3a44:	2800      	cmp	r0, #0
    3a46:	d102      	bne.n	3a4e <_strtod_r+0x36e>
    3a48:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3a4a:	3301      	adds	r3, #1
    3a4c:	931b      	str	r3, [sp, #108]	; 0x6c
    3a4e:	4fa2      	ldr	r7, [pc, #648]	; (3cd8 <_strtod_r+0x5f8>)
    3a50:	e018      	b.n	3a84 <_strtod_r+0x3a4>
    3a52:	a81b      	add	r0, sp, #108	; 0x6c
    3a54:	49a1      	ldr	r1, [pc, #644]	; (3cdc <_strtod_r+0x5fc>)
    3a56:	f7ff fe18 	bl	368a <match>
    3a5a:	2800      	cmp	r0, #0
    3a5c:	d015      	beq.n	3a8a <_strtod_r+0x3aa>
    3a5e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    3a60:	780b      	ldrb	r3, [r1, #0]
    3a62:	2b28      	cmp	r3, #40	; 0x28
    3a64:	d10d      	bne.n	3a82 <_strtod_r+0x3a2>
    3a66:	a81b      	add	r0, sp, #108	; 0x6c
    3a68:	499d      	ldr	r1, [pc, #628]	; (3ce0 <_strtod_r+0x600>)
    3a6a:	aa1e      	add	r2, sp, #120	; 0x78
    3a6c:	f002 ff01 	bl	6872 <__hexnan>
    3a70:	2805      	cmp	r0, #5
    3a72:	d106      	bne.n	3a82 <_strtod_r+0x3a2>
    3a74:	4a98      	ldr	r2, [pc, #608]	; (3cd8 <_strtod_r+0x5f8>)
    3a76:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    3a78:	1c17      	adds	r7, r2, #0
    3a7a:	431f      	orrs	r7, r3
    3a7c:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    3a7e:	f000 fc25 	bl	42cc <_strtod_r+0xbec>
    3a82:	4f98      	ldr	r7, [pc, #608]	; (3ce4 <_strtod_r+0x604>)
    3a84:	2600      	movs	r6, #0
    3a86:	f000 fc21 	bl	42cc <_strtod_r+0xbec>
    3a8a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    3a8c:	941b      	str	r4, [sp, #108]	; 0x6c
    3a8e:	2500      	movs	r5, #0
    3a90:	9516      	str	r5, [sp, #88]	; 0x58
    3a92:	f000 fc1b 	bl	42cc <_strtod_r+0xbec>
    3a96:	4664      	mov	r4, ip
    3a98:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3a9a:	1b14      	subs	r4, r2, r4
    3a9c:	940a      	str	r4, [sp, #40]	; 0x28
    3a9e:	2d00      	cmp	r5, #0
    3aa0:	d101      	bne.n	3aa6 <_strtod_r+0x3c6>
    3aa2:	9c07      	ldr	r4, [sp, #28]
    3aa4:	9409      	str	r4, [sp, #36]	; 0x24
    3aa6:	9c07      	ldr	r4, [sp, #28]
    3aa8:	2c10      	cmp	r4, #16
    3aaa:	dd00      	ble.n	3aae <_strtod_r+0x3ce>
    3aac:	2410      	movs	r4, #16
    3aae:	980e      	ldr	r0, [sp, #56]	; 0x38
    3ab0:	f005 fcb4 	bl	941c <__aeabi_ui2d>
    3ab4:	1c06      	adds	r6, r0, #0
    3ab6:	1c0f      	adds	r7, r1, #0
    3ab8:	2c09      	cmp	r4, #9
    3aba:	dd15      	ble.n	3ae8 <_strtod_r+0x408>
    3abc:	1c23      	adds	r3, r4, #0
    3abe:	4a8a      	ldr	r2, [pc, #552]	; (3ce8 <_strtod_r+0x608>)
    3ac0:	3b09      	subs	r3, #9
    3ac2:	00db      	lsls	r3, r3, #3
    3ac4:	18d3      	adds	r3, r2, r3
    3ac6:	681a      	ldr	r2, [r3, #0]
    3ac8:	685b      	ldr	r3, [r3, #4]
    3aca:	f004 fe71 	bl	87b0 <__aeabi_dmul>
    3ace:	1c06      	adds	r6, r0, #0
    3ad0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3ad2:	1c0f      	adds	r7, r1, #0
    3ad4:	f005 fca2 	bl	941c <__aeabi_ui2d>
    3ad8:	1c02      	adds	r2, r0, #0
    3ada:	1c0b      	adds	r3, r1, #0
    3adc:	1c30      	adds	r0, r6, #0
    3ade:	1c39      	adds	r1, r7, #0
    3ae0:	f003 feda 	bl	7898 <__aeabi_dadd>
    3ae4:	1c06      	adds	r6, r0, #0
    3ae6:	1c0f      	adds	r7, r1, #0
    3ae8:	9d07      	ldr	r5, [sp, #28]
    3aea:	2d0f      	cmp	r5, #15
    3aec:	dc3a      	bgt.n	3b64 <_strtod_r+0x484>
    3aee:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3af0:	2d00      	cmp	r5, #0
    3af2:	d101      	bne.n	3af8 <_strtod_r+0x418>
    3af4:	f000 fbea 	bl	42cc <_strtod_r+0xbec>
    3af8:	dd26      	ble.n	3b48 <_strtod_r+0x468>
    3afa:	2d16      	cmp	r5, #22
    3afc:	dc07      	bgt.n	3b0e <_strtod_r+0x42e>
    3afe:	4b7a      	ldr	r3, [pc, #488]	; (3ce8 <_strtod_r+0x608>)
    3b00:	00ea      	lsls	r2, r5, #3
    3b02:	189a      	adds	r2, r3, r2
    3b04:	6810      	ldr	r0, [r2, #0]
    3b06:	6851      	ldr	r1, [r2, #4]
    3b08:	1c3b      	adds	r3, r7, #0
    3b0a:	1c32      	adds	r2, r6, #0
    3b0c:	e017      	b.n	3b3e <_strtod_r+0x45e>
    3b0e:	9d07      	ldr	r5, [sp, #28]
    3b10:	2325      	movs	r3, #37	; 0x25
    3b12:	1b5b      	subs	r3, r3, r5
    3b14:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3b16:	429d      	cmp	r5, r3
    3b18:	dc24      	bgt.n	3b64 <_strtod_r+0x484>
    3b1a:	9c07      	ldr	r4, [sp, #28]
    3b1c:	220f      	movs	r2, #15
    3b1e:	1b15      	subs	r5, r2, r4
    3b20:	4c71      	ldr	r4, [pc, #452]	; (3ce8 <_strtod_r+0x608>)
    3b22:	00eb      	lsls	r3, r5, #3
    3b24:	18e3      	adds	r3, r4, r3
    3b26:	6818      	ldr	r0, [r3, #0]
    3b28:	6859      	ldr	r1, [r3, #4]
    3b2a:	1c32      	adds	r2, r6, #0
    3b2c:	1c3b      	adds	r3, r7, #0
    3b2e:	f004 fe3f 	bl	87b0 <__aeabi_dmul>
    3b32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3b34:	1b57      	subs	r7, r2, r5
    3b36:	00ff      	lsls	r7, r7, #3
    3b38:	19e4      	adds	r4, r4, r7
    3b3a:	6822      	ldr	r2, [r4, #0]
    3b3c:	6863      	ldr	r3, [r4, #4]
    3b3e:	f004 fe37 	bl	87b0 <__aeabi_dmul>
    3b42:	1c06      	adds	r6, r0, #0
    3b44:	1c0f      	adds	r7, r1, #0
    3b46:	e3c1      	b.n	42cc <_strtod_r+0xbec>
    3b48:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3b4a:	3516      	adds	r5, #22
    3b4c:	db0a      	blt.n	3b64 <_strtod_r+0x484>
    3b4e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    3b50:	4b65      	ldr	r3, [pc, #404]	; (3ce8 <_strtod_r+0x608>)
    3b52:	00e2      	lsls	r2, r4, #3
    3b54:	1a9a      	subs	r2, r3, r2
    3b56:	1c30      	adds	r0, r6, #0
    3b58:	1c39      	adds	r1, r7, #0
    3b5a:	6853      	ldr	r3, [r2, #4]
    3b5c:	6812      	ldr	r2, [r2, #0]
    3b5e:	f004 f9bd 	bl	7edc <__aeabi_ddiv>
    3b62:	e7ee      	b.n	3b42 <_strtod_r+0x462>
    3b64:	9d07      	ldr	r5, [sp, #28]
    3b66:	1b2c      	subs	r4, r5, r4
    3b68:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3b6a:	192c      	adds	r4, r5, r4
    3b6c:	2c00      	cmp	r4, #0
    3b6e:	dd56      	ble.n	3c1e <_strtod_r+0x53e>
    3b70:	230f      	movs	r3, #15
    3b72:	4023      	ands	r3, r4
    3b74:	d00a      	beq.n	3b8c <_strtod_r+0x4ac>
    3b76:	4a5c      	ldr	r2, [pc, #368]	; (3ce8 <_strtod_r+0x608>)
    3b78:	00db      	lsls	r3, r3, #3
    3b7a:	18d3      	adds	r3, r2, r3
    3b7c:	6818      	ldr	r0, [r3, #0]
    3b7e:	6859      	ldr	r1, [r3, #4]
    3b80:	1c32      	adds	r2, r6, #0
    3b82:	1c3b      	adds	r3, r7, #0
    3b84:	f004 fe14 	bl	87b0 <__aeabi_dmul>
    3b88:	1c06      	adds	r6, r0, #0
    3b8a:	1c0f      	adds	r7, r1, #0
    3b8c:	230f      	movs	r3, #15
    3b8e:	439c      	bics	r4, r3
    3b90:	d100      	bne.n	3b94 <_strtod_r+0x4b4>
    3b92:	e0b7      	b.n	3d04 <_strtod_r+0x624>
    3b94:	239a      	movs	r3, #154	; 0x9a
    3b96:	005b      	lsls	r3, r3, #1
    3b98:	429c      	cmp	r4, r3
    3b9a:	dd0e      	ble.n	3bba <_strtod_r+0x4da>
    3b9c:	2400      	movs	r4, #0
    3b9e:	9407      	str	r4, [sp, #28]
    3ba0:	9409      	str	r4, [sp, #36]	; 0x24
    3ba2:	9410      	str	r4, [sp, #64]	; 0x40
    3ba4:	940e      	str	r4, [sp, #56]	; 0x38
    3ba6:	9d08      	ldr	r5, [sp, #32]
    3ba8:	9c10      	ldr	r4, [sp, #64]	; 0x40
    3baa:	2322      	movs	r3, #34	; 0x22
    3bac:	2600      	movs	r6, #0
    3bae:	602b      	str	r3, [r5, #0]
    3bb0:	4f49      	ldr	r7, [pc, #292]	; (3cd8 <_strtod_r+0x5f8>)
    3bb2:	42b4      	cmp	r4, r6
    3bb4:	d000      	beq.n	3bb8 <_strtod_r+0x4d8>
    3bb6:	e375      	b.n	42a4 <_strtod_r+0xbc4>
    3bb8:	e388      	b.n	42cc <_strtod_r+0xbec>
    3bba:	1124      	asrs	r4, r4, #4
    3bbc:	1c30      	adds	r0, r6, #0
    3bbe:	1c39      	adds	r1, r7, #0
    3bc0:	2500      	movs	r5, #0
    3bc2:	2c01      	cmp	r4, #1
    3bc4:	dd0b      	ble.n	3bde <_strtod_r+0x4fe>
    3bc6:	07e2      	lsls	r2, r4, #31
    3bc8:	d506      	bpl.n	3bd8 <_strtod_r+0x4f8>
    3bca:	4b48      	ldr	r3, [pc, #288]	; (3cec <_strtod_r+0x60c>)
    3bcc:	00ea      	lsls	r2, r5, #3
    3bce:	18d3      	adds	r3, r2, r3
    3bd0:	681a      	ldr	r2, [r3, #0]
    3bd2:	685b      	ldr	r3, [r3, #4]
    3bd4:	f004 fdec 	bl	87b0 <__aeabi_dmul>
    3bd8:	3501      	adds	r5, #1
    3bda:	1064      	asrs	r4, r4, #1
    3bdc:	e7f1      	b.n	3bc2 <_strtod_r+0x4e2>
    3bde:	4b44      	ldr	r3, [pc, #272]	; (3cf0 <_strtod_r+0x610>)
    3be0:	00ed      	lsls	r5, r5, #3
    3be2:	18cf      	adds	r7, r1, r3
    3be4:	4b41      	ldr	r3, [pc, #260]	; (3cec <_strtod_r+0x60c>)
    3be6:	1c06      	adds	r6, r0, #0
    3be8:	195d      	adds	r5, r3, r5
    3bea:	1c32      	adds	r2, r6, #0
    3bec:	1c3b      	adds	r3, r7, #0
    3bee:	6828      	ldr	r0, [r5, #0]
    3bf0:	6869      	ldr	r1, [r5, #4]
    3bf2:	f004 fddd 	bl	87b0 <__aeabi_dmul>
    3bf6:	4b38      	ldr	r3, [pc, #224]	; (3cd8 <_strtod_r+0x5f8>)
    3bf8:	1c0f      	adds	r7, r1, #0
    3bfa:	400b      	ands	r3, r1
    3bfc:	493d      	ldr	r1, [pc, #244]	; (3cf4 <_strtod_r+0x614>)
    3bfe:	1c06      	adds	r6, r0, #0
    3c00:	428b      	cmp	r3, r1
    3c02:	d8cb      	bhi.n	3b9c <_strtod_r+0x4bc>
    3c04:	493c      	ldr	r1, [pc, #240]	; (3cf8 <_strtod_r+0x618>)
    3c06:	428b      	cmp	r3, r1
    3c08:	d903      	bls.n	3c12 <_strtod_r+0x532>
    3c0a:	2301      	movs	r3, #1
    3c0c:	4f3b      	ldr	r7, [pc, #236]	; (3cfc <_strtod_r+0x61c>)
    3c0e:	425e      	negs	r6, r3
    3c10:	e002      	b.n	3c18 <_strtod_r+0x538>
    3c12:	25d4      	movs	r5, #212	; 0xd4
    3c14:	04ad      	lsls	r5, r5, #18
    3c16:	197f      	adds	r7, r7, r5
    3c18:	2400      	movs	r4, #0
    3c1a:	940b      	str	r4, [sp, #44]	; 0x2c
    3c1c:	e074      	b.n	3d08 <_strtod_r+0x628>
    3c1e:	2c00      	cmp	r4, #0
    3c20:	d070      	beq.n	3d04 <_strtod_r+0x624>
    3c22:	4264      	negs	r4, r4
    3c24:	230f      	movs	r3, #15
    3c26:	4023      	ands	r3, r4
    3c28:	d00a      	beq.n	3c40 <_strtod_r+0x560>
    3c2a:	4a2f      	ldr	r2, [pc, #188]	; (3ce8 <_strtod_r+0x608>)
    3c2c:	00db      	lsls	r3, r3, #3
    3c2e:	18d3      	adds	r3, r2, r3
    3c30:	1c30      	adds	r0, r6, #0
    3c32:	1c39      	adds	r1, r7, #0
    3c34:	681a      	ldr	r2, [r3, #0]
    3c36:	685b      	ldr	r3, [r3, #4]
    3c38:	f004 f950 	bl	7edc <__aeabi_ddiv>
    3c3c:	1c06      	adds	r6, r0, #0
    3c3e:	1c0f      	adds	r7, r1, #0
    3c40:	1124      	asrs	r4, r4, #4
    3c42:	d05f      	beq.n	3d04 <_strtod_r+0x624>
    3c44:	2c1f      	cmp	r4, #31
    3c46:	dd05      	ble.n	3c54 <_strtod_r+0x574>
    3c48:	2500      	movs	r5, #0
    3c4a:	9507      	str	r5, [sp, #28]
    3c4c:	9509      	str	r5, [sp, #36]	; 0x24
    3c4e:	9510      	str	r5, [sp, #64]	; 0x40
    3c50:	950e      	str	r5, [sp, #56]	; 0x38
    3c52:	e121      	b.n	3e98 <_strtod_r+0x7b8>
    3c54:	06e3      	lsls	r3, r4, #27
    3c56:	256a      	movs	r5, #106	; 0x6a
    3c58:	17db      	asrs	r3, r3, #31
    3c5a:	401d      	ands	r5, r3
    3c5c:	950b      	str	r5, [sp, #44]	; 0x2c
    3c5e:	4d28      	ldr	r5, [pc, #160]	; (3d00 <_strtod_r+0x620>)
    3c60:	1c30      	adds	r0, r6, #0
    3c62:	1c39      	adds	r1, r7, #0
    3c64:	2c00      	cmp	r4, #0
    3c66:	dd08      	ble.n	3c7a <_strtod_r+0x59a>
    3c68:	07e2      	lsls	r2, r4, #31
    3c6a:	d503      	bpl.n	3c74 <_strtod_r+0x594>
    3c6c:	682a      	ldr	r2, [r5, #0]
    3c6e:	686b      	ldr	r3, [r5, #4]
    3c70:	f004 fd9e 	bl	87b0 <__aeabi_dmul>
    3c74:	1064      	asrs	r4, r4, #1
    3c76:	3508      	adds	r5, #8
    3c78:	e7f4      	b.n	3c64 <_strtod_r+0x584>
    3c7a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3c7c:	1c06      	adds	r6, r0, #0
    3c7e:	1c0f      	adds	r7, r1, #0
    3c80:	2c00      	cmp	r4, #0
    3c82:	d017      	beq.n	3cb4 <_strtod_r+0x5d4>
    3c84:	004b      	lsls	r3, r1, #1
    3c86:	0d5b      	lsrs	r3, r3, #21
    3c88:	216b      	movs	r1, #107	; 0x6b
    3c8a:	1acb      	subs	r3, r1, r3
    3c8c:	2b00      	cmp	r3, #0
    3c8e:	dd11      	ble.n	3cb4 <_strtod_r+0x5d4>
    3c90:	2b1f      	cmp	r3, #31
    3c92:	dd0b      	ble.n	3cac <_strtod_r+0x5cc>
    3c94:	2600      	movs	r6, #0
    3c96:	2b34      	cmp	r3, #52	; 0x34
    3c98:	dd02      	ble.n	3ca0 <_strtod_r+0x5c0>
    3c9a:	23dc      	movs	r3, #220	; 0xdc
    3c9c:	049f      	lsls	r7, r3, #18
    3c9e:	e009      	b.n	3cb4 <_strtod_r+0x5d4>
    3ca0:	2101      	movs	r1, #1
    3ca2:	3b20      	subs	r3, #32
    3ca4:	4249      	negs	r1, r1
    3ca6:	4099      	lsls	r1, r3
    3ca8:	400f      	ands	r7, r1
    3caa:	e003      	b.n	3cb4 <_strtod_r+0x5d4>
    3cac:	2201      	movs	r2, #1
    3cae:	4252      	negs	r2, r2
    3cb0:	409a      	lsls	r2, r3
    3cb2:	4016      	ands	r6, r2
    3cb4:	1c30      	adds	r0, r6, #0
    3cb6:	1c39      	adds	r1, r7, #0
    3cb8:	4b04      	ldr	r3, [pc, #16]	; (3ccc <_strtod_r+0x5ec>)
    3cba:	4a03      	ldr	r2, [pc, #12]	; (3cc8 <_strtod_r+0x5e8>)
    3cbc:	f003 fd7c 	bl	77b8 <__aeabi_dcmpeq>
    3cc0:	2800      	cmp	r0, #0
    3cc2:	d1c1      	bne.n	3c48 <_strtod_r+0x568>
    3cc4:	e020      	b.n	3d08 <_strtod_r+0x628>
    3cc6:	46c0      	nop			; (mov r8, r8)
	...
    3cd0:	00009ade 	.word	0x00009ade
    3cd4:	00009c11 	.word	0x00009c11
    3cd8:	7ff00000 	.word	0x7ff00000
    3cdc:	00009ae6 	.word	0x00009ae6
    3ce0:	00009ab4 	.word	0x00009ab4
    3ce4:	fff80000 	.word	0xfff80000
    3ce8:	00009c88 	.word	0x00009c88
    3cec:	00009d50 	.word	0x00009d50
    3cf0:	fcb00000 	.word	0xfcb00000
    3cf4:	7ca00000 	.word	0x7ca00000
    3cf8:	7c900000 	.word	0x7c900000
    3cfc:	7fefffff 	.word	0x7fefffff
    3d00:	00009a78 	.word	0x00009a78
    3d04:	2500      	movs	r5, #0
    3d06:	950b      	str	r5, [sp, #44]	; 0x2c
    3d08:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    3d0a:	9808      	ldr	r0, [sp, #32]
    3d0c:	9400      	str	r4, [sp, #0]
    3d0e:	9910      	ldr	r1, [sp, #64]	; 0x40
    3d10:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3d12:	9b07      	ldr	r3, [sp, #28]
    3d14:	f002 ff57 	bl	6bc6 <__s2b>
    3d18:	9010      	str	r0, [sp, #64]	; 0x40
    3d1a:	2800      	cmp	r0, #0
    3d1c:	d100      	bne.n	3d20 <_strtod_r+0x640>
    3d1e:	e73d      	b.n	3b9c <_strtod_r+0x4bc>
    3d20:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3d22:	2400      	movs	r4, #0
    3d24:	426b      	negs	r3, r5
    3d26:	17ea      	asrs	r2, r5, #31
    3d28:	4013      	ands	r3, r2
    3d2a:	9317      	str	r3, [sp, #92]	; 0x5c
    3d2c:	9407      	str	r4, [sp, #28]
    3d2e:	9409      	str	r4, [sp, #36]	; 0x24
    3d30:	9d10      	ldr	r5, [sp, #64]	; 0x40
    3d32:	9808      	ldr	r0, [sp, #32]
    3d34:	686d      	ldr	r5, [r5, #4]
    3d36:	1c29      	adds	r1, r5, #0
    3d38:	9506      	str	r5, [sp, #24]
    3d3a:	f002 feb5 	bl	6aa8 <_Balloc>
    3d3e:	900e      	str	r0, [sp, #56]	; 0x38
    3d40:	2800      	cmp	r0, #0
    3d42:	d100      	bne.n	3d46 <_strtod_r+0x666>
    3d44:	e72f      	b.n	3ba6 <_strtod_r+0x4c6>
    3d46:	9810      	ldr	r0, [sp, #64]	; 0x40
    3d48:	9910      	ldr	r1, [sp, #64]	; 0x40
    3d4a:	6900      	ldr	r0, [r0, #16]
    3d4c:	310c      	adds	r1, #12
    3d4e:	1c02      	adds	r2, r0, #0
    3d50:	980e      	ldr	r0, [sp, #56]	; 0x38
    3d52:	3202      	adds	r2, #2
    3d54:	0092      	lsls	r2, r2, #2
    3d56:	300c      	adds	r0, #12
    3d58:	f7ff fb80 	bl	345c <memcpy>
    3d5c:	ab1d      	add	r3, sp, #116	; 0x74
    3d5e:	9300      	str	r3, [sp, #0]
    3d60:	ab1e      	add	r3, sp, #120	; 0x78
    3d62:	9301      	str	r3, [sp, #4]
    3d64:	9808      	ldr	r0, [sp, #32]
    3d66:	1c32      	adds	r2, r6, #0
    3d68:	1c3b      	adds	r3, r7, #0
    3d6a:	9612      	str	r6, [sp, #72]	; 0x48
    3d6c:	9713      	str	r7, [sp, #76]	; 0x4c
    3d6e:	f003 f9e5 	bl	713c <__d2b>
    3d72:	901c      	str	r0, [sp, #112]	; 0x70
    3d74:	2800      	cmp	r0, #0
    3d76:	d100      	bne.n	3d7a <_strtod_r+0x69a>
    3d78:	e715      	b.n	3ba6 <_strtod_r+0x4c6>
    3d7a:	9808      	ldr	r0, [sp, #32]
    3d7c:	2101      	movs	r1, #1
    3d7e:	f002 ffab 	bl	6cd8 <__i2b>
    3d82:	9009      	str	r0, [sp, #36]	; 0x24
    3d84:	2800      	cmp	r0, #0
    3d86:	d100      	bne.n	3d8a <_strtod_r+0x6aa>
    3d88:	e70d      	b.n	3ba6 <_strtod_r+0x4c6>
    3d8a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3d8c:	2400      	movs	r4, #0
    3d8e:	940d      	str	r4, [sp, #52]	; 0x34
    3d90:	42ac      	cmp	r4, r5
    3d92:	da00      	bge.n	3d96 <_strtod_r+0x6b6>
    3d94:	950d      	str	r5, [sp, #52]	; 0x34
    3d96:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    3d98:	2b00      	cmp	r3, #0
    3d9a:	da00      	bge.n	3d9e <_strtod_r+0x6be>
    3d9c:	e086      	b.n	3eac <_strtod_r+0x7cc>
    3d9e:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    3da0:	990d      	ldr	r1, [sp, #52]	; 0x34
    3da2:	18ec      	adds	r4, r5, r3
    3da4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3da6:	981e      	ldr	r0, [sp, #120]	; 0x78
    3da8:	1b5b      	subs	r3, r3, r5
    3daa:	2536      	movs	r5, #54	; 0x36
    3dac:	181a      	adds	r2, r3, r0
    3dae:	1a2d      	subs	r5, r5, r0
    3db0:	48c7      	ldr	r0, [pc, #796]	; (40d0 <_strtod_r+0x9f0>)
    3db2:	2301      	movs	r3, #1
    3db4:	4282      	cmp	r2, r0
    3db6:	db00      	blt.n	3dba <_strtod_r+0x6da>
    3db8:	e082      	b.n	3ec0 <_strtod_r+0x7e0>
    3dba:	1a80      	subs	r0, r0, r2
    3dbc:	1a2d      	subs	r5, r5, r0
    3dbe:	281f      	cmp	r0, #31
    3dc0:	dc78      	bgt.n	3eb4 <_strtod_r+0x7d4>
    3dc2:	4083      	lsls	r3, r0
    3dc4:	2000      	movs	r0, #0
    3dc6:	9318      	str	r3, [sp, #96]	; 0x60
    3dc8:	9011      	str	r0, [sp, #68]	; 0x44
    3dca:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3dcc:	1963      	adds	r3, r4, r5
    3dce:	194d      	adds	r5, r1, r5
    3dd0:	930c      	str	r3, [sp, #48]	; 0x30
    3dd2:	182d      	adds	r5, r5, r0
    3dd4:	42a3      	cmp	r3, r4
    3dd6:	dd00      	ble.n	3dda <_strtod_r+0x6fa>
    3dd8:	1c23      	adds	r3, r4, #0
    3dda:	42ab      	cmp	r3, r5
    3ddc:	dd00      	ble.n	3de0 <_strtod_r+0x700>
    3dde:	1c2b      	adds	r3, r5, #0
    3de0:	2b00      	cmp	r3, #0
    3de2:	dd04      	ble.n	3dee <_strtod_r+0x70e>
    3de4:	990c      	ldr	r1, [sp, #48]	; 0x30
    3de6:	1aed      	subs	r5, r5, r3
    3de8:	1ac9      	subs	r1, r1, r3
    3dea:	910c      	str	r1, [sp, #48]	; 0x30
    3dec:	1ae4      	subs	r4, r4, r3
    3dee:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    3df0:	2a00      	cmp	r2, #0
    3df2:	d169      	bne.n	3ec8 <_strtod_r+0x7e8>
    3df4:	980c      	ldr	r0, [sp, #48]	; 0x30
    3df6:	2800      	cmp	r0, #0
    3df8:	dc7e      	bgt.n	3ef8 <_strtod_r+0x818>
    3dfa:	990d      	ldr	r1, [sp, #52]	; 0x34
    3dfc:	2900      	cmp	r1, #0
    3dfe:	d000      	beq.n	3e02 <_strtod_r+0x722>
    3e00:	e084      	b.n	3f0c <_strtod_r+0x82c>
    3e02:	2d00      	cmp	r5, #0
    3e04:	dd00      	ble.n	3e08 <_strtod_r+0x728>
    3e06:	e08b      	b.n	3f20 <_strtod_r+0x840>
    3e08:	2c00      	cmp	r4, #0
    3e0a:	dd00      	ble.n	3e0e <_strtod_r+0x72e>
    3e0c:	e092      	b.n	3f34 <_strtod_r+0x854>
    3e0e:	9808      	ldr	r0, [sp, #32]
    3e10:	991c      	ldr	r1, [sp, #112]	; 0x70
    3e12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3e14:	f003 f8b7 	bl	6f86 <__mdiff>
    3e18:	9007      	str	r0, [sp, #28]
    3e1a:	2800      	cmp	r0, #0
    3e1c:	d100      	bne.n	3e20 <_strtod_r+0x740>
    3e1e:	e6c2      	b.n	3ba6 <_strtod_r+0x4c6>
    3e20:	68c4      	ldr	r4, [r0, #12]
    3e22:	2500      	movs	r5, #0
    3e24:	60c5      	str	r5, [r0, #12]
    3e26:	9909      	ldr	r1, [sp, #36]	; 0x24
    3e28:	940f      	str	r4, [sp, #60]	; 0x3c
    3e2a:	f003 f891 	bl	6f50 <__mcmp>
    3e2e:	42a8      	cmp	r0, r5
    3e30:	db00      	blt.n	3e34 <_strtod_r+0x754>
    3e32:	e08e      	b.n	3f52 <_strtod_r+0x872>
    3e34:	42ac      	cmp	r4, r5
    3e36:	d000      	beq.n	3e3a <_strtod_r+0x75a>
    3e38:	e21f      	b.n	427a <_strtod_r+0xb9a>
    3e3a:	42ae      	cmp	r6, r5
    3e3c:	d000      	beq.n	3e40 <_strtod_r+0x760>
    3e3e:	e21c      	b.n	427a <_strtod_r+0xb9a>
    3e40:	033b      	lsls	r3, r7, #12
    3e42:	42ab      	cmp	r3, r5
    3e44:	d000      	beq.n	3e48 <_strtod_r+0x768>
    3e46:	e218      	b.n	427a <_strtod_r+0xb9a>
    3e48:	4aa2      	ldr	r2, [pc, #648]	; (40d4 <_strtod_r+0x9f4>)
    3e4a:	23d6      	movs	r3, #214	; 0xd6
    3e4c:	403a      	ands	r2, r7
    3e4e:	04db      	lsls	r3, r3, #19
    3e50:	429a      	cmp	r2, r3
    3e52:	d800      	bhi.n	3e56 <_strtod_r+0x776>
    3e54:	e211      	b.n	427a <_strtod_r+0xb9a>
    3e56:	9807      	ldr	r0, [sp, #28]
    3e58:	6940      	ldr	r0, [r0, #20]
    3e5a:	42a8      	cmp	r0, r5
    3e5c:	d074      	beq.n	3f48 <_strtod_r+0x868>
    3e5e:	9907      	ldr	r1, [sp, #28]
    3e60:	9808      	ldr	r0, [sp, #32]
    3e62:	2201      	movs	r2, #1
    3e64:	f003 f822 	bl	6eac <__lshift>
    3e68:	9909      	ldr	r1, [sp, #36]	; 0x24
    3e6a:	9007      	str	r0, [sp, #28]
    3e6c:	f003 f870 	bl	6f50 <__mcmp>
    3e70:	2800      	cmp	r0, #0
    3e72:	dc00      	bgt.n	3e76 <_strtod_r+0x796>
    3e74:	e201      	b.n	427a <_strtod_r+0xb9a>
    3e76:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3e78:	4b96      	ldr	r3, [pc, #600]	; (40d4 <_strtod_r+0x9f4>)
    3e7a:	2c00      	cmp	r4, #0
    3e7c:	d100      	bne.n	3e80 <_strtod_r+0x7a0>
    3e7e:	e099      	b.n	3fb4 <_strtod_r+0x8d4>
    3e80:	1c1a      	adds	r2, r3, #0
    3e82:	21d6      	movs	r1, #214	; 0xd6
    3e84:	403a      	ands	r2, r7
    3e86:	04c9      	lsls	r1, r1, #19
    3e88:	428a      	cmp	r2, r1
    3e8a:	d900      	bls.n	3e8e <_strtod_r+0x7ae>
    3e8c:	e092      	b.n	3fb4 <_strtod_r+0x8d4>
    3e8e:	23dc      	movs	r3, #220	; 0xdc
    3e90:	049b      	lsls	r3, r3, #18
    3e92:	429a      	cmp	r2, r3
    3e94:	d900      	bls.n	3e98 <_strtod_r+0x7b8>
    3e96:	e1f3      	b.n	4280 <_strtod_r+0xba0>
    3e98:	9d08      	ldr	r5, [sp, #32]
    3e9a:	9c10      	ldr	r4, [sp, #64]	; 0x40
    3e9c:	2322      	movs	r3, #34	; 0x22
    3e9e:	4f83      	ldr	r7, [pc, #524]	; (40ac <_strtod_r+0x9cc>)
    3ea0:	4e81      	ldr	r6, [pc, #516]	; (40a8 <_strtod_r+0x9c8>)
    3ea2:	602b      	str	r3, [r5, #0]
    3ea4:	2c00      	cmp	r4, #0
    3ea6:	d000      	beq.n	3eaa <_strtod_r+0x7ca>
    3ea8:	e1fc      	b.n	42a4 <_strtod_r+0xbc4>
    3eaa:	e20f      	b.n	42cc <_strtod_r+0xbec>
    3eac:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    3eae:	1ae1      	subs	r1, r4, r3
    3eb0:	9c17      	ldr	r4, [sp, #92]	; 0x5c
    3eb2:	e777      	b.n	3da4 <_strtod_r+0x6c4>
    3eb4:	4888      	ldr	r0, [pc, #544]	; (40d8 <_strtod_r+0x9f8>)
    3eb6:	1a82      	subs	r2, r0, r2
    3eb8:	1c18      	adds	r0, r3, #0
    3eba:	4090      	lsls	r0, r2
    3ebc:	9011      	str	r0, [sp, #68]	; 0x44
    3ebe:	e001      	b.n	3ec4 <_strtod_r+0x7e4>
    3ec0:	2200      	movs	r2, #0
    3ec2:	9211      	str	r2, [sp, #68]	; 0x44
    3ec4:	9318      	str	r3, [sp, #96]	; 0x60
    3ec6:	e780      	b.n	3dca <_strtod_r+0x6ea>
    3ec8:	9808      	ldr	r0, [sp, #32]
    3eca:	9909      	ldr	r1, [sp, #36]	; 0x24
    3ecc:	f002 ff9c 	bl	6e08 <__pow5mult>
    3ed0:	9009      	str	r0, [sp, #36]	; 0x24
    3ed2:	2800      	cmp	r0, #0
    3ed4:	d100      	bne.n	3ed8 <_strtod_r+0x7f8>
    3ed6:	e666      	b.n	3ba6 <_strtod_r+0x4c6>
    3ed8:	9808      	ldr	r0, [sp, #32]
    3eda:	9909      	ldr	r1, [sp, #36]	; 0x24
    3edc:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    3ede:	f002 ff04 	bl	6cea <__multiply>
    3ee2:	900f      	str	r0, [sp, #60]	; 0x3c
    3ee4:	2800      	cmp	r0, #0
    3ee6:	d100      	bne.n	3eea <_strtod_r+0x80a>
    3ee8:	e65d      	b.n	3ba6 <_strtod_r+0x4c6>
    3eea:	9808      	ldr	r0, [sp, #32]
    3eec:	991c      	ldr	r1, [sp, #112]	; 0x70
    3eee:	f002 fe13 	bl	6b18 <_Bfree>
    3ef2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    3ef4:	931c      	str	r3, [sp, #112]	; 0x70
    3ef6:	e77d      	b.n	3df4 <_strtod_r+0x714>
    3ef8:	9808      	ldr	r0, [sp, #32]
    3efa:	991c      	ldr	r1, [sp, #112]	; 0x70
    3efc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3efe:	f002 ffd5 	bl	6eac <__lshift>
    3f02:	901c      	str	r0, [sp, #112]	; 0x70
    3f04:	2800      	cmp	r0, #0
    3f06:	d000      	beq.n	3f0a <_strtod_r+0x82a>
    3f08:	e777      	b.n	3dfa <_strtod_r+0x71a>
    3f0a:	e64c      	b.n	3ba6 <_strtod_r+0x4c6>
    3f0c:	9808      	ldr	r0, [sp, #32]
    3f0e:	990e      	ldr	r1, [sp, #56]	; 0x38
    3f10:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    3f12:	f002 ff79 	bl	6e08 <__pow5mult>
    3f16:	900e      	str	r0, [sp, #56]	; 0x38
    3f18:	2800      	cmp	r0, #0
    3f1a:	d000      	beq.n	3f1e <_strtod_r+0x83e>
    3f1c:	e771      	b.n	3e02 <_strtod_r+0x722>
    3f1e:	e642      	b.n	3ba6 <_strtod_r+0x4c6>
    3f20:	9808      	ldr	r0, [sp, #32]
    3f22:	990e      	ldr	r1, [sp, #56]	; 0x38
    3f24:	1c2a      	adds	r2, r5, #0
    3f26:	f002 ffc1 	bl	6eac <__lshift>
    3f2a:	900e      	str	r0, [sp, #56]	; 0x38
    3f2c:	2800      	cmp	r0, #0
    3f2e:	d000      	beq.n	3f32 <_strtod_r+0x852>
    3f30:	e76a      	b.n	3e08 <_strtod_r+0x728>
    3f32:	e638      	b.n	3ba6 <_strtod_r+0x4c6>
    3f34:	9808      	ldr	r0, [sp, #32]
    3f36:	9909      	ldr	r1, [sp, #36]	; 0x24
    3f38:	1c22      	adds	r2, r4, #0
    3f3a:	f002 ffb7 	bl	6eac <__lshift>
    3f3e:	9009      	str	r0, [sp, #36]	; 0x24
    3f40:	2800      	cmp	r0, #0
    3f42:	d000      	beq.n	3f46 <_strtod_r+0x866>
    3f44:	e763      	b.n	3e0e <_strtod_r+0x72e>
    3f46:	e62e      	b.n	3ba6 <_strtod_r+0x4c6>
    3f48:	9907      	ldr	r1, [sp, #28]
    3f4a:	6909      	ldr	r1, [r1, #16]
    3f4c:	2901      	cmp	r1, #1
    3f4e:	dc86      	bgt.n	3e5e <_strtod_r+0x77e>
    3f50:	e193      	b.n	427a <_strtod_r+0xb9a>
    3f52:	2800      	cmp	r0, #0
    3f54:	d165      	bne.n	4022 <_strtod_r+0x942>
    3f56:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    3f58:	033a      	lsls	r2, r7, #12
    3f5a:	2c00      	cmp	r4, #0
    3f5c:	d025      	beq.n	3faa <_strtod_r+0x8ca>
    3f5e:	495f      	ldr	r1, [pc, #380]	; (40dc <_strtod_r+0x9fc>)
    3f60:	1c3b      	adds	r3, r7, #0
    3f62:	0b12      	lsrs	r2, r2, #12
    3f64:	428a      	cmp	r2, r1
    3f66:	d12e      	bne.n	3fc6 <_strtod_r+0x8e6>
    3f68:	2101      	movs	r1, #1
    3f6a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3f6c:	4249      	negs	r1, r1
    3f6e:	1c30      	adds	r0, r6, #0
    3f70:	1c0a      	adds	r2, r1, #0
    3f72:	2d00      	cmp	r5, #0
    3f74:	d00a      	beq.n	3f8c <_strtod_r+0x8ac>
    3f76:	4c57      	ldr	r4, [pc, #348]	; (40d4 <_strtod_r+0x9f4>)
    3f78:	25d4      	movs	r5, #212	; 0xd4
    3f7a:	403c      	ands	r4, r7
    3f7c:	04ed      	lsls	r5, r5, #19
    3f7e:	42ac      	cmp	r4, r5
    3f80:	d804      	bhi.n	3f8c <_strtod_r+0x8ac>
    3f82:	0d24      	lsrs	r4, r4, #20
    3f84:	226b      	movs	r2, #107	; 0x6b
    3f86:	1b12      	subs	r2, r2, r4
    3f88:	4091      	lsls	r1, r2
    3f8a:	1c0a      	adds	r2, r1, #0
    3f8c:	4290      	cmp	r0, r2
    3f8e:	d11a      	bne.n	3fc6 <_strtod_r+0x8e6>
    3f90:	4a53      	ldr	r2, [pc, #332]	; (40e0 <_strtod_r+0xa00>)
    3f92:	4293      	cmp	r3, r2
    3f94:	d102      	bne.n	3f9c <_strtod_r+0x8bc>
    3f96:	3001      	adds	r0, #1
    3f98:	d100      	bne.n	3f9c <_strtod_r+0x8bc>
    3f9a:	e604      	b.n	3ba6 <_strtod_r+0x4c6>
    3f9c:	4a4d      	ldr	r2, [pc, #308]	; (40d4 <_strtod_r+0x9f4>)
    3f9e:	2080      	movs	r0, #128	; 0x80
    3fa0:	4013      	ands	r3, r2
    3fa2:	0340      	lsls	r0, r0, #13
    3fa4:	181f      	adds	r7, r3, r0
    3fa6:	2600      	movs	r6, #0
    3fa8:	e167      	b.n	427a <_strtod_r+0xb9a>
    3faa:	2a00      	cmp	r2, #0
    3fac:	d10b      	bne.n	3fc6 <_strtod_r+0x8e6>
    3fae:	2e00      	cmp	r6, #0
    3fb0:	d109      	bne.n	3fc6 <_strtod_r+0x8e6>
    3fb2:	e760      	b.n	3e76 <_strtod_r+0x796>
    3fb4:	4d4b      	ldr	r5, [pc, #300]	; (40e4 <_strtod_r+0xa04>)
    3fb6:	4a49      	ldr	r2, [pc, #292]	; (40dc <_strtod_r+0x9fc>)
    3fb8:	403b      	ands	r3, r7
    3fba:	195b      	adds	r3, r3, r5
    3fbc:	1c17      	adds	r7, r2, #0
    3fbe:	431f      	orrs	r7, r3
    3fc0:	2301      	movs	r3, #1
    3fc2:	425e      	negs	r6, r3
    3fc4:	e159      	b.n	427a <_strtod_r+0xb9a>
    3fc6:	9c11      	ldr	r4, [sp, #68]	; 0x44
    3fc8:	2c00      	cmp	r4, #0
    3fca:	d003      	beq.n	3fd4 <_strtod_r+0x8f4>
    3fcc:	423c      	tst	r4, r7
    3fce:	d100      	bne.n	3fd2 <_strtod_r+0x8f2>
    3fd0:	e153      	b.n	427a <_strtod_r+0xb9a>
    3fd2:	e003      	b.n	3fdc <_strtod_r+0x8fc>
    3fd4:	9d18      	ldr	r5, [sp, #96]	; 0x60
    3fd6:	4235      	tst	r5, r6
    3fd8:	d100      	bne.n	3fdc <_strtod_r+0x8fc>
    3fda:	e14e      	b.n	427a <_strtod_r+0xb9a>
    3fdc:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    3fde:	1c30      	adds	r0, r6, #0
    3fe0:	1c39      	adds	r1, r7, #0
    3fe2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3fe4:	2c00      	cmp	r4, #0
    3fe6:	d00a      	beq.n	3ffe <_strtod_r+0x91e>
    3fe8:	f7ff fb64 	bl	36b4 <sulp>
    3fec:	1c02      	adds	r2, r0, #0
    3fee:	1c0b      	adds	r3, r1, #0
    3ff0:	9812      	ldr	r0, [sp, #72]	; 0x48
    3ff2:	9913      	ldr	r1, [sp, #76]	; 0x4c
    3ff4:	f003 fc50 	bl	7898 <__aeabi_dadd>
    3ff8:	1c06      	adds	r6, r0, #0
    3ffa:	1c0f      	adds	r7, r1, #0
    3ffc:	e13d      	b.n	427a <_strtod_r+0xb9a>
    3ffe:	f7ff fb59 	bl	36b4 <sulp>
    4002:	1c02      	adds	r2, r0, #0
    4004:	1c0b      	adds	r3, r1, #0
    4006:	9812      	ldr	r0, [sp, #72]	; 0x48
    4008:	9913      	ldr	r1, [sp, #76]	; 0x4c
    400a:	f004 fe61 	bl	8cd0 <__aeabi_dsub>
    400e:	4b27      	ldr	r3, [pc, #156]	; (40ac <_strtod_r+0x9cc>)
    4010:	4a25      	ldr	r2, [pc, #148]	; (40a8 <_strtod_r+0x9c8>)
    4012:	1c06      	adds	r6, r0, #0
    4014:	1c0f      	adds	r7, r1, #0
    4016:	f003 fbcf 	bl	77b8 <__aeabi_dcmpeq>
    401a:	2800      	cmp	r0, #0
    401c:	d000      	beq.n	4020 <_strtod_r+0x940>
    401e:	e73b      	b.n	3e98 <_strtod_r+0x7b8>
    4020:	e12b      	b.n	427a <_strtod_r+0xb9a>
    4022:	9807      	ldr	r0, [sp, #28]
    4024:	9909      	ldr	r1, [sp, #36]	; 0x24
    4026:	f003 f8e1 	bl	71ec <__ratio>
    402a:	4a21      	ldr	r2, [pc, #132]	; (40b0 <_strtod_r+0x9d0>)
    402c:	4b21      	ldr	r3, [pc, #132]	; (40b4 <_strtod_r+0x9d4>)
    402e:	1c04      	adds	r4, r0, #0
    4030:	1c0d      	adds	r5, r1, #0
    4032:	f003 fbd1 	bl	77d8 <__aeabi_dcmple>
    4036:	2800      	cmp	r0, #0
    4038:	d05a      	beq.n	40f0 <_strtod_r+0xa10>
    403a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    403c:	2800      	cmp	r0, #0
    403e:	d006      	beq.n	404e <_strtod_r+0x96e>
    4040:	4a29      	ldr	r2, [pc, #164]	; (40e8 <_strtod_r+0xa08>)
    4042:	2100      	movs	r1, #0
    4044:	4c1c      	ldr	r4, [pc, #112]	; (40b8 <_strtod_r+0x9d8>)
    4046:	4d1d      	ldr	r5, [pc, #116]	; (40bc <_strtod_r+0x9dc>)
    4048:	910c      	str	r1, [sp, #48]	; 0x30
    404a:	920d      	str	r2, [sp, #52]	; 0x34
    404c:	e061      	b.n	4112 <_strtod_r+0xa32>
    404e:	2e00      	cmp	r6, #0
    4050:	d102      	bne.n	4058 <_strtod_r+0x978>
    4052:	033b      	lsls	r3, r7, #12
    4054:	d105      	bne.n	4062 <_strtod_r+0x982>
    4056:	e00b      	b.n	4070 <_strtod_r+0x990>
    4058:	2e01      	cmp	r6, #1
    405a:	d102      	bne.n	4062 <_strtod_r+0x982>
    405c:	2f00      	cmp	r7, #0
    405e:	d100      	bne.n	4062 <_strtod_r+0x982>
    4060:	e71a      	b.n	3e98 <_strtod_r+0x7b8>
    4062:	4821      	ldr	r0, [pc, #132]	; (40e8 <_strtod_r+0xa08>)
    4064:	2300      	movs	r3, #0
    4066:	4c16      	ldr	r4, [pc, #88]	; (40c0 <_strtod_r+0x9e0>)
    4068:	4d16      	ldr	r5, [pc, #88]	; (40c4 <_strtod_r+0x9e4>)
    406a:	930c      	str	r3, [sp, #48]	; 0x30
    406c:	900d      	str	r0, [sp, #52]	; 0x34
    406e:	e050      	b.n	4112 <_strtod_r+0xa32>
    4070:	1c20      	adds	r0, r4, #0
    4072:	1c29      	adds	r1, r5, #0
    4074:	4a10      	ldr	r2, [pc, #64]	; (40b8 <_strtod_r+0x9d8>)
    4076:	4b11      	ldr	r3, [pc, #68]	; (40bc <_strtod_r+0x9dc>)
    4078:	f003 fba4 	bl	77c4 <__aeabi_dcmplt>
    407c:	2800      	cmp	r0, #0
    407e:	d108      	bne.n	4092 <_strtod_r+0x9b2>
    4080:	1c20      	adds	r0, r4, #0
    4082:	1c29      	adds	r1, r5, #0
    4084:	4a10      	ldr	r2, [pc, #64]	; (40c8 <_strtod_r+0x9e8>)
    4086:	4b11      	ldr	r3, [pc, #68]	; (40cc <_strtod_r+0x9ec>)
    4088:	f004 fb92 	bl	87b0 <__aeabi_dmul>
    408c:	900c      	str	r0, [sp, #48]	; 0x30
    408e:	910d      	str	r1, [sp, #52]	; 0x34
    4090:	e003      	b.n	409a <_strtod_r+0x9ba>
    4092:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    4094:	4d15      	ldr	r5, [pc, #84]	; (40ec <_strtod_r+0xa0c>)
    4096:	940c      	str	r4, [sp, #48]	; 0x30
    4098:	950d      	str	r5, [sp, #52]	; 0x34
    409a:	980d      	ldr	r0, [sp, #52]	; 0x34
    409c:	2180      	movs	r1, #128	; 0x80
    409e:	0609      	lsls	r1, r1, #24
    40a0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    40a2:	1845      	adds	r5, r0, r1
    40a4:	e035      	b.n	4112 <_strtod_r+0xa32>
    40a6:	46c0      	nop			; (mov r8, r8)
	...
    40b4:	40000000 	.word	0x40000000
    40b8:	00000000 	.word	0x00000000
    40bc:	3ff00000 	.word	0x3ff00000
    40c0:	00000000 	.word	0x00000000
    40c4:	bff00000 	.word	0xbff00000
    40c8:	00000000 	.word	0x00000000
    40cc:	3fe00000 	.word	0x3fe00000
    40d0:	fffffc03 	.word	0xfffffc03
    40d4:	7ff00000 	.word	0x7ff00000
    40d8:	fffffbe3 	.word	0xfffffbe3
    40dc:	000fffff 	.word	0x000fffff
    40e0:	7fefffff 	.word	0x7fefffff
    40e4:	fff00000 	.word	0xfff00000
    40e8:	3ff00000 	.word	0x3ff00000
    40ec:	3fe00000 	.word	0x3fe00000
    40f0:	1c20      	adds	r0, r4, #0
    40f2:	4b80      	ldr	r3, [pc, #512]	; (42f4 <_strtod_r+0xc14>)
    40f4:	4a7e      	ldr	r2, [pc, #504]	; (42f0 <_strtod_r+0xc10>)
    40f6:	1c29      	adds	r1, r5, #0
    40f8:	f004 fb5a 	bl	87b0 <__aeabi_dmul>
    40fc:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    40fe:	900c      	str	r0, [sp, #48]	; 0x30
    4100:	910d      	str	r1, [sp, #52]	; 0x34
    4102:	1c0b      	adds	r3, r1, #0
    4104:	2c00      	cmp	r4, #0
    4106:	d102      	bne.n	410e <_strtod_r+0xa2e>
    4108:	2580      	movs	r5, #128	; 0x80
    410a:	062d      	lsls	r5, r5, #24
    410c:	194b      	adds	r3, r1, r5
    410e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    4110:	1c1d      	adds	r5, r3, #0
    4112:	4881      	ldr	r0, [pc, #516]	; (4318 <_strtod_r+0xc38>)
    4114:	4b81      	ldr	r3, [pc, #516]	; (431c <_strtod_r+0xc3c>)
    4116:	4038      	ands	r0, r7
    4118:	9011      	str	r0, [sp, #68]	; 0x44
    411a:	4298      	cmp	r0, r3
    411c:	d12b      	bne.n	4176 <_strtod_r+0xa96>
    411e:	9912      	ldr	r1, [sp, #72]	; 0x48
    4120:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    4122:	9114      	str	r1, [sp, #80]	; 0x50
    4124:	9215      	str	r2, [sp, #84]	; 0x54
    4126:	4a7e      	ldr	r2, [pc, #504]	; (4320 <_strtod_r+0xc40>)
    4128:	1c30      	adds	r0, r6, #0
    412a:	18bf      	adds	r7, r7, r2
    412c:	1c39      	adds	r1, r7, #0
    412e:	f002 ff91 	bl	7054 <__ulp>
    4132:	1c02      	adds	r2, r0, #0
    4134:	1c0b      	adds	r3, r1, #0
    4136:	1c20      	adds	r0, r4, #0
    4138:	1c29      	adds	r1, r5, #0
    413a:	f004 fb39 	bl	87b0 <__aeabi_dmul>
    413e:	1c02      	adds	r2, r0, #0
    4140:	1c0b      	adds	r3, r1, #0
    4142:	1c30      	adds	r0, r6, #0
    4144:	1c39      	adds	r1, r7, #0
    4146:	f003 fba7 	bl	7898 <__aeabi_dadd>
    414a:	4a73      	ldr	r2, [pc, #460]	; (4318 <_strtod_r+0xc38>)
    414c:	4b75      	ldr	r3, [pc, #468]	; (4324 <_strtod_r+0xc44>)
    414e:	1c06      	adds	r6, r0, #0
    4150:	400a      	ands	r2, r1
    4152:	429a      	cmp	r2, r3
    4154:	d90b      	bls.n	416e <_strtod_r+0xa8e>
    4156:	4b74      	ldr	r3, [pc, #464]	; (4328 <_strtod_r+0xc48>)
    4158:	9c15      	ldr	r4, [sp, #84]	; 0x54
    415a:	429c      	cmp	r4, r3
    415c:	d103      	bne.n	4166 <_strtod_r+0xa86>
    415e:	9d14      	ldr	r5, [sp, #80]	; 0x50
    4160:	3501      	adds	r5, #1
    4162:	d100      	bne.n	4166 <_strtod_r+0xa86>
    4164:	e51f      	b.n	3ba6 <_strtod_r+0x4c6>
    4166:	2301      	movs	r3, #1
    4168:	4f6f      	ldr	r7, [pc, #444]	; (4328 <_strtod_r+0xc48>)
    416a:	425e      	negs	r6, r3
    416c:	e074      	b.n	4258 <_strtod_r+0xb78>
    416e:	20d4      	movs	r0, #212	; 0xd4
    4170:	0480      	lsls	r0, r0, #18
    4172:	180f      	adds	r7, r1, r0
    4174:	e03a      	b.n	41ec <_strtod_r+0xb0c>
    4176:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4178:	2900      	cmp	r1, #0
    417a:	d025      	beq.n	41c8 <_strtod_r+0xae8>
    417c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    417e:	23d4      	movs	r3, #212	; 0xd4
    4180:	04db      	lsls	r3, r3, #19
    4182:	429a      	cmp	r2, r3
    4184:	d820      	bhi.n	41c8 <_strtod_r+0xae8>
    4186:	980c      	ldr	r0, [sp, #48]	; 0x30
    4188:	990d      	ldr	r1, [sp, #52]	; 0x34
    418a:	4a5b      	ldr	r2, [pc, #364]	; (42f8 <_strtod_r+0xc18>)
    418c:	4b5b      	ldr	r3, [pc, #364]	; (42fc <_strtod_r+0xc1c>)
    418e:	f003 fb23 	bl	77d8 <__aeabi_dcmple>
    4192:	2800      	cmp	r0, #0
    4194:	d013      	beq.n	41be <_strtod_r+0xade>
    4196:	980c      	ldr	r0, [sp, #48]	; 0x30
    4198:	990d      	ldr	r1, [sp, #52]	; 0x34
    419a:	f003 fb5d 	bl	7858 <__aeabi_d2uiz>
    419e:	2800      	cmp	r0, #0
    41a0:	d100      	bne.n	41a4 <_strtod_r+0xac4>
    41a2:	2001      	movs	r0, #1
    41a4:	f005 f93a 	bl	941c <__aeabi_ui2d>
    41a8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    41aa:	900c      	str	r0, [sp, #48]	; 0x30
    41ac:	910d      	str	r1, [sp, #52]	; 0x34
    41ae:	1c0b      	adds	r3, r1, #0
    41b0:	2c00      	cmp	r4, #0
    41b2:	d102      	bne.n	41ba <_strtod_r+0xada>
    41b4:	2580      	movs	r5, #128	; 0x80
    41b6:	062d      	lsls	r5, r5, #24
    41b8:	194b      	adds	r3, r1, r5
    41ba:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    41bc:	1c1d      	adds	r5, r3, #0
    41be:	20d6      	movs	r0, #214	; 0xd6
    41c0:	04c0      	lsls	r0, r0, #19
    41c2:	9911      	ldr	r1, [sp, #68]	; 0x44
    41c4:	182b      	adds	r3, r5, r0
    41c6:	1a5d      	subs	r5, r3, r1
    41c8:	9812      	ldr	r0, [sp, #72]	; 0x48
    41ca:	9913      	ldr	r1, [sp, #76]	; 0x4c
    41cc:	f002 ff42 	bl	7054 <__ulp>
    41d0:	1c02      	adds	r2, r0, #0
    41d2:	1c0b      	adds	r3, r1, #0
    41d4:	1c20      	adds	r0, r4, #0
    41d6:	1c29      	adds	r1, r5, #0
    41d8:	f004 faea 	bl	87b0 <__aeabi_dmul>
    41dc:	1c02      	adds	r2, r0, #0
    41de:	1c0b      	adds	r3, r1, #0
    41e0:	9812      	ldr	r0, [sp, #72]	; 0x48
    41e2:	9913      	ldr	r1, [sp, #76]	; 0x4c
    41e4:	f003 fb58 	bl	7898 <__aeabi_dadd>
    41e8:	1c06      	adds	r6, r0, #0
    41ea:	1c0f      	adds	r7, r1, #0
    41ec:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    41ee:	9712      	str	r7, [sp, #72]	; 0x48
    41f0:	2c00      	cmp	r4, #0
    41f2:	d131      	bne.n	4258 <_strtod_r+0xb78>
    41f4:	4b48      	ldr	r3, [pc, #288]	; (4318 <_strtod_r+0xc38>)
    41f6:	9d11      	ldr	r5, [sp, #68]	; 0x44
    41f8:	403b      	ands	r3, r7
    41fa:	429d      	cmp	r5, r3
    41fc:	d12c      	bne.n	4258 <_strtod_r+0xb78>
    41fe:	990d      	ldr	r1, [sp, #52]	; 0x34
    4200:	980c      	ldr	r0, [sp, #48]	; 0x30
    4202:	f005 f899 	bl	9338 <__aeabi_d2iz>
    4206:	f005 f8cb 	bl	93a0 <__aeabi_i2d>
    420a:	1c02      	adds	r2, r0, #0
    420c:	1c0b      	adds	r3, r1, #0
    420e:	980c      	ldr	r0, [sp, #48]	; 0x30
    4210:	990d      	ldr	r1, [sp, #52]	; 0x34
    4212:	f004 fd5d 	bl	8cd0 <__aeabi_dsub>
    4216:	1c04      	adds	r4, r0, #0
    4218:	980f      	ldr	r0, [sp, #60]	; 0x3c
    421a:	1c0d      	adds	r5, r1, #0
    421c:	2800      	cmp	r0, #0
    421e:	d104      	bne.n	422a <_strtod_r+0xb4a>
    4220:	2e00      	cmp	r6, #0
    4222:	d102      	bne.n	422a <_strtod_r+0xb4a>
    4224:	9912      	ldr	r1, [sp, #72]	; 0x48
    4226:	030b      	lsls	r3, r1, #12
    4228:	d00e      	beq.n	4248 <_strtod_r+0xb68>
    422a:	1c20      	adds	r0, r4, #0
    422c:	1c29      	adds	r1, r5, #0
    422e:	4a34      	ldr	r2, [pc, #208]	; (4300 <_strtod_r+0xc20>)
    4230:	4b34      	ldr	r3, [pc, #208]	; (4304 <_strtod_r+0xc24>)
    4232:	f003 fac7 	bl	77c4 <__aeabi_dcmplt>
    4236:	2800      	cmp	r0, #0
    4238:	d134      	bne.n	42a4 <_strtod_r+0xbc4>
    423a:	1c20      	adds	r0, r4, #0
    423c:	1c29      	adds	r1, r5, #0
    423e:	4a32      	ldr	r2, [pc, #200]	; (4308 <_strtod_r+0xc28>)
    4240:	4b32      	ldr	r3, [pc, #200]	; (430c <_strtod_r+0xc2c>)
    4242:	f003 fad3 	bl	77ec <__aeabi_dcmpgt>
    4246:	e005      	b.n	4254 <_strtod_r+0xb74>
    4248:	1c20      	adds	r0, r4, #0
    424a:	1c29      	adds	r1, r5, #0
    424c:	4a30      	ldr	r2, [pc, #192]	; (4310 <_strtod_r+0xc30>)
    424e:	4b31      	ldr	r3, [pc, #196]	; (4314 <_strtod_r+0xc34>)
    4250:	f003 fab8 	bl	77c4 <__aeabi_dcmplt>
    4254:	2800      	cmp	r0, #0
    4256:	d125      	bne.n	42a4 <_strtod_r+0xbc4>
    4258:	9808      	ldr	r0, [sp, #32]
    425a:	991c      	ldr	r1, [sp, #112]	; 0x70
    425c:	f002 fc5c 	bl	6b18 <_Bfree>
    4260:	9808      	ldr	r0, [sp, #32]
    4262:	990e      	ldr	r1, [sp, #56]	; 0x38
    4264:	f002 fc58 	bl	6b18 <_Bfree>
    4268:	9808      	ldr	r0, [sp, #32]
    426a:	9909      	ldr	r1, [sp, #36]	; 0x24
    426c:	f002 fc54 	bl	6b18 <_Bfree>
    4270:	9808      	ldr	r0, [sp, #32]
    4272:	9907      	ldr	r1, [sp, #28]
    4274:	f002 fc50 	bl	6b18 <_Bfree>
    4278:	e55a      	b.n	3d30 <_strtod_r+0x650>
    427a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    427c:	2c00      	cmp	r4, #0
    427e:	d011      	beq.n	42a4 <_strtod_r+0xbc4>
    4280:	4d2a      	ldr	r5, [pc, #168]	; (432c <_strtod_r+0xc4c>)
    4282:	2000      	movs	r0, #0
    4284:	9014      	str	r0, [sp, #80]	; 0x50
    4286:	9515      	str	r5, [sp, #84]	; 0x54
    4288:	1c30      	adds	r0, r6, #0
    428a:	1c39      	adds	r1, r7, #0
    428c:	9a14      	ldr	r2, [sp, #80]	; 0x50
    428e:	9b15      	ldr	r3, [sp, #84]	; 0x54
    4290:	f004 fa8e 	bl	87b0 <__aeabi_dmul>
    4294:	1c06      	adds	r6, r0, #0
    4296:	1c0f      	adds	r7, r1, #0
    4298:	d104      	bne.n	42a4 <_strtod_r+0xbc4>
    429a:	2800      	cmp	r0, #0
    429c:	d102      	bne.n	42a4 <_strtod_r+0xbc4>
    429e:	9c08      	ldr	r4, [sp, #32]
    42a0:	2322      	movs	r3, #34	; 0x22
    42a2:	6023      	str	r3, [r4, #0]
    42a4:	9808      	ldr	r0, [sp, #32]
    42a6:	991c      	ldr	r1, [sp, #112]	; 0x70
    42a8:	f002 fc36 	bl	6b18 <_Bfree>
    42ac:	9808      	ldr	r0, [sp, #32]
    42ae:	990e      	ldr	r1, [sp, #56]	; 0x38
    42b0:	f002 fc32 	bl	6b18 <_Bfree>
    42b4:	9808      	ldr	r0, [sp, #32]
    42b6:	9909      	ldr	r1, [sp, #36]	; 0x24
    42b8:	f002 fc2e 	bl	6b18 <_Bfree>
    42bc:	9808      	ldr	r0, [sp, #32]
    42be:	9910      	ldr	r1, [sp, #64]	; 0x40
    42c0:	f002 fc2a 	bl	6b18 <_Bfree>
    42c4:	9808      	ldr	r0, [sp, #32]
    42c6:	9907      	ldr	r1, [sp, #28]
    42c8:	f002 fc26 	bl	6b18 <_Bfree>
    42cc:	9d19      	ldr	r5, [sp, #100]	; 0x64
    42ce:	2d00      	cmp	r5, #0
    42d0:	d001      	beq.n	42d6 <_strtod_r+0xbf6>
    42d2:	981b      	ldr	r0, [sp, #108]	; 0x6c
    42d4:	6028      	str	r0, [r5, #0]
    42d6:	9c16      	ldr	r4, [sp, #88]	; 0x58
    42d8:	1c32      	adds	r2, r6, #0
    42da:	1c3b      	adds	r3, r7, #0
    42dc:	2c00      	cmp	r4, #0
    42de:	d002      	beq.n	42e6 <_strtod_r+0xc06>
    42e0:	2580      	movs	r5, #128	; 0x80
    42e2:	062d      	lsls	r5, r5, #24
    42e4:	197b      	adds	r3, r7, r5
    42e6:	1c10      	adds	r0, r2, #0
    42e8:	1c19      	adds	r1, r3, #0
    42ea:	b021      	add	sp, #132	; 0x84
    42ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    42ee:	46c0      	nop			; (mov r8, r8)
    42f0:	00000000 	.word	0x00000000
    42f4:	3fe00000 	.word	0x3fe00000
    42f8:	ffc00000 	.word	0xffc00000
    42fc:	41dfffff 	.word	0x41dfffff
    4300:	94a03595 	.word	0x94a03595
    4304:	3fdfffff 	.word	0x3fdfffff
    4308:	35afe535 	.word	0x35afe535
    430c:	3fe00000 	.word	0x3fe00000
    4310:	94a03595 	.word	0x94a03595
    4314:	3fcfffff 	.word	0x3fcfffff
    4318:	7ff00000 	.word	0x7ff00000
    431c:	7fe00000 	.word	0x7fe00000
    4320:	fcb00000 	.word	0xfcb00000
    4324:	7c9fffff 	.word	0x7c9fffff
    4328:	7fefffff 	.word	0x7fefffff
    432c:	39500000 	.word	0x39500000

00004330 <strtod>:
    4330:	b508      	push	{r3, lr}
    4332:	1c0a      	adds	r2, r1, #0
    4334:	4903      	ldr	r1, [pc, #12]	; (4344 <strtod+0x14>)
    4336:	1c03      	adds	r3, r0, #0
    4338:	6808      	ldr	r0, [r1, #0]
    433a:	1c19      	adds	r1, r3, #0
    433c:	f7ff f9d0 	bl	36e0 <_strtod_r>
    4340:	bd08      	pop	{r3, pc}
    4342:	46c0      	nop			; (mov r8, r8)
    4344:	20000070 	.word	0x20000070

00004348 <_strtol_r>:
    4348:	b5f0      	push	{r4, r5, r6, r7, lr}
    434a:	1c1d      	adds	r5, r3, #0
    434c:	4b42      	ldr	r3, [pc, #264]	; (4458 <_strtol_r+0x110>)
    434e:	b087      	sub	sp, #28
    4350:	681b      	ldr	r3, [r3, #0]
    4352:	9005      	str	r0, [sp, #20]
    4354:	9302      	str	r3, [sp, #8]
    4356:	9103      	str	r1, [sp, #12]
    4358:	9201      	str	r2, [sp, #4]
    435a:	1c0b      	adds	r3, r1, #0
    435c:	781c      	ldrb	r4, [r3, #0]
    435e:	9f02      	ldr	r7, [sp, #8]
    4360:	1c5e      	adds	r6, r3, #1
    4362:	193a      	adds	r2, r7, r4
    4364:	7851      	ldrb	r1, [r2, #1]
    4366:	2208      	movs	r2, #8
    4368:	400a      	ands	r2, r1
    436a:	d001      	beq.n	4370 <_strtol_r+0x28>
    436c:	1c33      	adds	r3, r6, #0
    436e:	e7f5      	b.n	435c <_strtol_r+0x14>
    4370:	2c2d      	cmp	r4, #45	; 0x2d
    4372:	d104      	bne.n	437e <_strtol_r+0x36>
    4374:	2701      	movs	r7, #1
    4376:	1c9e      	adds	r6, r3, #2
    4378:	785c      	ldrb	r4, [r3, #1]
    437a:	9700      	str	r7, [sp, #0]
    437c:	e004      	b.n	4388 <_strtol_r+0x40>
    437e:	9200      	str	r2, [sp, #0]
    4380:	2c2b      	cmp	r4, #43	; 0x2b
    4382:	d101      	bne.n	4388 <_strtol_r+0x40>
    4384:	785c      	ldrb	r4, [r3, #1]
    4386:	1c9e      	adds	r6, r3, #2
    4388:	2310      	movs	r3, #16
    438a:	1c2a      	adds	r2, r5, #0
    438c:	439a      	bics	r2, r3
    438e:	d111      	bne.n	43b4 <_strtol_r+0x6c>
    4390:	2c30      	cmp	r4, #48	; 0x30
    4392:	d108      	bne.n	43a6 <_strtol_r+0x5e>
    4394:	7832      	ldrb	r2, [r6, #0]
    4396:	2120      	movs	r1, #32
    4398:	438a      	bics	r2, r1
    439a:	2a58      	cmp	r2, #88	; 0x58
    439c:	d107      	bne.n	43ae <_strtol_r+0x66>
    439e:	7874      	ldrb	r4, [r6, #1]
    43a0:	1c1d      	adds	r5, r3, #0
    43a2:	3602      	adds	r6, #2
    43a4:	e006      	b.n	43b4 <_strtol_r+0x6c>
    43a6:	2d00      	cmp	r5, #0
    43a8:	d104      	bne.n	43b4 <_strtol_r+0x6c>
    43aa:	250a      	movs	r5, #10
    43ac:	e002      	b.n	43b4 <_strtol_r+0x6c>
    43ae:	2d00      	cmp	r5, #0
    43b0:	d100      	bne.n	43b4 <_strtol_r+0x6c>
    43b2:	2508      	movs	r5, #8
    43b4:	9f00      	ldr	r7, [sp, #0]
    43b6:	1c29      	adds	r1, r5, #0
    43b8:	427b      	negs	r3, r7
    43ba:	417b      	adcs	r3, r7
    43bc:	2780      	movs	r7, #128	; 0x80
    43be:	063f      	lsls	r7, r7, #24
    43c0:	1aff      	subs	r7, r7, r3
    43c2:	1c38      	adds	r0, r7, #0
    43c4:	f003 f97c 	bl	76c0 <__aeabi_uidivmod>
    43c8:	1c38      	adds	r0, r7, #0
    43ca:	9104      	str	r1, [sp, #16]
    43cc:	1c29      	adds	r1, r5, #0
    43ce:	f003 f933 	bl	7638 <__aeabi_uidiv>
    43d2:	2300      	movs	r3, #0
    43d4:	1c02      	adds	r2, r0, #0
    43d6:	1c18      	adds	r0, r3, #0
    43d8:	9f02      	ldr	r7, [sp, #8]
    43da:	1939      	adds	r1, r7, r4
    43dc:	7849      	ldrb	r1, [r1, #1]
    43de:	074f      	lsls	r7, r1, #29
    43e0:	d501      	bpl.n	43e6 <_strtol_r+0x9e>
    43e2:	3c30      	subs	r4, #48	; 0x30
    43e4:	e007      	b.n	43f6 <_strtol_r+0xae>
    43e6:	2703      	movs	r7, #3
    43e8:	400f      	ands	r7, r1
    43ea:	d017      	beq.n	441c <_strtol_r+0xd4>
    43ec:	2157      	movs	r1, #87	; 0x57
    43ee:	2f01      	cmp	r7, #1
    43f0:	d100      	bne.n	43f4 <_strtol_r+0xac>
    43f2:	2137      	movs	r1, #55	; 0x37
    43f4:	1a64      	subs	r4, r4, r1
    43f6:	42ac      	cmp	r4, r5
    43f8:	da10      	bge.n	441c <_strtol_r+0xd4>
    43fa:	1c59      	adds	r1, r3, #1
    43fc:	d00b      	beq.n	4416 <_strtol_r+0xce>
    43fe:	4290      	cmp	r0, r2
    4400:	d807      	bhi.n	4412 <_strtol_r+0xca>
    4402:	d102      	bne.n	440a <_strtol_r+0xc2>
    4404:	9f04      	ldr	r7, [sp, #16]
    4406:	42bc      	cmp	r4, r7
    4408:	dc03      	bgt.n	4412 <_strtol_r+0xca>
    440a:	4368      	muls	r0, r5
    440c:	2301      	movs	r3, #1
    440e:	1820      	adds	r0, r4, r0
    4410:	e001      	b.n	4416 <_strtol_r+0xce>
    4412:	2301      	movs	r3, #1
    4414:	425b      	negs	r3, r3
    4416:	7834      	ldrb	r4, [r6, #0]
    4418:	3601      	adds	r6, #1
    441a:	e7dd      	b.n	43d8 <_strtol_r+0x90>
    441c:	9f00      	ldr	r7, [sp, #0]
    441e:	1c59      	adds	r1, r3, #1
    4420:	d10b      	bne.n	443a <_strtol_r+0xf2>
    4422:	2080      	movs	r0, #128	; 0x80
    4424:	427b      	negs	r3, r7
    4426:	417b      	adcs	r3, r7
    4428:	0600      	lsls	r0, r0, #24
    442a:	9f05      	ldr	r7, [sp, #20]
    442c:	1ac0      	subs	r0, r0, r3
    442e:	2322      	movs	r3, #34	; 0x22
    4430:	603b      	str	r3, [r7, #0]
    4432:	9f01      	ldr	r7, [sp, #4]
    4434:	2f00      	cmp	r7, #0
    4436:	d109      	bne.n	444c <_strtol_r+0x104>
    4438:	e00b      	b.n	4452 <_strtol_r+0x10a>
    443a:	2f00      	cmp	r7, #0
    443c:	d000      	beq.n	4440 <_strtol_r+0xf8>
    443e:	4240      	negs	r0, r0
    4440:	9f01      	ldr	r7, [sp, #4]
    4442:	2f00      	cmp	r7, #0
    4444:	d005      	beq.n	4452 <_strtol_r+0x10a>
    4446:	9a03      	ldr	r2, [sp, #12]
    4448:	2b00      	cmp	r3, #0
    444a:	d000      	beq.n	444e <_strtol_r+0x106>
    444c:	1e72      	subs	r2, r6, #1
    444e:	9f01      	ldr	r7, [sp, #4]
    4450:	603a      	str	r2, [r7, #0]
    4452:	b007      	add	sp, #28
    4454:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4456:	46c0      	nop			; (mov r8, r8)
    4458:	20000074 	.word	0x20000074

0000445c <strtol>:
    445c:	b538      	push	{r3, r4, r5, lr}
    445e:	1c13      	adds	r3, r2, #0
    4460:	4a04      	ldr	r2, [pc, #16]	; (4474 <strtol+0x18>)
    4462:	1c05      	adds	r5, r0, #0
    4464:	1c0c      	adds	r4, r1, #0
    4466:	6810      	ldr	r0, [r2, #0]
    4468:	1c29      	adds	r1, r5, #0
    446a:	1c22      	adds	r2, r4, #0
    446c:	f7ff ff6c 	bl	4348 <_strtol_r>
    4470:	bd38      	pop	{r3, r4, r5, pc}
    4472:	46c0      	nop			; (mov r8, r8)
    4474:	20000070 	.word	0x20000070

00004478 <__ssputs_r>:
    4478:	b5f0      	push	{r4, r5, r6, r7, lr}
    447a:	688d      	ldr	r5, [r1, #8]
    447c:	b085      	sub	sp, #20
    447e:	1c07      	adds	r7, r0, #0
    4480:	1c0c      	adds	r4, r1, #0
    4482:	9203      	str	r2, [sp, #12]
    4484:	9301      	str	r3, [sp, #4]
    4486:	42ab      	cmp	r3, r5
    4488:	d345      	bcc.n	4516 <__ssputs_r+0x9e>
    448a:	2290      	movs	r2, #144	; 0x90
    448c:	898b      	ldrh	r3, [r1, #12]
    448e:	00d2      	lsls	r2, r2, #3
    4490:	4213      	tst	r3, r2
    4492:	d03d      	beq.n	4510 <__ssputs_r+0x98>
    4494:	6962      	ldr	r2, [r4, #20]
    4496:	2603      	movs	r6, #3
    4498:	4356      	muls	r6, r2
    449a:	6909      	ldr	r1, [r1, #16]
    449c:	6820      	ldr	r0, [r4, #0]
    449e:	0ff2      	lsrs	r2, r6, #31
    44a0:	1a40      	subs	r0, r0, r1
    44a2:	1996      	adds	r6, r2, r6
    44a4:	9002      	str	r0, [sp, #8]
    44a6:	1c02      	adds	r2, r0, #0
    44a8:	9801      	ldr	r0, [sp, #4]
    44aa:	3201      	adds	r2, #1
    44ac:	1812      	adds	r2, r2, r0
    44ae:	1076      	asrs	r6, r6, #1
    44b0:	4296      	cmp	r6, r2
    44b2:	d200      	bcs.n	44b6 <__ssputs_r+0x3e>
    44b4:	1c16      	adds	r6, r2, #0
    44b6:	1c38      	adds	r0, r7, #0
    44b8:	055a      	lsls	r2, r3, #21
    44ba:	d50f      	bpl.n	44dc <__ssputs_r+0x64>
    44bc:	1c31      	adds	r1, r6, #0
    44be:	f002 ff47 	bl	7350 <_malloc_r>
    44c2:	1e05      	subs	r5, r0, #0
    44c4:	d013      	beq.n	44ee <__ssputs_r+0x76>
    44c6:	9a02      	ldr	r2, [sp, #8]
    44c8:	6921      	ldr	r1, [r4, #16]
    44ca:	f7fe ffc7 	bl	345c <memcpy>
    44ce:	89a2      	ldrh	r2, [r4, #12]
    44d0:	4b18      	ldr	r3, [pc, #96]	; (4534 <__ssputs_r+0xbc>)
    44d2:	4013      	ands	r3, r2
    44d4:	2280      	movs	r2, #128	; 0x80
    44d6:	4313      	orrs	r3, r2
    44d8:	81a3      	strh	r3, [r4, #12]
    44da:	e011      	b.n	4500 <__ssputs_r+0x88>
    44dc:	1c32      	adds	r2, r6, #0
    44de:	f002 ff8b 	bl	73f8 <_realloc_r>
    44e2:	1e05      	subs	r5, r0, #0
    44e4:	d10c      	bne.n	4500 <__ssputs_r+0x88>
    44e6:	1c38      	adds	r0, r7, #0
    44e8:	6921      	ldr	r1, [r4, #16]
    44ea:	f002 fee9 	bl	72c0 <_free_r>
    44ee:	230c      	movs	r3, #12
    44f0:	603b      	str	r3, [r7, #0]
    44f2:	89a3      	ldrh	r3, [r4, #12]
    44f4:	2240      	movs	r2, #64	; 0x40
    44f6:	4313      	orrs	r3, r2
    44f8:	2001      	movs	r0, #1
    44fa:	81a3      	strh	r3, [r4, #12]
    44fc:	4240      	negs	r0, r0
    44fe:	e017      	b.n	4530 <__ssputs_r+0xb8>
    4500:	9b02      	ldr	r3, [sp, #8]
    4502:	6125      	str	r5, [r4, #16]
    4504:	18ed      	adds	r5, r5, r3
    4506:	6025      	str	r5, [r4, #0]
    4508:	6166      	str	r6, [r4, #20]
    450a:	9d01      	ldr	r5, [sp, #4]
    450c:	1af6      	subs	r6, r6, r3
    450e:	60a6      	str	r6, [r4, #8]
    4510:	9801      	ldr	r0, [sp, #4]
    4512:	42a8      	cmp	r0, r5
    4514:	d200      	bcs.n	4518 <__ssputs_r+0xa0>
    4516:	9d01      	ldr	r5, [sp, #4]
    4518:	1c2a      	adds	r2, r5, #0
    451a:	6820      	ldr	r0, [r4, #0]
    451c:	9903      	ldr	r1, [sp, #12]
    451e:	f002 faaa 	bl	6a76 <memmove>
    4522:	68a2      	ldr	r2, [r4, #8]
    4524:	2000      	movs	r0, #0
    4526:	1b53      	subs	r3, r2, r5
    4528:	60a3      	str	r3, [r4, #8]
    452a:	6823      	ldr	r3, [r4, #0]
    452c:	195d      	adds	r5, r3, r5
    452e:	6025      	str	r5, [r4, #0]
    4530:	b005      	add	sp, #20
    4532:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4534:	fffffb7f 	.word	0xfffffb7f

00004538 <_svfiprintf_r>:
    4538:	b5f0      	push	{r4, r5, r6, r7, lr}
    453a:	b09f      	sub	sp, #124	; 0x7c
    453c:	9003      	str	r0, [sp, #12]
    453e:	9305      	str	r3, [sp, #20]
    4540:	898b      	ldrh	r3, [r1, #12]
    4542:	1c0e      	adds	r6, r1, #0
    4544:	1c17      	adds	r7, r2, #0
    4546:	0619      	lsls	r1, r3, #24
    4548:	d50f      	bpl.n	456a <_svfiprintf_r+0x32>
    454a:	6932      	ldr	r2, [r6, #16]
    454c:	2a00      	cmp	r2, #0
    454e:	d10c      	bne.n	456a <_svfiprintf_r+0x32>
    4550:	2140      	movs	r1, #64	; 0x40
    4552:	f002 fefd 	bl	7350 <_malloc_r>
    4556:	6030      	str	r0, [r6, #0]
    4558:	6130      	str	r0, [r6, #16]
    455a:	2800      	cmp	r0, #0
    455c:	d103      	bne.n	4566 <_svfiprintf_r+0x2e>
    455e:	9903      	ldr	r1, [sp, #12]
    4560:	230c      	movs	r3, #12
    4562:	600b      	str	r3, [r1, #0]
    4564:	e0c9      	b.n	46fa <_svfiprintf_r+0x1c2>
    4566:	2340      	movs	r3, #64	; 0x40
    4568:	6173      	str	r3, [r6, #20]
    456a:	ad06      	add	r5, sp, #24
    456c:	2300      	movs	r3, #0
    456e:	616b      	str	r3, [r5, #20]
    4570:	2320      	movs	r3, #32
    4572:	766b      	strb	r3, [r5, #25]
    4574:	2330      	movs	r3, #48	; 0x30
    4576:	76ab      	strb	r3, [r5, #26]
    4578:	1c3c      	adds	r4, r7, #0
    457a:	7823      	ldrb	r3, [r4, #0]
    457c:	2b00      	cmp	r3, #0
    457e:	d103      	bne.n	4588 <_svfiprintf_r+0x50>
    4580:	1be2      	subs	r2, r4, r7
    4582:	9202      	str	r2, [sp, #8]
    4584:	d011      	beq.n	45aa <_svfiprintf_r+0x72>
    4586:	e003      	b.n	4590 <_svfiprintf_r+0x58>
    4588:	2b25      	cmp	r3, #37	; 0x25
    458a:	d0f9      	beq.n	4580 <_svfiprintf_r+0x48>
    458c:	3401      	adds	r4, #1
    458e:	e7f4      	b.n	457a <_svfiprintf_r+0x42>
    4590:	9803      	ldr	r0, [sp, #12]
    4592:	1c31      	adds	r1, r6, #0
    4594:	1c3a      	adds	r2, r7, #0
    4596:	9b02      	ldr	r3, [sp, #8]
    4598:	f7ff ff6e 	bl	4478 <__ssputs_r>
    459c:	3001      	adds	r0, #1
    459e:	d100      	bne.n	45a2 <_svfiprintf_r+0x6a>
    45a0:	e0a6      	b.n	46f0 <_svfiprintf_r+0x1b8>
    45a2:	6969      	ldr	r1, [r5, #20]
    45a4:	9a02      	ldr	r2, [sp, #8]
    45a6:	188b      	adds	r3, r1, r2
    45a8:	616b      	str	r3, [r5, #20]
    45aa:	7823      	ldrb	r3, [r4, #0]
    45ac:	2b00      	cmp	r3, #0
    45ae:	d100      	bne.n	45b2 <_svfiprintf_r+0x7a>
    45b0:	e09e      	b.n	46f0 <_svfiprintf_r+0x1b8>
    45b2:	2201      	movs	r2, #1
    45b4:	4252      	negs	r2, r2
    45b6:	606a      	str	r2, [r5, #4]
    45b8:	466a      	mov	r2, sp
    45ba:	2300      	movs	r3, #0
    45bc:	325b      	adds	r2, #91	; 0x5b
    45be:	3401      	adds	r4, #1
    45c0:	602b      	str	r3, [r5, #0]
    45c2:	60eb      	str	r3, [r5, #12]
    45c4:	60ab      	str	r3, [r5, #8]
    45c6:	7013      	strb	r3, [r2, #0]
    45c8:	65ab      	str	r3, [r5, #88]	; 0x58
    45ca:	4f4e      	ldr	r7, [pc, #312]	; (4704 <_svfiprintf_r+0x1cc>)
    45cc:	7821      	ldrb	r1, [r4, #0]
    45ce:	1c38      	adds	r0, r7, #0
    45d0:	2205      	movs	r2, #5
    45d2:	f002 fa45 	bl	6a60 <memchr>
    45d6:	2800      	cmp	r0, #0
    45d8:	d007      	beq.n	45ea <_svfiprintf_r+0xb2>
    45da:	1bc7      	subs	r7, r0, r7
    45dc:	682b      	ldr	r3, [r5, #0]
    45de:	2001      	movs	r0, #1
    45e0:	40b8      	lsls	r0, r7
    45e2:	4318      	orrs	r0, r3
    45e4:	6028      	str	r0, [r5, #0]
    45e6:	3401      	adds	r4, #1
    45e8:	e7ef      	b.n	45ca <_svfiprintf_r+0x92>
    45ea:	682b      	ldr	r3, [r5, #0]
    45ec:	06d9      	lsls	r1, r3, #27
    45ee:	d503      	bpl.n	45f8 <_svfiprintf_r+0xc0>
    45f0:	466a      	mov	r2, sp
    45f2:	2120      	movs	r1, #32
    45f4:	325b      	adds	r2, #91	; 0x5b
    45f6:	7011      	strb	r1, [r2, #0]
    45f8:	071a      	lsls	r2, r3, #28
    45fa:	d503      	bpl.n	4604 <_svfiprintf_r+0xcc>
    45fc:	466a      	mov	r2, sp
    45fe:	212b      	movs	r1, #43	; 0x2b
    4600:	325b      	adds	r2, #91	; 0x5b
    4602:	7011      	strb	r1, [r2, #0]
    4604:	7822      	ldrb	r2, [r4, #0]
    4606:	2a2a      	cmp	r2, #42	; 0x2a
    4608:	d001      	beq.n	460e <_svfiprintf_r+0xd6>
    460a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    460c:	e00e      	b.n	462c <_svfiprintf_r+0xf4>
    460e:	9a05      	ldr	r2, [sp, #20]
    4610:	1d11      	adds	r1, r2, #4
    4612:	6812      	ldr	r2, [r2, #0]
    4614:	9105      	str	r1, [sp, #20]
    4616:	2a00      	cmp	r2, #0
    4618:	db01      	blt.n	461e <_svfiprintf_r+0xe6>
    461a:	9209      	str	r2, [sp, #36]	; 0x24
    461c:	e004      	b.n	4628 <_svfiprintf_r+0xf0>
    461e:	4252      	negs	r2, r2
    4620:	60ea      	str	r2, [r5, #12]
    4622:	2202      	movs	r2, #2
    4624:	4313      	orrs	r3, r2
    4626:	602b      	str	r3, [r5, #0]
    4628:	3401      	adds	r4, #1
    462a:	e009      	b.n	4640 <_svfiprintf_r+0x108>
    462c:	7822      	ldrb	r2, [r4, #0]
    462e:	3a30      	subs	r2, #48	; 0x30
    4630:	2a09      	cmp	r2, #9
    4632:	d804      	bhi.n	463e <_svfiprintf_r+0x106>
    4634:	210a      	movs	r1, #10
    4636:	434b      	muls	r3, r1
    4638:	3401      	adds	r4, #1
    463a:	189b      	adds	r3, r3, r2
    463c:	e7f6      	b.n	462c <_svfiprintf_r+0xf4>
    463e:	9309      	str	r3, [sp, #36]	; 0x24
    4640:	7823      	ldrb	r3, [r4, #0]
    4642:	2b2e      	cmp	r3, #46	; 0x2e
    4644:	d118      	bne.n	4678 <_svfiprintf_r+0x140>
    4646:	7863      	ldrb	r3, [r4, #1]
    4648:	2b2a      	cmp	r3, #42	; 0x2a
    464a:	d109      	bne.n	4660 <_svfiprintf_r+0x128>
    464c:	9b05      	ldr	r3, [sp, #20]
    464e:	3402      	adds	r4, #2
    4650:	1d1a      	adds	r2, r3, #4
    4652:	681b      	ldr	r3, [r3, #0]
    4654:	9205      	str	r2, [sp, #20]
    4656:	2b00      	cmp	r3, #0
    4658:	da0d      	bge.n	4676 <_svfiprintf_r+0x13e>
    465a:	2301      	movs	r3, #1
    465c:	425b      	negs	r3, r3
    465e:	e00a      	b.n	4676 <_svfiprintf_r+0x13e>
    4660:	3401      	adds	r4, #1
    4662:	2300      	movs	r3, #0
    4664:	7822      	ldrb	r2, [r4, #0]
    4666:	3a30      	subs	r2, #48	; 0x30
    4668:	2a09      	cmp	r2, #9
    466a:	d804      	bhi.n	4676 <_svfiprintf_r+0x13e>
    466c:	210a      	movs	r1, #10
    466e:	434b      	muls	r3, r1
    4670:	3401      	adds	r4, #1
    4672:	189b      	adds	r3, r3, r2
    4674:	e7f6      	b.n	4664 <_svfiprintf_r+0x12c>
    4676:	9307      	str	r3, [sp, #28]
    4678:	4f23      	ldr	r7, [pc, #140]	; (4708 <_svfiprintf_r+0x1d0>)
    467a:	7821      	ldrb	r1, [r4, #0]
    467c:	1c38      	adds	r0, r7, #0
    467e:	2203      	movs	r2, #3
    4680:	f002 f9ee 	bl	6a60 <memchr>
    4684:	2800      	cmp	r0, #0
    4686:	d006      	beq.n	4696 <_svfiprintf_r+0x15e>
    4688:	1bc7      	subs	r7, r0, r7
    468a:	682b      	ldr	r3, [r5, #0]
    468c:	2040      	movs	r0, #64	; 0x40
    468e:	40b8      	lsls	r0, r7
    4690:	4318      	orrs	r0, r3
    4692:	6028      	str	r0, [r5, #0]
    4694:	3401      	adds	r4, #1
    4696:	7821      	ldrb	r1, [r4, #0]
    4698:	481c      	ldr	r0, [pc, #112]	; (470c <_svfiprintf_r+0x1d4>)
    469a:	2206      	movs	r2, #6
    469c:	1c67      	adds	r7, r4, #1
    469e:	7629      	strb	r1, [r5, #24]
    46a0:	f002 f9de 	bl	6a60 <memchr>
    46a4:	2800      	cmp	r0, #0
    46a6:	d012      	beq.n	46ce <_svfiprintf_r+0x196>
    46a8:	4b19      	ldr	r3, [pc, #100]	; (4710 <_svfiprintf_r+0x1d8>)
    46aa:	2b00      	cmp	r3, #0
    46ac:	d106      	bne.n	46bc <_svfiprintf_r+0x184>
    46ae:	9b05      	ldr	r3, [sp, #20]
    46b0:	2207      	movs	r2, #7
    46b2:	3307      	adds	r3, #7
    46b4:	4393      	bics	r3, r2
    46b6:	3308      	adds	r3, #8
    46b8:	9305      	str	r3, [sp, #20]
    46ba:	e014      	b.n	46e6 <_svfiprintf_r+0x1ae>
    46bc:	ab05      	add	r3, sp, #20
    46be:	9300      	str	r3, [sp, #0]
    46c0:	9803      	ldr	r0, [sp, #12]
    46c2:	1c29      	adds	r1, r5, #0
    46c4:	1c32      	adds	r2, r6, #0
    46c6:	4b13      	ldr	r3, [pc, #76]	; (4714 <_svfiprintf_r+0x1dc>)
    46c8:	f000 f9f6 	bl	4ab8 <_printf_float>
    46cc:	e007      	b.n	46de <_svfiprintf_r+0x1a6>
    46ce:	ab05      	add	r3, sp, #20
    46d0:	9300      	str	r3, [sp, #0]
    46d2:	9803      	ldr	r0, [sp, #12]
    46d4:	1c29      	adds	r1, r5, #0
    46d6:	1c32      	adds	r2, r6, #0
    46d8:	4b0e      	ldr	r3, [pc, #56]	; (4714 <_svfiprintf_r+0x1dc>)
    46da:	f000 fc8d 	bl	4ff8 <_printf_i>
    46de:	9004      	str	r0, [sp, #16]
    46e0:	9904      	ldr	r1, [sp, #16]
    46e2:	3101      	adds	r1, #1
    46e4:	d004      	beq.n	46f0 <_svfiprintf_r+0x1b8>
    46e6:	696a      	ldr	r2, [r5, #20]
    46e8:	9904      	ldr	r1, [sp, #16]
    46ea:	1853      	adds	r3, r2, r1
    46ec:	616b      	str	r3, [r5, #20]
    46ee:	e743      	b.n	4578 <_svfiprintf_r+0x40>
    46f0:	89b3      	ldrh	r3, [r6, #12]
    46f2:	065a      	lsls	r2, r3, #25
    46f4:	d401      	bmi.n	46fa <_svfiprintf_r+0x1c2>
    46f6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    46f8:	e001      	b.n	46fe <_svfiprintf_r+0x1c6>
    46fa:	2001      	movs	r0, #1
    46fc:	4240      	negs	r0, r0
    46fe:	b01f      	add	sp, #124	; 0x7c
    4700:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4702:	46c0      	nop			; (mov r8, r8)
    4704:	00009ac8 	.word	0x00009ac8
    4708:	00009ace 	.word	0x00009ace
    470c:	00009ad2 	.word	0x00009ad2
    4710:	00004ab9 	.word	0x00004ab9
    4714:	00004479 	.word	0x00004479

00004718 <__sfputc_r>:
    4718:	6893      	ldr	r3, [r2, #8]
    471a:	b510      	push	{r4, lr}
    471c:	3b01      	subs	r3, #1
    471e:	6093      	str	r3, [r2, #8]
    4720:	2b00      	cmp	r3, #0
    4722:	da05      	bge.n	4730 <__sfputc_r+0x18>
    4724:	6994      	ldr	r4, [r2, #24]
    4726:	42a3      	cmp	r3, r4
    4728:	db08      	blt.n	473c <__sfputc_r+0x24>
    472a:	b2cb      	uxtb	r3, r1
    472c:	2b0a      	cmp	r3, #10
    472e:	d005      	beq.n	473c <__sfputc_r+0x24>
    4730:	6813      	ldr	r3, [r2, #0]
    4732:	1c58      	adds	r0, r3, #1
    4734:	6010      	str	r0, [r2, #0]
    4736:	7019      	strb	r1, [r3, #0]
    4738:	b2c8      	uxtb	r0, r1
    473a:	e001      	b.n	4740 <__sfputc_r+0x28>
    473c:	f000 fd72 	bl	5224 <__swbuf_r>
    4740:	bd10      	pop	{r4, pc}

00004742 <__sfputs_r>:
    4742:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4744:	1c06      	adds	r6, r0, #0
    4746:	1c0f      	adds	r7, r1, #0
    4748:	1c14      	adds	r4, r2, #0
    474a:	18d5      	adds	r5, r2, r3
    474c:	42ac      	cmp	r4, r5
    474e:	d008      	beq.n	4762 <__sfputs_r+0x20>
    4750:	7821      	ldrb	r1, [r4, #0]
    4752:	1c30      	adds	r0, r6, #0
    4754:	1c3a      	adds	r2, r7, #0
    4756:	f7ff ffdf 	bl	4718 <__sfputc_r>
    475a:	3401      	adds	r4, #1
    475c:	1c43      	adds	r3, r0, #1
    475e:	d1f5      	bne.n	474c <__sfputs_r+0xa>
    4760:	e000      	b.n	4764 <__sfputs_r+0x22>
    4762:	2000      	movs	r0, #0
    4764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00004768 <_vfiprintf_r>:
    4768:	b5f0      	push	{r4, r5, r6, r7, lr}
    476a:	b09f      	sub	sp, #124	; 0x7c
    476c:	1c06      	adds	r6, r0, #0
    476e:	1c0f      	adds	r7, r1, #0
    4770:	9203      	str	r2, [sp, #12]
    4772:	9305      	str	r3, [sp, #20]
    4774:	2800      	cmp	r0, #0
    4776:	d004      	beq.n	4782 <_vfiprintf_r+0x1a>
    4778:	6981      	ldr	r1, [r0, #24]
    477a:	2900      	cmp	r1, #0
    477c:	d101      	bne.n	4782 <_vfiprintf_r+0x1a>
    477e:	f001 fd8d 	bl	629c <__sinit>
    4782:	4b75      	ldr	r3, [pc, #468]	; (4958 <_vfiprintf_r+0x1f0>)
    4784:	429f      	cmp	r7, r3
    4786:	d101      	bne.n	478c <_vfiprintf_r+0x24>
    4788:	6877      	ldr	r7, [r6, #4]
    478a:	e008      	b.n	479e <_vfiprintf_r+0x36>
    478c:	4b73      	ldr	r3, [pc, #460]	; (495c <_vfiprintf_r+0x1f4>)
    478e:	429f      	cmp	r7, r3
    4790:	d101      	bne.n	4796 <_vfiprintf_r+0x2e>
    4792:	68b7      	ldr	r7, [r6, #8]
    4794:	e003      	b.n	479e <_vfiprintf_r+0x36>
    4796:	4b72      	ldr	r3, [pc, #456]	; (4960 <_vfiprintf_r+0x1f8>)
    4798:	429f      	cmp	r7, r3
    479a:	d100      	bne.n	479e <_vfiprintf_r+0x36>
    479c:	68f7      	ldr	r7, [r6, #12]
    479e:	89bb      	ldrh	r3, [r7, #12]
    47a0:	071a      	lsls	r2, r3, #28
    47a2:	d50a      	bpl.n	47ba <_vfiprintf_r+0x52>
    47a4:	693b      	ldr	r3, [r7, #16]
    47a6:	2b00      	cmp	r3, #0
    47a8:	d007      	beq.n	47ba <_vfiprintf_r+0x52>
    47aa:	ad06      	add	r5, sp, #24
    47ac:	2300      	movs	r3, #0
    47ae:	616b      	str	r3, [r5, #20]
    47b0:	2320      	movs	r3, #32
    47b2:	766b      	strb	r3, [r5, #25]
    47b4:	2330      	movs	r3, #48	; 0x30
    47b6:	76ab      	strb	r3, [r5, #26]
    47b8:	e03b      	b.n	4832 <_vfiprintf_r+0xca>
    47ba:	1c30      	adds	r0, r6, #0
    47bc:	1c39      	adds	r1, r7, #0
    47be:	f000 fd89 	bl	52d4 <__swsetup_r>
    47c2:	2800      	cmp	r0, #0
    47c4:	d0f1      	beq.n	47aa <_vfiprintf_r+0x42>
    47c6:	2001      	movs	r0, #1
    47c8:	4240      	negs	r0, r0
    47ca:	e0c2      	b.n	4952 <_vfiprintf_r+0x1ea>
    47cc:	9a05      	ldr	r2, [sp, #20]
    47ce:	1d11      	adds	r1, r2, #4
    47d0:	6812      	ldr	r2, [r2, #0]
    47d2:	9105      	str	r1, [sp, #20]
    47d4:	2a00      	cmp	r2, #0
    47d6:	db76      	blt.n	48c6 <_vfiprintf_r+0x15e>
    47d8:	9209      	str	r2, [sp, #36]	; 0x24
    47da:	3401      	adds	r4, #1
    47dc:	7823      	ldrb	r3, [r4, #0]
    47de:	2b2e      	cmp	r3, #46	; 0x2e
    47e0:	d100      	bne.n	47e4 <_vfiprintf_r+0x7c>
    47e2:	e081      	b.n	48e8 <_vfiprintf_r+0x180>
    47e4:	7821      	ldrb	r1, [r4, #0]
    47e6:	485f      	ldr	r0, [pc, #380]	; (4964 <_vfiprintf_r+0x1fc>)
    47e8:	2203      	movs	r2, #3
    47ea:	f002 f939 	bl	6a60 <memchr>
    47ee:	2800      	cmp	r0, #0
    47f0:	d007      	beq.n	4802 <_vfiprintf_r+0x9a>
    47f2:	495c      	ldr	r1, [pc, #368]	; (4964 <_vfiprintf_r+0x1fc>)
    47f4:	682a      	ldr	r2, [r5, #0]
    47f6:	1a43      	subs	r3, r0, r1
    47f8:	2040      	movs	r0, #64	; 0x40
    47fa:	4098      	lsls	r0, r3
    47fc:	4310      	orrs	r0, r2
    47fe:	6028      	str	r0, [r5, #0]
    4800:	3401      	adds	r4, #1
    4802:	7821      	ldrb	r1, [r4, #0]
    4804:	1c63      	adds	r3, r4, #1
    4806:	4858      	ldr	r0, [pc, #352]	; (4968 <_vfiprintf_r+0x200>)
    4808:	2206      	movs	r2, #6
    480a:	9303      	str	r3, [sp, #12]
    480c:	7629      	strb	r1, [r5, #24]
    480e:	f002 f927 	bl	6a60 <memchr>
    4812:	2800      	cmp	r0, #0
    4814:	d100      	bne.n	4818 <_vfiprintf_r+0xb0>
    4816:	e08a      	b.n	492e <_vfiprintf_r+0x1c6>
    4818:	4b54      	ldr	r3, [pc, #336]	; (496c <_vfiprintf_r+0x204>)
    481a:	2b00      	cmp	r3, #0
    481c:	d17e      	bne.n	491c <_vfiprintf_r+0x1b4>
    481e:	9b05      	ldr	r3, [sp, #20]
    4820:	2207      	movs	r2, #7
    4822:	3307      	adds	r3, #7
    4824:	4393      	bics	r3, r2
    4826:	3308      	adds	r3, #8
    4828:	9305      	str	r3, [sp, #20]
    482a:	696a      	ldr	r2, [r5, #20]
    482c:	9904      	ldr	r1, [sp, #16]
    482e:	1853      	adds	r3, r2, r1
    4830:	616b      	str	r3, [r5, #20]
    4832:	9c03      	ldr	r4, [sp, #12]
    4834:	7823      	ldrb	r3, [r4, #0]
    4836:	2b00      	cmp	r3, #0
    4838:	d104      	bne.n	4844 <_vfiprintf_r+0xdc>
    483a:	9903      	ldr	r1, [sp, #12]
    483c:	1a61      	subs	r1, r4, r1
    483e:	9102      	str	r1, [sp, #8]
    4840:	d010      	beq.n	4864 <_vfiprintf_r+0xfc>
    4842:	e003      	b.n	484c <_vfiprintf_r+0xe4>
    4844:	2b25      	cmp	r3, #37	; 0x25
    4846:	d0f8      	beq.n	483a <_vfiprintf_r+0xd2>
    4848:	3401      	adds	r4, #1
    484a:	e7f3      	b.n	4834 <_vfiprintf_r+0xcc>
    484c:	1c30      	adds	r0, r6, #0
    484e:	1c39      	adds	r1, r7, #0
    4850:	9a03      	ldr	r2, [sp, #12]
    4852:	9b02      	ldr	r3, [sp, #8]
    4854:	f7ff ff75 	bl	4742 <__sfputs_r>
    4858:	3001      	adds	r0, #1
    485a:	d075      	beq.n	4948 <_vfiprintf_r+0x1e0>
    485c:	696a      	ldr	r2, [r5, #20]
    485e:	9902      	ldr	r1, [sp, #8]
    4860:	1853      	adds	r3, r2, r1
    4862:	616b      	str	r3, [r5, #20]
    4864:	7823      	ldrb	r3, [r4, #0]
    4866:	2b00      	cmp	r3, #0
    4868:	d06e      	beq.n	4948 <_vfiprintf_r+0x1e0>
    486a:	2201      	movs	r2, #1
    486c:	4252      	negs	r2, r2
    486e:	606a      	str	r2, [r5, #4]
    4870:	466a      	mov	r2, sp
    4872:	2300      	movs	r3, #0
    4874:	325b      	adds	r2, #91	; 0x5b
    4876:	3401      	adds	r4, #1
    4878:	602b      	str	r3, [r5, #0]
    487a:	60eb      	str	r3, [r5, #12]
    487c:	60ab      	str	r3, [r5, #8]
    487e:	7013      	strb	r3, [r2, #0]
    4880:	65ab      	str	r3, [r5, #88]	; 0x58
    4882:	7821      	ldrb	r1, [r4, #0]
    4884:	483a      	ldr	r0, [pc, #232]	; (4970 <_vfiprintf_r+0x208>)
    4886:	2205      	movs	r2, #5
    4888:	f002 f8ea 	bl	6a60 <memchr>
    488c:	2800      	cmp	r0, #0
    488e:	d008      	beq.n	48a2 <_vfiprintf_r+0x13a>
    4890:	4a37      	ldr	r2, [pc, #220]	; (4970 <_vfiprintf_r+0x208>)
    4892:	3401      	adds	r4, #1
    4894:	1a83      	subs	r3, r0, r2
    4896:	2001      	movs	r0, #1
    4898:	4098      	lsls	r0, r3
    489a:	682b      	ldr	r3, [r5, #0]
    489c:	4318      	orrs	r0, r3
    489e:	6028      	str	r0, [r5, #0]
    48a0:	e7ef      	b.n	4882 <_vfiprintf_r+0x11a>
    48a2:	682b      	ldr	r3, [r5, #0]
    48a4:	06d9      	lsls	r1, r3, #27
    48a6:	d503      	bpl.n	48b0 <_vfiprintf_r+0x148>
    48a8:	466a      	mov	r2, sp
    48aa:	2120      	movs	r1, #32
    48ac:	325b      	adds	r2, #91	; 0x5b
    48ae:	7011      	strb	r1, [r2, #0]
    48b0:	071a      	lsls	r2, r3, #28
    48b2:	d503      	bpl.n	48bc <_vfiprintf_r+0x154>
    48b4:	466a      	mov	r2, sp
    48b6:	212b      	movs	r1, #43	; 0x2b
    48b8:	325b      	adds	r2, #91	; 0x5b
    48ba:	7011      	strb	r1, [r2, #0]
    48bc:	7822      	ldrb	r2, [r4, #0]
    48be:	2a2a      	cmp	r2, #42	; 0x2a
    48c0:	d084      	beq.n	47cc <_vfiprintf_r+0x64>
    48c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    48c4:	e005      	b.n	48d2 <_vfiprintf_r+0x16a>
    48c6:	4252      	negs	r2, r2
    48c8:	60ea      	str	r2, [r5, #12]
    48ca:	2202      	movs	r2, #2
    48cc:	4313      	orrs	r3, r2
    48ce:	602b      	str	r3, [r5, #0]
    48d0:	e783      	b.n	47da <_vfiprintf_r+0x72>
    48d2:	7822      	ldrb	r2, [r4, #0]
    48d4:	3a30      	subs	r2, #48	; 0x30
    48d6:	2a09      	cmp	r2, #9
    48d8:	d804      	bhi.n	48e4 <_vfiprintf_r+0x17c>
    48da:	210a      	movs	r1, #10
    48dc:	434b      	muls	r3, r1
    48de:	3401      	adds	r4, #1
    48e0:	189b      	adds	r3, r3, r2
    48e2:	e7f6      	b.n	48d2 <_vfiprintf_r+0x16a>
    48e4:	9309      	str	r3, [sp, #36]	; 0x24
    48e6:	e779      	b.n	47dc <_vfiprintf_r+0x74>
    48e8:	7863      	ldrb	r3, [r4, #1]
    48ea:	2b2a      	cmp	r3, #42	; 0x2a
    48ec:	d109      	bne.n	4902 <_vfiprintf_r+0x19a>
    48ee:	9b05      	ldr	r3, [sp, #20]
    48f0:	3402      	adds	r4, #2
    48f2:	1d1a      	adds	r2, r3, #4
    48f4:	681b      	ldr	r3, [r3, #0]
    48f6:	9205      	str	r2, [sp, #20]
    48f8:	2b00      	cmp	r3, #0
    48fa:	da0d      	bge.n	4918 <_vfiprintf_r+0x1b0>
    48fc:	2301      	movs	r3, #1
    48fe:	425b      	negs	r3, r3
    4900:	e00a      	b.n	4918 <_vfiprintf_r+0x1b0>
    4902:	3401      	adds	r4, #1
    4904:	2300      	movs	r3, #0
    4906:	7822      	ldrb	r2, [r4, #0]
    4908:	3a30      	subs	r2, #48	; 0x30
    490a:	2a09      	cmp	r2, #9
    490c:	d804      	bhi.n	4918 <_vfiprintf_r+0x1b0>
    490e:	210a      	movs	r1, #10
    4910:	434b      	muls	r3, r1
    4912:	3401      	adds	r4, #1
    4914:	189b      	adds	r3, r3, r2
    4916:	e7f6      	b.n	4906 <_vfiprintf_r+0x19e>
    4918:	9307      	str	r3, [sp, #28]
    491a:	e763      	b.n	47e4 <_vfiprintf_r+0x7c>
    491c:	ab05      	add	r3, sp, #20
    491e:	9300      	str	r3, [sp, #0]
    4920:	1c30      	adds	r0, r6, #0
    4922:	1c29      	adds	r1, r5, #0
    4924:	1c3a      	adds	r2, r7, #0
    4926:	4b13      	ldr	r3, [pc, #76]	; (4974 <_vfiprintf_r+0x20c>)
    4928:	f000 f8c6 	bl	4ab8 <_printf_float>
    492c:	e007      	b.n	493e <_vfiprintf_r+0x1d6>
    492e:	ab05      	add	r3, sp, #20
    4930:	9300      	str	r3, [sp, #0]
    4932:	1c30      	adds	r0, r6, #0
    4934:	1c29      	adds	r1, r5, #0
    4936:	1c3a      	adds	r2, r7, #0
    4938:	4b0e      	ldr	r3, [pc, #56]	; (4974 <_vfiprintf_r+0x20c>)
    493a:	f000 fb5d 	bl	4ff8 <_printf_i>
    493e:	9004      	str	r0, [sp, #16]
    4940:	9904      	ldr	r1, [sp, #16]
    4942:	3101      	adds	r1, #1
    4944:	d000      	beq.n	4948 <_vfiprintf_r+0x1e0>
    4946:	e770      	b.n	482a <_vfiprintf_r+0xc2>
    4948:	89bb      	ldrh	r3, [r7, #12]
    494a:	065a      	lsls	r2, r3, #25
    494c:	d500      	bpl.n	4950 <_vfiprintf_r+0x1e8>
    494e:	e73a      	b.n	47c6 <_vfiprintf_r+0x5e>
    4950:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4952:	b01f      	add	sp, #124	; 0x7c
    4954:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4956:	46c0      	nop			; (mov r8, r8)
    4958:	00009c1c 	.word	0x00009c1c
    495c:	00009c3c 	.word	0x00009c3c
    4960:	00009c5c 	.word	0x00009c5c
    4964:	00009ace 	.word	0x00009ace
    4968:	00009ad2 	.word	0x00009ad2
    496c:	00004ab9 	.word	0x00004ab9
    4970:	00009ac8 	.word	0x00009ac8
    4974:	00004743 	.word	0x00004743

00004978 <__cvt>:
    4978:	b5f0      	push	{r4, r5, r6, r7, lr}
    497a:	b08b      	sub	sp, #44	; 0x2c
    497c:	1c16      	adds	r6, r2, #0
    497e:	1c1c      	adds	r4, r3, #0
    4980:	9912      	ldr	r1, [sp, #72]	; 0x48
    4982:	d504      	bpl.n	498e <__cvt+0x16>
    4984:	2280      	movs	r2, #128	; 0x80
    4986:	0612      	lsls	r2, r2, #24
    4988:	18a4      	adds	r4, r4, r2
    498a:	232d      	movs	r3, #45	; 0x2d
    498c:	e000      	b.n	4990 <__cvt+0x18>
    498e:	2300      	movs	r3, #0
    4990:	9f14      	ldr	r7, [sp, #80]	; 0x50
    4992:	700b      	strb	r3, [r1, #0]
    4994:	2320      	movs	r3, #32
    4996:	439f      	bics	r7, r3
    4998:	2f46      	cmp	r7, #70	; 0x46
    499a:	d008      	beq.n	49ae <__cvt+0x36>
    499c:	1c3a      	adds	r2, r7, #0
    499e:	3a45      	subs	r2, #69	; 0x45
    49a0:	4251      	negs	r1, r2
    49a2:	414a      	adcs	r2, r1
    49a4:	9910      	ldr	r1, [sp, #64]	; 0x40
    49a6:	2302      	movs	r3, #2
    49a8:	1889      	adds	r1, r1, r2
    49aa:	9110      	str	r1, [sp, #64]	; 0x40
    49ac:	e000      	b.n	49b0 <__cvt+0x38>
    49ae:	2303      	movs	r3, #3
    49b0:	9300      	str	r3, [sp, #0]
    49b2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    49b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    49b6:	9302      	str	r3, [sp, #8]
    49b8:	ab08      	add	r3, sp, #32
    49ba:	9303      	str	r3, [sp, #12]
    49bc:	ab09      	add	r3, sp, #36	; 0x24
    49be:	9201      	str	r2, [sp, #4]
    49c0:	9304      	str	r3, [sp, #16]
    49c2:	1c32      	adds	r2, r6, #0
    49c4:	1c23      	adds	r3, r4, #0
    49c6:	f000 fd83 	bl	54d0 <_dtoa_r>
    49ca:	1c05      	adds	r5, r0, #0
    49cc:	2f47      	cmp	r7, #71	; 0x47
    49ce:	d102      	bne.n	49d6 <__cvt+0x5e>
    49d0:	9911      	ldr	r1, [sp, #68]	; 0x44
    49d2:	07c9      	lsls	r1, r1, #31
    49d4:	d52c      	bpl.n	4a30 <__cvt+0xb8>
    49d6:	9910      	ldr	r1, [sp, #64]	; 0x40
    49d8:	1869      	adds	r1, r5, r1
    49da:	9107      	str	r1, [sp, #28]
    49dc:	2f46      	cmp	r7, #70	; 0x46
    49de:	d114      	bne.n	4a0a <__cvt+0x92>
    49e0:	782b      	ldrb	r3, [r5, #0]
    49e2:	2b30      	cmp	r3, #48	; 0x30
    49e4:	d10c      	bne.n	4a00 <__cvt+0x88>
    49e6:	1c30      	adds	r0, r6, #0
    49e8:	1c21      	adds	r1, r4, #0
    49ea:	4b16      	ldr	r3, [pc, #88]	; (4a44 <__cvt+0xcc>)
    49ec:	4a14      	ldr	r2, [pc, #80]	; (4a40 <__cvt+0xc8>)
    49ee:	f002 fee3 	bl	77b8 <__aeabi_dcmpeq>
    49f2:	2800      	cmp	r0, #0
    49f4:	d104      	bne.n	4a00 <__cvt+0x88>
    49f6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    49f8:	2301      	movs	r3, #1
    49fa:	9913      	ldr	r1, [sp, #76]	; 0x4c
    49fc:	1a9b      	subs	r3, r3, r2
    49fe:	600b      	str	r3, [r1, #0]
    4a00:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    4a02:	9907      	ldr	r1, [sp, #28]
    4a04:	6813      	ldr	r3, [r2, #0]
    4a06:	18c9      	adds	r1, r1, r3
    4a08:	9107      	str	r1, [sp, #28]
    4a0a:	1c30      	adds	r0, r6, #0
    4a0c:	1c21      	adds	r1, r4, #0
    4a0e:	4b0d      	ldr	r3, [pc, #52]	; (4a44 <__cvt+0xcc>)
    4a10:	4a0b      	ldr	r2, [pc, #44]	; (4a40 <__cvt+0xc8>)
    4a12:	f002 fed1 	bl	77b8 <__aeabi_dcmpeq>
    4a16:	2800      	cmp	r0, #0
    4a18:	d001      	beq.n	4a1e <__cvt+0xa6>
    4a1a:	9a07      	ldr	r2, [sp, #28]
    4a1c:	9209      	str	r2, [sp, #36]	; 0x24
    4a1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4a20:	9907      	ldr	r1, [sp, #28]
    4a22:	428b      	cmp	r3, r1
    4a24:	d204      	bcs.n	4a30 <__cvt+0xb8>
    4a26:	1c5a      	adds	r2, r3, #1
    4a28:	9209      	str	r2, [sp, #36]	; 0x24
    4a2a:	2230      	movs	r2, #48	; 0x30
    4a2c:	701a      	strb	r2, [r3, #0]
    4a2e:	e7f6      	b.n	4a1e <__cvt+0xa6>
    4a30:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4a32:	1c28      	adds	r0, r5, #0
    4a34:	1b5a      	subs	r2, r3, r5
    4a36:	9b15      	ldr	r3, [sp, #84]	; 0x54
    4a38:	601a      	str	r2, [r3, #0]
    4a3a:	b00b      	add	sp, #44	; 0x2c
    4a3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4a3e:	46c0      	nop			; (mov r8, r8)
	...

00004a48 <__exponent>:
    4a48:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a4a:	232b      	movs	r3, #43	; 0x2b
    4a4c:	b085      	sub	sp, #20
    4a4e:	1c05      	adds	r5, r0, #0
    4a50:	1c0c      	adds	r4, r1, #0
    4a52:	7002      	strb	r2, [r0, #0]
    4a54:	1c86      	adds	r6, r0, #2
    4a56:	2900      	cmp	r1, #0
    4a58:	da01      	bge.n	4a5e <__exponent+0x16>
    4a5a:	424c      	negs	r4, r1
    4a5c:	232d      	movs	r3, #45	; 0x2d
    4a5e:	706b      	strb	r3, [r5, #1]
    4a60:	2c09      	cmp	r4, #9
    4a62:	dd1e      	ble.n	4aa2 <__exponent+0x5a>
    4a64:	466f      	mov	r7, sp
    4a66:	370e      	adds	r7, #14
    4a68:	1c20      	adds	r0, r4, #0
    4a6a:	210a      	movs	r1, #10
    4a6c:	9701      	str	r7, [sp, #4]
    4a6e:	f002 fe87 	bl	7780 <__aeabi_idivmod>
    4a72:	3130      	adds	r1, #48	; 0x30
    4a74:	7039      	strb	r1, [r7, #0]
    4a76:	1c20      	adds	r0, r4, #0
    4a78:	210a      	movs	r1, #10
    4a7a:	f002 fe2b 	bl	76d4 <__aeabi_idiv>
    4a7e:	3f01      	subs	r7, #1
    4a80:	1e04      	subs	r4, r0, #0
    4a82:	2c09      	cmp	r4, #9
    4a84:	dcf0      	bgt.n	4a68 <__exponent+0x20>
    4a86:	9b01      	ldr	r3, [sp, #4]
    4a88:	3430      	adds	r4, #48	; 0x30
    4a8a:	3b01      	subs	r3, #1
    4a8c:	701c      	strb	r4, [r3, #0]
    4a8e:	466a      	mov	r2, sp
    4a90:	320f      	adds	r2, #15
    4a92:	1c30      	adds	r0, r6, #0
    4a94:	4293      	cmp	r3, r2
    4a96:	d209      	bcs.n	4aac <__exponent+0x64>
    4a98:	781a      	ldrb	r2, [r3, #0]
    4a9a:	3301      	adds	r3, #1
    4a9c:	7032      	strb	r2, [r6, #0]
    4a9e:	3601      	adds	r6, #1
    4aa0:	e7f5      	b.n	4a8e <__exponent+0x46>
    4aa2:	2330      	movs	r3, #48	; 0x30
    4aa4:	18e4      	adds	r4, r4, r3
    4aa6:	7033      	strb	r3, [r6, #0]
    4aa8:	1cb0      	adds	r0, r6, #2
    4aaa:	7074      	strb	r4, [r6, #1]
    4aac:	1b40      	subs	r0, r0, r5
    4aae:	b005      	add	sp, #20
    4ab0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4ab2:	0000      	movs	r0, r0
    4ab4:	0000      	movs	r0, r0
	...

00004ab8 <_printf_float>:
    4ab8:	b5f0      	push	{r4, r5, r6, r7, lr}
    4aba:	b093      	sub	sp, #76	; 0x4c
    4abc:	1c0c      	adds	r4, r1, #0
    4abe:	920a      	str	r2, [sp, #40]	; 0x28
    4ac0:	930b      	str	r3, [sp, #44]	; 0x2c
    4ac2:	9e18      	ldr	r6, [sp, #96]	; 0x60
    4ac4:	1c05      	adds	r5, r0, #0
    4ac6:	f001 ff6d 	bl	69a4 <_localeconv_r>
    4aca:	6800      	ldr	r0, [r0, #0]
    4acc:	900c      	str	r0, [sp, #48]	; 0x30
    4ace:	f7fe fdc1 	bl	3654 <strlen>
    4ad2:	2300      	movs	r3, #0
    4ad4:	9310      	str	r3, [sp, #64]	; 0x40
    4ad6:	6833      	ldr	r3, [r6, #0]
    4ad8:	2207      	movs	r2, #7
    4ada:	3307      	adds	r3, #7
    4adc:	4393      	bics	r3, r2
    4ade:	1c1a      	adds	r2, r3, #0
    4ae0:	3208      	adds	r2, #8
    4ae2:	900d      	str	r0, [sp, #52]	; 0x34
    4ae4:	7e27      	ldrb	r7, [r4, #24]
    4ae6:	6818      	ldr	r0, [r3, #0]
    4ae8:	6859      	ldr	r1, [r3, #4]
    4aea:	6032      	str	r2, [r6, #0]
    4aec:	64a0      	str	r0, [r4, #72]	; 0x48
    4aee:	64e1      	str	r1, [r4, #76]	; 0x4c
    4af0:	f7fe fc52 	bl	3398 <__fpclassifyd>
    4af4:	2801      	cmp	r0, #1
    4af6:	d119      	bne.n	4b2c <_printf_float+0x74>
    4af8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4afa:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4afc:	4bb9      	ldr	r3, [pc, #740]	; (4de4 <_printf_float+0x32c>)
    4afe:	4ab8      	ldr	r2, [pc, #736]	; (4de0 <_printf_float+0x328>)
    4b00:	f002 fe60 	bl	77c4 <__aeabi_dcmplt>
    4b04:	2800      	cmp	r0, #0
    4b06:	d003      	beq.n	4b10 <_printf_float+0x58>
    4b08:	1c23      	adds	r3, r4, #0
    4b0a:	222d      	movs	r2, #45	; 0x2d
    4b0c:	3343      	adds	r3, #67	; 0x43
    4b0e:	701a      	strb	r2, [r3, #0]
    4b10:	2f47      	cmp	r7, #71	; 0x47
    4b12:	d801      	bhi.n	4b18 <_printf_float+0x60>
    4b14:	4eb4      	ldr	r6, [pc, #720]	; (4de8 <_printf_float+0x330>)
    4b16:	e000      	b.n	4b1a <_printf_float+0x62>
    4b18:	4eb4      	ldr	r6, [pc, #720]	; (4dec <_printf_float+0x334>)
    4b1a:	2303      	movs	r3, #3
    4b1c:	6820      	ldr	r0, [r4, #0]
    4b1e:	6123      	str	r3, [r4, #16]
    4b20:	2304      	movs	r3, #4
    4b22:	4398      	bics	r0, r3
    4b24:	2100      	movs	r1, #0
    4b26:	6020      	str	r0, [r4, #0]
    4b28:	9109      	str	r1, [sp, #36]	; 0x24
    4b2a:	e091      	b.n	4c50 <_printf_float+0x198>
    4b2c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4b2e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4b30:	f7fe fc32 	bl	3398 <__fpclassifyd>
    4b34:	6823      	ldr	r3, [r4, #0]
    4b36:	2800      	cmp	r0, #0
    4b38:	d10c      	bne.n	4b54 <_printf_float+0x9c>
    4b3a:	2f47      	cmp	r7, #71	; 0x47
    4b3c:	d801      	bhi.n	4b42 <_printf_float+0x8a>
    4b3e:	4eac      	ldr	r6, [pc, #688]	; (4df0 <_printf_float+0x338>)
    4b40:	e000      	b.n	4b44 <_printf_float+0x8c>
    4b42:	4eac      	ldr	r6, [pc, #688]	; (4df4 <_printf_float+0x33c>)
    4b44:	2203      	movs	r2, #3
    4b46:	6122      	str	r2, [r4, #16]
    4b48:	2204      	movs	r2, #4
    4b4a:	4393      	bics	r3, r2
    4b4c:	2200      	movs	r2, #0
    4b4e:	6023      	str	r3, [r4, #0]
    4b50:	9209      	str	r2, [sp, #36]	; 0x24
    4b52:	e07d      	b.n	4c50 <_printf_float+0x198>
    4b54:	6862      	ldr	r2, [r4, #4]
    4b56:	1c56      	adds	r6, r2, #1
    4b58:	d101      	bne.n	4b5e <_printf_float+0xa6>
    4b5a:	2206      	movs	r2, #6
    4b5c:	e007      	b.n	4b6e <_printf_float+0xb6>
    4b5e:	2120      	movs	r1, #32
    4b60:	1c38      	adds	r0, r7, #0
    4b62:	4388      	bics	r0, r1
    4b64:	2847      	cmp	r0, #71	; 0x47
    4b66:	d103      	bne.n	4b70 <_printf_float+0xb8>
    4b68:	2a00      	cmp	r2, #0
    4b6a:	d101      	bne.n	4b70 <_printf_float+0xb8>
    4b6c:	2201      	movs	r2, #1
    4b6e:	6062      	str	r2, [r4, #4]
    4b70:	2280      	movs	r2, #128	; 0x80
    4b72:	00d2      	lsls	r2, r2, #3
    4b74:	4313      	orrs	r3, r2
    4b76:	6023      	str	r3, [r4, #0]
    4b78:	9301      	str	r3, [sp, #4]
    4b7a:	466b      	mov	r3, sp
    4b7c:	333b      	adds	r3, #59	; 0x3b
    4b7e:	9302      	str	r3, [sp, #8]
    4b80:	ab0f      	add	r3, sp, #60	; 0x3c
    4b82:	6861      	ldr	r1, [r4, #4]
    4b84:	9303      	str	r3, [sp, #12]
    4b86:	ab10      	add	r3, sp, #64	; 0x40
    4b88:	9305      	str	r3, [sp, #20]
    4b8a:	2300      	movs	r3, #0
    4b8c:	9100      	str	r1, [sp, #0]
    4b8e:	9306      	str	r3, [sp, #24]
    4b90:	9704      	str	r7, [sp, #16]
    4b92:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    4b94:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    4b96:	1c28      	adds	r0, r5, #0
    4b98:	f7ff feee 	bl	4978 <__cvt>
    4b9c:	2320      	movs	r3, #32
    4b9e:	1c3a      	adds	r2, r7, #0
    4ba0:	1c06      	adds	r6, r0, #0
    4ba2:	439a      	bics	r2, r3
    4ba4:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4ba6:	2a47      	cmp	r2, #71	; 0x47
    4ba8:	d107      	bne.n	4bba <_printf_float+0x102>
    4baa:	1ccb      	adds	r3, r1, #3
    4bac:	db02      	blt.n	4bb4 <_printf_float+0xfc>
    4bae:	6860      	ldr	r0, [r4, #4]
    4bb0:	4281      	cmp	r1, r0
    4bb2:	dd2e      	ble.n	4c12 <_printf_float+0x15a>
    4bb4:	3f02      	subs	r7, #2
    4bb6:	b2ff      	uxtb	r7, r7
    4bb8:	e001      	b.n	4bbe <_printf_float+0x106>
    4bba:	2f65      	cmp	r7, #101	; 0x65
    4bbc:	d812      	bhi.n	4be4 <_printf_float+0x12c>
    4bbe:	1c20      	adds	r0, r4, #0
    4bc0:	3901      	subs	r1, #1
    4bc2:	1c3a      	adds	r2, r7, #0
    4bc4:	3050      	adds	r0, #80	; 0x50
    4bc6:	910f      	str	r1, [sp, #60]	; 0x3c
    4bc8:	f7ff ff3e 	bl	4a48 <__exponent>
    4bcc:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4bce:	9009      	str	r0, [sp, #36]	; 0x24
    4bd0:	18c2      	adds	r2, r0, r3
    4bd2:	6122      	str	r2, [r4, #16]
    4bd4:	2b01      	cmp	r3, #1
    4bd6:	dc02      	bgt.n	4bde <_printf_float+0x126>
    4bd8:	6821      	ldr	r1, [r4, #0]
    4bda:	07c9      	lsls	r1, r1, #31
    4bdc:	d52f      	bpl.n	4c3e <_printf_float+0x186>
    4bde:	3201      	adds	r2, #1
    4be0:	6122      	str	r2, [r4, #16]
    4be2:	e02c      	b.n	4c3e <_printf_float+0x186>
    4be4:	2f66      	cmp	r7, #102	; 0x66
    4be6:	d115      	bne.n	4c14 <_printf_float+0x15c>
    4be8:	6863      	ldr	r3, [r4, #4]
    4bea:	2900      	cmp	r1, #0
    4bec:	dd08      	ble.n	4c00 <_printf_float+0x148>
    4bee:	6121      	str	r1, [r4, #16]
    4bf0:	2b00      	cmp	r3, #0
    4bf2:	d102      	bne.n	4bfa <_printf_float+0x142>
    4bf4:	6822      	ldr	r2, [r4, #0]
    4bf6:	07d2      	lsls	r2, r2, #31
    4bf8:	d51d      	bpl.n	4c36 <_printf_float+0x17e>
    4bfa:	3301      	adds	r3, #1
    4bfc:	18c9      	adds	r1, r1, r3
    4bfe:	e011      	b.n	4c24 <_printf_float+0x16c>
    4c00:	2b00      	cmp	r3, #0
    4c02:	d103      	bne.n	4c0c <_printf_float+0x154>
    4c04:	6820      	ldr	r0, [r4, #0]
    4c06:	2201      	movs	r2, #1
    4c08:	4210      	tst	r0, r2
    4c0a:	d000      	beq.n	4c0e <_printf_float+0x156>
    4c0c:	1c9a      	adds	r2, r3, #2
    4c0e:	6122      	str	r2, [r4, #16]
    4c10:	e011      	b.n	4c36 <_printf_float+0x17e>
    4c12:	2767      	movs	r7, #103	; 0x67
    4c14:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4c16:	4291      	cmp	r1, r2
    4c18:	db06      	blt.n	4c28 <_printf_float+0x170>
    4c1a:	6822      	ldr	r2, [r4, #0]
    4c1c:	6121      	str	r1, [r4, #16]
    4c1e:	07d2      	lsls	r2, r2, #31
    4c20:	d509      	bpl.n	4c36 <_printf_float+0x17e>
    4c22:	3101      	adds	r1, #1
    4c24:	6121      	str	r1, [r4, #16]
    4c26:	e006      	b.n	4c36 <_printf_float+0x17e>
    4c28:	2301      	movs	r3, #1
    4c2a:	2900      	cmp	r1, #0
    4c2c:	dc01      	bgt.n	4c32 <_printf_float+0x17a>
    4c2e:	2302      	movs	r3, #2
    4c30:	1a5b      	subs	r3, r3, r1
    4c32:	18d3      	adds	r3, r2, r3
    4c34:	6123      	str	r3, [r4, #16]
    4c36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4c38:	2000      	movs	r0, #0
    4c3a:	65a3      	str	r3, [r4, #88]	; 0x58
    4c3c:	9009      	str	r0, [sp, #36]	; 0x24
    4c3e:	466b      	mov	r3, sp
    4c40:	333b      	adds	r3, #59	; 0x3b
    4c42:	781b      	ldrb	r3, [r3, #0]
    4c44:	2b00      	cmp	r3, #0
    4c46:	d003      	beq.n	4c50 <_printf_float+0x198>
    4c48:	1c23      	adds	r3, r4, #0
    4c4a:	222d      	movs	r2, #45	; 0x2d
    4c4c:	3343      	adds	r3, #67	; 0x43
    4c4e:	701a      	strb	r2, [r3, #0]
    4c50:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4c52:	1c28      	adds	r0, r5, #0
    4c54:	9100      	str	r1, [sp, #0]
    4c56:	aa11      	add	r2, sp, #68	; 0x44
    4c58:	1c21      	adds	r1, r4, #0
    4c5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4c5c:	f000 f958 	bl	4f10 <_printf_common>
    4c60:	3001      	adds	r0, #1
    4c62:	d102      	bne.n	4c6a <_printf_float+0x1b2>
    4c64:	2001      	movs	r0, #1
    4c66:	4240      	negs	r0, r0
    4c68:	e14c      	b.n	4f04 <_printf_float+0x44c>
    4c6a:	6822      	ldr	r2, [r4, #0]
    4c6c:	0553      	lsls	r3, r2, #21
    4c6e:	d404      	bmi.n	4c7a <_printf_float+0x1c2>
    4c70:	1c28      	adds	r0, r5, #0
    4c72:	990a      	ldr	r1, [sp, #40]	; 0x28
    4c74:	1c32      	adds	r2, r6, #0
    4c76:	6923      	ldr	r3, [r4, #16]
    4c78:	e067      	b.n	4d4a <_printf_float+0x292>
    4c7a:	2f65      	cmp	r7, #101	; 0x65
    4c7c:	d800      	bhi.n	4c80 <_printf_float+0x1c8>
    4c7e:	e0e0      	b.n	4e42 <_printf_float+0x38a>
    4c80:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4c82:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4c84:	4b57      	ldr	r3, [pc, #348]	; (4de4 <_printf_float+0x32c>)
    4c86:	4a56      	ldr	r2, [pc, #344]	; (4de0 <_printf_float+0x328>)
    4c88:	f002 fd96 	bl	77b8 <__aeabi_dcmpeq>
    4c8c:	2800      	cmp	r0, #0
    4c8e:	d02b      	beq.n	4ce8 <_printf_float+0x230>
    4c90:	1c28      	adds	r0, r5, #0
    4c92:	990a      	ldr	r1, [sp, #40]	; 0x28
    4c94:	4a58      	ldr	r2, [pc, #352]	; (4df8 <_printf_float+0x340>)
    4c96:	2301      	movs	r3, #1
    4c98:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4c9a:	47b0      	blx	r6
    4c9c:	3001      	adds	r0, #1
    4c9e:	d0e1      	beq.n	4c64 <_printf_float+0x1ac>
    4ca0:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    4ca2:	9810      	ldr	r0, [sp, #64]	; 0x40
    4ca4:	4287      	cmp	r7, r0
    4ca6:	db07      	blt.n	4cb8 <_printf_float+0x200>
    4ca8:	6821      	ldr	r1, [r4, #0]
    4caa:	07c9      	lsls	r1, r1, #31
    4cac:	d404      	bmi.n	4cb8 <_printf_float+0x200>
    4cae:	6827      	ldr	r7, [r4, #0]
    4cb0:	07bf      	lsls	r7, r7, #30
    4cb2:	d500      	bpl.n	4cb6 <_printf_float+0x1fe>
    4cb4:	e10e      	b.n	4ed4 <_printf_float+0x41c>
    4cb6:	e113      	b.n	4ee0 <_printf_float+0x428>
    4cb8:	1c28      	adds	r0, r5, #0
    4cba:	990a      	ldr	r1, [sp, #40]	; 0x28
    4cbc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4cbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4cc0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4cc2:	47b0      	blx	r6
    4cc4:	3001      	adds	r0, #1
    4cc6:	d0cd      	beq.n	4c64 <_printf_float+0x1ac>
    4cc8:	2600      	movs	r6, #0
    4cca:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4ccc:	3b01      	subs	r3, #1
    4cce:	429e      	cmp	r6, r3
    4cd0:	daed      	bge.n	4cae <_printf_float+0x1f6>
    4cd2:	1c22      	adds	r2, r4, #0
    4cd4:	1c28      	adds	r0, r5, #0
    4cd6:	990a      	ldr	r1, [sp, #40]	; 0x28
    4cd8:	321a      	adds	r2, #26
    4cda:	2301      	movs	r3, #1
    4cdc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4cde:	47b8      	blx	r7
    4ce0:	3001      	adds	r0, #1
    4ce2:	d0bf      	beq.n	4c64 <_printf_float+0x1ac>
    4ce4:	3601      	adds	r6, #1
    4ce6:	e7f0      	b.n	4cca <_printf_float+0x212>
    4ce8:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4cea:	2800      	cmp	r0, #0
    4cec:	dc30      	bgt.n	4d50 <_printf_float+0x298>
    4cee:	1c28      	adds	r0, r5, #0
    4cf0:	990a      	ldr	r1, [sp, #40]	; 0x28
    4cf2:	4a41      	ldr	r2, [pc, #260]	; (4df8 <_printf_float+0x340>)
    4cf4:	2301      	movs	r3, #1
    4cf6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4cf8:	47b8      	blx	r7
    4cfa:	3001      	adds	r0, #1
    4cfc:	d0b2      	beq.n	4c64 <_printf_float+0x1ac>
    4cfe:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4d00:	2800      	cmp	r0, #0
    4d02:	d105      	bne.n	4d10 <_printf_float+0x258>
    4d04:	9910      	ldr	r1, [sp, #64]	; 0x40
    4d06:	2900      	cmp	r1, #0
    4d08:	d102      	bne.n	4d10 <_printf_float+0x258>
    4d0a:	6822      	ldr	r2, [r4, #0]
    4d0c:	07d2      	lsls	r2, r2, #31
    4d0e:	d5ce      	bpl.n	4cae <_printf_float+0x1f6>
    4d10:	1c28      	adds	r0, r5, #0
    4d12:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d14:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4d16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4d18:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4d1a:	47b8      	blx	r7
    4d1c:	3001      	adds	r0, #1
    4d1e:	d0a1      	beq.n	4c64 <_printf_float+0x1ac>
    4d20:	2700      	movs	r7, #0
    4d22:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4d24:	9709      	str	r7, [sp, #36]	; 0x24
    4d26:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4d28:	4243      	negs	r3, r0
    4d2a:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d2c:	1c28      	adds	r0, r5, #0
    4d2e:	429f      	cmp	r7, r3
    4d30:	da09      	bge.n	4d46 <_printf_float+0x28e>
    4d32:	1c22      	adds	r2, r4, #0
    4d34:	321a      	adds	r2, #26
    4d36:	2301      	movs	r3, #1
    4d38:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4d3a:	47b8      	blx	r7
    4d3c:	3001      	adds	r0, #1
    4d3e:	d091      	beq.n	4c64 <_printf_float+0x1ac>
    4d40:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4d42:	3701      	adds	r7, #1
    4d44:	e7ed      	b.n	4d22 <_printf_float+0x26a>
    4d46:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4d48:	1c32      	adds	r2, r6, #0
    4d4a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4d4c:	47b0      	blx	r6
    4d4e:	e0b5      	b.n	4ebc <_printf_float+0x404>
    4d50:	9f10      	ldr	r7, [sp, #64]	; 0x40
    4d52:	6da3      	ldr	r3, [r4, #88]	; 0x58
    4d54:	9708      	str	r7, [sp, #32]
    4d56:	429f      	cmp	r7, r3
    4d58:	dd00      	ble.n	4d5c <_printf_float+0x2a4>
    4d5a:	9308      	str	r3, [sp, #32]
    4d5c:	9f08      	ldr	r7, [sp, #32]
    4d5e:	2f00      	cmp	r7, #0
    4d60:	dc01      	bgt.n	4d66 <_printf_float+0x2ae>
    4d62:	2700      	movs	r7, #0
    4d64:	e014      	b.n	4d90 <_printf_float+0x2d8>
    4d66:	1c28      	adds	r0, r5, #0
    4d68:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d6a:	1c32      	adds	r2, r6, #0
    4d6c:	9b08      	ldr	r3, [sp, #32]
    4d6e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4d70:	47b8      	blx	r7
    4d72:	3001      	adds	r0, #1
    4d74:	d1f5      	bne.n	4d62 <_printf_float+0x2aa>
    4d76:	e775      	b.n	4c64 <_printf_float+0x1ac>
    4d78:	1c22      	adds	r2, r4, #0
    4d7a:	1c28      	adds	r0, r5, #0
    4d7c:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d7e:	321a      	adds	r2, #26
    4d80:	2301      	movs	r3, #1
    4d82:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4d84:	47b8      	blx	r7
    4d86:	3001      	adds	r0, #1
    4d88:	d100      	bne.n	4d8c <_printf_float+0x2d4>
    4d8a:	e76b      	b.n	4c64 <_printf_float+0x1ac>
    4d8c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4d8e:	3701      	adds	r7, #1
    4d90:	9709      	str	r7, [sp, #36]	; 0x24
    4d92:	9f08      	ldr	r7, [sp, #32]
    4d94:	6da3      	ldr	r3, [r4, #88]	; 0x58
    4d96:	43fa      	mvns	r2, r7
    4d98:	17d2      	asrs	r2, r2, #31
    4d9a:	403a      	ands	r2, r7
    4d9c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4d9e:	1a9a      	subs	r2, r3, r2
    4da0:	4297      	cmp	r7, r2
    4da2:	dbe9      	blt.n	4d78 <_printf_float+0x2c0>
    4da4:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4da6:	9910      	ldr	r1, [sp, #64]	; 0x40
    4da8:	18f3      	adds	r3, r6, r3
    4daa:	9309      	str	r3, [sp, #36]	; 0x24
    4dac:	4288      	cmp	r0, r1
    4dae:	db0e      	blt.n	4dce <_printf_float+0x316>
    4db0:	6822      	ldr	r2, [r4, #0]
    4db2:	07d2      	lsls	r2, r2, #31
    4db4:	d40b      	bmi.n	4dce <_printf_float+0x316>
    4db6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4db8:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    4dba:	18f6      	adds	r6, r6, r3
    4dbc:	1bdb      	subs	r3, r3, r7
    4dbe:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4dc0:	1bf6      	subs	r6, r6, r7
    4dc2:	429e      	cmp	r6, r3
    4dc4:	dd00      	ble.n	4dc8 <_printf_float+0x310>
    4dc6:	1c1e      	adds	r6, r3, #0
    4dc8:	2e00      	cmp	r6, #0
    4dca:	dc17      	bgt.n	4dfc <_printf_float+0x344>
    4dcc:	e01f      	b.n	4e0e <_printf_float+0x356>
    4dce:	1c28      	adds	r0, r5, #0
    4dd0:	990a      	ldr	r1, [sp, #40]	; 0x28
    4dd2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4dd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4dd6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4dd8:	47b8      	blx	r7
    4dda:	3001      	adds	r0, #1
    4ddc:	d1eb      	bne.n	4db6 <_printf_float+0x2fe>
    4dde:	e741      	b.n	4c64 <_printf_float+0x1ac>
	...
    4de8:	00009ad9 	.word	0x00009ad9
    4dec:	00009add 	.word	0x00009add
    4df0:	00009ae1 	.word	0x00009ae1
    4df4:	00009ae5 	.word	0x00009ae5
    4df8:	00009ae9 	.word	0x00009ae9
    4dfc:	1c28      	adds	r0, r5, #0
    4dfe:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e00:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4e02:	1c33      	adds	r3, r6, #0
    4e04:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4e06:	47b8      	blx	r7
    4e08:	3001      	adds	r0, #1
    4e0a:	d100      	bne.n	4e0e <_printf_float+0x356>
    4e0c:	e72a      	b.n	4c64 <_printf_float+0x1ac>
    4e0e:	2700      	movs	r7, #0
    4e10:	e00b      	b.n	4e2a <_printf_float+0x372>
    4e12:	1c22      	adds	r2, r4, #0
    4e14:	1c28      	adds	r0, r5, #0
    4e16:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e18:	321a      	adds	r2, #26
    4e1a:	2301      	movs	r3, #1
    4e1c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4e1e:	47b8      	blx	r7
    4e20:	3001      	adds	r0, #1
    4e22:	d100      	bne.n	4e26 <_printf_float+0x36e>
    4e24:	e71e      	b.n	4c64 <_printf_float+0x1ac>
    4e26:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4e28:	3701      	adds	r7, #1
    4e2a:	9709      	str	r7, [sp, #36]	; 0x24
    4e2c:	9810      	ldr	r0, [sp, #64]	; 0x40
    4e2e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4e30:	43f3      	mvns	r3, r6
    4e32:	17db      	asrs	r3, r3, #31
    4e34:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4e36:	1a42      	subs	r2, r0, r1
    4e38:	4033      	ands	r3, r6
    4e3a:	1ad3      	subs	r3, r2, r3
    4e3c:	429f      	cmp	r7, r3
    4e3e:	dbe8      	blt.n	4e12 <_printf_float+0x35a>
    4e40:	e735      	b.n	4cae <_printf_float+0x1f6>
    4e42:	9810      	ldr	r0, [sp, #64]	; 0x40
    4e44:	2801      	cmp	r0, #1
    4e46:	dc02      	bgt.n	4e4e <_printf_float+0x396>
    4e48:	2301      	movs	r3, #1
    4e4a:	421a      	tst	r2, r3
    4e4c:	d03a      	beq.n	4ec4 <_printf_float+0x40c>
    4e4e:	1c28      	adds	r0, r5, #0
    4e50:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e52:	1c32      	adds	r2, r6, #0
    4e54:	2301      	movs	r3, #1
    4e56:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4e58:	47b8      	blx	r7
    4e5a:	3001      	adds	r0, #1
    4e5c:	d100      	bne.n	4e60 <_printf_float+0x3a8>
    4e5e:	e701      	b.n	4c64 <_printf_float+0x1ac>
    4e60:	1c28      	adds	r0, r5, #0
    4e62:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e64:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4e66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4e68:	47b8      	blx	r7
    4e6a:	3001      	adds	r0, #1
    4e6c:	d100      	bne.n	4e70 <_printf_float+0x3b8>
    4e6e:	e6f9      	b.n	4c64 <_printf_float+0x1ac>
    4e70:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4e72:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4e74:	4b25      	ldr	r3, [pc, #148]	; (4f0c <_printf_float+0x454>)
    4e76:	4a24      	ldr	r2, [pc, #144]	; (4f08 <_printf_float+0x450>)
    4e78:	f002 fc9e 	bl	77b8 <__aeabi_dcmpeq>
    4e7c:	2800      	cmp	r0, #0
    4e7e:	d001      	beq.n	4e84 <_printf_float+0x3cc>
    4e80:	2600      	movs	r6, #0
    4e82:	e010      	b.n	4ea6 <_printf_float+0x3ee>
    4e84:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4e86:	1c72      	adds	r2, r6, #1
    4e88:	3b01      	subs	r3, #1
    4e8a:	1c28      	adds	r0, r5, #0
    4e8c:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e8e:	e01c      	b.n	4eca <_printf_float+0x412>
    4e90:	1c22      	adds	r2, r4, #0
    4e92:	1c28      	adds	r0, r5, #0
    4e94:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e96:	321a      	adds	r2, #26
    4e98:	2301      	movs	r3, #1
    4e9a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4e9c:	47b8      	blx	r7
    4e9e:	3001      	adds	r0, #1
    4ea0:	d100      	bne.n	4ea4 <_printf_float+0x3ec>
    4ea2:	e6df      	b.n	4c64 <_printf_float+0x1ac>
    4ea4:	3601      	adds	r6, #1
    4ea6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4ea8:	3b01      	subs	r3, #1
    4eaa:	429e      	cmp	r6, r3
    4eac:	dbf0      	blt.n	4e90 <_printf_float+0x3d8>
    4eae:	1c22      	adds	r2, r4, #0
    4eb0:	1c28      	adds	r0, r5, #0
    4eb2:	990a      	ldr	r1, [sp, #40]	; 0x28
    4eb4:	3250      	adds	r2, #80	; 0x50
    4eb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4eb8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4eba:	47b8      	blx	r7
    4ebc:	3001      	adds	r0, #1
    4ebe:	d000      	beq.n	4ec2 <_printf_float+0x40a>
    4ec0:	e6f5      	b.n	4cae <_printf_float+0x1f6>
    4ec2:	e6cf      	b.n	4c64 <_printf_float+0x1ac>
    4ec4:	990a      	ldr	r1, [sp, #40]	; 0x28
    4ec6:	1c28      	adds	r0, r5, #0
    4ec8:	1c32      	adds	r2, r6, #0
    4eca:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4ecc:	47b0      	blx	r6
    4ece:	3001      	adds	r0, #1
    4ed0:	d1ed      	bne.n	4eae <_printf_float+0x3f6>
    4ed2:	e6c7      	b.n	4c64 <_printf_float+0x1ac>
    4ed4:	2600      	movs	r6, #0
    4ed6:	68e0      	ldr	r0, [r4, #12]
    4ed8:	9911      	ldr	r1, [sp, #68]	; 0x44
    4eda:	1a43      	subs	r3, r0, r1
    4edc:	429e      	cmp	r6, r3
    4ede:	db05      	blt.n	4eec <_printf_float+0x434>
    4ee0:	9b11      	ldr	r3, [sp, #68]	; 0x44
    4ee2:	68e0      	ldr	r0, [r4, #12]
    4ee4:	4298      	cmp	r0, r3
    4ee6:	da0d      	bge.n	4f04 <_printf_float+0x44c>
    4ee8:	1c18      	adds	r0, r3, #0
    4eea:	e00b      	b.n	4f04 <_printf_float+0x44c>
    4eec:	1c22      	adds	r2, r4, #0
    4eee:	1c28      	adds	r0, r5, #0
    4ef0:	990a      	ldr	r1, [sp, #40]	; 0x28
    4ef2:	3219      	adds	r2, #25
    4ef4:	2301      	movs	r3, #1
    4ef6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4ef8:	47b8      	blx	r7
    4efa:	3001      	adds	r0, #1
    4efc:	d100      	bne.n	4f00 <_printf_float+0x448>
    4efe:	e6b1      	b.n	4c64 <_printf_float+0x1ac>
    4f00:	3601      	adds	r6, #1
    4f02:	e7e8      	b.n	4ed6 <_printf_float+0x41e>
    4f04:	b013      	add	sp, #76	; 0x4c
    4f06:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00004f10 <_printf_common>:
    4f10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4f12:	1c15      	adds	r5, r2, #0
    4f14:	9301      	str	r3, [sp, #4]
    4f16:	690a      	ldr	r2, [r1, #16]
    4f18:	688b      	ldr	r3, [r1, #8]
    4f1a:	1c06      	adds	r6, r0, #0
    4f1c:	1c0c      	adds	r4, r1, #0
    4f1e:	4293      	cmp	r3, r2
    4f20:	da00      	bge.n	4f24 <_printf_common+0x14>
    4f22:	1c13      	adds	r3, r2, #0
    4f24:	1c22      	adds	r2, r4, #0
    4f26:	602b      	str	r3, [r5, #0]
    4f28:	3243      	adds	r2, #67	; 0x43
    4f2a:	7812      	ldrb	r2, [r2, #0]
    4f2c:	2a00      	cmp	r2, #0
    4f2e:	d001      	beq.n	4f34 <_printf_common+0x24>
    4f30:	3301      	adds	r3, #1
    4f32:	602b      	str	r3, [r5, #0]
    4f34:	6820      	ldr	r0, [r4, #0]
    4f36:	0680      	lsls	r0, r0, #26
    4f38:	d502      	bpl.n	4f40 <_printf_common+0x30>
    4f3a:	682b      	ldr	r3, [r5, #0]
    4f3c:	3302      	adds	r3, #2
    4f3e:	602b      	str	r3, [r5, #0]
    4f40:	6821      	ldr	r1, [r4, #0]
    4f42:	2706      	movs	r7, #6
    4f44:	400f      	ands	r7, r1
    4f46:	d01f      	beq.n	4f88 <_printf_common+0x78>
    4f48:	1c23      	adds	r3, r4, #0
    4f4a:	3343      	adds	r3, #67	; 0x43
    4f4c:	781b      	ldrb	r3, [r3, #0]
    4f4e:	1e5a      	subs	r2, r3, #1
    4f50:	4193      	sbcs	r3, r2
    4f52:	6822      	ldr	r2, [r4, #0]
    4f54:	0692      	lsls	r2, r2, #26
    4f56:	d51f      	bpl.n	4f98 <_printf_common+0x88>
    4f58:	18e1      	adds	r1, r4, r3
    4f5a:	3140      	adds	r1, #64	; 0x40
    4f5c:	2030      	movs	r0, #48	; 0x30
    4f5e:	70c8      	strb	r0, [r1, #3]
    4f60:	1c21      	adds	r1, r4, #0
    4f62:	1c5a      	adds	r2, r3, #1
    4f64:	3145      	adds	r1, #69	; 0x45
    4f66:	7809      	ldrb	r1, [r1, #0]
    4f68:	18a2      	adds	r2, r4, r2
    4f6a:	3240      	adds	r2, #64	; 0x40
    4f6c:	3302      	adds	r3, #2
    4f6e:	70d1      	strb	r1, [r2, #3]
    4f70:	e012      	b.n	4f98 <_printf_common+0x88>
    4f72:	1c22      	adds	r2, r4, #0
    4f74:	1c30      	adds	r0, r6, #0
    4f76:	9901      	ldr	r1, [sp, #4]
    4f78:	3219      	adds	r2, #25
    4f7a:	2301      	movs	r3, #1
    4f7c:	9f08      	ldr	r7, [sp, #32]
    4f7e:	47b8      	blx	r7
    4f80:	3001      	adds	r0, #1
    4f82:	d011      	beq.n	4fa8 <_printf_common+0x98>
    4f84:	9f00      	ldr	r7, [sp, #0]
    4f86:	3701      	adds	r7, #1
    4f88:	9700      	str	r7, [sp, #0]
    4f8a:	68e0      	ldr	r0, [r4, #12]
    4f8c:	6829      	ldr	r1, [r5, #0]
    4f8e:	9f00      	ldr	r7, [sp, #0]
    4f90:	1a43      	subs	r3, r0, r1
    4f92:	429f      	cmp	r7, r3
    4f94:	dbed      	blt.n	4f72 <_printf_common+0x62>
    4f96:	e7d7      	b.n	4f48 <_printf_common+0x38>
    4f98:	1c22      	adds	r2, r4, #0
    4f9a:	1c30      	adds	r0, r6, #0
    4f9c:	9901      	ldr	r1, [sp, #4]
    4f9e:	3243      	adds	r2, #67	; 0x43
    4fa0:	9f08      	ldr	r7, [sp, #32]
    4fa2:	47b8      	blx	r7
    4fa4:	3001      	adds	r0, #1
    4fa6:	d102      	bne.n	4fae <_printf_common+0x9e>
    4fa8:	2001      	movs	r0, #1
    4faa:	4240      	negs	r0, r0
    4fac:	e023      	b.n	4ff6 <_printf_common+0xe6>
    4fae:	6820      	ldr	r0, [r4, #0]
    4fb0:	2106      	movs	r1, #6
    4fb2:	682b      	ldr	r3, [r5, #0]
    4fb4:	68e2      	ldr	r2, [r4, #12]
    4fb6:	4001      	ands	r1, r0
    4fb8:	2500      	movs	r5, #0
    4fba:	2904      	cmp	r1, #4
    4fbc:	d103      	bne.n	4fc6 <_printf_common+0xb6>
    4fbe:	1ad5      	subs	r5, r2, r3
    4fc0:	43eb      	mvns	r3, r5
    4fc2:	17db      	asrs	r3, r3, #31
    4fc4:	401d      	ands	r5, r3
    4fc6:	68a2      	ldr	r2, [r4, #8]
    4fc8:	6923      	ldr	r3, [r4, #16]
    4fca:	429a      	cmp	r2, r3
    4fcc:	dd01      	ble.n	4fd2 <_printf_common+0xc2>
    4fce:	1ad3      	subs	r3, r2, r3
    4fd0:	18ed      	adds	r5, r5, r3
    4fd2:	2700      	movs	r7, #0
    4fd4:	9700      	str	r7, [sp, #0]
    4fd6:	9f00      	ldr	r7, [sp, #0]
    4fd8:	42af      	cmp	r7, r5
    4fda:	da0b      	bge.n	4ff4 <_printf_common+0xe4>
    4fdc:	1c22      	adds	r2, r4, #0
    4fde:	1c30      	adds	r0, r6, #0
    4fe0:	9901      	ldr	r1, [sp, #4]
    4fe2:	321a      	adds	r2, #26
    4fe4:	2301      	movs	r3, #1
    4fe6:	9f08      	ldr	r7, [sp, #32]
    4fe8:	47b8      	blx	r7
    4fea:	3001      	adds	r0, #1
    4fec:	d0dc      	beq.n	4fa8 <_printf_common+0x98>
    4fee:	9f00      	ldr	r7, [sp, #0]
    4ff0:	3701      	adds	r7, #1
    4ff2:	e7ef      	b.n	4fd4 <_printf_common+0xc4>
    4ff4:	2000      	movs	r0, #0
    4ff6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00004ff8 <_printf_i>:
    4ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
    4ffa:	1c0d      	adds	r5, r1, #0
    4ffc:	b08b      	sub	sp, #44	; 0x2c
    4ffe:	3543      	adds	r5, #67	; 0x43
    5000:	9206      	str	r2, [sp, #24]
    5002:	9005      	str	r0, [sp, #20]
    5004:	9307      	str	r3, [sp, #28]
    5006:	9504      	str	r5, [sp, #16]
    5008:	7e0b      	ldrb	r3, [r1, #24]
    500a:	1c0c      	adds	r4, r1, #0
    500c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    500e:	2b6e      	cmp	r3, #110	; 0x6e
    5010:	d100      	bne.n	5014 <_printf_i+0x1c>
    5012:	e0a7      	b.n	5164 <_printf_i+0x16c>
    5014:	d811      	bhi.n	503a <_printf_i+0x42>
    5016:	2b63      	cmp	r3, #99	; 0x63
    5018:	d022      	beq.n	5060 <_printf_i+0x68>
    501a:	d809      	bhi.n	5030 <_printf_i+0x38>
    501c:	2b00      	cmp	r3, #0
    501e:	d100      	bne.n	5022 <_printf_i+0x2a>
    5020:	e0b0      	b.n	5184 <_printf_i+0x18c>
    5022:	2b58      	cmp	r3, #88	; 0x58
    5024:	d000      	beq.n	5028 <_printf_i+0x30>
    5026:	e0c0      	b.n	51aa <_printf_i+0x1b2>
    5028:	3145      	adds	r1, #69	; 0x45
    502a:	700b      	strb	r3, [r1, #0]
    502c:	4d7b      	ldr	r5, [pc, #492]	; (521c <_printf_i+0x224>)
    502e:	e04e      	b.n	50ce <_printf_i+0xd6>
    5030:	2b64      	cmp	r3, #100	; 0x64
    5032:	d01c      	beq.n	506e <_printf_i+0x76>
    5034:	2b69      	cmp	r3, #105	; 0x69
    5036:	d01a      	beq.n	506e <_printf_i+0x76>
    5038:	e0b7      	b.n	51aa <_printf_i+0x1b2>
    503a:	2b73      	cmp	r3, #115	; 0x73
    503c:	d100      	bne.n	5040 <_printf_i+0x48>
    503e:	e0a5      	b.n	518c <_printf_i+0x194>
    5040:	d809      	bhi.n	5056 <_printf_i+0x5e>
    5042:	2b6f      	cmp	r3, #111	; 0x6f
    5044:	d029      	beq.n	509a <_printf_i+0xa2>
    5046:	2b70      	cmp	r3, #112	; 0x70
    5048:	d000      	beq.n	504c <_printf_i+0x54>
    504a:	e0ae      	b.n	51aa <_printf_i+0x1b2>
    504c:	680e      	ldr	r6, [r1, #0]
    504e:	2320      	movs	r3, #32
    5050:	4333      	orrs	r3, r6
    5052:	600b      	str	r3, [r1, #0]
    5054:	e036      	b.n	50c4 <_printf_i+0xcc>
    5056:	2b75      	cmp	r3, #117	; 0x75
    5058:	d01f      	beq.n	509a <_printf_i+0xa2>
    505a:	2b78      	cmp	r3, #120	; 0x78
    505c:	d032      	beq.n	50c4 <_printf_i+0xcc>
    505e:	e0a4      	b.n	51aa <_printf_i+0x1b2>
    5060:	6813      	ldr	r3, [r2, #0]
    5062:	1c0d      	adds	r5, r1, #0
    5064:	1d19      	adds	r1, r3, #4
    5066:	3542      	adds	r5, #66	; 0x42
    5068:	6011      	str	r1, [r2, #0]
    506a:	681b      	ldr	r3, [r3, #0]
    506c:	e09f      	b.n	51ae <_printf_i+0x1b6>
    506e:	6821      	ldr	r1, [r4, #0]
    5070:	6813      	ldr	r3, [r2, #0]
    5072:	060e      	lsls	r6, r1, #24
    5074:	d503      	bpl.n	507e <_printf_i+0x86>
    5076:	1d19      	adds	r1, r3, #4
    5078:	6011      	str	r1, [r2, #0]
    507a:	681e      	ldr	r6, [r3, #0]
    507c:	e005      	b.n	508a <_printf_i+0x92>
    507e:	0648      	lsls	r0, r1, #25
    5080:	d5f9      	bpl.n	5076 <_printf_i+0x7e>
    5082:	1d19      	adds	r1, r3, #4
    5084:	6011      	str	r1, [r2, #0]
    5086:	2100      	movs	r1, #0
    5088:	5e5e      	ldrsh	r6, [r3, r1]
    508a:	4b64      	ldr	r3, [pc, #400]	; (521c <_printf_i+0x224>)
    508c:	2e00      	cmp	r6, #0
    508e:	da3b      	bge.n	5108 <_printf_i+0x110>
    5090:	9d04      	ldr	r5, [sp, #16]
    5092:	222d      	movs	r2, #45	; 0x2d
    5094:	4276      	negs	r6, r6
    5096:	702a      	strb	r2, [r5, #0]
    5098:	e036      	b.n	5108 <_printf_i+0x110>
    509a:	6821      	ldr	r1, [r4, #0]
    509c:	6813      	ldr	r3, [r2, #0]
    509e:	060e      	lsls	r6, r1, #24
    50a0:	d503      	bpl.n	50aa <_printf_i+0xb2>
    50a2:	1d19      	adds	r1, r3, #4
    50a4:	6011      	str	r1, [r2, #0]
    50a6:	681e      	ldr	r6, [r3, #0]
    50a8:	e004      	b.n	50b4 <_printf_i+0xbc>
    50aa:	0648      	lsls	r0, r1, #25
    50ac:	d5f9      	bpl.n	50a2 <_printf_i+0xaa>
    50ae:	1d19      	adds	r1, r3, #4
    50b0:	881e      	ldrh	r6, [r3, #0]
    50b2:	6011      	str	r1, [r2, #0]
    50b4:	4b59      	ldr	r3, [pc, #356]	; (521c <_printf_i+0x224>)
    50b6:	7e22      	ldrb	r2, [r4, #24]
    50b8:	9303      	str	r3, [sp, #12]
    50ba:	2708      	movs	r7, #8
    50bc:	2a6f      	cmp	r2, #111	; 0x6f
    50be:	d01e      	beq.n	50fe <_printf_i+0x106>
    50c0:	270a      	movs	r7, #10
    50c2:	e01c      	b.n	50fe <_printf_i+0x106>
    50c4:	1c23      	adds	r3, r4, #0
    50c6:	2178      	movs	r1, #120	; 0x78
    50c8:	3345      	adds	r3, #69	; 0x45
    50ca:	4d55      	ldr	r5, [pc, #340]	; (5220 <_printf_i+0x228>)
    50cc:	7019      	strb	r1, [r3, #0]
    50ce:	6811      	ldr	r1, [r2, #0]
    50d0:	6823      	ldr	r3, [r4, #0]
    50d2:	1d08      	adds	r0, r1, #4
    50d4:	9503      	str	r5, [sp, #12]
    50d6:	6010      	str	r0, [r2, #0]
    50d8:	061e      	lsls	r6, r3, #24
    50da:	d501      	bpl.n	50e0 <_printf_i+0xe8>
    50dc:	680e      	ldr	r6, [r1, #0]
    50de:	e002      	b.n	50e6 <_printf_i+0xee>
    50e0:	0658      	lsls	r0, r3, #25
    50e2:	d5fb      	bpl.n	50dc <_printf_i+0xe4>
    50e4:	880e      	ldrh	r6, [r1, #0]
    50e6:	07d9      	lsls	r1, r3, #31
    50e8:	d502      	bpl.n	50f0 <_printf_i+0xf8>
    50ea:	2220      	movs	r2, #32
    50ec:	4313      	orrs	r3, r2
    50ee:	6023      	str	r3, [r4, #0]
    50f0:	2710      	movs	r7, #16
    50f2:	2e00      	cmp	r6, #0
    50f4:	d103      	bne.n	50fe <_printf_i+0x106>
    50f6:	6822      	ldr	r2, [r4, #0]
    50f8:	2320      	movs	r3, #32
    50fa:	439a      	bics	r2, r3
    50fc:	6022      	str	r2, [r4, #0]
    50fe:	1c23      	adds	r3, r4, #0
    5100:	2200      	movs	r2, #0
    5102:	3343      	adds	r3, #67	; 0x43
    5104:	701a      	strb	r2, [r3, #0]
    5106:	e001      	b.n	510c <_printf_i+0x114>
    5108:	9303      	str	r3, [sp, #12]
    510a:	270a      	movs	r7, #10
    510c:	6863      	ldr	r3, [r4, #4]
    510e:	60a3      	str	r3, [r4, #8]
    5110:	2b00      	cmp	r3, #0
    5112:	db03      	blt.n	511c <_printf_i+0x124>
    5114:	6825      	ldr	r5, [r4, #0]
    5116:	2204      	movs	r2, #4
    5118:	4395      	bics	r5, r2
    511a:	6025      	str	r5, [r4, #0]
    511c:	2e00      	cmp	r6, #0
    511e:	d102      	bne.n	5126 <_printf_i+0x12e>
    5120:	9d04      	ldr	r5, [sp, #16]
    5122:	2b00      	cmp	r3, #0
    5124:	d00e      	beq.n	5144 <_printf_i+0x14c>
    5126:	9d04      	ldr	r5, [sp, #16]
    5128:	1c30      	adds	r0, r6, #0
    512a:	1c39      	adds	r1, r7, #0
    512c:	f002 fac8 	bl	76c0 <__aeabi_uidivmod>
    5130:	9803      	ldr	r0, [sp, #12]
    5132:	3d01      	subs	r5, #1
    5134:	5c43      	ldrb	r3, [r0, r1]
    5136:	1c30      	adds	r0, r6, #0
    5138:	702b      	strb	r3, [r5, #0]
    513a:	1c39      	adds	r1, r7, #0
    513c:	f002 fa7c 	bl	7638 <__aeabi_uidiv>
    5140:	1e06      	subs	r6, r0, #0
    5142:	d1f1      	bne.n	5128 <_printf_i+0x130>
    5144:	2f08      	cmp	r7, #8
    5146:	d109      	bne.n	515c <_printf_i+0x164>
    5148:	6821      	ldr	r1, [r4, #0]
    514a:	07c9      	lsls	r1, r1, #31
    514c:	d506      	bpl.n	515c <_printf_i+0x164>
    514e:	6862      	ldr	r2, [r4, #4]
    5150:	6923      	ldr	r3, [r4, #16]
    5152:	429a      	cmp	r2, r3
    5154:	dc02      	bgt.n	515c <_printf_i+0x164>
    5156:	3d01      	subs	r5, #1
    5158:	2330      	movs	r3, #48	; 0x30
    515a:	702b      	strb	r3, [r5, #0]
    515c:	9e04      	ldr	r6, [sp, #16]
    515e:	1b73      	subs	r3, r6, r5
    5160:	6123      	str	r3, [r4, #16]
    5162:	e02a      	b.n	51ba <_printf_i+0x1c2>
    5164:	6808      	ldr	r0, [r1, #0]
    5166:	6813      	ldr	r3, [r2, #0]
    5168:	6949      	ldr	r1, [r1, #20]
    516a:	0605      	lsls	r5, r0, #24
    516c:	d504      	bpl.n	5178 <_printf_i+0x180>
    516e:	1d18      	adds	r0, r3, #4
    5170:	6010      	str	r0, [r2, #0]
    5172:	681b      	ldr	r3, [r3, #0]
    5174:	6019      	str	r1, [r3, #0]
    5176:	e005      	b.n	5184 <_printf_i+0x18c>
    5178:	0646      	lsls	r6, r0, #25
    517a:	d5f8      	bpl.n	516e <_printf_i+0x176>
    517c:	1d18      	adds	r0, r3, #4
    517e:	6010      	str	r0, [r2, #0]
    5180:	681b      	ldr	r3, [r3, #0]
    5182:	8019      	strh	r1, [r3, #0]
    5184:	2300      	movs	r3, #0
    5186:	6123      	str	r3, [r4, #16]
    5188:	9d04      	ldr	r5, [sp, #16]
    518a:	e016      	b.n	51ba <_printf_i+0x1c2>
    518c:	6813      	ldr	r3, [r2, #0]
    518e:	1d19      	adds	r1, r3, #4
    5190:	6011      	str	r1, [r2, #0]
    5192:	681d      	ldr	r5, [r3, #0]
    5194:	1c28      	adds	r0, r5, #0
    5196:	f7fe fa5d 	bl	3654 <strlen>
    519a:	6863      	ldr	r3, [r4, #4]
    519c:	6120      	str	r0, [r4, #16]
    519e:	4298      	cmp	r0, r3
    51a0:	d900      	bls.n	51a4 <_printf_i+0x1ac>
    51a2:	6123      	str	r3, [r4, #16]
    51a4:	6920      	ldr	r0, [r4, #16]
    51a6:	6060      	str	r0, [r4, #4]
    51a8:	e004      	b.n	51b4 <_printf_i+0x1bc>
    51aa:	1c25      	adds	r5, r4, #0
    51ac:	3542      	adds	r5, #66	; 0x42
    51ae:	702b      	strb	r3, [r5, #0]
    51b0:	2301      	movs	r3, #1
    51b2:	6123      	str	r3, [r4, #16]
    51b4:	9e04      	ldr	r6, [sp, #16]
    51b6:	2300      	movs	r3, #0
    51b8:	7033      	strb	r3, [r6, #0]
    51ba:	9e07      	ldr	r6, [sp, #28]
    51bc:	9805      	ldr	r0, [sp, #20]
    51be:	9600      	str	r6, [sp, #0]
    51c0:	1c21      	adds	r1, r4, #0
    51c2:	aa09      	add	r2, sp, #36	; 0x24
    51c4:	9b06      	ldr	r3, [sp, #24]
    51c6:	f7ff fea3 	bl	4f10 <_printf_common>
    51ca:	3001      	adds	r0, #1
    51cc:	d102      	bne.n	51d4 <_printf_i+0x1dc>
    51ce:	2001      	movs	r0, #1
    51d0:	4240      	negs	r0, r0
    51d2:	e021      	b.n	5218 <_printf_i+0x220>
    51d4:	1c2a      	adds	r2, r5, #0
    51d6:	9805      	ldr	r0, [sp, #20]
    51d8:	9906      	ldr	r1, [sp, #24]
    51da:	6923      	ldr	r3, [r4, #16]
    51dc:	9d07      	ldr	r5, [sp, #28]
    51de:	47a8      	blx	r5
    51e0:	3001      	adds	r0, #1
    51e2:	d0f4      	beq.n	51ce <_printf_i+0x1d6>
    51e4:	6826      	ldr	r6, [r4, #0]
    51e6:	07b6      	lsls	r6, r6, #30
    51e8:	d405      	bmi.n	51f6 <_printf_i+0x1fe>
    51ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
    51ec:	68e0      	ldr	r0, [r4, #12]
    51ee:	4298      	cmp	r0, r3
    51f0:	da12      	bge.n	5218 <_printf_i+0x220>
    51f2:	1c18      	adds	r0, r3, #0
    51f4:	e010      	b.n	5218 <_printf_i+0x220>
    51f6:	2500      	movs	r5, #0
    51f8:	68e0      	ldr	r0, [r4, #12]
    51fa:	9909      	ldr	r1, [sp, #36]	; 0x24
    51fc:	1a43      	subs	r3, r0, r1
    51fe:	429d      	cmp	r5, r3
    5200:	daf3      	bge.n	51ea <_printf_i+0x1f2>
    5202:	1c22      	adds	r2, r4, #0
    5204:	9805      	ldr	r0, [sp, #20]
    5206:	9906      	ldr	r1, [sp, #24]
    5208:	3219      	adds	r2, #25
    520a:	2301      	movs	r3, #1
    520c:	9e07      	ldr	r6, [sp, #28]
    520e:	47b0      	blx	r6
    5210:	3001      	adds	r0, #1
    5212:	d0dc      	beq.n	51ce <_printf_i+0x1d6>
    5214:	3501      	adds	r5, #1
    5216:	e7ef      	b.n	51f8 <_printf_i+0x200>
    5218:	b00b      	add	sp, #44	; 0x2c
    521a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    521c:	00009aeb 	.word	0x00009aeb
    5220:	00009afc 	.word	0x00009afc

00005224 <__swbuf_r>:
    5224:	b570      	push	{r4, r5, r6, lr}
    5226:	1c05      	adds	r5, r0, #0
    5228:	1c0e      	adds	r6, r1, #0
    522a:	1c14      	adds	r4, r2, #0
    522c:	2800      	cmp	r0, #0
    522e:	d004      	beq.n	523a <__swbuf_r+0x16>
    5230:	6982      	ldr	r2, [r0, #24]
    5232:	2a00      	cmp	r2, #0
    5234:	d101      	bne.n	523a <__swbuf_r+0x16>
    5236:	f001 f831 	bl	629c <__sinit>
    523a:	4b23      	ldr	r3, [pc, #140]	; (52c8 <__swbuf_r+0xa4>)
    523c:	429c      	cmp	r4, r3
    523e:	d101      	bne.n	5244 <__swbuf_r+0x20>
    5240:	686c      	ldr	r4, [r5, #4]
    5242:	e008      	b.n	5256 <__swbuf_r+0x32>
    5244:	4b21      	ldr	r3, [pc, #132]	; (52cc <__swbuf_r+0xa8>)
    5246:	429c      	cmp	r4, r3
    5248:	d101      	bne.n	524e <__swbuf_r+0x2a>
    524a:	68ac      	ldr	r4, [r5, #8]
    524c:	e003      	b.n	5256 <__swbuf_r+0x32>
    524e:	4b20      	ldr	r3, [pc, #128]	; (52d0 <__swbuf_r+0xac>)
    5250:	429c      	cmp	r4, r3
    5252:	d100      	bne.n	5256 <__swbuf_r+0x32>
    5254:	68ec      	ldr	r4, [r5, #12]
    5256:	69a3      	ldr	r3, [r4, #24]
    5258:	60a3      	str	r3, [r4, #8]
    525a:	89a3      	ldrh	r3, [r4, #12]
    525c:	071a      	lsls	r2, r3, #28
    525e:	d50a      	bpl.n	5276 <__swbuf_r+0x52>
    5260:	6923      	ldr	r3, [r4, #16]
    5262:	2b00      	cmp	r3, #0
    5264:	d007      	beq.n	5276 <__swbuf_r+0x52>
    5266:	6822      	ldr	r2, [r4, #0]
    5268:	6923      	ldr	r3, [r4, #16]
    526a:	b2f6      	uxtb	r6, r6
    526c:	1ad0      	subs	r0, r2, r3
    526e:	6962      	ldr	r2, [r4, #20]
    5270:	4290      	cmp	r0, r2
    5272:	db0f      	blt.n	5294 <__swbuf_r+0x70>
    5274:	e008      	b.n	5288 <__swbuf_r+0x64>
    5276:	1c28      	adds	r0, r5, #0
    5278:	1c21      	adds	r1, r4, #0
    527a:	f000 f82b 	bl	52d4 <__swsetup_r>
    527e:	2800      	cmp	r0, #0
    5280:	d0f1      	beq.n	5266 <__swbuf_r+0x42>
    5282:	2001      	movs	r0, #1
    5284:	4240      	negs	r0, r0
    5286:	e01d      	b.n	52c4 <__swbuf_r+0xa0>
    5288:	1c28      	adds	r0, r5, #0
    528a:	1c21      	adds	r1, r4, #0
    528c:	f000 ff86 	bl	619c <_fflush_r>
    5290:	2800      	cmp	r0, #0
    5292:	d1f6      	bne.n	5282 <__swbuf_r+0x5e>
    5294:	68a3      	ldr	r3, [r4, #8]
    5296:	3001      	adds	r0, #1
    5298:	3b01      	subs	r3, #1
    529a:	60a3      	str	r3, [r4, #8]
    529c:	6823      	ldr	r3, [r4, #0]
    529e:	1c5a      	adds	r2, r3, #1
    52a0:	6022      	str	r2, [r4, #0]
    52a2:	701e      	strb	r6, [r3, #0]
    52a4:	6963      	ldr	r3, [r4, #20]
    52a6:	4298      	cmp	r0, r3
    52a8:	d005      	beq.n	52b6 <__swbuf_r+0x92>
    52aa:	89a3      	ldrh	r3, [r4, #12]
    52ac:	1c30      	adds	r0, r6, #0
    52ae:	07da      	lsls	r2, r3, #31
    52b0:	d508      	bpl.n	52c4 <__swbuf_r+0xa0>
    52b2:	2e0a      	cmp	r6, #10
    52b4:	d106      	bne.n	52c4 <__swbuf_r+0xa0>
    52b6:	1c28      	adds	r0, r5, #0
    52b8:	1c21      	adds	r1, r4, #0
    52ba:	f000 ff6f 	bl	619c <_fflush_r>
    52be:	2800      	cmp	r0, #0
    52c0:	d1df      	bne.n	5282 <__swbuf_r+0x5e>
    52c2:	1c30      	adds	r0, r6, #0
    52c4:	bd70      	pop	{r4, r5, r6, pc}
    52c6:	46c0      	nop			; (mov r8, r8)
    52c8:	00009c1c 	.word	0x00009c1c
    52cc:	00009c3c 	.word	0x00009c3c
    52d0:	00009c5c 	.word	0x00009c5c

000052d4 <__swsetup_r>:
    52d4:	4b34      	ldr	r3, [pc, #208]	; (53a8 <__swsetup_r+0xd4>)
    52d6:	b570      	push	{r4, r5, r6, lr}
    52d8:	681d      	ldr	r5, [r3, #0]
    52da:	1c06      	adds	r6, r0, #0
    52dc:	1c0c      	adds	r4, r1, #0
    52de:	2d00      	cmp	r5, #0
    52e0:	d005      	beq.n	52ee <__swsetup_r+0x1a>
    52e2:	69a9      	ldr	r1, [r5, #24]
    52e4:	2900      	cmp	r1, #0
    52e6:	d102      	bne.n	52ee <__swsetup_r+0x1a>
    52e8:	1c28      	adds	r0, r5, #0
    52ea:	f000 ffd7 	bl	629c <__sinit>
    52ee:	4b2f      	ldr	r3, [pc, #188]	; (53ac <__swsetup_r+0xd8>)
    52f0:	429c      	cmp	r4, r3
    52f2:	d101      	bne.n	52f8 <__swsetup_r+0x24>
    52f4:	686c      	ldr	r4, [r5, #4]
    52f6:	e008      	b.n	530a <__swsetup_r+0x36>
    52f8:	4b2d      	ldr	r3, [pc, #180]	; (53b0 <__swsetup_r+0xdc>)
    52fa:	429c      	cmp	r4, r3
    52fc:	d101      	bne.n	5302 <__swsetup_r+0x2e>
    52fe:	68ac      	ldr	r4, [r5, #8]
    5300:	e003      	b.n	530a <__swsetup_r+0x36>
    5302:	4b2c      	ldr	r3, [pc, #176]	; (53b4 <__swsetup_r+0xe0>)
    5304:	429c      	cmp	r4, r3
    5306:	d100      	bne.n	530a <__swsetup_r+0x36>
    5308:	68ec      	ldr	r4, [r5, #12]
    530a:	89a2      	ldrh	r2, [r4, #12]
    530c:	b293      	uxth	r3, r2
    530e:	0719      	lsls	r1, r3, #28
    5310:	d421      	bmi.n	5356 <__swsetup_r+0x82>
    5312:	06d9      	lsls	r1, r3, #27
    5314:	d405      	bmi.n	5322 <__swsetup_r+0x4e>
    5316:	2309      	movs	r3, #9
    5318:	6033      	str	r3, [r6, #0]
    531a:	2340      	movs	r3, #64	; 0x40
    531c:	431a      	orrs	r2, r3
    531e:	81a2      	strh	r2, [r4, #12]
    5320:	e03f      	b.n	53a2 <__swsetup_r+0xce>
    5322:	075a      	lsls	r2, r3, #29
    5324:	d513      	bpl.n	534e <__swsetup_r+0x7a>
    5326:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5328:	2900      	cmp	r1, #0
    532a:	d008      	beq.n	533e <__swsetup_r+0x6a>
    532c:	1c23      	adds	r3, r4, #0
    532e:	3344      	adds	r3, #68	; 0x44
    5330:	4299      	cmp	r1, r3
    5332:	d002      	beq.n	533a <__swsetup_r+0x66>
    5334:	1c30      	adds	r0, r6, #0
    5336:	f001 ffc3 	bl	72c0 <_free_r>
    533a:	2300      	movs	r3, #0
    533c:	6363      	str	r3, [r4, #52]	; 0x34
    533e:	89a3      	ldrh	r3, [r4, #12]
    5340:	2224      	movs	r2, #36	; 0x24
    5342:	4393      	bics	r3, r2
    5344:	81a3      	strh	r3, [r4, #12]
    5346:	2300      	movs	r3, #0
    5348:	6063      	str	r3, [r4, #4]
    534a:	6923      	ldr	r3, [r4, #16]
    534c:	6023      	str	r3, [r4, #0]
    534e:	89a3      	ldrh	r3, [r4, #12]
    5350:	2208      	movs	r2, #8
    5352:	4313      	orrs	r3, r2
    5354:	81a3      	strh	r3, [r4, #12]
    5356:	6921      	ldr	r1, [r4, #16]
    5358:	2900      	cmp	r1, #0
    535a:	d10b      	bne.n	5374 <__swsetup_r+0xa0>
    535c:	89a3      	ldrh	r3, [r4, #12]
    535e:	22a0      	movs	r2, #160	; 0xa0
    5360:	0092      	lsls	r2, r2, #2
    5362:	401a      	ands	r2, r3
    5364:	2380      	movs	r3, #128	; 0x80
    5366:	009b      	lsls	r3, r3, #2
    5368:	429a      	cmp	r2, r3
    536a:	d003      	beq.n	5374 <__swsetup_r+0xa0>
    536c:	1c30      	adds	r0, r6, #0
    536e:	1c21      	adds	r1, r4, #0
    5370:	f001 fb1c 	bl	69ac <__smakebuf_r>
    5374:	89a3      	ldrh	r3, [r4, #12]
    5376:	2201      	movs	r2, #1
    5378:	401a      	ands	r2, r3
    537a:	d005      	beq.n	5388 <__swsetup_r+0xb4>
    537c:	6961      	ldr	r1, [r4, #20]
    537e:	2200      	movs	r2, #0
    5380:	60a2      	str	r2, [r4, #8]
    5382:	424a      	negs	r2, r1
    5384:	61a2      	str	r2, [r4, #24]
    5386:	e003      	b.n	5390 <__swsetup_r+0xbc>
    5388:	0799      	lsls	r1, r3, #30
    538a:	d400      	bmi.n	538e <__swsetup_r+0xba>
    538c:	6962      	ldr	r2, [r4, #20]
    538e:	60a2      	str	r2, [r4, #8]
    5390:	6922      	ldr	r2, [r4, #16]
    5392:	2000      	movs	r0, #0
    5394:	4282      	cmp	r2, r0
    5396:	d106      	bne.n	53a6 <__swsetup_r+0xd2>
    5398:	0619      	lsls	r1, r3, #24
    539a:	d504      	bpl.n	53a6 <__swsetup_r+0xd2>
    539c:	2240      	movs	r2, #64	; 0x40
    539e:	4313      	orrs	r3, r2
    53a0:	81a3      	strh	r3, [r4, #12]
    53a2:	2001      	movs	r0, #1
    53a4:	4240      	negs	r0, r0
    53a6:	bd70      	pop	{r4, r5, r6, pc}
    53a8:	20000070 	.word	0x20000070
    53ac:	00009c1c 	.word	0x00009c1c
    53b0:	00009c3c 	.word	0x00009c3c
    53b4:	00009c5c 	.word	0x00009c5c

000053b8 <quorem>:
    53b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    53ba:	b089      	sub	sp, #36	; 0x24
    53bc:	9106      	str	r1, [sp, #24]
    53be:	690b      	ldr	r3, [r1, #16]
    53c0:	6901      	ldr	r1, [r0, #16]
    53c2:	1c05      	adds	r5, r0, #0
    53c4:	2600      	movs	r6, #0
    53c6:	4299      	cmp	r1, r3
    53c8:	db7f      	blt.n	54ca <quorem+0x112>
    53ca:	9c06      	ldr	r4, [sp, #24]
    53cc:	1e5f      	subs	r7, r3, #1
    53ce:	3414      	adds	r4, #20
    53d0:	9404      	str	r4, [sp, #16]
    53d2:	9904      	ldr	r1, [sp, #16]
    53d4:	00bc      	lsls	r4, r7, #2
    53d6:	1909      	adds	r1, r1, r4
    53d8:	1c02      	adds	r2, r0, #0
    53da:	680b      	ldr	r3, [r1, #0]
    53dc:	3214      	adds	r2, #20
    53de:	9105      	str	r1, [sp, #20]
    53e0:	1914      	adds	r4, r2, r4
    53e2:	1c19      	adds	r1, r3, #0
    53e4:	3101      	adds	r1, #1
    53e6:	6820      	ldr	r0, [r4, #0]
    53e8:	9203      	str	r2, [sp, #12]
    53ea:	f002 f925 	bl	7638 <__aeabi_uidiv>
    53ee:	9002      	str	r0, [sp, #8]
    53f0:	42b0      	cmp	r0, r6
    53f2:	d038      	beq.n	5466 <quorem+0xae>
    53f4:	9904      	ldr	r1, [sp, #16]
    53f6:	9b03      	ldr	r3, [sp, #12]
    53f8:	468c      	mov	ip, r1
    53fa:	9601      	str	r6, [sp, #4]
    53fc:	9607      	str	r6, [sp, #28]
    53fe:	4662      	mov	r2, ip
    5400:	3204      	adds	r2, #4
    5402:	4694      	mov	ip, r2
    5404:	3a04      	subs	r2, #4
    5406:	ca40      	ldmia	r2!, {r6}
    5408:	9902      	ldr	r1, [sp, #8]
    540a:	b2b0      	uxth	r0, r6
    540c:	4348      	muls	r0, r1
    540e:	0c31      	lsrs	r1, r6, #16
    5410:	9e02      	ldr	r6, [sp, #8]
    5412:	9a01      	ldr	r2, [sp, #4]
    5414:	4371      	muls	r1, r6
    5416:	1810      	adds	r0, r2, r0
    5418:	0c02      	lsrs	r2, r0, #16
    541a:	1851      	adds	r1, r2, r1
    541c:	0c0a      	lsrs	r2, r1, #16
    541e:	9201      	str	r2, [sp, #4]
    5420:	681a      	ldr	r2, [r3, #0]
    5422:	b280      	uxth	r0, r0
    5424:	b296      	uxth	r6, r2
    5426:	9a07      	ldr	r2, [sp, #28]
    5428:	b289      	uxth	r1, r1
    542a:	18b6      	adds	r6, r6, r2
    542c:	1a30      	subs	r0, r6, r0
    542e:	681e      	ldr	r6, [r3, #0]
    5430:	0c32      	lsrs	r2, r6, #16
    5432:	1a52      	subs	r2, r2, r1
    5434:	1406      	asrs	r6, r0, #16
    5436:	1992      	adds	r2, r2, r6
    5438:	1411      	asrs	r1, r2, #16
    543a:	b280      	uxth	r0, r0
    543c:	0412      	lsls	r2, r2, #16
    543e:	9e05      	ldr	r6, [sp, #20]
    5440:	4310      	orrs	r0, r2
    5442:	9107      	str	r1, [sp, #28]
    5444:	c301      	stmia	r3!, {r0}
    5446:	4566      	cmp	r6, ip
    5448:	d2d9      	bcs.n	53fe <quorem+0x46>
    544a:	6821      	ldr	r1, [r4, #0]
    544c:	2900      	cmp	r1, #0
    544e:	d10a      	bne.n	5466 <quorem+0xae>
    5450:	9e03      	ldr	r6, [sp, #12]
    5452:	3c04      	subs	r4, #4
    5454:	42b4      	cmp	r4, r6
    5456:	d801      	bhi.n	545c <quorem+0xa4>
    5458:	612f      	str	r7, [r5, #16]
    545a:	e004      	b.n	5466 <quorem+0xae>
    545c:	6821      	ldr	r1, [r4, #0]
    545e:	2900      	cmp	r1, #0
    5460:	d1fa      	bne.n	5458 <quorem+0xa0>
    5462:	3f01      	subs	r7, #1
    5464:	e7f4      	b.n	5450 <quorem+0x98>
    5466:	1c28      	adds	r0, r5, #0
    5468:	9906      	ldr	r1, [sp, #24]
    546a:	f001 fd71 	bl	6f50 <__mcmp>
    546e:	2800      	cmp	r0, #0
    5470:	db2a      	blt.n	54c8 <quorem+0x110>
    5472:	9c02      	ldr	r4, [sp, #8]
    5474:	9a03      	ldr	r2, [sp, #12]
    5476:	3401      	adds	r4, #1
    5478:	9b04      	ldr	r3, [sp, #16]
    547a:	9402      	str	r4, [sp, #8]
    547c:	2400      	movs	r4, #0
    547e:	6811      	ldr	r1, [r2, #0]
    5480:	cb40      	ldmia	r3!, {r6}
    5482:	b288      	uxth	r0, r1
    5484:	1900      	adds	r0, r0, r4
    5486:	6814      	ldr	r4, [r2, #0]
    5488:	b2b1      	uxth	r1, r6
    548a:	1a40      	subs	r0, r0, r1
    548c:	0c36      	lsrs	r6, r6, #16
    548e:	0c21      	lsrs	r1, r4, #16
    5490:	1b89      	subs	r1, r1, r6
    5492:	1404      	asrs	r4, r0, #16
    5494:	1909      	adds	r1, r1, r4
    5496:	140c      	asrs	r4, r1, #16
    5498:	b280      	uxth	r0, r0
    549a:	0409      	lsls	r1, r1, #16
    549c:	9e05      	ldr	r6, [sp, #20]
    549e:	4301      	orrs	r1, r0
    54a0:	c202      	stmia	r2!, {r1}
    54a2:	429e      	cmp	r6, r3
    54a4:	d2eb      	bcs.n	547e <quorem+0xc6>
    54a6:	9c03      	ldr	r4, [sp, #12]
    54a8:	00bb      	lsls	r3, r7, #2
    54aa:	18e3      	adds	r3, r4, r3
    54ac:	681e      	ldr	r6, [r3, #0]
    54ae:	2e00      	cmp	r6, #0
    54b0:	d10a      	bne.n	54c8 <quorem+0x110>
    54b2:	9c03      	ldr	r4, [sp, #12]
    54b4:	3b04      	subs	r3, #4
    54b6:	42a3      	cmp	r3, r4
    54b8:	d801      	bhi.n	54be <quorem+0x106>
    54ba:	612f      	str	r7, [r5, #16]
    54bc:	e004      	b.n	54c8 <quorem+0x110>
    54be:	681e      	ldr	r6, [r3, #0]
    54c0:	2e00      	cmp	r6, #0
    54c2:	d1fa      	bne.n	54ba <quorem+0x102>
    54c4:	3f01      	subs	r7, #1
    54c6:	e7f4      	b.n	54b2 <quorem+0xfa>
    54c8:	9e02      	ldr	r6, [sp, #8]
    54ca:	1c30      	adds	r0, r6, #0
    54cc:	b009      	add	sp, #36	; 0x24
    54ce:	bdf0      	pop	{r4, r5, r6, r7, pc}

000054d0 <_dtoa_r>:
    54d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    54d2:	6a44      	ldr	r4, [r0, #36]	; 0x24
    54d4:	b09b      	sub	sp, #108	; 0x6c
    54d6:	9007      	str	r0, [sp, #28]
    54d8:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    54da:	9204      	str	r2, [sp, #16]
    54dc:	9305      	str	r3, [sp, #20]
    54de:	2c00      	cmp	r4, #0
    54e0:	d108      	bne.n	54f4 <_dtoa_r+0x24>
    54e2:	2010      	movs	r0, #16
    54e4:	f001 fab2 	bl	6a4c <malloc>
    54e8:	9907      	ldr	r1, [sp, #28]
    54ea:	6248      	str	r0, [r1, #36]	; 0x24
    54ec:	6044      	str	r4, [r0, #4]
    54ee:	6084      	str	r4, [r0, #8]
    54f0:	6004      	str	r4, [r0, #0]
    54f2:	60c4      	str	r4, [r0, #12]
    54f4:	9c07      	ldr	r4, [sp, #28]
    54f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    54f8:	6819      	ldr	r1, [r3, #0]
    54fa:	2900      	cmp	r1, #0
    54fc:	d00a      	beq.n	5514 <_dtoa_r+0x44>
    54fe:	685b      	ldr	r3, [r3, #4]
    5500:	2201      	movs	r2, #1
    5502:	409a      	lsls	r2, r3
    5504:	604b      	str	r3, [r1, #4]
    5506:	608a      	str	r2, [r1, #8]
    5508:	1c20      	adds	r0, r4, #0
    550a:	f001 fb05 	bl	6b18 <_Bfree>
    550e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5510:	2200      	movs	r2, #0
    5512:	601a      	str	r2, [r3, #0]
    5514:	9805      	ldr	r0, [sp, #20]
    5516:	2800      	cmp	r0, #0
    5518:	da05      	bge.n	5526 <_dtoa_r+0x56>
    551a:	2301      	movs	r3, #1
    551c:	602b      	str	r3, [r5, #0]
    551e:	0043      	lsls	r3, r0, #1
    5520:	085b      	lsrs	r3, r3, #1
    5522:	9305      	str	r3, [sp, #20]
    5524:	e001      	b.n	552a <_dtoa_r+0x5a>
    5526:	2300      	movs	r3, #0
    5528:	602b      	str	r3, [r5, #0]
    552a:	9e05      	ldr	r6, [sp, #20]
    552c:	4bbe      	ldr	r3, [pc, #760]	; (5828 <_dtoa_r+0x358>)
    552e:	1c32      	adds	r2, r6, #0
    5530:	401a      	ands	r2, r3
    5532:	429a      	cmp	r2, r3
    5534:	d118      	bne.n	5568 <_dtoa_r+0x98>
    5536:	4bbd      	ldr	r3, [pc, #756]	; (582c <_dtoa_r+0x35c>)
    5538:	9c22      	ldr	r4, [sp, #136]	; 0x88
    553a:	9d04      	ldr	r5, [sp, #16]
    553c:	6023      	str	r3, [r4, #0]
    553e:	2d00      	cmp	r5, #0
    5540:	d101      	bne.n	5546 <_dtoa_r+0x76>
    5542:	0336      	lsls	r6, r6, #12
    5544:	d001      	beq.n	554a <_dtoa_r+0x7a>
    5546:	48ba      	ldr	r0, [pc, #744]	; (5830 <_dtoa_r+0x360>)
    5548:	e000      	b.n	554c <_dtoa_r+0x7c>
    554a:	48ba      	ldr	r0, [pc, #744]	; (5834 <_dtoa_r+0x364>)
    554c:	9c24      	ldr	r4, [sp, #144]	; 0x90
    554e:	2c00      	cmp	r4, #0
    5550:	d101      	bne.n	5556 <_dtoa_r+0x86>
    5552:	f000 fd93 	bl	607c <_dtoa_r+0xbac>
    5556:	78c2      	ldrb	r2, [r0, #3]
    5558:	1cc3      	adds	r3, r0, #3
    555a:	2a00      	cmp	r2, #0
    555c:	d000      	beq.n	5560 <_dtoa_r+0x90>
    555e:	3305      	adds	r3, #5
    5560:	9d24      	ldr	r5, [sp, #144]	; 0x90
    5562:	602b      	str	r3, [r5, #0]
    5564:	f000 fd8a 	bl	607c <_dtoa_r+0xbac>
    5568:	9c04      	ldr	r4, [sp, #16]
    556a:	9d05      	ldr	r5, [sp, #20]
    556c:	4ba5      	ldr	r3, [pc, #660]	; (5804 <_dtoa_r+0x334>)
    556e:	4aa4      	ldr	r2, [pc, #656]	; (5800 <_dtoa_r+0x330>)
    5570:	1c20      	adds	r0, r4, #0
    5572:	1c29      	adds	r1, r5, #0
    5574:	f002 f920 	bl	77b8 <__aeabi_dcmpeq>
    5578:	1e07      	subs	r7, r0, #0
    557a:	d00c      	beq.n	5596 <_dtoa_r+0xc6>
    557c:	9c22      	ldr	r4, [sp, #136]	; 0x88
    557e:	9d24      	ldr	r5, [sp, #144]	; 0x90
    5580:	2301      	movs	r3, #1
    5582:	6023      	str	r3, [r4, #0]
    5584:	2d00      	cmp	r5, #0
    5586:	d101      	bne.n	558c <_dtoa_r+0xbc>
    5588:	f000 fd75 	bl	6076 <_dtoa_r+0xba6>
    558c:	48aa      	ldr	r0, [pc, #680]	; (5838 <_dtoa_r+0x368>)
    558e:	6028      	str	r0, [r5, #0]
    5590:	3801      	subs	r0, #1
    5592:	f000 fd73 	bl	607c <_dtoa_r+0xbac>
    5596:	ab19      	add	r3, sp, #100	; 0x64
    5598:	9300      	str	r3, [sp, #0]
    559a:	ab18      	add	r3, sp, #96	; 0x60
    559c:	9301      	str	r3, [sp, #4]
    559e:	9807      	ldr	r0, [sp, #28]
    55a0:	1c2b      	adds	r3, r5, #0
    55a2:	1c22      	adds	r2, r4, #0
    55a4:	f001 fdca 	bl	713c <__d2b>
    55a8:	0073      	lsls	r3, r6, #1
    55aa:	900a      	str	r0, [sp, #40]	; 0x28
    55ac:	0d5b      	lsrs	r3, r3, #21
    55ae:	d009      	beq.n	55c4 <_dtoa_r+0xf4>
    55b0:	1c20      	adds	r0, r4, #0
    55b2:	4ca2      	ldr	r4, [pc, #648]	; (583c <_dtoa_r+0x36c>)
    55b4:	032a      	lsls	r2, r5, #12
    55b6:	0b12      	lsrs	r2, r2, #12
    55b8:	1c21      	adds	r1, r4, #0
    55ba:	4311      	orrs	r1, r2
    55bc:	4aa0      	ldr	r2, [pc, #640]	; (5840 <_dtoa_r+0x370>)
    55be:	9716      	str	r7, [sp, #88]	; 0x58
    55c0:	189e      	adds	r6, r3, r2
    55c2:	e01b      	b.n	55fc <_dtoa_r+0x12c>
    55c4:	9b18      	ldr	r3, [sp, #96]	; 0x60
    55c6:	9c19      	ldr	r4, [sp, #100]	; 0x64
    55c8:	191d      	adds	r5, r3, r4
    55ca:	4b9e      	ldr	r3, [pc, #632]	; (5844 <_dtoa_r+0x374>)
    55cc:	429d      	cmp	r5, r3
    55ce:	db09      	blt.n	55e4 <_dtoa_r+0x114>
    55d0:	499d      	ldr	r1, [pc, #628]	; (5848 <_dtoa_r+0x378>)
    55d2:	9a04      	ldr	r2, [sp, #16]
    55d4:	4b9d      	ldr	r3, [pc, #628]	; (584c <_dtoa_r+0x37c>)
    55d6:	1868      	adds	r0, r5, r1
    55d8:	40c2      	lsrs	r2, r0
    55da:	1b5b      	subs	r3, r3, r5
    55dc:	1c10      	adds	r0, r2, #0
    55de:	409e      	lsls	r6, r3
    55e0:	4330      	orrs	r0, r6
    55e2:	e004      	b.n	55ee <_dtoa_r+0x11e>
    55e4:	489a      	ldr	r0, [pc, #616]	; (5850 <_dtoa_r+0x380>)
    55e6:	9b04      	ldr	r3, [sp, #16]
    55e8:	1b40      	subs	r0, r0, r5
    55ea:	4083      	lsls	r3, r0
    55ec:	1c18      	adds	r0, r3, #0
    55ee:	f003 ff15 	bl	941c <__aeabi_ui2d>
    55f2:	4c98      	ldr	r4, [pc, #608]	; (5854 <_dtoa_r+0x384>)
    55f4:	1e6e      	subs	r6, r5, #1
    55f6:	2501      	movs	r5, #1
    55f8:	1909      	adds	r1, r1, r4
    55fa:	9516      	str	r5, [sp, #88]	; 0x58
    55fc:	4a82      	ldr	r2, [pc, #520]	; (5808 <_dtoa_r+0x338>)
    55fe:	4b83      	ldr	r3, [pc, #524]	; (580c <_dtoa_r+0x33c>)
    5600:	f003 fb66 	bl	8cd0 <__aeabi_dsub>
    5604:	4a82      	ldr	r2, [pc, #520]	; (5810 <_dtoa_r+0x340>)
    5606:	4b83      	ldr	r3, [pc, #524]	; (5814 <_dtoa_r+0x344>)
    5608:	f003 f8d2 	bl	87b0 <__aeabi_dmul>
    560c:	4a82      	ldr	r2, [pc, #520]	; (5818 <_dtoa_r+0x348>)
    560e:	4b83      	ldr	r3, [pc, #524]	; (581c <_dtoa_r+0x34c>)
    5610:	f002 f942 	bl	7898 <__aeabi_dadd>
    5614:	1c04      	adds	r4, r0, #0
    5616:	1c30      	adds	r0, r6, #0
    5618:	1c0d      	adds	r5, r1, #0
    561a:	f003 fec1 	bl	93a0 <__aeabi_i2d>
    561e:	4a80      	ldr	r2, [pc, #512]	; (5820 <_dtoa_r+0x350>)
    5620:	4b80      	ldr	r3, [pc, #512]	; (5824 <_dtoa_r+0x354>)
    5622:	f003 f8c5 	bl	87b0 <__aeabi_dmul>
    5626:	1c02      	adds	r2, r0, #0
    5628:	1c0b      	adds	r3, r1, #0
    562a:	1c20      	adds	r0, r4, #0
    562c:	1c29      	adds	r1, r5, #0
    562e:	f002 f933 	bl	7898 <__aeabi_dadd>
    5632:	1c04      	adds	r4, r0, #0
    5634:	1c0d      	adds	r5, r1, #0
    5636:	f003 fe7f 	bl	9338 <__aeabi_d2iz>
    563a:	4b72      	ldr	r3, [pc, #456]	; (5804 <_dtoa_r+0x334>)
    563c:	4a70      	ldr	r2, [pc, #448]	; (5800 <_dtoa_r+0x330>)
    563e:	9006      	str	r0, [sp, #24]
    5640:	1c29      	adds	r1, r5, #0
    5642:	1c20      	adds	r0, r4, #0
    5644:	f002 f8be 	bl	77c4 <__aeabi_dcmplt>
    5648:	2800      	cmp	r0, #0
    564a:	d00d      	beq.n	5668 <_dtoa_r+0x198>
    564c:	9806      	ldr	r0, [sp, #24]
    564e:	f003 fea7 	bl	93a0 <__aeabi_i2d>
    5652:	1c0b      	adds	r3, r1, #0
    5654:	1c02      	adds	r2, r0, #0
    5656:	1c29      	adds	r1, r5, #0
    5658:	1c20      	adds	r0, r4, #0
    565a:	f002 f8ad 	bl	77b8 <__aeabi_dcmpeq>
    565e:	9c06      	ldr	r4, [sp, #24]
    5660:	4243      	negs	r3, r0
    5662:	4143      	adcs	r3, r0
    5664:	1ae4      	subs	r4, r4, r3
    5666:	9406      	str	r4, [sp, #24]
    5668:	9c06      	ldr	r4, [sp, #24]
    566a:	2501      	movs	r5, #1
    566c:	9513      	str	r5, [sp, #76]	; 0x4c
    566e:	2c16      	cmp	r4, #22
    5670:	d810      	bhi.n	5694 <_dtoa_r+0x1c4>
    5672:	4a79      	ldr	r2, [pc, #484]	; (5858 <_dtoa_r+0x388>)
    5674:	00e3      	lsls	r3, r4, #3
    5676:	18d3      	adds	r3, r2, r3
    5678:	6818      	ldr	r0, [r3, #0]
    567a:	6859      	ldr	r1, [r3, #4]
    567c:	9a04      	ldr	r2, [sp, #16]
    567e:	9b05      	ldr	r3, [sp, #20]
    5680:	f002 f8b4 	bl	77ec <__aeabi_dcmpgt>
    5684:	2800      	cmp	r0, #0
    5686:	d004      	beq.n	5692 <_dtoa_r+0x1c2>
    5688:	3c01      	subs	r4, #1
    568a:	2500      	movs	r5, #0
    568c:	9406      	str	r4, [sp, #24]
    568e:	9513      	str	r5, [sp, #76]	; 0x4c
    5690:	e000      	b.n	5694 <_dtoa_r+0x1c4>
    5692:	9013      	str	r0, [sp, #76]	; 0x4c
    5694:	9818      	ldr	r0, [sp, #96]	; 0x60
    5696:	2400      	movs	r4, #0
    5698:	1b86      	subs	r6, r0, r6
    569a:	1c35      	adds	r5, r6, #0
    569c:	9402      	str	r4, [sp, #8]
    569e:	3d01      	subs	r5, #1
    56a0:	9509      	str	r5, [sp, #36]	; 0x24
    56a2:	d504      	bpl.n	56ae <_dtoa_r+0x1de>
    56a4:	9c09      	ldr	r4, [sp, #36]	; 0x24
    56a6:	2500      	movs	r5, #0
    56a8:	4264      	negs	r4, r4
    56aa:	9402      	str	r4, [sp, #8]
    56ac:	9509      	str	r5, [sp, #36]	; 0x24
    56ae:	9c06      	ldr	r4, [sp, #24]
    56b0:	2c00      	cmp	r4, #0
    56b2:	db06      	blt.n	56c2 <_dtoa_r+0x1f2>
    56b4:	9d09      	ldr	r5, [sp, #36]	; 0x24
    56b6:	9412      	str	r4, [sp, #72]	; 0x48
    56b8:	192d      	adds	r5, r5, r4
    56ba:	2400      	movs	r4, #0
    56bc:	9509      	str	r5, [sp, #36]	; 0x24
    56be:	940d      	str	r4, [sp, #52]	; 0x34
    56c0:	e007      	b.n	56d2 <_dtoa_r+0x202>
    56c2:	9c06      	ldr	r4, [sp, #24]
    56c4:	9d02      	ldr	r5, [sp, #8]
    56c6:	1b2d      	subs	r5, r5, r4
    56c8:	9502      	str	r5, [sp, #8]
    56ca:	4265      	negs	r5, r4
    56cc:	2400      	movs	r4, #0
    56ce:	950d      	str	r5, [sp, #52]	; 0x34
    56d0:	9412      	str	r4, [sp, #72]	; 0x48
    56d2:	9d20      	ldr	r5, [sp, #128]	; 0x80
    56d4:	2401      	movs	r4, #1
    56d6:	2d09      	cmp	r5, #9
    56d8:	d824      	bhi.n	5724 <_dtoa_r+0x254>
    56da:	2d05      	cmp	r5, #5
    56dc:	dd02      	ble.n	56e4 <_dtoa_r+0x214>
    56de:	3d04      	subs	r5, #4
    56e0:	9520      	str	r5, [sp, #128]	; 0x80
    56e2:	2400      	movs	r4, #0
    56e4:	9820      	ldr	r0, [sp, #128]	; 0x80
    56e6:	3802      	subs	r0, #2
    56e8:	2803      	cmp	r0, #3
    56ea:	d823      	bhi.n	5734 <_dtoa_r+0x264>
    56ec:	f001 ff9a 	bl	7624 <__gnu_thumb1_case_uqi>
    56f0:	04020e06 	.word	0x04020e06
    56f4:	2501      	movs	r5, #1
    56f6:	e002      	b.n	56fe <_dtoa_r+0x22e>
    56f8:	2501      	movs	r5, #1
    56fa:	e008      	b.n	570e <_dtoa_r+0x23e>
    56fc:	2500      	movs	r5, #0
    56fe:	9510      	str	r5, [sp, #64]	; 0x40
    5700:	9d21      	ldr	r5, [sp, #132]	; 0x84
    5702:	2d00      	cmp	r5, #0
    5704:	dd1f      	ble.n	5746 <_dtoa_r+0x276>
    5706:	950c      	str	r5, [sp, #48]	; 0x30
    5708:	9508      	str	r5, [sp, #32]
    570a:	e009      	b.n	5720 <_dtoa_r+0x250>
    570c:	2500      	movs	r5, #0
    570e:	9510      	str	r5, [sp, #64]	; 0x40
    5710:	9806      	ldr	r0, [sp, #24]
    5712:	9d21      	ldr	r5, [sp, #132]	; 0x84
    5714:	182d      	adds	r5, r5, r0
    5716:	950c      	str	r5, [sp, #48]	; 0x30
    5718:	3501      	adds	r5, #1
    571a:	9508      	str	r5, [sp, #32]
    571c:	2d00      	cmp	r5, #0
    571e:	dd18      	ble.n	5752 <_dtoa_r+0x282>
    5720:	1c2b      	adds	r3, r5, #0
    5722:	e017      	b.n	5754 <_dtoa_r+0x284>
    5724:	4263      	negs	r3, r4
    5726:	2500      	movs	r5, #0
    5728:	930c      	str	r3, [sp, #48]	; 0x30
    572a:	9308      	str	r3, [sp, #32]
    572c:	9520      	str	r5, [sp, #128]	; 0x80
    572e:	9410      	str	r4, [sp, #64]	; 0x40
    5730:	2312      	movs	r3, #18
    5732:	e006      	b.n	5742 <_dtoa_r+0x272>
    5734:	2501      	movs	r5, #1
    5736:	426b      	negs	r3, r5
    5738:	9510      	str	r5, [sp, #64]	; 0x40
    573a:	930c      	str	r3, [sp, #48]	; 0x30
    573c:	9308      	str	r3, [sp, #32]
    573e:	2500      	movs	r5, #0
    5740:	2312      	movs	r3, #18
    5742:	9521      	str	r5, [sp, #132]	; 0x84
    5744:	e006      	b.n	5754 <_dtoa_r+0x284>
    5746:	2501      	movs	r5, #1
    5748:	950c      	str	r5, [sp, #48]	; 0x30
    574a:	9508      	str	r5, [sp, #32]
    574c:	1c2b      	adds	r3, r5, #0
    574e:	9521      	str	r5, [sp, #132]	; 0x84
    5750:	e000      	b.n	5754 <_dtoa_r+0x284>
    5752:	2301      	movs	r3, #1
    5754:	9807      	ldr	r0, [sp, #28]
    5756:	2200      	movs	r2, #0
    5758:	6a45      	ldr	r5, [r0, #36]	; 0x24
    575a:	606a      	str	r2, [r5, #4]
    575c:	2204      	movs	r2, #4
    575e:	1c10      	adds	r0, r2, #0
    5760:	3014      	adds	r0, #20
    5762:	6869      	ldr	r1, [r5, #4]
    5764:	4298      	cmp	r0, r3
    5766:	d803      	bhi.n	5770 <_dtoa_r+0x2a0>
    5768:	3101      	adds	r1, #1
    576a:	6069      	str	r1, [r5, #4]
    576c:	0052      	lsls	r2, r2, #1
    576e:	e7f6      	b.n	575e <_dtoa_r+0x28e>
    5770:	9807      	ldr	r0, [sp, #28]
    5772:	f001 f999 	bl	6aa8 <_Balloc>
    5776:	6028      	str	r0, [r5, #0]
    5778:	9d07      	ldr	r5, [sp, #28]
    577a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    577c:	9d08      	ldr	r5, [sp, #32]
    577e:	681b      	ldr	r3, [r3, #0]
    5780:	930b      	str	r3, [sp, #44]	; 0x2c
    5782:	2d0e      	cmp	r5, #14
    5784:	d900      	bls.n	5788 <_dtoa_r+0x2b8>
    5786:	e187      	b.n	5a98 <_dtoa_r+0x5c8>
    5788:	2c00      	cmp	r4, #0
    578a:	d100      	bne.n	578e <_dtoa_r+0x2be>
    578c:	e184      	b.n	5a98 <_dtoa_r+0x5c8>
    578e:	9c04      	ldr	r4, [sp, #16]
    5790:	9d05      	ldr	r5, [sp, #20]
    5792:	9414      	str	r4, [sp, #80]	; 0x50
    5794:	9515      	str	r5, [sp, #84]	; 0x54
    5796:	9d06      	ldr	r5, [sp, #24]
    5798:	2d00      	cmp	r5, #0
    579a:	dd61      	ble.n	5860 <_dtoa_r+0x390>
    579c:	1c2a      	adds	r2, r5, #0
    579e:	230f      	movs	r3, #15
    57a0:	401a      	ands	r2, r3
    57a2:	492d      	ldr	r1, [pc, #180]	; (5858 <_dtoa_r+0x388>)
    57a4:	00d2      	lsls	r2, r2, #3
    57a6:	188a      	adds	r2, r1, r2
    57a8:	6814      	ldr	r4, [r2, #0]
    57aa:	6855      	ldr	r5, [r2, #4]
    57ac:	940e      	str	r4, [sp, #56]	; 0x38
    57ae:	950f      	str	r5, [sp, #60]	; 0x3c
    57b0:	9d06      	ldr	r5, [sp, #24]
    57b2:	4c2a      	ldr	r4, [pc, #168]	; (585c <_dtoa_r+0x38c>)
    57b4:	112f      	asrs	r7, r5, #4
    57b6:	2502      	movs	r5, #2
    57b8:	06f8      	lsls	r0, r7, #27
    57ba:	d517      	bpl.n	57ec <_dtoa_r+0x31c>
    57bc:	401f      	ands	r7, r3
    57be:	9814      	ldr	r0, [sp, #80]	; 0x50
    57c0:	9915      	ldr	r1, [sp, #84]	; 0x54
    57c2:	6a22      	ldr	r2, [r4, #32]
    57c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    57c6:	f002 fb89 	bl	7edc <__aeabi_ddiv>
    57ca:	2503      	movs	r5, #3
    57cc:	9004      	str	r0, [sp, #16]
    57ce:	9105      	str	r1, [sp, #20]
    57d0:	e00c      	b.n	57ec <_dtoa_r+0x31c>
    57d2:	07f9      	lsls	r1, r7, #31
    57d4:	d508      	bpl.n	57e8 <_dtoa_r+0x318>
    57d6:	980e      	ldr	r0, [sp, #56]	; 0x38
    57d8:	990f      	ldr	r1, [sp, #60]	; 0x3c
    57da:	6822      	ldr	r2, [r4, #0]
    57dc:	6863      	ldr	r3, [r4, #4]
    57de:	f002 ffe7 	bl	87b0 <__aeabi_dmul>
    57e2:	900e      	str	r0, [sp, #56]	; 0x38
    57e4:	910f      	str	r1, [sp, #60]	; 0x3c
    57e6:	3501      	adds	r5, #1
    57e8:	107f      	asrs	r7, r7, #1
    57ea:	3408      	adds	r4, #8
    57ec:	2f00      	cmp	r7, #0
    57ee:	d1f0      	bne.n	57d2 <_dtoa_r+0x302>
    57f0:	9804      	ldr	r0, [sp, #16]
    57f2:	9905      	ldr	r1, [sp, #20]
    57f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    57f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    57f8:	f002 fb70 	bl	7edc <__aeabi_ddiv>
    57fc:	e04e      	b.n	589c <_dtoa_r+0x3cc>
    57fe:	46c0      	nop			; (mov r8, r8)
	...
    580c:	3ff80000 	.word	0x3ff80000
    5810:	636f4361 	.word	0x636f4361
    5814:	3fd287a7 	.word	0x3fd287a7
    5818:	8b60c8b3 	.word	0x8b60c8b3
    581c:	3fc68a28 	.word	0x3fc68a28
    5820:	509f79fb 	.word	0x509f79fb
    5824:	3fd34413 	.word	0x3fd34413
    5828:	7ff00000 	.word	0x7ff00000
    582c:	0000270f 	.word	0x0000270f
    5830:	00009c17 	.word	0x00009c17
    5834:	00009c0e 	.word	0x00009c0e
    5838:	00009aea 	.word	0x00009aea
    583c:	3ff00000 	.word	0x3ff00000
    5840:	fffffc01 	.word	0xfffffc01
    5844:	fffffbef 	.word	0xfffffbef
    5848:	00000412 	.word	0x00000412
    584c:	fffffc0e 	.word	0xfffffc0e
    5850:	fffffbee 	.word	0xfffffbee
    5854:	fe100000 	.word	0xfe100000
    5858:	00009c88 	.word	0x00009c88
    585c:	00009d50 	.word	0x00009d50
    5860:	9c06      	ldr	r4, [sp, #24]
    5862:	2502      	movs	r5, #2
    5864:	4267      	negs	r7, r4
    5866:	2f00      	cmp	r7, #0
    5868:	d01a      	beq.n	58a0 <_dtoa_r+0x3d0>
    586a:	230f      	movs	r3, #15
    586c:	403b      	ands	r3, r7
    586e:	4acc      	ldr	r2, [pc, #816]	; (5ba0 <_dtoa_r+0x6d0>)
    5870:	00db      	lsls	r3, r3, #3
    5872:	18d3      	adds	r3, r2, r3
    5874:	9814      	ldr	r0, [sp, #80]	; 0x50
    5876:	9915      	ldr	r1, [sp, #84]	; 0x54
    5878:	681a      	ldr	r2, [r3, #0]
    587a:	685b      	ldr	r3, [r3, #4]
    587c:	f002 ff98 	bl	87b0 <__aeabi_dmul>
    5880:	4ec8      	ldr	r6, [pc, #800]	; (5ba4 <_dtoa_r+0x6d4>)
    5882:	113f      	asrs	r7, r7, #4
    5884:	2f00      	cmp	r7, #0
    5886:	d009      	beq.n	589c <_dtoa_r+0x3cc>
    5888:	07fa      	lsls	r2, r7, #31
    588a:	d504      	bpl.n	5896 <_dtoa_r+0x3c6>
    588c:	6832      	ldr	r2, [r6, #0]
    588e:	6873      	ldr	r3, [r6, #4]
    5890:	3501      	adds	r5, #1
    5892:	f002 ff8d 	bl	87b0 <__aeabi_dmul>
    5896:	107f      	asrs	r7, r7, #1
    5898:	3608      	adds	r6, #8
    589a:	e7f3      	b.n	5884 <_dtoa_r+0x3b4>
    589c:	9004      	str	r0, [sp, #16]
    589e:	9105      	str	r1, [sp, #20]
    58a0:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    58a2:	2c00      	cmp	r4, #0
    58a4:	d01e      	beq.n	58e4 <_dtoa_r+0x414>
    58a6:	9e04      	ldr	r6, [sp, #16]
    58a8:	9f05      	ldr	r7, [sp, #20]
    58aa:	4bb4      	ldr	r3, [pc, #720]	; (5b7c <_dtoa_r+0x6ac>)
    58ac:	4ab2      	ldr	r2, [pc, #712]	; (5b78 <_dtoa_r+0x6a8>)
    58ae:	1c30      	adds	r0, r6, #0
    58b0:	1c39      	adds	r1, r7, #0
    58b2:	f001 ff87 	bl	77c4 <__aeabi_dcmplt>
    58b6:	2800      	cmp	r0, #0
    58b8:	d014      	beq.n	58e4 <_dtoa_r+0x414>
    58ba:	9c08      	ldr	r4, [sp, #32]
    58bc:	2c00      	cmp	r4, #0
    58be:	d011      	beq.n	58e4 <_dtoa_r+0x414>
    58c0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    58c2:	2c00      	cmp	r4, #0
    58c4:	dc00      	bgt.n	58c8 <_dtoa_r+0x3f8>
    58c6:	e0e3      	b.n	5a90 <_dtoa_r+0x5c0>
    58c8:	9c06      	ldr	r4, [sp, #24]
    58ca:	1c30      	adds	r0, r6, #0
    58cc:	3c01      	subs	r4, #1
    58ce:	1c39      	adds	r1, r7, #0
    58d0:	4aab      	ldr	r2, [pc, #684]	; (5b80 <_dtoa_r+0x6b0>)
    58d2:	4bac      	ldr	r3, [pc, #688]	; (5b84 <_dtoa_r+0x6b4>)
    58d4:	9411      	str	r4, [sp, #68]	; 0x44
    58d6:	f002 ff6b 	bl	87b0 <__aeabi_dmul>
    58da:	3501      	adds	r5, #1
    58dc:	9004      	str	r0, [sp, #16]
    58de:	9105      	str	r1, [sp, #20]
    58e0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    58e2:	e002      	b.n	58ea <_dtoa_r+0x41a>
    58e4:	9c06      	ldr	r4, [sp, #24]
    58e6:	9411      	str	r4, [sp, #68]	; 0x44
    58e8:	9c08      	ldr	r4, [sp, #32]
    58ea:	1c28      	adds	r0, r5, #0
    58ec:	9e04      	ldr	r6, [sp, #16]
    58ee:	9f05      	ldr	r7, [sp, #20]
    58f0:	940e      	str	r4, [sp, #56]	; 0x38
    58f2:	f003 fd55 	bl	93a0 <__aeabi_i2d>
    58f6:	1c32      	adds	r2, r6, #0
    58f8:	1c3b      	adds	r3, r7, #0
    58fa:	f002 ff59 	bl	87b0 <__aeabi_dmul>
    58fe:	4aa2      	ldr	r2, [pc, #648]	; (5b88 <_dtoa_r+0x6b8>)
    5900:	4ba2      	ldr	r3, [pc, #648]	; (5b8c <_dtoa_r+0x6bc>)
    5902:	f001 ffc9 	bl	7898 <__aeabi_dadd>
    5906:	1c04      	adds	r4, r0, #0
    5908:	48a7      	ldr	r0, [pc, #668]	; (5ba8 <_dtoa_r+0x6d8>)
    590a:	1808      	adds	r0, r1, r0
    590c:	990e      	ldr	r1, [sp, #56]	; 0x38
    590e:	9004      	str	r0, [sp, #16]
    5910:	1c05      	adds	r5, r0, #0
    5912:	2900      	cmp	r1, #0
    5914:	d11b      	bne.n	594e <_dtoa_r+0x47e>
    5916:	4a9e      	ldr	r2, [pc, #632]	; (5b90 <_dtoa_r+0x6c0>)
    5918:	4b9e      	ldr	r3, [pc, #632]	; (5b94 <_dtoa_r+0x6c4>)
    591a:	1c30      	adds	r0, r6, #0
    591c:	1c39      	adds	r1, r7, #0
    591e:	f003 f9d7 	bl	8cd0 <__aeabi_dsub>
    5922:	1c22      	adds	r2, r4, #0
    5924:	9b04      	ldr	r3, [sp, #16]
    5926:	1c06      	adds	r6, r0, #0
    5928:	1c0f      	adds	r7, r1, #0
    592a:	f001 ff5f 	bl	77ec <__aeabi_dcmpgt>
    592e:	2800      	cmp	r0, #0
    5930:	d000      	beq.n	5934 <_dtoa_r+0x464>
    5932:	e25c      	b.n	5dee <_dtoa_r+0x91e>
    5934:	1c22      	adds	r2, r4, #0
    5936:	2580      	movs	r5, #128	; 0x80
    5938:	9c04      	ldr	r4, [sp, #16]
    593a:	062d      	lsls	r5, r5, #24
    593c:	1c30      	adds	r0, r6, #0
    593e:	1c39      	adds	r1, r7, #0
    5940:	1963      	adds	r3, r4, r5
    5942:	f001 ff3f 	bl	77c4 <__aeabi_dcmplt>
    5946:	2800      	cmp	r0, #0
    5948:	d000      	beq.n	594c <_dtoa_r+0x47c>
    594a:	e247      	b.n	5ddc <_dtoa_r+0x90c>
    594c:	e0a0      	b.n	5a90 <_dtoa_r+0x5c0>
    594e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5950:	4b93      	ldr	r3, [pc, #588]	; (5ba0 <_dtoa_r+0x6d0>)
    5952:	3a01      	subs	r2, #1
    5954:	9810      	ldr	r0, [sp, #64]	; 0x40
    5956:	00d2      	lsls	r2, r2, #3
    5958:	189b      	adds	r3, r3, r2
    595a:	2800      	cmp	r0, #0
    595c:	d049      	beq.n	59f2 <_dtoa_r+0x522>
    595e:	681a      	ldr	r2, [r3, #0]
    5960:	685b      	ldr	r3, [r3, #4]
    5962:	488d      	ldr	r0, [pc, #564]	; (5b98 <_dtoa_r+0x6c8>)
    5964:	498d      	ldr	r1, [pc, #564]	; (5b9c <_dtoa_r+0x6cc>)
    5966:	f002 fab9 	bl	7edc <__aeabi_ddiv>
    596a:	1c2b      	adds	r3, r5, #0
    596c:	1c22      	adds	r2, r4, #0
    596e:	f003 f9af 	bl	8cd0 <__aeabi_dsub>
    5972:	9004      	str	r0, [sp, #16]
    5974:	9105      	str	r1, [sp, #20]
    5976:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5978:	1c39      	adds	r1, r7, #0
    597a:	1c30      	adds	r0, r6, #0
    597c:	f003 fcdc 	bl	9338 <__aeabi_d2iz>
    5980:	1c04      	adds	r4, r0, #0
    5982:	f003 fd0d 	bl	93a0 <__aeabi_i2d>
    5986:	1c02      	adds	r2, r0, #0
    5988:	1c0b      	adds	r3, r1, #0
    598a:	1c30      	adds	r0, r6, #0
    598c:	1c39      	adds	r1, r7, #0
    598e:	f003 f99f 	bl	8cd0 <__aeabi_dsub>
    5992:	3501      	adds	r5, #1
    5994:	1e6b      	subs	r3, r5, #1
    5996:	3430      	adds	r4, #48	; 0x30
    5998:	701c      	strb	r4, [r3, #0]
    599a:	9a04      	ldr	r2, [sp, #16]
    599c:	9b05      	ldr	r3, [sp, #20]
    599e:	1c06      	adds	r6, r0, #0
    59a0:	1c0f      	adds	r7, r1, #0
    59a2:	f001 ff0f 	bl	77c4 <__aeabi_dcmplt>
    59a6:	2800      	cmp	r0, #0
    59a8:	d000      	beq.n	59ac <_dtoa_r+0x4dc>
    59aa:	e353      	b.n	6054 <_dtoa_r+0xb84>
    59ac:	1c32      	adds	r2, r6, #0
    59ae:	1c3b      	adds	r3, r7, #0
    59b0:	4972      	ldr	r1, [pc, #456]	; (5b7c <_dtoa_r+0x6ac>)
    59b2:	4871      	ldr	r0, [pc, #452]	; (5b78 <_dtoa_r+0x6a8>)
    59b4:	f003 f98c 	bl	8cd0 <__aeabi_dsub>
    59b8:	9a04      	ldr	r2, [sp, #16]
    59ba:	9b05      	ldr	r3, [sp, #20]
    59bc:	f001 ff02 	bl	77c4 <__aeabi_dcmplt>
    59c0:	2800      	cmp	r0, #0
    59c2:	d000      	beq.n	59c6 <_dtoa_r+0x4f6>
    59c4:	e0cb      	b.n	5b5e <_dtoa_r+0x68e>
    59c6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    59c8:	1b2b      	subs	r3, r5, r4
    59ca:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    59cc:	42a3      	cmp	r3, r4
    59ce:	da5f      	bge.n	5a90 <_dtoa_r+0x5c0>
    59d0:	9804      	ldr	r0, [sp, #16]
    59d2:	9905      	ldr	r1, [sp, #20]
    59d4:	4a6a      	ldr	r2, [pc, #424]	; (5b80 <_dtoa_r+0x6b0>)
    59d6:	4b6b      	ldr	r3, [pc, #428]	; (5b84 <_dtoa_r+0x6b4>)
    59d8:	f002 feea 	bl	87b0 <__aeabi_dmul>
    59dc:	4a68      	ldr	r2, [pc, #416]	; (5b80 <_dtoa_r+0x6b0>)
    59de:	4b69      	ldr	r3, [pc, #420]	; (5b84 <_dtoa_r+0x6b4>)
    59e0:	9004      	str	r0, [sp, #16]
    59e2:	9105      	str	r1, [sp, #20]
    59e4:	1c30      	adds	r0, r6, #0
    59e6:	1c39      	adds	r1, r7, #0
    59e8:	f002 fee2 	bl	87b0 <__aeabi_dmul>
    59ec:	1c06      	adds	r6, r0, #0
    59ee:	1c0f      	adds	r7, r1, #0
    59f0:	e7c2      	b.n	5978 <_dtoa_r+0x4a8>
    59f2:	6818      	ldr	r0, [r3, #0]
    59f4:	6859      	ldr	r1, [r3, #4]
    59f6:	1c22      	adds	r2, r4, #0
    59f8:	1c2b      	adds	r3, r5, #0
    59fa:	f002 fed9 	bl	87b0 <__aeabi_dmul>
    59fe:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5a00:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    5a02:	9004      	str	r0, [sp, #16]
    5a04:	9105      	str	r1, [sp, #20]
    5a06:	1965      	adds	r5, r4, r5
    5a08:	9517      	str	r5, [sp, #92]	; 0x5c
    5a0a:	1c39      	adds	r1, r7, #0
    5a0c:	1c30      	adds	r0, r6, #0
    5a0e:	f003 fc93 	bl	9338 <__aeabi_d2iz>
    5a12:	1c05      	adds	r5, r0, #0
    5a14:	f003 fcc4 	bl	93a0 <__aeabi_i2d>
    5a18:	1c02      	adds	r2, r0, #0
    5a1a:	1c0b      	adds	r3, r1, #0
    5a1c:	1c30      	adds	r0, r6, #0
    5a1e:	1c39      	adds	r1, r7, #0
    5a20:	f003 f956 	bl	8cd0 <__aeabi_dsub>
    5a24:	3530      	adds	r5, #48	; 0x30
    5a26:	7025      	strb	r5, [r4, #0]
    5a28:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    5a2a:	3401      	adds	r4, #1
    5a2c:	1c06      	adds	r6, r0, #0
    5a2e:	1c0f      	adds	r7, r1, #0
    5a30:	42ac      	cmp	r4, r5
    5a32:	d126      	bne.n	5a82 <_dtoa_r+0x5b2>
    5a34:	980e      	ldr	r0, [sp, #56]	; 0x38
    5a36:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5a38:	4a57      	ldr	r2, [pc, #348]	; (5b98 <_dtoa_r+0x6c8>)
    5a3a:	4b58      	ldr	r3, [pc, #352]	; (5b9c <_dtoa_r+0x6cc>)
    5a3c:	1825      	adds	r5, r4, r0
    5a3e:	9804      	ldr	r0, [sp, #16]
    5a40:	9905      	ldr	r1, [sp, #20]
    5a42:	f001 ff29 	bl	7898 <__aeabi_dadd>
    5a46:	1c02      	adds	r2, r0, #0
    5a48:	1c0b      	adds	r3, r1, #0
    5a4a:	1c30      	adds	r0, r6, #0
    5a4c:	1c39      	adds	r1, r7, #0
    5a4e:	f001 fecd 	bl	77ec <__aeabi_dcmpgt>
    5a52:	2800      	cmp	r0, #0
    5a54:	d000      	beq.n	5a58 <_dtoa_r+0x588>
    5a56:	e082      	b.n	5b5e <_dtoa_r+0x68e>
    5a58:	9a04      	ldr	r2, [sp, #16]
    5a5a:	9b05      	ldr	r3, [sp, #20]
    5a5c:	484e      	ldr	r0, [pc, #312]	; (5b98 <_dtoa_r+0x6c8>)
    5a5e:	494f      	ldr	r1, [pc, #316]	; (5b9c <_dtoa_r+0x6cc>)
    5a60:	f003 f936 	bl	8cd0 <__aeabi_dsub>
    5a64:	1c02      	adds	r2, r0, #0
    5a66:	1c0b      	adds	r3, r1, #0
    5a68:	1c30      	adds	r0, r6, #0
    5a6a:	1c39      	adds	r1, r7, #0
    5a6c:	f001 feaa 	bl	77c4 <__aeabi_dcmplt>
    5a70:	2800      	cmp	r0, #0
    5a72:	d00d      	beq.n	5a90 <_dtoa_r+0x5c0>
    5a74:	1e6b      	subs	r3, r5, #1
    5a76:	781a      	ldrb	r2, [r3, #0]
    5a78:	2a30      	cmp	r2, #48	; 0x30
    5a7a:	d000      	beq.n	5a7e <_dtoa_r+0x5ae>
    5a7c:	e2ea      	b.n	6054 <_dtoa_r+0xb84>
    5a7e:	1c1d      	adds	r5, r3, #0
    5a80:	e7f8      	b.n	5a74 <_dtoa_r+0x5a4>
    5a82:	4a3f      	ldr	r2, [pc, #252]	; (5b80 <_dtoa_r+0x6b0>)
    5a84:	4b3f      	ldr	r3, [pc, #252]	; (5b84 <_dtoa_r+0x6b4>)
    5a86:	f002 fe93 	bl	87b0 <__aeabi_dmul>
    5a8a:	1c06      	adds	r6, r0, #0
    5a8c:	1c0f      	adds	r7, r1, #0
    5a8e:	e7bc      	b.n	5a0a <_dtoa_r+0x53a>
    5a90:	9c14      	ldr	r4, [sp, #80]	; 0x50
    5a92:	9d15      	ldr	r5, [sp, #84]	; 0x54
    5a94:	9404      	str	r4, [sp, #16]
    5a96:	9505      	str	r5, [sp, #20]
    5a98:	9b19      	ldr	r3, [sp, #100]	; 0x64
    5a9a:	2b00      	cmp	r3, #0
    5a9c:	da00      	bge.n	5aa0 <_dtoa_r+0x5d0>
    5a9e:	e09f      	b.n	5be0 <_dtoa_r+0x710>
    5aa0:	9d06      	ldr	r5, [sp, #24]
    5aa2:	2d0e      	cmp	r5, #14
    5aa4:	dd00      	ble.n	5aa8 <_dtoa_r+0x5d8>
    5aa6:	e09b      	b.n	5be0 <_dtoa_r+0x710>
    5aa8:	4a3d      	ldr	r2, [pc, #244]	; (5ba0 <_dtoa_r+0x6d0>)
    5aaa:	00eb      	lsls	r3, r5, #3
    5aac:	18d3      	adds	r3, r2, r3
    5aae:	681c      	ldr	r4, [r3, #0]
    5ab0:	685d      	ldr	r5, [r3, #4]
    5ab2:	9402      	str	r4, [sp, #8]
    5ab4:	9503      	str	r5, [sp, #12]
    5ab6:	9d21      	ldr	r5, [sp, #132]	; 0x84
    5ab8:	2d00      	cmp	r5, #0
    5aba:	da14      	bge.n	5ae6 <_dtoa_r+0x616>
    5abc:	9c08      	ldr	r4, [sp, #32]
    5abe:	2c00      	cmp	r4, #0
    5ac0:	dc11      	bgt.n	5ae6 <_dtoa_r+0x616>
    5ac2:	d000      	beq.n	5ac6 <_dtoa_r+0x5f6>
    5ac4:	e18c      	b.n	5de0 <_dtoa_r+0x910>
    5ac6:	4a32      	ldr	r2, [pc, #200]	; (5b90 <_dtoa_r+0x6c0>)
    5ac8:	4b32      	ldr	r3, [pc, #200]	; (5b94 <_dtoa_r+0x6c4>)
    5aca:	9802      	ldr	r0, [sp, #8]
    5acc:	9903      	ldr	r1, [sp, #12]
    5ace:	f002 fe6f 	bl	87b0 <__aeabi_dmul>
    5ad2:	9a04      	ldr	r2, [sp, #16]
    5ad4:	9b05      	ldr	r3, [sp, #20]
    5ad6:	f001 fe93 	bl	7800 <__aeabi_dcmpge>
    5ada:	9f08      	ldr	r7, [sp, #32]
    5adc:	1c3e      	adds	r6, r7, #0
    5ade:	2800      	cmp	r0, #0
    5ae0:	d000      	beq.n	5ae4 <_dtoa_r+0x614>
    5ae2:	e17f      	b.n	5de4 <_dtoa_r+0x914>
    5ae4:	e187      	b.n	5df6 <_dtoa_r+0x926>
    5ae6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5ae8:	9e04      	ldr	r6, [sp, #16]
    5aea:	9f05      	ldr	r7, [sp, #20]
    5aec:	9a02      	ldr	r2, [sp, #8]
    5aee:	9b03      	ldr	r3, [sp, #12]
    5af0:	1c30      	adds	r0, r6, #0
    5af2:	1c39      	adds	r1, r7, #0
    5af4:	f002 f9f2 	bl	7edc <__aeabi_ddiv>
    5af8:	f003 fc1e 	bl	9338 <__aeabi_d2iz>
    5afc:	1c04      	adds	r4, r0, #0
    5afe:	f003 fc4f 	bl	93a0 <__aeabi_i2d>
    5b02:	9a02      	ldr	r2, [sp, #8]
    5b04:	9b03      	ldr	r3, [sp, #12]
    5b06:	f002 fe53 	bl	87b0 <__aeabi_dmul>
    5b0a:	1c02      	adds	r2, r0, #0
    5b0c:	1c0b      	adds	r3, r1, #0
    5b0e:	1c30      	adds	r0, r6, #0
    5b10:	1c39      	adds	r1, r7, #0
    5b12:	f003 f8dd 	bl	8cd0 <__aeabi_dsub>
    5b16:	3501      	adds	r5, #1
    5b18:	1c02      	adds	r2, r0, #0
    5b1a:	1c20      	adds	r0, r4, #0
    5b1c:	3030      	adds	r0, #48	; 0x30
    5b1e:	1c0b      	adds	r3, r1, #0
    5b20:	1e69      	subs	r1, r5, #1
    5b22:	7008      	strb	r0, [r1, #0]
    5b24:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5b26:	1a29      	subs	r1, r5, r0
    5b28:	9808      	ldr	r0, [sp, #32]
    5b2a:	4281      	cmp	r1, r0
    5b2c:	d148      	bne.n	5bc0 <_dtoa_r+0x6f0>
    5b2e:	1c10      	adds	r0, r2, #0
    5b30:	1c19      	adds	r1, r3, #0
    5b32:	f001 feb1 	bl	7898 <__aeabi_dadd>
    5b36:	9a02      	ldr	r2, [sp, #8]
    5b38:	9b03      	ldr	r3, [sp, #12]
    5b3a:	1c06      	adds	r6, r0, #0
    5b3c:	1c0f      	adds	r7, r1, #0
    5b3e:	f001 fe55 	bl	77ec <__aeabi_dcmpgt>
    5b42:	2800      	cmp	r0, #0
    5b44:	d10d      	bne.n	5b62 <_dtoa_r+0x692>
    5b46:	1c30      	adds	r0, r6, #0
    5b48:	1c39      	adds	r1, r7, #0
    5b4a:	9a02      	ldr	r2, [sp, #8]
    5b4c:	9b03      	ldr	r3, [sp, #12]
    5b4e:	f001 fe33 	bl	77b8 <__aeabi_dcmpeq>
    5b52:	2800      	cmp	r0, #0
    5b54:	d100      	bne.n	5b58 <_dtoa_r+0x688>
    5b56:	e27f      	b.n	6058 <_dtoa_r+0xb88>
    5b58:	07e1      	lsls	r1, r4, #31
    5b5a:	d402      	bmi.n	5b62 <_dtoa_r+0x692>
    5b5c:	e27c      	b.n	6058 <_dtoa_r+0xb88>
    5b5e:	9c11      	ldr	r4, [sp, #68]	; 0x44
    5b60:	9406      	str	r4, [sp, #24]
    5b62:	1e6b      	subs	r3, r5, #1
    5b64:	781a      	ldrb	r2, [r3, #0]
    5b66:	2a39      	cmp	r2, #57	; 0x39
    5b68:	d126      	bne.n	5bb8 <_dtoa_r+0x6e8>
    5b6a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5b6c:	42a3      	cmp	r3, r4
    5b6e:	d01d      	beq.n	5bac <_dtoa_r+0x6dc>
    5b70:	1c1d      	adds	r5, r3, #0
    5b72:	e7f6      	b.n	5b62 <_dtoa_r+0x692>
    5b74:	46c0      	nop			; (mov r8, r8)
    5b76:	46c0      	nop			; (mov r8, r8)
    5b78:	00000000 	.word	0x00000000
    5b7c:	3ff00000 	.word	0x3ff00000
    5b80:	00000000 	.word	0x00000000
    5b84:	40240000 	.word	0x40240000
    5b88:	00000000 	.word	0x00000000
    5b8c:	401c0000 	.word	0x401c0000
    5b90:	00000000 	.word	0x00000000
    5b94:	40140000 	.word	0x40140000
    5b98:	00000000 	.word	0x00000000
    5b9c:	3fe00000 	.word	0x3fe00000
    5ba0:	00009c88 	.word	0x00009c88
    5ba4:	00009d50 	.word	0x00009d50
    5ba8:	fcc00000 	.word	0xfcc00000
    5bac:	9c06      	ldr	r4, [sp, #24]
    5bae:	2230      	movs	r2, #48	; 0x30
    5bb0:	3401      	adds	r4, #1
    5bb2:	9406      	str	r4, [sp, #24]
    5bb4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5bb6:	7022      	strb	r2, [r4, #0]
    5bb8:	781a      	ldrb	r2, [r3, #0]
    5bba:	3201      	adds	r2, #1
    5bbc:	701a      	strb	r2, [r3, #0]
    5bbe:	e24b      	b.n	6058 <_dtoa_r+0xb88>
    5bc0:	1c10      	adds	r0, r2, #0
    5bc2:	1c19      	adds	r1, r3, #0
    5bc4:	4bc9      	ldr	r3, [pc, #804]	; (5eec <_dtoa_r+0xa1c>)
    5bc6:	4ac8      	ldr	r2, [pc, #800]	; (5ee8 <_dtoa_r+0xa18>)
    5bc8:	f002 fdf2 	bl	87b0 <__aeabi_dmul>
    5bcc:	4ac8      	ldr	r2, [pc, #800]	; (5ef0 <_dtoa_r+0xa20>)
    5bce:	4bc9      	ldr	r3, [pc, #804]	; (5ef4 <_dtoa_r+0xa24>)
    5bd0:	1c06      	adds	r6, r0, #0
    5bd2:	1c0f      	adds	r7, r1, #0
    5bd4:	f001 fdf0 	bl	77b8 <__aeabi_dcmpeq>
    5bd8:	2800      	cmp	r0, #0
    5bda:	d100      	bne.n	5bde <_dtoa_r+0x70e>
    5bdc:	e786      	b.n	5aec <_dtoa_r+0x61c>
    5bde:	e23b      	b.n	6058 <_dtoa_r+0xb88>
    5be0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    5be2:	2d00      	cmp	r5, #0
    5be4:	d031      	beq.n	5c4a <_dtoa_r+0x77a>
    5be6:	9c20      	ldr	r4, [sp, #128]	; 0x80
    5be8:	2c01      	cmp	r4, #1
    5bea:	dc0b      	bgt.n	5c04 <_dtoa_r+0x734>
    5bec:	9d16      	ldr	r5, [sp, #88]	; 0x58
    5bee:	2d00      	cmp	r5, #0
    5bf0:	d002      	beq.n	5bf8 <_dtoa_r+0x728>
    5bf2:	48c1      	ldr	r0, [pc, #772]	; (5ef8 <_dtoa_r+0xa28>)
    5bf4:	181b      	adds	r3, r3, r0
    5bf6:	e002      	b.n	5bfe <_dtoa_r+0x72e>
    5bf8:	9918      	ldr	r1, [sp, #96]	; 0x60
    5bfa:	2336      	movs	r3, #54	; 0x36
    5bfc:	1a5b      	subs	r3, r3, r1
    5bfe:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    5c00:	9c02      	ldr	r4, [sp, #8]
    5c02:	e016      	b.n	5c32 <_dtoa_r+0x762>
    5c04:	9d08      	ldr	r5, [sp, #32]
    5c06:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5c08:	3d01      	subs	r5, #1
    5c0a:	42ac      	cmp	r4, r5
    5c0c:	db01      	blt.n	5c12 <_dtoa_r+0x742>
    5c0e:	1b65      	subs	r5, r4, r5
    5c10:	e006      	b.n	5c20 <_dtoa_r+0x750>
    5c12:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5c14:	950d      	str	r5, [sp, #52]	; 0x34
    5c16:	1b2b      	subs	r3, r5, r4
    5c18:	9c12      	ldr	r4, [sp, #72]	; 0x48
    5c1a:	2500      	movs	r5, #0
    5c1c:	18e4      	adds	r4, r4, r3
    5c1e:	9412      	str	r4, [sp, #72]	; 0x48
    5c20:	9c08      	ldr	r4, [sp, #32]
    5c22:	2c00      	cmp	r4, #0
    5c24:	da03      	bge.n	5c2e <_dtoa_r+0x75e>
    5c26:	9802      	ldr	r0, [sp, #8]
    5c28:	2300      	movs	r3, #0
    5c2a:	1b04      	subs	r4, r0, r4
    5c2c:	e001      	b.n	5c32 <_dtoa_r+0x762>
    5c2e:	9c02      	ldr	r4, [sp, #8]
    5c30:	9b08      	ldr	r3, [sp, #32]
    5c32:	9902      	ldr	r1, [sp, #8]
    5c34:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5c36:	18c9      	adds	r1, r1, r3
    5c38:	9102      	str	r1, [sp, #8]
    5c3a:	18d2      	adds	r2, r2, r3
    5c3c:	9807      	ldr	r0, [sp, #28]
    5c3e:	2101      	movs	r1, #1
    5c40:	9209      	str	r2, [sp, #36]	; 0x24
    5c42:	f001 f849 	bl	6cd8 <__i2b>
    5c46:	1c06      	adds	r6, r0, #0
    5c48:	e002      	b.n	5c50 <_dtoa_r+0x780>
    5c4a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    5c4c:	9c02      	ldr	r4, [sp, #8]
    5c4e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    5c50:	2c00      	cmp	r4, #0
    5c52:	d00c      	beq.n	5c6e <_dtoa_r+0x79e>
    5c54:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5c56:	2b00      	cmp	r3, #0
    5c58:	dd09      	ble.n	5c6e <_dtoa_r+0x79e>
    5c5a:	42a3      	cmp	r3, r4
    5c5c:	dd00      	ble.n	5c60 <_dtoa_r+0x790>
    5c5e:	1c23      	adds	r3, r4, #0
    5c60:	9802      	ldr	r0, [sp, #8]
    5c62:	9909      	ldr	r1, [sp, #36]	; 0x24
    5c64:	1ac0      	subs	r0, r0, r3
    5c66:	1ac9      	subs	r1, r1, r3
    5c68:	9002      	str	r0, [sp, #8]
    5c6a:	1ae4      	subs	r4, r4, r3
    5c6c:	9109      	str	r1, [sp, #36]	; 0x24
    5c6e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5c70:	2a00      	cmp	r2, #0
    5c72:	dd21      	ble.n	5cb8 <_dtoa_r+0x7e8>
    5c74:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5c76:	2b00      	cmp	r3, #0
    5c78:	d018      	beq.n	5cac <_dtoa_r+0x7dc>
    5c7a:	2d00      	cmp	r5, #0
    5c7c:	dd10      	ble.n	5ca0 <_dtoa_r+0x7d0>
    5c7e:	1c31      	adds	r1, r6, #0
    5c80:	1c2a      	adds	r2, r5, #0
    5c82:	9807      	ldr	r0, [sp, #28]
    5c84:	f001 f8c0 	bl	6e08 <__pow5mult>
    5c88:	1c06      	adds	r6, r0, #0
    5c8a:	1c31      	adds	r1, r6, #0
    5c8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5c8e:	9807      	ldr	r0, [sp, #28]
    5c90:	f001 f82b 	bl	6cea <__multiply>
    5c94:	990a      	ldr	r1, [sp, #40]	; 0x28
    5c96:	1c07      	adds	r7, r0, #0
    5c98:	9807      	ldr	r0, [sp, #28]
    5c9a:	f000 ff3d 	bl	6b18 <_Bfree>
    5c9e:	970a      	str	r7, [sp, #40]	; 0x28
    5ca0:	980d      	ldr	r0, [sp, #52]	; 0x34
    5ca2:	1b42      	subs	r2, r0, r5
    5ca4:	d008      	beq.n	5cb8 <_dtoa_r+0x7e8>
    5ca6:	9807      	ldr	r0, [sp, #28]
    5ca8:	990a      	ldr	r1, [sp, #40]	; 0x28
    5caa:	e002      	b.n	5cb2 <_dtoa_r+0x7e2>
    5cac:	9807      	ldr	r0, [sp, #28]
    5cae:	990a      	ldr	r1, [sp, #40]	; 0x28
    5cb0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5cb2:	f001 f8a9 	bl	6e08 <__pow5mult>
    5cb6:	900a      	str	r0, [sp, #40]	; 0x28
    5cb8:	9807      	ldr	r0, [sp, #28]
    5cba:	2101      	movs	r1, #1
    5cbc:	f001 f80c 	bl	6cd8 <__i2b>
    5cc0:	9d12      	ldr	r5, [sp, #72]	; 0x48
    5cc2:	1c07      	adds	r7, r0, #0
    5cc4:	2d00      	cmp	r5, #0
    5cc6:	dd05      	ble.n	5cd4 <_dtoa_r+0x804>
    5cc8:	1c39      	adds	r1, r7, #0
    5cca:	9807      	ldr	r0, [sp, #28]
    5ccc:	1c2a      	adds	r2, r5, #0
    5cce:	f001 f89b 	bl	6e08 <__pow5mult>
    5cd2:	1c07      	adds	r7, r0, #0
    5cd4:	9820      	ldr	r0, [sp, #128]	; 0x80
    5cd6:	2500      	movs	r5, #0
    5cd8:	2801      	cmp	r0, #1
    5cda:	dc10      	bgt.n	5cfe <_dtoa_r+0x82e>
    5cdc:	9904      	ldr	r1, [sp, #16]
    5cde:	42a9      	cmp	r1, r5
    5ce0:	d10d      	bne.n	5cfe <_dtoa_r+0x82e>
    5ce2:	9a05      	ldr	r2, [sp, #20]
    5ce4:	0313      	lsls	r3, r2, #12
    5ce6:	42ab      	cmp	r3, r5
    5ce8:	d109      	bne.n	5cfe <_dtoa_r+0x82e>
    5cea:	4b84      	ldr	r3, [pc, #528]	; (5efc <_dtoa_r+0xa2c>)
    5cec:	4213      	tst	r3, r2
    5cee:	d006      	beq.n	5cfe <_dtoa_r+0x82e>
    5cf0:	9d02      	ldr	r5, [sp, #8]
    5cf2:	3501      	adds	r5, #1
    5cf4:	9502      	str	r5, [sp, #8]
    5cf6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5cf8:	3501      	adds	r5, #1
    5cfa:	9509      	str	r5, [sp, #36]	; 0x24
    5cfc:	2501      	movs	r5, #1
    5cfe:	9912      	ldr	r1, [sp, #72]	; 0x48
    5d00:	2001      	movs	r0, #1
    5d02:	2900      	cmp	r1, #0
    5d04:	d008      	beq.n	5d18 <_dtoa_r+0x848>
    5d06:	693b      	ldr	r3, [r7, #16]
    5d08:	3303      	adds	r3, #3
    5d0a:	009b      	lsls	r3, r3, #2
    5d0c:	18fb      	adds	r3, r7, r3
    5d0e:	6858      	ldr	r0, [r3, #4]
    5d10:	f000 ff99 	bl	6c46 <__hi0bits>
    5d14:	2320      	movs	r3, #32
    5d16:	1a18      	subs	r0, r3, r0
    5d18:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5d1a:	231f      	movs	r3, #31
    5d1c:	1880      	adds	r0, r0, r2
    5d1e:	4018      	ands	r0, r3
    5d20:	d00d      	beq.n	5d3e <_dtoa_r+0x86e>
    5d22:	2320      	movs	r3, #32
    5d24:	1a1b      	subs	r3, r3, r0
    5d26:	2b04      	cmp	r3, #4
    5d28:	dd06      	ble.n	5d38 <_dtoa_r+0x868>
    5d2a:	231c      	movs	r3, #28
    5d2c:	1a18      	subs	r0, r3, r0
    5d2e:	9b02      	ldr	r3, [sp, #8]
    5d30:	1824      	adds	r4, r4, r0
    5d32:	181b      	adds	r3, r3, r0
    5d34:	9302      	str	r3, [sp, #8]
    5d36:	e008      	b.n	5d4a <_dtoa_r+0x87a>
    5d38:	2b04      	cmp	r3, #4
    5d3a:	d008      	beq.n	5d4e <_dtoa_r+0x87e>
    5d3c:	1c18      	adds	r0, r3, #0
    5d3e:	9902      	ldr	r1, [sp, #8]
    5d40:	301c      	adds	r0, #28
    5d42:	1809      	adds	r1, r1, r0
    5d44:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5d46:	9102      	str	r1, [sp, #8]
    5d48:	1824      	adds	r4, r4, r0
    5d4a:	1812      	adds	r2, r2, r0
    5d4c:	9209      	str	r2, [sp, #36]	; 0x24
    5d4e:	9b02      	ldr	r3, [sp, #8]
    5d50:	2b00      	cmp	r3, #0
    5d52:	dd05      	ble.n	5d60 <_dtoa_r+0x890>
    5d54:	9807      	ldr	r0, [sp, #28]
    5d56:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d58:	1c1a      	adds	r2, r3, #0
    5d5a:	f001 f8a7 	bl	6eac <__lshift>
    5d5e:	900a      	str	r0, [sp, #40]	; 0x28
    5d60:	9809      	ldr	r0, [sp, #36]	; 0x24
    5d62:	2800      	cmp	r0, #0
    5d64:	dd05      	ble.n	5d72 <_dtoa_r+0x8a2>
    5d66:	1c39      	adds	r1, r7, #0
    5d68:	9807      	ldr	r0, [sp, #28]
    5d6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5d6c:	f001 f89e 	bl	6eac <__lshift>
    5d70:	1c07      	adds	r7, r0, #0
    5d72:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5d74:	2900      	cmp	r1, #0
    5d76:	d01b      	beq.n	5db0 <_dtoa_r+0x8e0>
    5d78:	980a      	ldr	r0, [sp, #40]	; 0x28
    5d7a:	1c39      	adds	r1, r7, #0
    5d7c:	f001 f8e8 	bl	6f50 <__mcmp>
    5d80:	2800      	cmp	r0, #0
    5d82:	da15      	bge.n	5db0 <_dtoa_r+0x8e0>
    5d84:	9a06      	ldr	r2, [sp, #24]
    5d86:	2300      	movs	r3, #0
    5d88:	3a01      	subs	r2, #1
    5d8a:	9206      	str	r2, [sp, #24]
    5d8c:	9807      	ldr	r0, [sp, #28]
    5d8e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d90:	220a      	movs	r2, #10
    5d92:	f000 feda 	bl	6b4a <__multadd>
    5d96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5d98:	900a      	str	r0, [sp, #40]	; 0x28
    5d9a:	9810      	ldr	r0, [sp, #64]	; 0x40
    5d9c:	9308      	str	r3, [sp, #32]
    5d9e:	2800      	cmp	r0, #0
    5da0:	d006      	beq.n	5db0 <_dtoa_r+0x8e0>
    5da2:	1c31      	adds	r1, r6, #0
    5da4:	9807      	ldr	r0, [sp, #28]
    5da6:	220a      	movs	r2, #10
    5da8:	2300      	movs	r3, #0
    5daa:	f000 fece 	bl	6b4a <__multadd>
    5dae:	1c06      	adds	r6, r0, #0
    5db0:	9908      	ldr	r1, [sp, #32]
    5db2:	2900      	cmp	r1, #0
    5db4:	dc2a      	bgt.n	5e0c <_dtoa_r+0x93c>
    5db6:	9a20      	ldr	r2, [sp, #128]	; 0x80
    5db8:	2a02      	cmp	r2, #2
    5dba:	dd27      	ble.n	5e0c <_dtoa_r+0x93c>
    5dbc:	2900      	cmp	r1, #0
    5dbe:	d111      	bne.n	5de4 <_dtoa_r+0x914>
    5dc0:	1c39      	adds	r1, r7, #0
    5dc2:	9807      	ldr	r0, [sp, #28]
    5dc4:	2205      	movs	r2, #5
    5dc6:	9b08      	ldr	r3, [sp, #32]
    5dc8:	f000 febf 	bl	6b4a <__multadd>
    5dcc:	1c07      	adds	r7, r0, #0
    5dce:	1c39      	adds	r1, r7, #0
    5dd0:	980a      	ldr	r0, [sp, #40]	; 0x28
    5dd2:	f001 f8bd 	bl	6f50 <__mcmp>
    5dd6:	2800      	cmp	r0, #0
    5dd8:	dc0d      	bgt.n	5df6 <_dtoa_r+0x926>
    5dda:	e003      	b.n	5de4 <_dtoa_r+0x914>
    5ddc:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    5dde:	e000      	b.n	5de2 <_dtoa_r+0x912>
    5de0:	2700      	movs	r7, #0
    5de2:	1c3e      	adds	r6, r7, #0
    5de4:	9c21      	ldr	r4, [sp, #132]	; 0x84
    5de6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5de8:	43e4      	mvns	r4, r4
    5dea:	9406      	str	r4, [sp, #24]
    5dec:	e00b      	b.n	5e06 <_dtoa_r+0x936>
    5dee:	9d11      	ldr	r5, [sp, #68]	; 0x44
    5df0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    5df2:	9506      	str	r5, [sp, #24]
    5df4:	1c3e      	adds	r6, r7, #0
    5df6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5df8:	2331      	movs	r3, #49	; 0x31
    5dfa:	7023      	strb	r3, [r4, #0]
    5dfc:	9c06      	ldr	r4, [sp, #24]
    5dfe:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5e00:	3401      	adds	r4, #1
    5e02:	3501      	adds	r5, #1
    5e04:	9406      	str	r4, [sp, #24]
    5e06:	9602      	str	r6, [sp, #8]
    5e08:	2600      	movs	r6, #0
    5e0a:	e10f      	b.n	602c <_dtoa_r+0xb5c>
    5e0c:	9810      	ldr	r0, [sp, #64]	; 0x40
    5e0e:	2800      	cmp	r0, #0
    5e10:	d100      	bne.n	5e14 <_dtoa_r+0x944>
    5e12:	e0c5      	b.n	5fa0 <_dtoa_r+0xad0>
    5e14:	2c00      	cmp	r4, #0
    5e16:	dd05      	ble.n	5e24 <_dtoa_r+0x954>
    5e18:	1c31      	adds	r1, r6, #0
    5e1a:	9807      	ldr	r0, [sp, #28]
    5e1c:	1c22      	adds	r2, r4, #0
    5e1e:	f001 f845 	bl	6eac <__lshift>
    5e22:	1c06      	adds	r6, r0, #0
    5e24:	9602      	str	r6, [sp, #8]
    5e26:	2d00      	cmp	r5, #0
    5e28:	d012      	beq.n	5e50 <_dtoa_r+0x980>
    5e2a:	6871      	ldr	r1, [r6, #4]
    5e2c:	9807      	ldr	r0, [sp, #28]
    5e2e:	f000 fe3b 	bl	6aa8 <_Balloc>
    5e32:	6932      	ldr	r2, [r6, #16]
    5e34:	1c31      	adds	r1, r6, #0
    5e36:	3202      	adds	r2, #2
    5e38:	1c04      	adds	r4, r0, #0
    5e3a:	0092      	lsls	r2, r2, #2
    5e3c:	310c      	adds	r1, #12
    5e3e:	300c      	adds	r0, #12
    5e40:	f7fd fb0c 	bl	345c <memcpy>
    5e44:	9807      	ldr	r0, [sp, #28]
    5e46:	1c21      	adds	r1, r4, #0
    5e48:	2201      	movs	r2, #1
    5e4a:	f001 f82f 	bl	6eac <__lshift>
    5e4e:	9002      	str	r0, [sp, #8]
    5e50:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5e52:	9d08      	ldr	r5, [sp, #32]
    5e54:	1c23      	adds	r3, r4, #0
    5e56:	3b01      	subs	r3, #1
    5e58:	195b      	adds	r3, r3, r5
    5e5a:	9409      	str	r4, [sp, #36]	; 0x24
    5e5c:	9310      	str	r3, [sp, #64]	; 0x40
    5e5e:	1c39      	adds	r1, r7, #0
    5e60:	980a      	ldr	r0, [sp, #40]	; 0x28
    5e62:	f7ff faa9 	bl	53b8 <quorem>
    5e66:	1c31      	adds	r1, r6, #0
    5e68:	900d      	str	r0, [sp, #52]	; 0x34
    5e6a:	1c04      	adds	r4, r0, #0
    5e6c:	980a      	ldr	r0, [sp, #40]	; 0x28
    5e6e:	f001 f86f 	bl	6f50 <__mcmp>
    5e72:	1c39      	adds	r1, r7, #0
    5e74:	900c      	str	r0, [sp, #48]	; 0x30
    5e76:	9a02      	ldr	r2, [sp, #8]
    5e78:	9807      	ldr	r0, [sp, #28]
    5e7a:	f001 f884 	bl	6f86 <__mdiff>
    5e7e:	1c05      	adds	r5, r0, #0
    5e80:	68c0      	ldr	r0, [r0, #12]
    5e82:	3430      	adds	r4, #48	; 0x30
    5e84:	2800      	cmp	r0, #0
    5e86:	d105      	bne.n	5e94 <_dtoa_r+0x9c4>
    5e88:	980a      	ldr	r0, [sp, #40]	; 0x28
    5e8a:	1c29      	adds	r1, r5, #0
    5e8c:	f001 f860 	bl	6f50 <__mcmp>
    5e90:	9008      	str	r0, [sp, #32]
    5e92:	e001      	b.n	5e98 <_dtoa_r+0x9c8>
    5e94:	2101      	movs	r1, #1
    5e96:	9108      	str	r1, [sp, #32]
    5e98:	1c29      	adds	r1, r5, #0
    5e9a:	9807      	ldr	r0, [sp, #28]
    5e9c:	f000 fe3c 	bl	6b18 <_Bfree>
    5ea0:	9b08      	ldr	r3, [sp, #32]
    5ea2:	9d20      	ldr	r5, [sp, #128]	; 0x80
    5ea4:	432b      	orrs	r3, r5
    5ea6:	d10d      	bne.n	5ec4 <_dtoa_r+0x9f4>
    5ea8:	9804      	ldr	r0, [sp, #16]
    5eaa:	2301      	movs	r3, #1
    5eac:	4203      	tst	r3, r0
    5eae:	d109      	bne.n	5ec4 <_dtoa_r+0x9f4>
    5eb0:	2c39      	cmp	r4, #57	; 0x39
    5eb2:	d044      	beq.n	5f3e <_dtoa_r+0xa6e>
    5eb4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5eb6:	2d00      	cmp	r5, #0
    5eb8:	dd01      	ble.n	5ebe <_dtoa_r+0x9ee>
    5eba:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5ebc:	3431      	adds	r4, #49	; 0x31
    5ebe:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5ec0:	3501      	adds	r5, #1
    5ec2:	e044      	b.n	5f4e <_dtoa_r+0xa7e>
    5ec4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5ec6:	2d00      	cmp	r5, #0
    5ec8:	da03      	bge.n	5ed2 <_dtoa_r+0xa02>
    5eca:	9d08      	ldr	r5, [sp, #32]
    5ecc:	2d00      	cmp	r5, #0
    5ece:	dc17      	bgt.n	5f00 <_dtoa_r+0xa30>
    5ed0:	e028      	b.n	5f24 <_dtoa_r+0xa54>
    5ed2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5ed4:	9d20      	ldr	r5, [sp, #128]	; 0x80
    5ed6:	432b      	orrs	r3, r5
    5ed8:	d129      	bne.n	5f2e <_dtoa_r+0xa5e>
    5eda:	9804      	ldr	r0, [sp, #16]
    5edc:	2301      	movs	r3, #1
    5ede:	4203      	tst	r3, r0
    5ee0:	d125      	bne.n	5f2e <_dtoa_r+0xa5e>
    5ee2:	e7f2      	b.n	5eca <_dtoa_r+0x9fa>
    5ee4:	46c0      	nop			; (mov r8, r8)
    5ee6:	46c0      	nop			; (mov r8, r8)
    5ee8:	00000000 	.word	0x00000000
    5eec:	40240000 	.word	0x40240000
	...
    5ef8:	00000433 	.word	0x00000433
    5efc:	7ff00000 	.word	0x7ff00000
    5f00:	990a      	ldr	r1, [sp, #40]	; 0x28
    5f02:	9807      	ldr	r0, [sp, #28]
    5f04:	2201      	movs	r2, #1
    5f06:	f000 ffd1 	bl	6eac <__lshift>
    5f0a:	1c39      	adds	r1, r7, #0
    5f0c:	900a      	str	r0, [sp, #40]	; 0x28
    5f0e:	f001 f81f 	bl	6f50 <__mcmp>
    5f12:	2800      	cmp	r0, #0
    5f14:	dc02      	bgt.n	5f1c <_dtoa_r+0xa4c>
    5f16:	d105      	bne.n	5f24 <_dtoa_r+0xa54>
    5f18:	07e1      	lsls	r1, r4, #31
    5f1a:	d503      	bpl.n	5f24 <_dtoa_r+0xa54>
    5f1c:	2c39      	cmp	r4, #57	; 0x39
    5f1e:	d00e      	beq.n	5f3e <_dtoa_r+0xa6e>
    5f20:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5f22:	3431      	adds	r4, #49	; 0x31
    5f24:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5f26:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5f28:	3501      	adds	r5, #1
    5f2a:	7014      	strb	r4, [r2, #0]
    5f2c:	e07e      	b.n	602c <_dtoa_r+0xb5c>
    5f2e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5f30:	3501      	adds	r5, #1
    5f32:	950c      	str	r5, [sp, #48]	; 0x30
    5f34:	9d08      	ldr	r5, [sp, #32]
    5f36:	2d00      	cmp	r5, #0
    5f38:	dd0c      	ble.n	5f54 <_dtoa_r+0xa84>
    5f3a:	2c39      	cmp	r4, #57	; 0x39
    5f3c:	d105      	bne.n	5f4a <_dtoa_r+0xa7a>
    5f3e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5f40:	9c09      	ldr	r4, [sp, #36]	; 0x24
    5f42:	2339      	movs	r3, #57	; 0x39
    5f44:	3501      	adds	r5, #1
    5f46:	7023      	strb	r3, [r4, #0]
    5f48:	e05b      	b.n	6002 <_dtoa_r+0xb32>
    5f4a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5f4c:	3401      	adds	r4, #1
    5f4e:	9809      	ldr	r0, [sp, #36]	; 0x24
    5f50:	7004      	strb	r4, [r0, #0]
    5f52:	e06b      	b.n	602c <_dtoa_r+0xb5c>
    5f54:	9909      	ldr	r1, [sp, #36]	; 0x24
    5f56:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5f58:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5f5a:	700c      	strb	r4, [r1, #0]
    5f5c:	4291      	cmp	r1, r2
    5f5e:	d03d      	beq.n	5fdc <_dtoa_r+0xb0c>
    5f60:	990a      	ldr	r1, [sp, #40]	; 0x28
    5f62:	220a      	movs	r2, #10
    5f64:	2300      	movs	r3, #0
    5f66:	9807      	ldr	r0, [sp, #28]
    5f68:	f000 fdef 	bl	6b4a <__multadd>
    5f6c:	9c02      	ldr	r4, [sp, #8]
    5f6e:	900a      	str	r0, [sp, #40]	; 0x28
    5f70:	1c31      	adds	r1, r6, #0
    5f72:	9807      	ldr	r0, [sp, #28]
    5f74:	220a      	movs	r2, #10
    5f76:	2300      	movs	r3, #0
    5f78:	42a6      	cmp	r6, r4
    5f7a:	d104      	bne.n	5f86 <_dtoa_r+0xab6>
    5f7c:	f000 fde5 	bl	6b4a <__multadd>
    5f80:	1c06      	adds	r6, r0, #0
    5f82:	9002      	str	r0, [sp, #8]
    5f84:	e009      	b.n	5f9a <_dtoa_r+0xaca>
    5f86:	f000 fde0 	bl	6b4a <__multadd>
    5f8a:	9902      	ldr	r1, [sp, #8]
    5f8c:	1c06      	adds	r6, r0, #0
    5f8e:	220a      	movs	r2, #10
    5f90:	9807      	ldr	r0, [sp, #28]
    5f92:	2300      	movs	r3, #0
    5f94:	f000 fdd9 	bl	6b4a <__multadd>
    5f98:	9002      	str	r0, [sp, #8]
    5f9a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5f9c:	9509      	str	r5, [sp, #36]	; 0x24
    5f9e:	e75e      	b.n	5e5e <_dtoa_r+0x98e>
    5fa0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5fa2:	1c39      	adds	r1, r7, #0
    5fa4:	980a      	ldr	r0, [sp, #40]	; 0x28
    5fa6:	f7ff fa07 	bl	53b8 <quorem>
    5faa:	1c04      	adds	r4, r0, #0
    5fac:	3430      	adds	r4, #48	; 0x30
    5fae:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5fb0:	9908      	ldr	r1, [sp, #32]
    5fb2:	702c      	strb	r4, [r5, #0]
    5fb4:	3501      	adds	r5, #1
    5fb6:	1a2b      	subs	r3, r5, r0
    5fb8:	428b      	cmp	r3, r1
    5fba:	db07      	blt.n	5fcc <_dtoa_r+0xafc>
    5fbc:	1e0b      	subs	r3, r1, #0
    5fbe:	dc00      	bgt.n	5fc2 <_dtoa_r+0xaf2>
    5fc0:	2301      	movs	r3, #1
    5fc2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5fc4:	9602      	str	r6, [sp, #8]
    5fc6:	18d5      	adds	r5, r2, r3
    5fc8:	2600      	movs	r6, #0
    5fca:	e007      	b.n	5fdc <_dtoa_r+0xb0c>
    5fcc:	9807      	ldr	r0, [sp, #28]
    5fce:	990a      	ldr	r1, [sp, #40]	; 0x28
    5fd0:	220a      	movs	r2, #10
    5fd2:	2300      	movs	r3, #0
    5fd4:	f000 fdb9 	bl	6b4a <__multadd>
    5fd8:	900a      	str	r0, [sp, #40]	; 0x28
    5fda:	e7e2      	b.n	5fa2 <_dtoa_r+0xad2>
    5fdc:	990a      	ldr	r1, [sp, #40]	; 0x28
    5fde:	9807      	ldr	r0, [sp, #28]
    5fe0:	2201      	movs	r2, #1
    5fe2:	f000 ff63 	bl	6eac <__lshift>
    5fe6:	1c39      	adds	r1, r7, #0
    5fe8:	900a      	str	r0, [sp, #40]	; 0x28
    5fea:	f000 ffb1 	bl	6f50 <__mcmp>
    5fee:	2800      	cmp	r0, #0
    5ff0:	dc07      	bgt.n	6002 <_dtoa_r+0xb32>
    5ff2:	d115      	bne.n	6020 <_dtoa_r+0xb50>
    5ff4:	07e3      	lsls	r3, r4, #31
    5ff6:	d404      	bmi.n	6002 <_dtoa_r+0xb32>
    5ff8:	e012      	b.n	6020 <_dtoa_r+0xb50>
    5ffa:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5ffc:	42a3      	cmp	r3, r4
    5ffe:	d005      	beq.n	600c <_dtoa_r+0xb3c>
    6000:	1c1d      	adds	r5, r3, #0
    6002:	1e6b      	subs	r3, r5, #1
    6004:	781a      	ldrb	r2, [r3, #0]
    6006:	2a39      	cmp	r2, #57	; 0x39
    6008:	d0f7      	beq.n	5ffa <_dtoa_r+0xb2a>
    600a:	e006      	b.n	601a <_dtoa_r+0xb4a>
    600c:	9c06      	ldr	r4, [sp, #24]
    600e:	2331      	movs	r3, #49	; 0x31
    6010:	3401      	adds	r4, #1
    6012:	9406      	str	r4, [sp, #24]
    6014:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6016:	7023      	strb	r3, [r4, #0]
    6018:	e008      	b.n	602c <_dtoa_r+0xb5c>
    601a:	3201      	adds	r2, #1
    601c:	701a      	strb	r2, [r3, #0]
    601e:	e005      	b.n	602c <_dtoa_r+0xb5c>
    6020:	1e6b      	subs	r3, r5, #1
    6022:	781a      	ldrb	r2, [r3, #0]
    6024:	2a30      	cmp	r2, #48	; 0x30
    6026:	d101      	bne.n	602c <_dtoa_r+0xb5c>
    6028:	1c1d      	adds	r5, r3, #0
    602a:	e7f9      	b.n	6020 <_dtoa_r+0xb50>
    602c:	9807      	ldr	r0, [sp, #28]
    602e:	1c39      	adds	r1, r7, #0
    6030:	f000 fd72 	bl	6b18 <_Bfree>
    6034:	9c02      	ldr	r4, [sp, #8]
    6036:	2c00      	cmp	r4, #0
    6038:	d00e      	beq.n	6058 <_dtoa_r+0xb88>
    603a:	2e00      	cmp	r6, #0
    603c:	d005      	beq.n	604a <_dtoa_r+0xb7a>
    603e:	42a6      	cmp	r6, r4
    6040:	d003      	beq.n	604a <_dtoa_r+0xb7a>
    6042:	9807      	ldr	r0, [sp, #28]
    6044:	1c31      	adds	r1, r6, #0
    6046:	f000 fd67 	bl	6b18 <_Bfree>
    604a:	9807      	ldr	r0, [sp, #28]
    604c:	9902      	ldr	r1, [sp, #8]
    604e:	f000 fd63 	bl	6b18 <_Bfree>
    6052:	e001      	b.n	6058 <_dtoa_r+0xb88>
    6054:	9c11      	ldr	r4, [sp, #68]	; 0x44
    6056:	9406      	str	r4, [sp, #24]
    6058:	9807      	ldr	r0, [sp, #28]
    605a:	990a      	ldr	r1, [sp, #40]	; 0x28
    605c:	f000 fd5c 	bl	6b18 <_Bfree>
    6060:	2300      	movs	r3, #0
    6062:	702b      	strb	r3, [r5, #0]
    6064:	9b06      	ldr	r3, [sp, #24]
    6066:	9c22      	ldr	r4, [sp, #136]	; 0x88
    6068:	3301      	adds	r3, #1
    606a:	6023      	str	r3, [r4, #0]
    606c:	9c24      	ldr	r4, [sp, #144]	; 0x90
    606e:	2c00      	cmp	r4, #0
    6070:	d003      	beq.n	607a <_dtoa_r+0xbaa>
    6072:	6025      	str	r5, [r4, #0]
    6074:	e001      	b.n	607a <_dtoa_r+0xbaa>
    6076:	4802      	ldr	r0, [pc, #8]	; (6080 <_dtoa_r+0xbb0>)
    6078:	e000      	b.n	607c <_dtoa_r+0xbac>
    607a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    607c:	b01b      	add	sp, #108	; 0x6c
    607e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6080:	00009ae9 	.word	0x00009ae9
    6084:	46c0      	nop			; (mov r8, r8)
    6086:	46c0      	nop			; (mov r8, r8)

00006088 <__sflush_r>:
    6088:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    608a:	898b      	ldrh	r3, [r1, #12]
    608c:	1c05      	adds	r5, r0, #0
    608e:	1c0c      	adds	r4, r1, #0
    6090:	0719      	lsls	r1, r3, #28
    6092:	d45e      	bmi.n	6152 <__sflush_r+0xca>
    6094:	6862      	ldr	r2, [r4, #4]
    6096:	2a00      	cmp	r2, #0
    6098:	dc02      	bgt.n	60a0 <__sflush_r+0x18>
    609a:	6c27      	ldr	r7, [r4, #64]	; 0x40
    609c:	2f00      	cmp	r7, #0
    609e:	dd1a      	ble.n	60d6 <__sflush_r+0x4e>
    60a0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    60a2:	2f00      	cmp	r7, #0
    60a4:	d017      	beq.n	60d6 <__sflush_r+0x4e>
    60a6:	2200      	movs	r2, #0
    60a8:	682e      	ldr	r6, [r5, #0]
    60aa:	602a      	str	r2, [r5, #0]
    60ac:	2280      	movs	r2, #128	; 0x80
    60ae:	0152      	lsls	r2, r2, #5
    60b0:	401a      	ands	r2, r3
    60b2:	d001      	beq.n	60b8 <__sflush_r+0x30>
    60b4:	6d62      	ldr	r2, [r4, #84]	; 0x54
    60b6:	e015      	b.n	60e4 <__sflush_r+0x5c>
    60b8:	1c28      	adds	r0, r5, #0
    60ba:	6a21      	ldr	r1, [r4, #32]
    60bc:	2301      	movs	r3, #1
    60be:	47b8      	blx	r7
    60c0:	1c02      	adds	r2, r0, #0
    60c2:	1c41      	adds	r1, r0, #1
    60c4:	d10e      	bne.n	60e4 <__sflush_r+0x5c>
    60c6:	682b      	ldr	r3, [r5, #0]
    60c8:	2b00      	cmp	r3, #0
    60ca:	d00b      	beq.n	60e4 <__sflush_r+0x5c>
    60cc:	2b1d      	cmp	r3, #29
    60ce:	d001      	beq.n	60d4 <__sflush_r+0x4c>
    60d0:	2b16      	cmp	r3, #22
    60d2:	d102      	bne.n	60da <__sflush_r+0x52>
    60d4:	602e      	str	r6, [r5, #0]
    60d6:	2000      	movs	r0, #0
    60d8:	e05e      	b.n	6198 <__sflush_r+0x110>
    60da:	89a3      	ldrh	r3, [r4, #12]
    60dc:	2140      	movs	r1, #64	; 0x40
    60de:	430b      	orrs	r3, r1
    60e0:	81a3      	strh	r3, [r4, #12]
    60e2:	e059      	b.n	6198 <__sflush_r+0x110>
    60e4:	89a3      	ldrh	r3, [r4, #12]
    60e6:	075f      	lsls	r7, r3, #29
    60e8:	d506      	bpl.n	60f8 <__sflush_r+0x70>
    60ea:	6861      	ldr	r1, [r4, #4]
    60ec:	6b63      	ldr	r3, [r4, #52]	; 0x34
    60ee:	1a52      	subs	r2, r2, r1
    60f0:	2b00      	cmp	r3, #0
    60f2:	d001      	beq.n	60f8 <__sflush_r+0x70>
    60f4:	6c27      	ldr	r7, [r4, #64]	; 0x40
    60f6:	1bd2      	subs	r2, r2, r7
    60f8:	1c28      	adds	r0, r5, #0
    60fa:	6a21      	ldr	r1, [r4, #32]
    60fc:	2300      	movs	r3, #0
    60fe:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6100:	47b8      	blx	r7
    6102:	89a2      	ldrh	r2, [r4, #12]
    6104:	1c41      	adds	r1, r0, #1
    6106:	d106      	bne.n	6116 <__sflush_r+0x8e>
    6108:	682b      	ldr	r3, [r5, #0]
    610a:	2b00      	cmp	r3, #0
    610c:	d003      	beq.n	6116 <__sflush_r+0x8e>
    610e:	2b1d      	cmp	r3, #29
    6110:	d001      	beq.n	6116 <__sflush_r+0x8e>
    6112:	2b16      	cmp	r3, #22
    6114:	d119      	bne.n	614a <__sflush_r+0xc2>
    6116:	2300      	movs	r3, #0
    6118:	6063      	str	r3, [r4, #4]
    611a:	6923      	ldr	r3, [r4, #16]
    611c:	6023      	str	r3, [r4, #0]
    611e:	04d7      	lsls	r7, r2, #19
    6120:	d505      	bpl.n	612e <__sflush_r+0xa6>
    6122:	1c41      	adds	r1, r0, #1
    6124:	d102      	bne.n	612c <__sflush_r+0xa4>
    6126:	682a      	ldr	r2, [r5, #0]
    6128:	2a00      	cmp	r2, #0
    612a:	d100      	bne.n	612e <__sflush_r+0xa6>
    612c:	6560      	str	r0, [r4, #84]	; 0x54
    612e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6130:	602e      	str	r6, [r5, #0]
    6132:	2900      	cmp	r1, #0
    6134:	d0cf      	beq.n	60d6 <__sflush_r+0x4e>
    6136:	1c23      	adds	r3, r4, #0
    6138:	3344      	adds	r3, #68	; 0x44
    613a:	4299      	cmp	r1, r3
    613c:	d002      	beq.n	6144 <__sflush_r+0xbc>
    613e:	1c28      	adds	r0, r5, #0
    6140:	f001 f8be 	bl	72c0 <_free_r>
    6144:	2000      	movs	r0, #0
    6146:	6360      	str	r0, [r4, #52]	; 0x34
    6148:	e026      	b.n	6198 <__sflush_r+0x110>
    614a:	2340      	movs	r3, #64	; 0x40
    614c:	431a      	orrs	r2, r3
    614e:	81a2      	strh	r2, [r4, #12]
    6150:	e022      	b.n	6198 <__sflush_r+0x110>
    6152:	6926      	ldr	r6, [r4, #16]
    6154:	2e00      	cmp	r6, #0
    6156:	d0be      	beq.n	60d6 <__sflush_r+0x4e>
    6158:	6827      	ldr	r7, [r4, #0]
    615a:	2200      	movs	r2, #0
    615c:	1bbf      	subs	r7, r7, r6
    615e:	9701      	str	r7, [sp, #4]
    6160:	6026      	str	r6, [r4, #0]
    6162:	0799      	lsls	r1, r3, #30
    6164:	d100      	bne.n	6168 <__sflush_r+0xe0>
    6166:	6962      	ldr	r2, [r4, #20]
    6168:	60a2      	str	r2, [r4, #8]
    616a:	9f01      	ldr	r7, [sp, #4]
    616c:	2f00      	cmp	r7, #0
    616e:	ddb2      	ble.n	60d6 <__sflush_r+0x4e>
    6170:	1c28      	adds	r0, r5, #0
    6172:	6a21      	ldr	r1, [r4, #32]
    6174:	1c32      	adds	r2, r6, #0
    6176:	9b01      	ldr	r3, [sp, #4]
    6178:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    617a:	47b8      	blx	r7
    617c:	2800      	cmp	r0, #0
    617e:	dc06      	bgt.n	618e <__sflush_r+0x106>
    6180:	89a3      	ldrh	r3, [r4, #12]
    6182:	2240      	movs	r2, #64	; 0x40
    6184:	4313      	orrs	r3, r2
    6186:	2001      	movs	r0, #1
    6188:	81a3      	strh	r3, [r4, #12]
    618a:	4240      	negs	r0, r0
    618c:	e004      	b.n	6198 <__sflush_r+0x110>
    618e:	9f01      	ldr	r7, [sp, #4]
    6190:	1836      	adds	r6, r6, r0
    6192:	1a3f      	subs	r7, r7, r0
    6194:	9701      	str	r7, [sp, #4]
    6196:	e7e8      	b.n	616a <__sflush_r+0xe2>
    6198:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

0000619c <_fflush_r>:
    619c:	690a      	ldr	r2, [r1, #16]
    619e:	b538      	push	{r3, r4, r5, lr}
    61a0:	1c05      	adds	r5, r0, #0
    61a2:	1c0c      	adds	r4, r1, #0
    61a4:	2a00      	cmp	r2, #0
    61a6:	d101      	bne.n	61ac <_fflush_r+0x10>
    61a8:	2000      	movs	r0, #0
    61aa:	e01c      	b.n	61e6 <_fflush_r+0x4a>
    61ac:	2800      	cmp	r0, #0
    61ae:	d004      	beq.n	61ba <_fflush_r+0x1e>
    61b0:	6983      	ldr	r3, [r0, #24]
    61b2:	2b00      	cmp	r3, #0
    61b4:	d101      	bne.n	61ba <_fflush_r+0x1e>
    61b6:	f000 f871 	bl	629c <__sinit>
    61ba:	4b0b      	ldr	r3, [pc, #44]	; (61e8 <_fflush_r+0x4c>)
    61bc:	429c      	cmp	r4, r3
    61be:	d101      	bne.n	61c4 <_fflush_r+0x28>
    61c0:	686c      	ldr	r4, [r5, #4]
    61c2:	e008      	b.n	61d6 <_fflush_r+0x3a>
    61c4:	4b09      	ldr	r3, [pc, #36]	; (61ec <_fflush_r+0x50>)
    61c6:	429c      	cmp	r4, r3
    61c8:	d101      	bne.n	61ce <_fflush_r+0x32>
    61ca:	68ac      	ldr	r4, [r5, #8]
    61cc:	e003      	b.n	61d6 <_fflush_r+0x3a>
    61ce:	4b08      	ldr	r3, [pc, #32]	; (61f0 <_fflush_r+0x54>)
    61d0:	429c      	cmp	r4, r3
    61d2:	d100      	bne.n	61d6 <_fflush_r+0x3a>
    61d4:	68ec      	ldr	r4, [r5, #12]
    61d6:	220c      	movs	r2, #12
    61d8:	5ea3      	ldrsh	r3, [r4, r2]
    61da:	2b00      	cmp	r3, #0
    61dc:	d0e4      	beq.n	61a8 <_fflush_r+0xc>
    61de:	1c28      	adds	r0, r5, #0
    61e0:	1c21      	adds	r1, r4, #0
    61e2:	f7ff ff51 	bl	6088 <__sflush_r>
    61e6:	bd38      	pop	{r3, r4, r5, pc}
    61e8:	00009c1c 	.word	0x00009c1c
    61ec:	00009c3c 	.word	0x00009c3c
    61f0:	00009c5c 	.word	0x00009c5c

000061f4 <_cleanup_r>:
    61f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    61f6:	1c04      	adds	r4, r0, #0
    61f8:	1c07      	adds	r7, r0, #0
    61fa:	3448      	adds	r4, #72	; 0x48
    61fc:	2c00      	cmp	r4, #0
    61fe:	d012      	beq.n	6226 <_cleanup_r+0x32>
    6200:	68a5      	ldr	r5, [r4, #8]
    6202:	6866      	ldr	r6, [r4, #4]
    6204:	3e01      	subs	r6, #1
    6206:	d40c      	bmi.n	6222 <_cleanup_r+0x2e>
    6208:	89ab      	ldrh	r3, [r5, #12]
    620a:	2b01      	cmp	r3, #1
    620c:	d907      	bls.n	621e <_cleanup_r+0x2a>
    620e:	220e      	movs	r2, #14
    6210:	5eab      	ldrsh	r3, [r5, r2]
    6212:	3301      	adds	r3, #1
    6214:	d003      	beq.n	621e <_cleanup_r+0x2a>
    6216:	1c38      	adds	r0, r7, #0
    6218:	1c29      	adds	r1, r5, #0
    621a:	f7ff ffbf 	bl	619c <_fflush_r>
    621e:	3568      	adds	r5, #104	; 0x68
    6220:	e7f0      	b.n	6204 <_cleanup_r+0x10>
    6222:	6824      	ldr	r4, [r4, #0]
    6224:	e7ea      	b.n	61fc <_cleanup_r+0x8>
    6226:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006228 <std.isra.0>:
    6228:	2300      	movs	r3, #0
    622a:	b510      	push	{r4, lr}
    622c:	1c04      	adds	r4, r0, #0
    622e:	6003      	str	r3, [r0, #0]
    6230:	6043      	str	r3, [r0, #4]
    6232:	6083      	str	r3, [r0, #8]
    6234:	8181      	strh	r1, [r0, #12]
    6236:	6643      	str	r3, [r0, #100]	; 0x64
    6238:	81c2      	strh	r2, [r0, #14]
    623a:	6103      	str	r3, [r0, #16]
    623c:	6143      	str	r3, [r0, #20]
    623e:	6183      	str	r3, [r0, #24]
    6240:	1c19      	adds	r1, r3, #0
    6242:	2208      	movs	r2, #8
    6244:	305c      	adds	r0, #92	; 0x5c
    6246:	f7fd f912 	bl	346e <memset>
    624a:	4b05      	ldr	r3, [pc, #20]	; (6260 <std.isra.0+0x38>)
    624c:	6224      	str	r4, [r4, #32]
    624e:	6263      	str	r3, [r4, #36]	; 0x24
    6250:	4b04      	ldr	r3, [pc, #16]	; (6264 <std.isra.0+0x3c>)
    6252:	62a3      	str	r3, [r4, #40]	; 0x28
    6254:	4b04      	ldr	r3, [pc, #16]	; (6268 <std.isra.0+0x40>)
    6256:	62e3      	str	r3, [r4, #44]	; 0x2c
    6258:	4b04      	ldr	r3, [pc, #16]	; (626c <std.isra.0+0x44>)
    625a:	6323      	str	r3, [r4, #48]	; 0x30
    625c:	bd10      	pop	{r4, pc}
    625e:	46c0      	nop			; (mov r8, r8)
    6260:	00007469 	.word	0x00007469
    6264:	00007491 	.word	0x00007491
    6268:	000074c9 	.word	0x000074c9
    626c:	000074f5 	.word	0x000074f5

00006270 <__sfmoreglue>:
    6270:	b570      	push	{r4, r5, r6, lr}
    6272:	1e4b      	subs	r3, r1, #1
    6274:	2568      	movs	r5, #104	; 0x68
    6276:	435d      	muls	r5, r3
    6278:	1c0e      	adds	r6, r1, #0
    627a:	1c29      	adds	r1, r5, #0
    627c:	3174      	adds	r1, #116	; 0x74
    627e:	f001 f867 	bl	7350 <_malloc_r>
    6282:	1e04      	subs	r4, r0, #0
    6284:	d008      	beq.n	6298 <__sfmoreglue+0x28>
    6286:	2100      	movs	r1, #0
    6288:	6001      	str	r1, [r0, #0]
    628a:	6046      	str	r6, [r0, #4]
    628c:	1c2a      	adds	r2, r5, #0
    628e:	300c      	adds	r0, #12
    6290:	60a0      	str	r0, [r4, #8]
    6292:	3268      	adds	r2, #104	; 0x68
    6294:	f7fd f8eb 	bl	346e <memset>
    6298:	1c20      	adds	r0, r4, #0
    629a:	bd70      	pop	{r4, r5, r6, pc}

0000629c <__sinit>:
    629c:	6983      	ldr	r3, [r0, #24]
    629e:	b513      	push	{r0, r1, r4, lr}
    62a0:	1c04      	adds	r4, r0, #0
    62a2:	2b00      	cmp	r3, #0
    62a4:	d127      	bne.n	62f6 <__sinit+0x5a>
    62a6:	6483      	str	r3, [r0, #72]	; 0x48
    62a8:	64c3      	str	r3, [r0, #76]	; 0x4c
    62aa:	6503      	str	r3, [r0, #80]	; 0x50
    62ac:	4b12      	ldr	r3, [pc, #72]	; (62f8 <__sinit+0x5c>)
    62ae:	4a13      	ldr	r2, [pc, #76]	; (62fc <__sinit+0x60>)
    62b0:	681b      	ldr	r3, [r3, #0]
    62b2:	6282      	str	r2, [r0, #40]	; 0x28
    62b4:	4298      	cmp	r0, r3
    62b6:	d101      	bne.n	62bc <__sinit+0x20>
    62b8:	2301      	movs	r3, #1
    62ba:	6183      	str	r3, [r0, #24]
    62bc:	1c20      	adds	r0, r4, #0
    62be:	f000 f81f 	bl	6300 <__sfp>
    62c2:	6060      	str	r0, [r4, #4]
    62c4:	1c20      	adds	r0, r4, #0
    62c6:	f000 f81b 	bl	6300 <__sfp>
    62ca:	60a0      	str	r0, [r4, #8]
    62cc:	1c20      	adds	r0, r4, #0
    62ce:	f000 f817 	bl	6300 <__sfp>
    62d2:	2104      	movs	r1, #4
    62d4:	60e0      	str	r0, [r4, #12]
    62d6:	2200      	movs	r2, #0
    62d8:	6860      	ldr	r0, [r4, #4]
    62da:	f7ff ffa5 	bl	6228 <std.isra.0>
    62de:	68a0      	ldr	r0, [r4, #8]
    62e0:	2109      	movs	r1, #9
    62e2:	2201      	movs	r2, #1
    62e4:	f7ff ffa0 	bl	6228 <std.isra.0>
    62e8:	68e0      	ldr	r0, [r4, #12]
    62ea:	2112      	movs	r1, #18
    62ec:	2202      	movs	r2, #2
    62ee:	f7ff ff9b 	bl	6228 <std.isra.0>
    62f2:	2301      	movs	r3, #1
    62f4:	61a3      	str	r3, [r4, #24]
    62f6:	bd13      	pop	{r0, r1, r4, pc}
    62f8:	00009a74 	.word	0x00009a74
    62fc:	000061f5 	.word	0x000061f5

00006300 <__sfp>:
    6300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6302:	4b1d      	ldr	r3, [pc, #116]	; (6378 <__sfp+0x78>)
    6304:	1c07      	adds	r7, r0, #0
    6306:	681e      	ldr	r6, [r3, #0]
    6308:	69b2      	ldr	r2, [r6, #24]
    630a:	2a00      	cmp	r2, #0
    630c:	d102      	bne.n	6314 <__sfp+0x14>
    630e:	1c30      	adds	r0, r6, #0
    6310:	f7ff ffc4 	bl	629c <__sinit>
    6314:	3648      	adds	r6, #72	; 0x48
    6316:	68b4      	ldr	r4, [r6, #8]
    6318:	6873      	ldr	r3, [r6, #4]
    631a:	3b01      	subs	r3, #1
    631c:	d405      	bmi.n	632a <__sfp+0x2a>
    631e:	220c      	movs	r2, #12
    6320:	5ea5      	ldrsh	r5, [r4, r2]
    6322:	2d00      	cmp	r5, #0
    6324:	d010      	beq.n	6348 <__sfp+0x48>
    6326:	3468      	adds	r4, #104	; 0x68
    6328:	e7f7      	b.n	631a <__sfp+0x1a>
    632a:	6833      	ldr	r3, [r6, #0]
    632c:	2b00      	cmp	r3, #0
    632e:	d106      	bne.n	633e <__sfp+0x3e>
    6330:	1c38      	adds	r0, r7, #0
    6332:	2104      	movs	r1, #4
    6334:	f7ff ff9c 	bl	6270 <__sfmoreglue>
    6338:	6030      	str	r0, [r6, #0]
    633a:	2800      	cmp	r0, #0
    633c:	d001      	beq.n	6342 <__sfp+0x42>
    633e:	6836      	ldr	r6, [r6, #0]
    6340:	e7e9      	b.n	6316 <__sfp+0x16>
    6342:	230c      	movs	r3, #12
    6344:	603b      	str	r3, [r7, #0]
    6346:	e016      	b.n	6376 <__sfp+0x76>
    6348:	2301      	movs	r3, #1
    634a:	425b      	negs	r3, r3
    634c:	81e3      	strh	r3, [r4, #14]
    634e:	1c20      	adds	r0, r4, #0
    6350:	2301      	movs	r3, #1
    6352:	81a3      	strh	r3, [r4, #12]
    6354:	6665      	str	r5, [r4, #100]	; 0x64
    6356:	6025      	str	r5, [r4, #0]
    6358:	60a5      	str	r5, [r4, #8]
    635a:	6065      	str	r5, [r4, #4]
    635c:	6125      	str	r5, [r4, #16]
    635e:	6165      	str	r5, [r4, #20]
    6360:	61a5      	str	r5, [r4, #24]
    6362:	305c      	adds	r0, #92	; 0x5c
    6364:	1c29      	adds	r1, r5, #0
    6366:	2208      	movs	r2, #8
    6368:	f7fd f881 	bl	346e <memset>
    636c:	6365      	str	r5, [r4, #52]	; 0x34
    636e:	63a5      	str	r5, [r4, #56]	; 0x38
    6370:	64a5      	str	r5, [r4, #72]	; 0x48
    6372:	64e5      	str	r5, [r4, #76]	; 0x4c
    6374:	1c20      	adds	r0, r4, #0
    6376:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6378:	00009a74 	.word	0x00009a74

0000637c <rshift>:
    637c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    637e:	1c03      	adds	r3, r0, #0
    6380:	6906      	ldr	r6, [r0, #16]
    6382:	3314      	adds	r3, #20
    6384:	114c      	asrs	r4, r1, #5
    6386:	1c1a      	adds	r2, r3, #0
    6388:	42b4      	cmp	r4, r6
    638a:	da27      	bge.n	63dc <rshift+0x60>
    638c:	00b6      	lsls	r6, r6, #2
    638e:	199e      	adds	r6, r3, r6
    6390:	00a4      	lsls	r4, r4, #2
    6392:	221f      	movs	r2, #31
    6394:	9601      	str	r6, [sp, #4]
    6396:	191c      	adds	r4, r3, r4
    6398:	4011      	ands	r1, r2
    639a:	d101      	bne.n	63a0 <rshift+0x24>
    639c:	1c19      	adds	r1, r3, #0
    639e:	e016      	b.n	63ce <rshift+0x52>
    63a0:	2220      	movs	r2, #32
    63a2:	cc20      	ldmia	r4!, {r5}
    63a4:	1a52      	subs	r2, r2, r1
    63a6:	4694      	mov	ip, r2
    63a8:	40cd      	lsrs	r5, r1
    63aa:	1c1f      	adds	r7, r3, #0
    63ac:	9e01      	ldr	r6, [sp, #4]
    63ae:	1c3a      	adds	r2, r7, #0
    63b0:	42b4      	cmp	r4, r6
    63b2:	d207      	bcs.n	63c4 <rshift+0x48>
    63b4:	6822      	ldr	r2, [r4, #0]
    63b6:	4666      	mov	r6, ip
    63b8:	40b2      	lsls	r2, r6
    63ba:	4315      	orrs	r5, r2
    63bc:	c720      	stmia	r7!, {r5}
    63be:	cc20      	ldmia	r4!, {r5}
    63c0:	40cd      	lsrs	r5, r1
    63c2:	e7f3      	b.n	63ac <rshift+0x30>
    63c4:	603d      	str	r5, [r7, #0]
    63c6:	2d00      	cmp	r5, #0
    63c8:	d008      	beq.n	63dc <rshift+0x60>
    63ca:	3204      	adds	r2, #4
    63cc:	e006      	b.n	63dc <rshift+0x60>
    63ce:	9d01      	ldr	r5, [sp, #4]
    63d0:	1c0a      	adds	r2, r1, #0
    63d2:	42ac      	cmp	r4, r5
    63d4:	d202      	bcs.n	63dc <rshift+0x60>
    63d6:	cc04      	ldmia	r4!, {r2}
    63d8:	c104      	stmia	r1!, {r2}
    63da:	e7f8      	b.n	63ce <rshift+0x52>
    63dc:	1ad3      	subs	r3, r2, r3
    63de:	109b      	asrs	r3, r3, #2
    63e0:	6103      	str	r3, [r0, #16]
    63e2:	d100      	bne.n	63e6 <rshift+0x6a>
    63e4:	6143      	str	r3, [r0, #20]
    63e6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

000063e8 <__hexdig_fun>:
    63e8:	1c02      	adds	r2, r0, #0
    63ea:	3a30      	subs	r2, #48	; 0x30
    63ec:	1c03      	adds	r3, r0, #0
    63ee:	2a09      	cmp	r2, #9
    63f0:	d801      	bhi.n	63f6 <__hexdig_fun+0xe>
    63f2:	3b20      	subs	r3, #32
    63f4:	e00b      	b.n	640e <__hexdig_fun+0x26>
    63f6:	1c02      	adds	r2, r0, #0
    63f8:	3a61      	subs	r2, #97	; 0x61
    63fa:	2a05      	cmp	r2, #5
    63fc:	d801      	bhi.n	6402 <__hexdig_fun+0x1a>
    63fe:	3b47      	subs	r3, #71	; 0x47
    6400:	e005      	b.n	640e <__hexdig_fun+0x26>
    6402:	1c1a      	adds	r2, r3, #0
    6404:	3a41      	subs	r2, #65	; 0x41
    6406:	2000      	movs	r0, #0
    6408:	2a05      	cmp	r2, #5
    640a:	d801      	bhi.n	6410 <__hexdig_fun+0x28>
    640c:	3b27      	subs	r3, #39	; 0x27
    640e:	b2d8      	uxtb	r0, r3
    6410:	4770      	bx	lr

00006412 <__gethex>:
    6412:	b5f0      	push	{r4, r5, r6, r7, lr}
    6414:	b08f      	sub	sp, #60	; 0x3c
    6416:	9206      	str	r2, [sp, #24]
    6418:	930c      	str	r3, [sp, #48]	; 0x30
    641a:	910a      	str	r1, [sp, #40]	; 0x28
    641c:	9008      	str	r0, [sp, #32]
    641e:	f000 fac1 	bl	69a4 <_localeconv_r>
    6422:	6800      	ldr	r0, [r0, #0]
    6424:	900b      	str	r0, [sp, #44]	; 0x2c
    6426:	f7fd f915 	bl	3654 <strlen>
    642a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    642c:	9007      	str	r0, [sp, #28]
    642e:	182b      	adds	r3, r5, r0
    6430:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    6432:	3b01      	subs	r3, #1
    6434:	781b      	ldrb	r3, [r3, #0]
    6436:	682a      	ldr	r2, [r5, #0]
    6438:	930d      	str	r3, [sp, #52]	; 0x34
    643a:	1c93      	adds	r3, r2, #2
    643c:	9305      	str	r3, [sp, #20]
    643e:	9d05      	ldr	r5, [sp, #20]
    6440:	1a99      	subs	r1, r3, r2
    6442:	7828      	ldrb	r0, [r5, #0]
    6444:	3902      	subs	r1, #2
    6446:	9109      	str	r1, [sp, #36]	; 0x24
    6448:	3301      	adds	r3, #1
    644a:	2830      	cmp	r0, #48	; 0x30
    644c:	d0f6      	beq.n	643c <__gethex+0x2a>
    644e:	f7ff ffcb 	bl	63e8 <__hexdig_fun>
    6452:	1e06      	subs	r6, r0, #0
    6454:	d11f      	bne.n	6496 <__gethex+0x84>
    6456:	9805      	ldr	r0, [sp, #20]
    6458:	990b      	ldr	r1, [sp, #44]	; 0x2c
    645a:	9a07      	ldr	r2, [sp, #28]
    645c:	f001 f850 	bl	7500 <strncmp>
    6460:	2800      	cmp	r0, #0
    6462:	d13b      	bne.n	64dc <__gethex+0xca>
    6464:	9807      	ldr	r0, [sp, #28]
    6466:	182f      	adds	r7, r5, r0
    6468:	7838      	ldrb	r0, [r7, #0]
    646a:	f7ff ffbd 	bl	63e8 <__hexdig_fun>
    646e:	2800      	cmp	r0, #0
    6470:	d037      	beq.n	64e2 <__gethex+0xd0>
    6472:	9705      	str	r7, [sp, #20]
    6474:	9d05      	ldr	r5, [sp, #20]
    6476:	7828      	ldrb	r0, [r5, #0]
    6478:	2830      	cmp	r0, #48	; 0x30
    647a:	d103      	bne.n	6484 <__gethex+0x72>
    647c:	9d05      	ldr	r5, [sp, #20]
    647e:	3501      	adds	r5, #1
    6480:	9505      	str	r5, [sp, #20]
    6482:	e7f7      	b.n	6474 <__gethex+0x62>
    6484:	f7ff ffb0 	bl	63e8 <__hexdig_fun>
    6488:	4245      	negs	r5, r0
    648a:	4145      	adcs	r5, r0
    648c:	9503      	str	r5, [sp, #12]
    648e:	2501      	movs	r5, #1
    6490:	1c3e      	adds	r6, r7, #0
    6492:	9509      	str	r5, [sp, #36]	; 0x24
    6494:	e002      	b.n	649c <__gethex+0x8a>
    6496:	2500      	movs	r5, #0
    6498:	9503      	str	r5, [sp, #12]
    649a:	1c2e      	adds	r6, r5, #0
    649c:	9f05      	ldr	r7, [sp, #20]
    649e:	7838      	ldrb	r0, [r7, #0]
    64a0:	f7ff ffa2 	bl	63e8 <__hexdig_fun>
    64a4:	2800      	cmp	r0, #0
    64a6:	d001      	beq.n	64ac <__gethex+0x9a>
    64a8:	3701      	adds	r7, #1
    64aa:	e7f8      	b.n	649e <__gethex+0x8c>
    64ac:	1c38      	adds	r0, r7, #0
    64ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
    64b0:	9a07      	ldr	r2, [sp, #28]
    64b2:	f001 f825 	bl	7500 <strncmp>
    64b6:	2800      	cmp	r0, #0
    64b8:	d10b      	bne.n	64d2 <__gethex+0xc0>
    64ba:	2e00      	cmp	r6, #0
    64bc:	d10b      	bne.n	64d6 <__gethex+0xc4>
    64be:	9d07      	ldr	r5, [sp, #28]
    64c0:	197f      	adds	r7, r7, r5
    64c2:	1c3e      	adds	r6, r7, #0
    64c4:	7838      	ldrb	r0, [r7, #0]
    64c6:	f7ff ff8f 	bl	63e8 <__hexdig_fun>
    64ca:	2800      	cmp	r0, #0
    64cc:	d001      	beq.n	64d2 <__gethex+0xc0>
    64ce:	3701      	adds	r7, #1
    64d0:	e7f8      	b.n	64c4 <__gethex+0xb2>
    64d2:	2e00      	cmp	r6, #0
    64d4:	d009      	beq.n	64ea <__gethex+0xd8>
    64d6:	1bf6      	subs	r6, r6, r7
    64d8:	00b6      	lsls	r6, r6, #2
    64da:	e006      	b.n	64ea <__gethex+0xd8>
    64dc:	9f05      	ldr	r7, [sp, #20]
    64de:	9604      	str	r6, [sp, #16]
    64e0:	e000      	b.n	64e4 <__gethex+0xd2>
    64e2:	9004      	str	r0, [sp, #16]
    64e4:	2501      	movs	r5, #1
    64e6:	9503      	str	r5, [sp, #12]
    64e8:	e000      	b.n	64ec <__gethex+0xda>
    64ea:	9604      	str	r6, [sp, #16]
    64ec:	783b      	ldrb	r3, [r7, #0]
    64ee:	2b50      	cmp	r3, #80	; 0x50
    64f0:	d001      	beq.n	64f6 <__gethex+0xe4>
    64f2:	2b70      	cmp	r3, #112	; 0x70
    64f4:	d127      	bne.n	6546 <__gethex+0x134>
    64f6:	787b      	ldrb	r3, [r7, #1]
    64f8:	2b2b      	cmp	r3, #43	; 0x2b
    64fa:	d004      	beq.n	6506 <__gethex+0xf4>
    64fc:	2b2d      	cmp	r3, #45	; 0x2d
    64fe:	d004      	beq.n	650a <__gethex+0xf8>
    6500:	1c7c      	adds	r4, r7, #1
    6502:	2600      	movs	r6, #0
    6504:	e003      	b.n	650e <__gethex+0xfc>
    6506:	2600      	movs	r6, #0
    6508:	e000      	b.n	650c <__gethex+0xfa>
    650a:	2601      	movs	r6, #1
    650c:	1cbc      	adds	r4, r7, #2
    650e:	7820      	ldrb	r0, [r4, #0]
    6510:	f7ff ff6a 	bl	63e8 <__hexdig_fun>
    6514:	1e43      	subs	r3, r0, #1
    6516:	b2db      	uxtb	r3, r3
    6518:	1c05      	adds	r5, r0, #0
    651a:	2b18      	cmp	r3, #24
    651c:	d813      	bhi.n	6546 <__gethex+0x134>
    651e:	3401      	adds	r4, #1
    6520:	7820      	ldrb	r0, [r4, #0]
    6522:	f7ff ff61 	bl	63e8 <__hexdig_fun>
    6526:	1e43      	subs	r3, r0, #1
    6528:	b2db      	uxtb	r3, r3
    652a:	3d10      	subs	r5, #16
    652c:	2b18      	cmp	r3, #24
    652e:	d803      	bhi.n	6538 <__gethex+0x126>
    6530:	230a      	movs	r3, #10
    6532:	435d      	muls	r5, r3
    6534:	182d      	adds	r5, r5, r0
    6536:	e7f2      	b.n	651e <__gethex+0x10c>
    6538:	2e00      	cmp	r6, #0
    653a:	d000      	beq.n	653e <__gethex+0x12c>
    653c:	426d      	negs	r5, r5
    653e:	9804      	ldr	r0, [sp, #16]
    6540:	1940      	adds	r0, r0, r5
    6542:	9004      	str	r0, [sp, #16]
    6544:	e000      	b.n	6548 <__gethex+0x136>
    6546:	1c3c      	adds	r4, r7, #0
    6548:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    654a:	602c      	str	r4, [r5, #0]
    654c:	9d03      	ldr	r5, [sp, #12]
    654e:	2d00      	cmp	r5, #0
    6550:	d006      	beq.n	6560 <__gethex+0x14e>
    6552:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6554:	2006      	movs	r0, #6
    6556:	426b      	negs	r3, r5
    6558:	416b      	adcs	r3, r5
    655a:	425b      	negs	r3, r3
    655c:	4018      	ands	r0, r3
    655e:	e174      	b.n	684a <__gethex+0x438>
    6560:	9d05      	ldr	r5, [sp, #20]
    6562:	9903      	ldr	r1, [sp, #12]
    6564:	1b7b      	subs	r3, r7, r5
    6566:	3b01      	subs	r3, #1
    6568:	2b07      	cmp	r3, #7
    656a:	dd02      	ble.n	6572 <__gethex+0x160>
    656c:	3101      	adds	r1, #1
    656e:	105b      	asrs	r3, r3, #1
    6570:	e7fa      	b.n	6568 <__gethex+0x156>
    6572:	9808      	ldr	r0, [sp, #32]
    6574:	f000 fa98 	bl	6aa8 <_Balloc>
    6578:	1c05      	adds	r5, r0, #0
    657a:	3514      	adds	r5, #20
    657c:	9503      	str	r5, [sp, #12]
    657e:	9509      	str	r5, [sp, #36]	; 0x24
    6580:	2500      	movs	r5, #0
    6582:	1c04      	adds	r4, r0, #0
    6584:	1c2e      	adds	r6, r5, #0
    6586:	9a05      	ldr	r2, [sp, #20]
    6588:	4297      	cmp	r7, r2
    658a:	d927      	bls.n	65dc <__gethex+0x1ca>
    658c:	3f01      	subs	r7, #1
    658e:	783b      	ldrb	r3, [r7, #0]
    6590:	980d      	ldr	r0, [sp, #52]	; 0x34
    6592:	970a      	str	r7, [sp, #40]	; 0x28
    6594:	4283      	cmp	r3, r0
    6596:	d008      	beq.n	65aa <__gethex+0x198>
    6598:	2e20      	cmp	r6, #32
    659a:	d114      	bne.n	65c6 <__gethex+0x1b4>
    659c:	9809      	ldr	r0, [sp, #36]	; 0x24
    659e:	6005      	str	r5, [r0, #0]
    65a0:	3004      	adds	r0, #4
    65a2:	2500      	movs	r5, #0
    65a4:	9009      	str	r0, [sp, #36]	; 0x24
    65a6:	1c2e      	adds	r6, r5, #0
    65a8:	e00d      	b.n	65c6 <__gethex+0x1b4>
    65aa:	990a      	ldr	r1, [sp, #40]	; 0x28
    65ac:	9a07      	ldr	r2, [sp, #28]
    65ae:	9b05      	ldr	r3, [sp, #20]
    65b0:	1a8f      	subs	r7, r1, r2
    65b2:	3701      	adds	r7, #1
    65b4:	429f      	cmp	r7, r3
    65b6:	d3ef      	bcc.n	6598 <__gethex+0x186>
    65b8:	1c38      	adds	r0, r7, #0
    65ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
    65bc:	f000 ffa0 	bl	7500 <strncmp>
    65c0:	2800      	cmp	r0, #0
    65c2:	d0e0      	beq.n	6586 <__gethex+0x174>
    65c4:	e7e8      	b.n	6598 <__gethex+0x186>
    65c6:	990a      	ldr	r1, [sp, #40]	; 0x28
    65c8:	7808      	ldrb	r0, [r1, #0]
    65ca:	f7ff ff0d 	bl	63e8 <__hexdig_fun>
    65ce:	230f      	movs	r3, #15
    65d0:	4018      	ands	r0, r3
    65d2:	40b0      	lsls	r0, r6
    65d4:	4305      	orrs	r5, r0
    65d6:	3604      	adds	r6, #4
    65d8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    65da:	e7d4      	b.n	6586 <__gethex+0x174>
    65dc:	9e09      	ldr	r6, [sp, #36]	; 0x24
    65de:	9b03      	ldr	r3, [sp, #12]
    65e0:	c620      	stmia	r6!, {r5}
    65e2:	1af6      	subs	r6, r6, r3
    65e4:	10b6      	asrs	r6, r6, #2
    65e6:	6126      	str	r6, [r4, #16]
    65e8:	1c28      	adds	r0, r5, #0
    65ea:	f000 fb2c 	bl	6c46 <__hi0bits>
    65ee:	9d06      	ldr	r5, [sp, #24]
    65f0:	0176      	lsls	r6, r6, #5
    65f2:	682f      	ldr	r7, [r5, #0]
    65f4:	1a36      	subs	r6, r6, r0
    65f6:	42be      	cmp	r6, r7
    65f8:	dd27      	ble.n	664a <__gethex+0x238>
    65fa:	1bf6      	subs	r6, r6, r7
    65fc:	1c20      	adds	r0, r4, #0
    65fe:	1c31      	adds	r1, r6, #0
    6600:	f000 fe2e 	bl	7260 <__any_on>
    6604:	2500      	movs	r5, #0
    6606:	42a8      	cmp	r0, r5
    6608:	d017      	beq.n	663a <__gethex+0x228>
    660a:	1e73      	subs	r3, r6, #1
    660c:	221f      	movs	r2, #31
    660e:	2501      	movs	r5, #1
    6610:	401a      	ands	r2, r3
    6612:	1c28      	adds	r0, r5, #0
    6614:	4090      	lsls	r0, r2
    6616:	1159      	asrs	r1, r3, #5
    6618:	1c02      	adds	r2, r0, #0
    661a:	9803      	ldr	r0, [sp, #12]
    661c:	0089      	lsls	r1, r1, #2
    661e:	5809      	ldr	r1, [r1, r0]
    6620:	4211      	tst	r1, r2
    6622:	d00a      	beq.n	663a <__gethex+0x228>
    6624:	42ab      	cmp	r3, r5
    6626:	dc01      	bgt.n	662c <__gethex+0x21a>
    6628:	2502      	movs	r5, #2
    662a:	e006      	b.n	663a <__gethex+0x228>
    662c:	1eb1      	subs	r1, r6, #2
    662e:	1c20      	adds	r0, r4, #0
    6630:	f000 fe16 	bl	7260 <__any_on>
    6634:	2800      	cmp	r0, #0
    6636:	d0f7      	beq.n	6628 <__gethex+0x216>
    6638:	2503      	movs	r5, #3
    663a:	1c31      	adds	r1, r6, #0
    663c:	1c20      	adds	r0, r4, #0
    663e:	f7ff fe9d 	bl	637c <rshift>
    6642:	9904      	ldr	r1, [sp, #16]
    6644:	1989      	adds	r1, r1, r6
    6646:	9104      	str	r1, [sp, #16]
    6648:	e00f      	b.n	666a <__gethex+0x258>
    664a:	2500      	movs	r5, #0
    664c:	42be      	cmp	r6, r7
    664e:	da0c      	bge.n	666a <__gethex+0x258>
    6650:	1bbe      	subs	r6, r7, r6
    6652:	1c21      	adds	r1, r4, #0
    6654:	1c32      	adds	r2, r6, #0
    6656:	9808      	ldr	r0, [sp, #32]
    6658:	f000 fc28 	bl	6eac <__lshift>
    665c:	9a04      	ldr	r2, [sp, #16]
    665e:	1c03      	adds	r3, r0, #0
    6660:	1b92      	subs	r2, r2, r6
    6662:	3314      	adds	r3, #20
    6664:	1c04      	adds	r4, r0, #0
    6666:	9204      	str	r2, [sp, #16]
    6668:	9303      	str	r3, [sp, #12]
    666a:	9806      	ldr	r0, [sp, #24]
    666c:	9904      	ldr	r1, [sp, #16]
    666e:	6880      	ldr	r0, [r0, #8]
    6670:	4281      	cmp	r1, r0
    6672:	dd08      	ble.n	6686 <__gethex+0x274>
    6674:	9808      	ldr	r0, [sp, #32]
    6676:	1c21      	adds	r1, r4, #0
    6678:	f000 fa4e 	bl	6b18 <_Bfree>
    667c:	9d14      	ldr	r5, [sp, #80]	; 0x50
    667e:	2300      	movs	r3, #0
    6680:	602b      	str	r3, [r5, #0]
    6682:	20a3      	movs	r0, #163	; 0xa3
    6684:	e0e1      	b.n	684a <__gethex+0x438>
    6686:	9806      	ldr	r0, [sp, #24]
    6688:	9904      	ldr	r1, [sp, #16]
    668a:	6846      	ldr	r6, [r0, #4]
    668c:	42b1      	cmp	r1, r6
    668e:	da54      	bge.n	673a <__gethex+0x328>
    6690:	1a76      	subs	r6, r6, r1
    6692:	42be      	cmp	r6, r7
    6694:	db2d      	blt.n	66f2 <__gethex+0x2e0>
    6696:	68c3      	ldr	r3, [r0, #12]
    6698:	2b02      	cmp	r3, #2
    669a:	d01a      	beq.n	66d2 <__gethex+0x2c0>
    669c:	2b03      	cmp	r3, #3
    669e:	d01c      	beq.n	66da <__gethex+0x2c8>
    66a0:	2b01      	cmp	r3, #1
    66a2:	d11d      	bne.n	66e0 <__gethex+0x2ce>
    66a4:	42be      	cmp	r6, r7
    66a6:	d11b      	bne.n	66e0 <__gethex+0x2ce>
    66a8:	2f01      	cmp	r7, #1
    66aa:	dc0b      	bgt.n	66c4 <__gethex+0x2b2>
    66ac:	9a06      	ldr	r2, [sp, #24]
    66ae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    66b0:	6852      	ldr	r2, [r2, #4]
    66b2:	2301      	movs	r3, #1
    66b4:	602a      	str	r2, [r5, #0]
    66b6:	9d03      	ldr	r5, [sp, #12]
    66b8:	6123      	str	r3, [r4, #16]
    66ba:	602b      	str	r3, [r5, #0]
    66bc:	9d14      	ldr	r5, [sp, #80]	; 0x50
    66be:	2062      	movs	r0, #98	; 0x62
    66c0:	602c      	str	r4, [r5, #0]
    66c2:	e0c2      	b.n	684a <__gethex+0x438>
    66c4:	1e79      	subs	r1, r7, #1
    66c6:	1c20      	adds	r0, r4, #0
    66c8:	f000 fdca 	bl	7260 <__any_on>
    66cc:	2800      	cmp	r0, #0
    66ce:	d1ed      	bne.n	66ac <__gethex+0x29a>
    66d0:	e006      	b.n	66e0 <__gethex+0x2ce>
    66d2:	9d15      	ldr	r5, [sp, #84]	; 0x54
    66d4:	2d00      	cmp	r5, #0
    66d6:	d0e9      	beq.n	66ac <__gethex+0x29a>
    66d8:	e002      	b.n	66e0 <__gethex+0x2ce>
    66da:	9d15      	ldr	r5, [sp, #84]	; 0x54
    66dc:	2d00      	cmp	r5, #0
    66de:	d1e5      	bne.n	66ac <__gethex+0x29a>
    66e0:	9808      	ldr	r0, [sp, #32]
    66e2:	1c21      	adds	r1, r4, #0
    66e4:	f000 fa18 	bl	6b18 <_Bfree>
    66e8:	9d14      	ldr	r5, [sp, #80]	; 0x50
    66ea:	2300      	movs	r3, #0
    66ec:	602b      	str	r3, [r5, #0]
    66ee:	2050      	movs	r0, #80	; 0x50
    66f0:	e0ab      	b.n	684a <__gethex+0x438>
    66f2:	1e70      	subs	r0, r6, #1
    66f4:	9004      	str	r0, [sp, #16]
    66f6:	2d00      	cmp	r5, #0
    66f8:	d107      	bne.n	670a <__gethex+0x2f8>
    66fa:	2800      	cmp	r0, #0
    66fc:	dd06      	ble.n	670c <__gethex+0x2fa>
    66fe:	1c20      	adds	r0, r4, #0
    6700:	9904      	ldr	r1, [sp, #16]
    6702:	f000 fdad 	bl	7260 <__any_on>
    6706:	1c05      	adds	r5, r0, #0
    6708:	e000      	b.n	670c <__gethex+0x2fa>
    670a:	2501      	movs	r5, #1
    670c:	9904      	ldr	r1, [sp, #16]
    670e:	9803      	ldr	r0, [sp, #12]
    6710:	114b      	asrs	r3, r1, #5
    6712:	221f      	movs	r2, #31
    6714:	009b      	lsls	r3, r3, #2
    6716:	4011      	ands	r1, r2
    6718:	581b      	ldr	r3, [r3, r0]
    671a:	2201      	movs	r2, #1
    671c:	408a      	lsls	r2, r1
    671e:	4213      	tst	r3, r2
    6720:	d001      	beq.n	6726 <__gethex+0x314>
    6722:	2302      	movs	r3, #2
    6724:	431d      	orrs	r5, r3
    6726:	1c31      	adds	r1, r6, #0
    6728:	1c20      	adds	r0, r4, #0
    672a:	f7ff fe27 	bl	637c <rshift>
    672e:	9906      	ldr	r1, [sp, #24]
    6730:	1bbf      	subs	r7, r7, r6
    6732:	6849      	ldr	r1, [r1, #4]
    6734:	2602      	movs	r6, #2
    6736:	9104      	str	r1, [sp, #16]
    6738:	e000      	b.n	673c <__gethex+0x32a>
    673a:	2601      	movs	r6, #1
    673c:	2d00      	cmp	r5, #0
    673e:	d07e      	beq.n	683e <__gethex+0x42c>
    6740:	9a06      	ldr	r2, [sp, #24]
    6742:	68d3      	ldr	r3, [r2, #12]
    6744:	2b02      	cmp	r3, #2
    6746:	d00b      	beq.n	6760 <__gethex+0x34e>
    6748:	2b03      	cmp	r3, #3
    674a:	d00d      	beq.n	6768 <__gethex+0x356>
    674c:	2b01      	cmp	r3, #1
    674e:	d174      	bne.n	683a <__gethex+0x428>
    6750:	07a8      	lsls	r0, r5, #30
    6752:	d572      	bpl.n	683a <__gethex+0x428>
    6754:	9903      	ldr	r1, [sp, #12]
    6756:	680a      	ldr	r2, [r1, #0]
    6758:	4315      	orrs	r5, r2
    675a:	421d      	tst	r5, r3
    675c:	d107      	bne.n	676e <__gethex+0x35c>
    675e:	e06c      	b.n	683a <__gethex+0x428>
    6760:	9d15      	ldr	r5, [sp, #84]	; 0x54
    6762:	2301      	movs	r3, #1
    6764:	1b5d      	subs	r5, r3, r5
    6766:	9515      	str	r5, [sp, #84]	; 0x54
    6768:	9d15      	ldr	r5, [sp, #84]	; 0x54
    676a:	2d00      	cmp	r5, #0
    676c:	d065      	beq.n	683a <__gethex+0x428>
    676e:	6925      	ldr	r5, [r4, #16]
    6770:	1c23      	adds	r3, r4, #0
    6772:	00a8      	lsls	r0, r5, #2
    6774:	3314      	adds	r3, #20
    6776:	9005      	str	r0, [sp, #20]
    6778:	1819      	adds	r1, r3, r0
    677a:	681a      	ldr	r2, [r3, #0]
    677c:	1c50      	adds	r0, r2, #1
    677e:	d002      	beq.n	6786 <__gethex+0x374>
    6780:	3201      	adds	r2, #1
    6782:	601a      	str	r2, [r3, #0]
    6784:	e021      	b.n	67ca <__gethex+0x3b8>
    6786:	2200      	movs	r2, #0
    6788:	c304      	stmia	r3!, {r2}
    678a:	4299      	cmp	r1, r3
    678c:	d8f5      	bhi.n	677a <__gethex+0x368>
    678e:	68a1      	ldr	r1, [r4, #8]
    6790:	428d      	cmp	r5, r1
    6792:	db12      	blt.n	67ba <__gethex+0x3a8>
    6794:	6861      	ldr	r1, [r4, #4]
    6796:	9808      	ldr	r0, [sp, #32]
    6798:	3101      	adds	r1, #1
    679a:	f000 f985 	bl	6aa8 <_Balloc>
    679e:	6922      	ldr	r2, [r4, #16]
    67a0:	1c21      	adds	r1, r4, #0
    67a2:	3202      	adds	r2, #2
    67a4:	9003      	str	r0, [sp, #12]
    67a6:	310c      	adds	r1, #12
    67a8:	0092      	lsls	r2, r2, #2
    67aa:	300c      	adds	r0, #12
    67ac:	f7fc fe56 	bl	345c <memcpy>
    67b0:	1c21      	adds	r1, r4, #0
    67b2:	9808      	ldr	r0, [sp, #32]
    67b4:	f000 f9b0 	bl	6b18 <_Bfree>
    67b8:	9c03      	ldr	r4, [sp, #12]
    67ba:	6923      	ldr	r3, [r4, #16]
    67bc:	1c5a      	adds	r2, r3, #1
    67be:	3304      	adds	r3, #4
    67c0:	009b      	lsls	r3, r3, #2
    67c2:	6122      	str	r2, [r4, #16]
    67c4:	18e3      	adds	r3, r4, r3
    67c6:	2201      	movs	r2, #1
    67c8:	605a      	str	r2, [r3, #4]
    67ca:	1c22      	adds	r2, r4, #0
    67cc:	3214      	adds	r2, #20
    67ce:	2e02      	cmp	r6, #2
    67d0:	d110      	bne.n	67f4 <__gethex+0x3e2>
    67d2:	9d06      	ldr	r5, [sp, #24]
    67d4:	682b      	ldr	r3, [r5, #0]
    67d6:	3b01      	subs	r3, #1
    67d8:	429f      	cmp	r7, r3
    67da:	d12c      	bne.n	6836 <__gethex+0x424>
    67dc:	1178      	asrs	r0, r7, #5
    67de:	0080      	lsls	r0, r0, #2
    67e0:	211f      	movs	r1, #31
    67e2:	2301      	movs	r3, #1
    67e4:	4039      	ands	r1, r7
    67e6:	1c1d      	adds	r5, r3, #0
    67e8:	5882      	ldr	r2, [r0, r2]
    67ea:	408d      	lsls	r5, r1
    67ec:	422a      	tst	r2, r5
    67ee:	d022      	beq.n	6836 <__gethex+0x424>
    67f0:	1c1e      	adds	r6, r3, #0
    67f2:	e020      	b.n	6836 <__gethex+0x424>
    67f4:	6920      	ldr	r0, [r4, #16]
    67f6:	42a8      	cmp	r0, r5
    67f8:	dd0e      	ble.n	6818 <__gethex+0x406>
    67fa:	1c20      	adds	r0, r4, #0
    67fc:	2101      	movs	r1, #1
    67fe:	f7ff fdbd 	bl	637c <rshift>
    6802:	9d04      	ldr	r5, [sp, #16]
    6804:	2601      	movs	r6, #1
    6806:	3501      	adds	r5, #1
    6808:	9504      	str	r5, [sp, #16]
    680a:	9d06      	ldr	r5, [sp, #24]
    680c:	68ab      	ldr	r3, [r5, #8]
    680e:	9d04      	ldr	r5, [sp, #16]
    6810:	429d      	cmp	r5, r3
    6812:	dd00      	ble.n	6816 <__gethex+0x404>
    6814:	e72e      	b.n	6674 <__gethex+0x262>
    6816:	e00e      	b.n	6836 <__gethex+0x424>
    6818:	251f      	movs	r5, #31
    681a:	403d      	ands	r5, r7
    681c:	2601      	movs	r6, #1
    681e:	2d00      	cmp	r5, #0
    6820:	d009      	beq.n	6836 <__gethex+0x424>
    6822:	9805      	ldr	r0, [sp, #20]
    6824:	1812      	adds	r2, r2, r0
    6826:	3a04      	subs	r2, #4
    6828:	6810      	ldr	r0, [r2, #0]
    682a:	f000 fa0c 	bl	6c46 <__hi0bits>
    682e:	2320      	movs	r3, #32
    6830:	1b5d      	subs	r5, r3, r5
    6832:	42a8      	cmp	r0, r5
    6834:	dbe1      	blt.n	67fa <__gethex+0x3e8>
    6836:	2320      	movs	r3, #32
    6838:	e000      	b.n	683c <__gethex+0x42a>
    683a:	2310      	movs	r3, #16
    683c:	431e      	orrs	r6, r3
    683e:	9d14      	ldr	r5, [sp, #80]	; 0x50
    6840:	980c      	ldr	r0, [sp, #48]	; 0x30
    6842:	602c      	str	r4, [r5, #0]
    6844:	9d04      	ldr	r5, [sp, #16]
    6846:	6005      	str	r5, [r0, #0]
    6848:	1c30      	adds	r0, r6, #0
    684a:	b00f      	add	sp, #60	; 0x3c
    684c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000684e <L_shift>:
    684e:	2308      	movs	r3, #8
    6850:	1a9a      	subs	r2, r3, r2
    6852:	b570      	push	{r4, r5, r6, lr}
    6854:	0092      	lsls	r2, r2, #2
    6856:	2520      	movs	r5, #32
    6858:	1aad      	subs	r5, r5, r2
    685a:	6843      	ldr	r3, [r0, #4]
    685c:	6806      	ldr	r6, [r0, #0]
    685e:	1c1c      	adds	r4, r3, #0
    6860:	40ac      	lsls	r4, r5
    6862:	4334      	orrs	r4, r6
    6864:	40d3      	lsrs	r3, r2
    6866:	6004      	str	r4, [r0, #0]
    6868:	6043      	str	r3, [r0, #4]
    686a:	3004      	adds	r0, #4
    686c:	4288      	cmp	r0, r1
    686e:	d3f4      	bcc.n	685a <L_shift+0xc>
    6870:	bd70      	pop	{r4, r5, r6, pc}

00006872 <__hexnan>:
    6872:	b5f0      	push	{r4, r5, r6, r7, lr}
    6874:	680b      	ldr	r3, [r1, #0]
    6876:	b089      	sub	sp, #36	; 0x24
    6878:	9201      	str	r2, [sp, #4]
    687a:	9901      	ldr	r1, [sp, #4]
    687c:	115a      	asrs	r2, r3, #5
    687e:	0092      	lsls	r2, r2, #2
    6880:	188a      	adds	r2, r1, r2
    6882:	9203      	str	r2, [sp, #12]
    6884:	221f      	movs	r2, #31
    6886:	4013      	ands	r3, r2
    6888:	9007      	str	r0, [sp, #28]
    688a:	9305      	str	r3, [sp, #20]
    688c:	d002      	beq.n	6894 <__hexnan+0x22>
    688e:	9a03      	ldr	r2, [sp, #12]
    6890:	3204      	adds	r2, #4
    6892:	9203      	str	r2, [sp, #12]
    6894:	9b07      	ldr	r3, [sp, #28]
    6896:	9e03      	ldr	r6, [sp, #12]
    6898:	681b      	ldr	r3, [r3, #0]
    689a:	3e04      	subs	r6, #4
    689c:	2500      	movs	r5, #0
    689e:	6035      	str	r5, [r6, #0]
    68a0:	9304      	str	r3, [sp, #16]
    68a2:	1c37      	adds	r7, r6, #0
    68a4:	1c34      	adds	r4, r6, #0
    68a6:	9506      	str	r5, [sp, #24]
    68a8:	9500      	str	r5, [sp, #0]
    68aa:	9b04      	ldr	r3, [sp, #16]
    68ac:	785b      	ldrb	r3, [r3, #1]
    68ae:	9302      	str	r3, [sp, #8]
    68b0:	2b00      	cmp	r3, #0
    68b2:	d03e      	beq.n	6932 <__hexnan+0xc0>
    68b4:	9802      	ldr	r0, [sp, #8]
    68b6:	f7ff fd97 	bl	63e8 <__hexdig_fun>
    68ba:	2800      	cmp	r0, #0
    68bc:	d122      	bne.n	6904 <__hexnan+0x92>
    68be:	9902      	ldr	r1, [sp, #8]
    68c0:	2920      	cmp	r1, #32
    68c2:	d817      	bhi.n	68f4 <__hexnan+0x82>
    68c4:	9a06      	ldr	r2, [sp, #24]
    68c6:	9b00      	ldr	r3, [sp, #0]
    68c8:	429a      	cmp	r2, r3
    68ca:	da2e      	bge.n	692a <__hexnan+0xb8>
    68cc:	42bc      	cmp	r4, r7
    68ce:	d206      	bcs.n	68de <__hexnan+0x6c>
    68d0:	2d07      	cmp	r5, #7
    68d2:	dc04      	bgt.n	68de <__hexnan+0x6c>
    68d4:	1c20      	adds	r0, r4, #0
    68d6:	1c39      	adds	r1, r7, #0
    68d8:	1c2a      	adds	r2, r5, #0
    68da:	f7ff ffb8 	bl	684e <L_shift>
    68de:	9901      	ldr	r1, [sp, #4]
    68e0:	2508      	movs	r5, #8
    68e2:	428c      	cmp	r4, r1
    68e4:	d921      	bls.n	692a <__hexnan+0xb8>
    68e6:	9a00      	ldr	r2, [sp, #0]
    68e8:	1f27      	subs	r7, r4, #4
    68ea:	2500      	movs	r5, #0
    68ec:	603d      	str	r5, [r7, #0]
    68ee:	9206      	str	r2, [sp, #24]
    68f0:	1c3c      	adds	r4, r7, #0
    68f2:	e01a      	b.n	692a <__hexnan+0xb8>
    68f4:	9b02      	ldr	r3, [sp, #8]
    68f6:	2b29      	cmp	r3, #41	; 0x29
    68f8:	d14f      	bne.n	699a <__hexnan+0x128>
    68fa:	9b04      	ldr	r3, [sp, #16]
    68fc:	9907      	ldr	r1, [sp, #28]
    68fe:	3302      	adds	r3, #2
    6900:	600b      	str	r3, [r1, #0]
    6902:	e016      	b.n	6932 <__hexnan+0xc0>
    6904:	9a00      	ldr	r2, [sp, #0]
    6906:	3501      	adds	r5, #1
    6908:	3201      	adds	r2, #1
    690a:	9200      	str	r2, [sp, #0]
    690c:	2d08      	cmp	r5, #8
    690e:	dd06      	ble.n	691e <__hexnan+0xac>
    6910:	9b01      	ldr	r3, [sp, #4]
    6912:	429c      	cmp	r4, r3
    6914:	d909      	bls.n	692a <__hexnan+0xb8>
    6916:	3c04      	subs	r4, #4
    6918:	2300      	movs	r3, #0
    691a:	6023      	str	r3, [r4, #0]
    691c:	2501      	movs	r5, #1
    691e:	6821      	ldr	r1, [r4, #0]
    6920:	220f      	movs	r2, #15
    6922:	010b      	lsls	r3, r1, #4
    6924:	4010      	ands	r0, r2
    6926:	4318      	orrs	r0, r3
    6928:	6020      	str	r0, [r4, #0]
    692a:	9a04      	ldr	r2, [sp, #16]
    692c:	3201      	adds	r2, #1
    692e:	9204      	str	r2, [sp, #16]
    6930:	e7bb      	b.n	68aa <__hexnan+0x38>
    6932:	9900      	ldr	r1, [sp, #0]
    6934:	2900      	cmp	r1, #0
    6936:	d030      	beq.n	699a <__hexnan+0x128>
    6938:	42bc      	cmp	r4, r7
    693a:	d206      	bcs.n	694a <__hexnan+0xd8>
    693c:	2d07      	cmp	r5, #7
    693e:	dc04      	bgt.n	694a <__hexnan+0xd8>
    6940:	1c20      	adds	r0, r4, #0
    6942:	1c39      	adds	r1, r7, #0
    6944:	1c2a      	adds	r2, r5, #0
    6946:	f7ff ff82 	bl	684e <L_shift>
    694a:	9a01      	ldr	r2, [sp, #4]
    694c:	4294      	cmp	r4, r2
    694e:	d90b      	bls.n	6968 <__hexnan+0xf6>
    6950:	1c13      	adds	r3, r2, #0
    6952:	3304      	adds	r3, #4
    6954:	cc02      	ldmia	r4!, {r1}
    6956:	1f1a      	subs	r2, r3, #4
    6958:	6011      	str	r1, [r2, #0]
    695a:	42a6      	cmp	r6, r4
    695c:	d2f9      	bcs.n	6952 <__hexnan+0xe0>
    695e:	2200      	movs	r2, #0
    6960:	c304      	stmia	r3!, {r2}
    6962:	429e      	cmp	r6, r3
    6964:	d2fb      	bcs.n	695e <__hexnan+0xec>
    6966:	e00d      	b.n	6984 <__hexnan+0x112>
    6968:	9b05      	ldr	r3, [sp, #20]
    696a:	2b00      	cmp	r3, #0
    696c:	d00a      	beq.n	6984 <__hexnan+0x112>
    696e:	9a05      	ldr	r2, [sp, #20]
    6970:	9b03      	ldr	r3, [sp, #12]
    6972:	2120      	movs	r1, #32
    6974:	1a89      	subs	r1, r1, r2
    6976:	2201      	movs	r2, #1
    6978:	3b04      	subs	r3, #4
    697a:	4252      	negs	r2, r2
    697c:	40ca      	lsrs	r2, r1
    697e:	6819      	ldr	r1, [r3, #0]
    6980:	400a      	ands	r2, r1
    6982:	601a      	str	r2, [r3, #0]
    6984:	6832      	ldr	r2, [r6, #0]
    6986:	2a00      	cmp	r2, #0
    6988:	d109      	bne.n	699e <__hexnan+0x12c>
    698a:	9b01      	ldr	r3, [sp, #4]
    698c:	429e      	cmp	r6, r3
    698e:	d102      	bne.n	6996 <__hexnan+0x124>
    6990:	2301      	movs	r3, #1
    6992:	6033      	str	r3, [r6, #0]
    6994:	e003      	b.n	699e <__hexnan+0x12c>
    6996:	3e04      	subs	r6, #4
    6998:	e7f4      	b.n	6984 <__hexnan+0x112>
    699a:	2004      	movs	r0, #4
    699c:	e000      	b.n	69a0 <__hexnan+0x12e>
    699e:	2005      	movs	r0, #5
    69a0:	b009      	add	sp, #36	; 0x24
    69a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

000069a4 <_localeconv_r>:
    69a4:	4800      	ldr	r0, [pc, #0]	; (69a8 <_localeconv_r+0x4>)
    69a6:	4770      	bx	lr
    69a8:	20000078 	.word	0x20000078

000069ac <__smakebuf_r>:
    69ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    69ae:	898b      	ldrh	r3, [r1, #12]
    69b0:	b091      	sub	sp, #68	; 0x44
    69b2:	1c05      	adds	r5, r0, #0
    69b4:	1c0c      	adds	r4, r1, #0
    69b6:	079a      	lsls	r2, r3, #30
    69b8:	d425      	bmi.n	6a06 <__smakebuf_r+0x5a>
    69ba:	230e      	movs	r3, #14
    69bc:	5ec9      	ldrsh	r1, [r1, r3]
    69be:	2900      	cmp	r1, #0
    69c0:	da06      	bge.n	69d0 <__smakebuf_r+0x24>
    69c2:	89a7      	ldrh	r7, [r4, #12]
    69c4:	2380      	movs	r3, #128	; 0x80
    69c6:	401f      	ands	r7, r3
    69c8:	d00f      	beq.n	69ea <__smakebuf_r+0x3e>
    69ca:	2700      	movs	r7, #0
    69cc:	2640      	movs	r6, #64	; 0x40
    69ce:	e00e      	b.n	69ee <__smakebuf_r+0x42>
    69d0:	aa01      	add	r2, sp, #4
    69d2:	f000 fdd1 	bl	7578 <_fstat_r>
    69d6:	2800      	cmp	r0, #0
    69d8:	dbf3      	blt.n	69c2 <__smakebuf_r+0x16>
    69da:	9b02      	ldr	r3, [sp, #8]
    69dc:	27f0      	movs	r7, #240	; 0xf0
    69de:	023f      	lsls	r7, r7, #8
    69e0:	4a18      	ldr	r2, [pc, #96]	; (6a44 <__smakebuf_r+0x98>)
    69e2:	401f      	ands	r7, r3
    69e4:	18bf      	adds	r7, r7, r2
    69e6:	427b      	negs	r3, r7
    69e8:	415f      	adcs	r7, r3
    69ea:	2680      	movs	r6, #128	; 0x80
    69ec:	00f6      	lsls	r6, r6, #3
    69ee:	1c28      	adds	r0, r5, #0
    69f0:	1c31      	adds	r1, r6, #0
    69f2:	f000 fcad 	bl	7350 <_malloc_r>
    69f6:	2800      	cmp	r0, #0
    69f8:	d10c      	bne.n	6a14 <__smakebuf_r+0x68>
    69fa:	89a3      	ldrh	r3, [r4, #12]
    69fc:	059a      	lsls	r2, r3, #22
    69fe:	d41f      	bmi.n	6a40 <__smakebuf_r+0x94>
    6a00:	2202      	movs	r2, #2
    6a02:	4313      	orrs	r3, r2
    6a04:	81a3      	strh	r3, [r4, #12]
    6a06:	1c23      	adds	r3, r4, #0
    6a08:	3347      	adds	r3, #71	; 0x47
    6a0a:	6023      	str	r3, [r4, #0]
    6a0c:	6123      	str	r3, [r4, #16]
    6a0e:	2301      	movs	r3, #1
    6a10:	6163      	str	r3, [r4, #20]
    6a12:	e015      	b.n	6a40 <__smakebuf_r+0x94>
    6a14:	4b0c      	ldr	r3, [pc, #48]	; (6a48 <__smakebuf_r+0x9c>)
    6a16:	2280      	movs	r2, #128	; 0x80
    6a18:	62ab      	str	r3, [r5, #40]	; 0x28
    6a1a:	89a3      	ldrh	r3, [r4, #12]
    6a1c:	6020      	str	r0, [r4, #0]
    6a1e:	4313      	orrs	r3, r2
    6a20:	81a3      	strh	r3, [r4, #12]
    6a22:	6120      	str	r0, [r4, #16]
    6a24:	6166      	str	r6, [r4, #20]
    6a26:	2f00      	cmp	r7, #0
    6a28:	d00a      	beq.n	6a40 <__smakebuf_r+0x94>
    6a2a:	230e      	movs	r3, #14
    6a2c:	5ee1      	ldrsh	r1, [r4, r3]
    6a2e:	1c28      	adds	r0, r5, #0
    6a30:	f000 fdb4 	bl	759c <_isatty_r>
    6a34:	2800      	cmp	r0, #0
    6a36:	d003      	beq.n	6a40 <__smakebuf_r+0x94>
    6a38:	89a3      	ldrh	r3, [r4, #12]
    6a3a:	2201      	movs	r2, #1
    6a3c:	4313      	orrs	r3, r2
    6a3e:	81a3      	strh	r3, [r4, #12]
    6a40:	b011      	add	sp, #68	; 0x44
    6a42:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6a44:	ffffe000 	.word	0xffffe000
    6a48:	000061f5 	.word	0x000061f5

00006a4c <malloc>:
    6a4c:	b508      	push	{r3, lr}
    6a4e:	4b03      	ldr	r3, [pc, #12]	; (6a5c <malloc+0x10>)
    6a50:	1c01      	adds	r1, r0, #0
    6a52:	6818      	ldr	r0, [r3, #0]
    6a54:	f000 fc7c 	bl	7350 <_malloc_r>
    6a58:	bd08      	pop	{r3, pc}
    6a5a:	46c0      	nop			; (mov r8, r8)
    6a5c:	20000070 	.word	0x20000070

00006a60 <memchr>:
    6a60:	b2c9      	uxtb	r1, r1
    6a62:	1882      	adds	r2, r0, r2
    6a64:	4290      	cmp	r0, r2
    6a66:	d004      	beq.n	6a72 <memchr+0x12>
    6a68:	7803      	ldrb	r3, [r0, #0]
    6a6a:	428b      	cmp	r3, r1
    6a6c:	d002      	beq.n	6a74 <memchr+0x14>
    6a6e:	3001      	adds	r0, #1
    6a70:	e7f8      	b.n	6a64 <memchr+0x4>
    6a72:	2000      	movs	r0, #0
    6a74:	4770      	bx	lr

00006a76 <memmove>:
    6a76:	b570      	push	{r4, r5, r6, lr}
    6a78:	4281      	cmp	r1, r0
    6a7a:	d301      	bcc.n	6a80 <memmove+0xa>
    6a7c:	2300      	movs	r3, #0
    6a7e:	e00c      	b.n	6a9a <memmove+0x24>
    6a80:	188c      	adds	r4, r1, r2
    6a82:	42a0      	cmp	r0, r4
    6a84:	d2fa      	bcs.n	6a7c <memmove+0x6>
    6a86:	1885      	adds	r5, r0, r2
    6a88:	1c13      	adds	r3, r2, #0
    6a8a:	3b01      	subs	r3, #1
    6a8c:	d30b      	bcc.n	6aa6 <memmove+0x30>
    6a8e:	4251      	negs	r1, r2
    6a90:	1866      	adds	r6, r4, r1
    6a92:	5cf6      	ldrb	r6, [r6, r3]
    6a94:	1869      	adds	r1, r5, r1
    6a96:	54ce      	strb	r6, [r1, r3]
    6a98:	e7f7      	b.n	6a8a <memmove+0x14>
    6a9a:	4293      	cmp	r3, r2
    6a9c:	d003      	beq.n	6aa6 <memmove+0x30>
    6a9e:	5ccc      	ldrb	r4, [r1, r3]
    6aa0:	54c4      	strb	r4, [r0, r3]
    6aa2:	3301      	adds	r3, #1
    6aa4:	e7f9      	b.n	6a9a <memmove+0x24>
    6aa6:	bd70      	pop	{r4, r5, r6, pc}

00006aa8 <_Balloc>:
    6aa8:	b570      	push	{r4, r5, r6, lr}
    6aaa:	6a45      	ldr	r5, [r0, #36]	; 0x24
    6aac:	1c04      	adds	r4, r0, #0
    6aae:	1c0e      	adds	r6, r1, #0
    6ab0:	2d00      	cmp	r5, #0
    6ab2:	d107      	bne.n	6ac4 <_Balloc+0x1c>
    6ab4:	2010      	movs	r0, #16
    6ab6:	f7ff ffc9 	bl	6a4c <malloc>
    6aba:	6260      	str	r0, [r4, #36]	; 0x24
    6abc:	6045      	str	r5, [r0, #4]
    6abe:	6085      	str	r5, [r0, #8]
    6ac0:	6005      	str	r5, [r0, #0]
    6ac2:	60c5      	str	r5, [r0, #12]
    6ac4:	6a65      	ldr	r5, [r4, #36]	; 0x24
    6ac6:	68eb      	ldr	r3, [r5, #12]
    6ac8:	2b00      	cmp	r3, #0
    6aca:	d009      	beq.n	6ae0 <_Balloc+0x38>
    6acc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6ace:	00b2      	lsls	r2, r6, #2
    6ad0:	68db      	ldr	r3, [r3, #12]
    6ad2:	189a      	adds	r2, r3, r2
    6ad4:	6810      	ldr	r0, [r2, #0]
    6ad6:	2800      	cmp	r0, #0
    6ad8:	d00e      	beq.n	6af8 <_Balloc+0x50>
    6ada:	6803      	ldr	r3, [r0, #0]
    6adc:	6013      	str	r3, [r2, #0]
    6ade:	e017      	b.n	6b10 <_Balloc+0x68>
    6ae0:	1c20      	adds	r0, r4, #0
    6ae2:	2104      	movs	r1, #4
    6ae4:	2221      	movs	r2, #33	; 0x21
    6ae6:	f000 fbdd 	bl	72a4 <_calloc_r>
    6aea:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6aec:	60e8      	str	r0, [r5, #12]
    6aee:	68db      	ldr	r3, [r3, #12]
    6af0:	2b00      	cmp	r3, #0
    6af2:	d1eb      	bne.n	6acc <_Balloc+0x24>
    6af4:	2000      	movs	r0, #0
    6af6:	e00e      	b.n	6b16 <_Balloc+0x6e>
    6af8:	2101      	movs	r1, #1
    6afa:	1c0d      	adds	r5, r1, #0
    6afc:	40b5      	lsls	r5, r6
    6afe:	1d6a      	adds	r2, r5, #5
    6b00:	0092      	lsls	r2, r2, #2
    6b02:	1c20      	adds	r0, r4, #0
    6b04:	f000 fbce 	bl	72a4 <_calloc_r>
    6b08:	2800      	cmp	r0, #0
    6b0a:	d0f3      	beq.n	6af4 <_Balloc+0x4c>
    6b0c:	6046      	str	r6, [r0, #4]
    6b0e:	6085      	str	r5, [r0, #8]
    6b10:	2200      	movs	r2, #0
    6b12:	6102      	str	r2, [r0, #16]
    6b14:	60c2      	str	r2, [r0, #12]
    6b16:	bd70      	pop	{r4, r5, r6, pc}

00006b18 <_Bfree>:
    6b18:	b570      	push	{r4, r5, r6, lr}
    6b1a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    6b1c:	1c06      	adds	r6, r0, #0
    6b1e:	1c0d      	adds	r5, r1, #0
    6b20:	2c00      	cmp	r4, #0
    6b22:	d107      	bne.n	6b34 <_Bfree+0x1c>
    6b24:	2010      	movs	r0, #16
    6b26:	f7ff ff91 	bl	6a4c <malloc>
    6b2a:	6270      	str	r0, [r6, #36]	; 0x24
    6b2c:	6044      	str	r4, [r0, #4]
    6b2e:	6084      	str	r4, [r0, #8]
    6b30:	6004      	str	r4, [r0, #0]
    6b32:	60c4      	str	r4, [r0, #12]
    6b34:	2d00      	cmp	r5, #0
    6b36:	d007      	beq.n	6b48 <_Bfree+0x30>
    6b38:	6a72      	ldr	r2, [r6, #36]	; 0x24
    6b3a:	6869      	ldr	r1, [r5, #4]
    6b3c:	68d2      	ldr	r2, [r2, #12]
    6b3e:	008b      	lsls	r3, r1, #2
    6b40:	18d3      	adds	r3, r2, r3
    6b42:	681a      	ldr	r2, [r3, #0]
    6b44:	602a      	str	r2, [r5, #0]
    6b46:	601d      	str	r5, [r3, #0]
    6b48:	bd70      	pop	{r4, r5, r6, pc}

00006b4a <__multadd>:
    6b4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6b4c:	1c0c      	adds	r4, r1, #0
    6b4e:	1c1e      	adds	r6, r3, #0
    6b50:	690d      	ldr	r5, [r1, #16]
    6b52:	1c07      	adds	r7, r0, #0
    6b54:	3114      	adds	r1, #20
    6b56:	2300      	movs	r3, #0
    6b58:	6808      	ldr	r0, [r1, #0]
    6b5a:	3301      	adds	r3, #1
    6b5c:	b280      	uxth	r0, r0
    6b5e:	4350      	muls	r0, r2
    6b60:	1980      	adds	r0, r0, r6
    6b62:	4684      	mov	ip, r0
    6b64:	0c06      	lsrs	r6, r0, #16
    6b66:	6808      	ldr	r0, [r1, #0]
    6b68:	0c00      	lsrs	r0, r0, #16
    6b6a:	4350      	muls	r0, r2
    6b6c:	1830      	adds	r0, r6, r0
    6b6e:	0c06      	lsrs	r6, r0, #16
    6b70:	0400      	lsls	r0, r0, #16
    6b72:	9001      	str	r0, [sp, #4]
    6b74:	4660      	mov	r0, ip
    6b76:	b280      	uxth	r0, r0
    6b78:	4684      	mov	ip, r0
    6b7a:	9801      	ldr	r0, [sp, #4]
    6b7c:	4484      	add	ip, r0
    6b7e:	4660      	mov	r0, ip
    6b80:	c101      	stmia	r1!, {r0}
    6b82:	42ab      	cmp	r3, r5
    6b84:	dbe8      	blt.n	6b58 <__multadd+0xe>
    6b86:	2e00      	cmp	r6, #0
    6b88:	d01b      	beq.n	6bc2 <__multadd+0x78>
    6b8a:	68a3      	ldr	r3, [r4, #8]
    6b8c:	429d      	cmp	r5, r3
    6b8e:	db12      	blt.n	6bb6 <__multadd+0x6c>
    6b90:	6861      	ldr	r1, [r4, #4]
    6b92:	1c38      	adds	r0, r7, #0
    6b94:	3101      	adds	r1, #1
    6b96:	f7ff ff87 	bl	6aa8 <_Balloc>
    6b9a:	6922      	ldr	r2, [r4, #16]
    6b9c:	1c21      	adds	r1, r4, #0
    6b9e:	3202      	adds	r2, #2
    6ba0:	9001      	str	r0, [sp, #4]
    6ba2:	310c      	adds	r1, #12
    6ba4:	0092      	lsls	r2, r2, #2
    6ba6:	300c      	adds	r0, #12
    6ba8:	f7fc fc58 	bl	345c <memcpy>
    6bac:	1c21      	adds	r1, r4, #0
    6bae:	1c38      	adds	r0, r7, #0
    6bb0:	f7ff ffb2 	bl	6b18 <_Bfree>
    6bb4:	9c01      	ldr	r4, [sp, #4]
    6bb6:	1d2b      	adds	r3, r5, #4
    6bb8:	009b      	lsls	r3, r3, #2
    6bba:	18e3      	adds	r3, r4, r3
    6bbc:	3501      	adds	r5, #1
    6bbe:	605e      	str	r6, [r3, #4]
    6bc0:	6125      	str	r5, [r4, #16]
    6bc2:	1c20      	adds	r0, r4, #0
    6bc4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00006bc6 <__s2b>:
    6bc6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6bc8:	1c06      	adds	r6, r0, #0
    6bca:	1c18      	adds	r0, r3, #0
    6bcc:	1c0f      	adds	r7, r1, #0
    6bce:	3008      	adds	r0, #8
    6bd0:	2109      	movs	r1, #9
    6bd2:	9301      	str	r3, [sp, #4]
    6bd4:	1c14      	adds	r4, r2, #0
    6bd6:	f000 fd7d 	bl	76d4 <__aeabi_idiv>
    6bda:	2301      	movs	r3, #1
    6bdc:	2100      	movs	r1, #0
    6bde:	4298      	cmp	r0, r3
    6be0:	dd02      	ble.n	6be8 <__s2b+0x22>
    6be2:	005b      	lsls	r3, r3, #1
    6be4:	3101      	adds	r1, #1
    6be6:	e7fa      	b.n	6bde <__s2b+0x18>
    6be8:	1c30      	adds	r0, r6, #0
    6bea:	f7ff ff5d 	bl	6aa8 <_Balloc>
    6bee:	9b08      	ldr	r3, [sp, #32]
    6bf0:	1c01      	adds	r1, r0, #0
    6bf2:	6143      	str	r3, [r0, #20]
    6bf4:	2301      	movs	r3, #1
    6bf6:	6103      	str	r3, [r0, #16]
    6bf8:	2c09      	cmp	r4, #9
    6bfa:	dd12      	ble.n	6c22 <__s2b+0x5c>
    6bfc:	1c3b      	adds	r3, r7, #0
    6bfe:	3309      	adds	r3, #9
    6c00:	9300      	str	r3, [sp, #0]
    6c02:	1c1d      	adds	r5, r3, #0
    6c04:	193f      	adds	r7, r7, r4
    6c06:	782b      	ldrb	r3, [r5, #0]
    6c08:	1c30      	adds	r0, r6, #0
    6c0a:	3b30      	subs	r3, #48	; 0x30
    6c0c:	220a      	movs	r2, #10
    6c0e:	f7ff ff9c 	bl	6b4a <__multadd>
    6c12:	3501      	adds	r5, #1
    6c14:	1c01      	adds	r1, r0, #0
    6c16:	42bd      	cmp	r5, r7
    6c18:	d1f5      	bne.n	6c06 <__s2b+0x40>
    6c1a:	9b00      	ldr	r3, [sp, #0]
    6c1c:	191f      	adds	r7, r3, r4
    6c1e:	3f08      	subs	r7, #8
    6c20:	e001      	b.n	6c26 <__s2b+0x60>
    6c22:	370a      	adds	r7, #10
    6c24:	2409      	movs	r4, #9
    6c26:	1c25      	adds	r5, r4, #0
    6c28:	9b01      	ldr	r3, [sp, #4]
    6c2a:	429d      	cmp	r5, r3
    6c2c:	da09      	bge.n	6c42 <__s2b+0x7c>
    6c2e:	1b3b      	subs	r3, r7, r4
    6c30:	5d5b      	ldrb	r3, [r3, r5]
    6c32:	1c30      	adds	r0, r6, #0
    6c34:	3b30      	subs	r3, #48	; 0x30
    6c36:	220a      	movs	r2, #10
    6c38:	f7ff ff87 	bl	6b4a <__multadd>
    6c3c:	3501      	adds	r5, #1
    6c3e:	1c01      	adds	r1, r0, #0
    6c40:	e7f2      	b.n	6c28 <__s2b+0x62>
    6c42:	1c08      	adds	r0, r1, #0
    6c44:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00006c46 <__hi0bits>:
    6c46:	2200      	movs	r2, #0
    6c48:	1c03      	adds	r3, r0, #0
    6c4a:	0c01      	lsrs	r1, r0, #16
    6c4c:	4291      	cmp	r1, r2
    6c4e:	d101      	bne.n	6c54 <__hi0bits+0xe>
    6c50:	0403      	lsls	r3, r0, #16
    6c52:	2210      	movs	r2, #16
    6c54:	0e19      	lsrs	r1, r3, #24
    6c56:	d101      	bne.n	6c5c <__hi0bits+0x16>
    6c58:	3208      	adds	r2, #8
    6c5a:	021b      	lsls	r3, r3, #8
    6c5c:	0f19      	lsrs	r1, r3, #28
    6c5e:	d101      	bne.n	6c64 <__hi0bits+0x1e>
    6c60:	3204      	adds	r2, #4
    6c62:	011b      	lsls	r3, r3, #4
    6c64:	0f99      	lsrs	r1, r3, #30
    6c66:	d101      	bne.n	6c6c <__hi0bits+0x26>
    6c68:	3202      	adds	r2, #2
    6c6a:	009b      	lsls	r3, r3, #2
    6c6c:	2b00      	cmp	r3, #0
    6c6e:	db04      	blt.n	6c7a <__hi0bits+0x34>
    6c70:	2020      	movs	r0, #32
    6c72:	0059      	lsls	r1, r3, #1
    6c74:	d502      	bpl.n	6c7c <__hi0bits+0x36>
    6c76:	1c50      	adds	r0, r2, #1
    6c78:	e000      	b.n	6c7c <__hi0bits+0x36>
    6c7a:	1c10      	adds	r0, r2, #0
    6c7c:	4770      	bx	lr

00006c7e <__lo0bits>:
    6c7e:	6803      	ldr	r3, [r0, #0]
    6c80:	2207      	movs	r2, #7
    6c82:	1c01      	adds	r1, r0, #0
    6c84:	401a      	ands	r2, r3
    6c86:	d00b      	beq.n	6ca0 <__lo0bits+0x22>
    6c88:	2201      	movs	r2, #1
    6c8a:	2000      	movs	r0, #0
    6c8c:	4213      	tst	r3, r2
    6c8e:	d122      	bne.n	6cd6 <__lo0bits+0x58>
    6c90:	2002      	movs	r0, #2
    6c92:	4203      	tst	r3, r0
    6c94:	d001      	beq.n	6c9a <__lo0bits+0x1c>
    6c96:	40d3      	lsrs	r3, r2
    6c98:	e01b      	b.n	6cd2 <__lo0bits+0x54>
    6c9a:	089b      	lsrs	r3, r3, #2
    6c9c:	600b      	str	r3, [r1, #0]
    6c9e:	e01a      	b.n	6cd6 <__lo0bits+0x58>
    6ca0:	b298      	uxth	r0, r3
    6ca2:	2800      	cmp	r0, #0
    6ca4:	d101      	bne.n	6caa <__lo0bits+0x2c>
    6ca6:	0c1b      	lsrs	r3, r3, #16
    6ca8:	2210      	movs	r2, #16
    6caa:	b2d8      	uxtb	r0, r3
    6cac:	2800      	cmp	r0, #0
    6cae:	d101      	bne.n	6cb4 <__lo0bits+0x36>
    6cb0:	3208      	adds	r2, #8
    6cb2:	0a1b      	lsrs	r3, r3, #8
    6cb4:	0718      	lsls	r0, r3, #28
    6cb6:	d101      	bne.n	6cbc <__lo0bits+0x3e>
    6cb8:	3204      	adds	r2, #4
    6cba:	091b      	lsrs	r3, r3, #4
    6cbc:	0798      	lsls	r0, r3, #30
    6cbe:	d101      	bne.n	6cc4 <__lo0bits+0x46>
    6cc0:	3202      	adds	r2, #2
    6cc2:	089b      	lsrs	r3, r3, #2
    6cc4:	07d8      	lsls	r0, r3, #31
    6cc6:	d404      	bmi.n	6cd2 <__lo0bits+0x54>
    6cc8:	085b      	lsrs	r3, r3, #1
    6cca:	2020      	movs	r0, #32
    6ccc:	2b00      	cmp	r3, #0
    6cce:	d002      	beq.n	6cd6 <__lo0bits+0x58>
    6cd0:	3201      	adds	r2, #1
    6cd2:	600b      	str	r3, [r1, #0]
    6cd4:	1c10      	adds	r0, r2, #0
    6cd6:	4770      	bx	lr

00006cd8 <__i2b>:
    6cd8:	b510      	push	{r4, lr}
    6cda:	1c0c      	adds	r4, r1, #0
    6cdc:	2101      	movs	r1, #1
    6cde:	f7ff fee3 	bl	6aa8 <_Balloc>
    6ce2:	2301      	movs	r3, #1
    6ce4:	6144      	str	r4, [r0, #20]
    6ce6:	6103      	str	r3, [r0, #16]
    6ce8:	bd10      	pop	{r4, pc}

00006cea <__multiply>:
    6cea:	b5f0      	push	{r4, r5, r6, r7, lr}
    6cec:	1c0c      	adds	r4, r1, #0
    6cee:	1c15      	adds	r5, r2, #0
    6cf0:	6909      	ldr	r1, [r1, #16]
    6cf2:	6912      	ldr	r2, [r2, #16]
    6cf4:	b08b      	sub	sp, #44	; 0x2c
    6cf6:	4291      	cmp	r1, r2
    6cf8:	da02      	bge.n	6d00 <__multiply+0x16>
    6cfa:	1c23      	adds	r3, r4, #0
    6cfc:	1c2c      	adds	r4, r5, #0
    6cfe:	1c1d      	adds	r5, r3, #0
    6d00:	6927      	ldr	r7, [r4, #16]
    6d02:	692e      	ldr	r6, [r5, #16]
    6d04:	68a2      	ldr	r2, [r4, #8]
    6d06:	19bb      	adds	r3, r7, r6
    6d08:	6861      	ldr	r1, [r4, #4]
    6d0a:	9302      	str	r3, [sp, #8]
    6d0c:	4293      	cmp	r3, r2
    6d0e:	dd00      	ble.n	6d12 <__multiply+0x28>
    6d10:	3101      	adds	r1, #1
    6d12:	f7ff fec9 	bl	6aa8 <_Balloc>
    6d16:	1c03      	adds	r3, r0, #0
    6d18:	9003      	str	r0, [sp, #12]
    6d1a:	9802      	ldr	r0, [sp, #8]
    6d1c:	3314      	adds	r3, #20
    6d1e:	0082      	lsls	r2, r0, #2
    6d20:	189a      	adds	r2, r3, r2
    6d22:	1c19      	adds	r1, r3, #0
    6d24:	4291      	cmp	r1, r2
    6d26:	d202      	bcs.n	6d2e <__multiply+0x44>
    6d28:	2000      	movs	r0, #0
    6d2a:	c101      	stmia	r1!, {r0}
    6d2c:	e7fa      	b.n	6d24 <__multiply+0x3a>
    6d2e:	3514      	adds	r5, #20
    6d30:	3414      	adds	r4, #20
    6d32:	00bf      	lsls	r7, r7, #2
    6d34:	46ac      	mov	ip, r5
    6d36:	00b6      	lsls	r6, r6, #2
    6d38:	19e7      	adds	r7, r4, r7
    6d3a:	4466      	add	r6, ip
    6d3c:	9404      	str	r4, [sp, #16]
    6d3e:	9707      	str	r7, [sp, #28]
    6d40:	9609      	str	r6, [sp, #36]	; 0x24
    6d42:	9e09      	ldr	r6, [sp, #36]	; 0x24
    6d44:	45b4      	cmp	ip, r6
    6d46:	d256      	bcs.n	6df6 <__multiply+0x10c>
    6d48:	4665      	mov	r5, ip
    6d4a:	882d      	ldrh	r5, [r5, #0]
    6d4c:	9505      	str	r5, [sp, #20]
    6d4e:	2d00      	cmp	r5, #0
    6d50:	d01f      	beq.n	6d92 <__multiply+0xa8>
    6d52:	9c04      	ldr	r4, [sp, #16]
    6d54:	1c19      	adds	r1, r3, #0
    6d56:	2000      	movs	r0, #0
    6d58:	680f      	ldr	r7, [r1, #0]
    6d5a:	cc40      	ldmia	r4!, {r6}
    6d5c:	b2bf      	uxth	r7, r7
    6d5e:	9d05      	ldr	r5, [sp, #20]
    6d60:	9706      	str	r7, [sp, #24]
    6d62:	b2b7      	uxth	r7, r6
    6d64:	436f      	muls	r7, r5
    6d66:	9d06      	ldr	r5, [sp, #24]
    6d68:	0c36      	lsrs	r6, r6, #16
    6d6a:	19ef      	adds	r7, r5, r7
    6d6c:	183f      	adds	r7, r7, r0
    6d6e:	6808      	ldr	r0, [r1, #0]
    6d70:	9108      	str	r1, [sp, #32]
    6d72:	0c05      	lsrs	r5, r0, #16
    6d74:	9805      	ldr	r0, [sp, #20]
    6d76:	4346      	muls	r6, r0
    6d78:	0c38      	lsrs	r0, r7, #16
    6d7a:	19ad      	adds	r5, r5, r6
    6d7c:	182d      	adds	r5, r5, r0
    6d7e:	0c28      	lsrs	r0, r5, #16
    6d80:	b2bf      	uxth	r7, r7
    6d82:	042d      	lsls	r5, r5, #16
    6d84:	433d      	orrs	r5, r7
    6d86:	c120      	stmia	r1!, {r5}
    6d88:	9d07      	ldr	r5, [sp, #28]
    6d8a:	42ac      	cmp	r4, r5
    6d8c:	d3e4      	bcc.n	6d58 <__multiply+0x6e>
    6d8e:	9e08      	ldr	r6, [sp, #32]
    6d90:	6070      	str	r0, [r6, #4]
    6d92:	4667      	mov	r7, ip
    6d94:	887d      	ldrh	r5, [r7, #2]
    6d96:	2d00      	cmp	r5, #0
    6d98:	d022      	beq.n	6de0 <__multiply+0xf6>
    6d9a:	2600      	movs	r6, #0
    6d9c:	6818      	ldr	r0, [r3, #0]
    6d9e:	9c04      	ldr	r4, [sp, #16]
    6da0:	1c19      	adds	r1, r3, #0
    6da2:	9601      	str	r6, [sp, #4]
    6da4:	8827      	ldrh	r7, [r4, #0]
    6da6:	b280      	uxth	r0, r0
    6da8:	436f      	muls	r7, r5
    6daa:	9706      	str	r7, [sp, #24]
    6dac:	9e06      	ldr	r6, [sp, #24]
    6dae:	884f      	ldrh	r7, [r1, #2]
    6db0:	9105      	str	r1, [sp, #20]
    6db2:	19f6      	adds	r6, r6, r7
    6db4:	9f01      	ldr	r7, [sp, #4]
    6db6:	19f7      	adds	r7, r6, r7
    6db8:	9706      	str	r7, [sp, #24]
    6dba:	043f      	lsls	r7, r7, #16
    6dbc:	4338      	orrs	r0, r7
    6dbe:	6008      	str	r0, [r1, #0]
    6dc0:	cc01      	ldmia	r4!, {r0}
    6dc2:	888f      	ldrh	r7, [r1, #4]
    6dc4:	0c00      	lsrs	r0, r0, #16
    6dc6:	4368      	muls	r0, r5
    6dc8:	19c0      	adds	r0, r0, r7
    6dca:	9f06      	ldr	r7, [sp, #24]
    6dcc:	3104      	adds	r1, #4
    6dce:	0c3e      	lsrs	r6, r7, #16
    6dd0:	1980      	adds	r0, r0, r6
    6dd2:	9f07      	ldr	r7, [sp, #28]
    6dd4:	0c06      	lsrs	r6, r0, #16
    6dd6:	9601      	str	r6, [sp, #4]
    6dd8:	42a7      	cmp	r7, r4
    6dda:	d8e3      	bhi.n	6da4 <__multiply+0xba>
    6ddc:	9905      	ldr	r1, [sp, #20]
    6dde:	6048      	str	r0, [r1, #4]
    6de0:	2504      	movs	r5, #4
    6de2:	44ac      	add	ip, r5
    6de4:	195b      	adds	r3, r3, r5
    6de6:	e7ac      	b.n	6d42 <__multiply+0x58>
    6de8:	3a04      	subs	r2, #4
    6dea:	6810      	ldr	r0, [r2, #0]
    6dec:	2800      	cmp	r0, #0
    6dee:	d105      	bne.n	6dfc <__multiply+0x112>
    6df0:	9f02      	ldr	r7, [sp, #8]
    6df2:	3f01      	subs	r7, #1
    6df4:	9702      	str	r7, [sp, #8]
    6df6:	9d02      	ldr	r5, [sp, #8]
    6df8:	2d00      	cmp	r5, #0
    6dfa:	dcf5      	bgt.n	6de8 <__multiply+0xfe>
    6dfc:	9f03      	ldr	r7, [sp, #12]
    6dfe:	9e02      	ldr	r6, [sp, #8]
    6e00:	1c38      	adds	r0, r7, #0
    6e02:	613e      	str	r6, [r7, #16]
    6e04:	b00b      	add	sp, #44	; 0x2c
    6e06:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006e08 <__pow5mult>:
    6e08:	2303      	movs	r3, #3
    6e0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6e0c:	4013      	ands	r3, r2
    6e0e:	1c05      	adds	r5, r0, #0
    6e10:	1c0e      	adds	r6, r1, #0
    6e12:	1c14      	adds	r4, r2, #0
    6e14:	2b00      	cmp	r3, #0
    6e16:	d007      	beq.n	6e28 <__pow5mult+0x20>
    6e18:	4a22      	ldr	r2, [pc, #136]	; (6ea4 <__pow5mult+0x9c>)
    6e1a:	3b01      	subs	r3, #1
    6e1c:	009b      	lsls	r3, r3, #2
    6e1e:	589a      	ldr	r2, [r3, r2]
    6e20:	2300      	movs	r3, #0
    6e22:	f7ff fe92 	bl	6b4a <__multadd>
    6e26:	1c06      	adds	r6, r0, #0
    6e28:	10a4      	asrs	r4, r4, #2
    6e2a:	9401      	str	r4, [sp, #4]
    6e2c:	d037      	beq.n	6e9e <__pow5mult+0x96>
    6e2e:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    6e30:	2c00      	cmp	r4, #0
    6e32:	d107      	bne.n	6e44 <__pow5mult+0x3c>
    6e34:	2010      	movs	r0, #16
    6e36:	f7ff fe09 	bl	6a4c <malloc>
    6e3a:	6268      	str	r0, [r5, #36]	; 0x24
    6e3c:	6044      	str	r4, [r0, #4]
    6e3e:	6084      	str	r4, [r0, #8]
    6e40:	6004      	str	r4, [r0, #0]
    6e42:	60c4      	str	r4, [r0, #12]
    6e44:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    6e46:	68bc      	ldr	r4, [r7, #8]
    6e48:	2c00      	cmp	r4, #0
    6e4a:	d110      	bne.n	6e6e <__pow5mult+0x66>
    6e4c:	1c28      	adds	r0, r5, #0
    6e4e:	4916      	ldr	r1, [pc, #88]	; (6ea8 <__pow5mult+0xa0>)
    6e50:	f7ff ff42 	bl	6cd8 <__i2b>
    6e54:	2300      	movs	r3, #0
    6e56:	60b8      	str	r0, [r7, #8]
    6e58:	1c04      	adds	r4, r0, #0
    6e5a:	6003      	str	r3, [r0, #0]
    6e5c:	e007      	b.n	6e6e <__pow5mult+0x66>
    6e5e:	9b01      	ldr	r3, [sp, #4]
    6e60:	105b      	asrs	r3, r3, #1
    6e62:	9301      	str	r3, [sp, #4]
    6e64:	d01b      	beq.n	6e9e <__pow5mult+0x96>
    6e66:	6820      	ldr	r0, [r4, #0]
    6e68:	2800      	cmp	r0, #0
    6e6a:	d00f      	beq.n	6e8c <__pow5mult+0x84>
    6e6c:	1c04      	adds	r4, r0, #0
    6e6e:	9b01      	ldr	r3, [sp, #4]
    6e70:	07db      	lsls	r3, r3, #31
    6e72:	d5f4      	bpl.n	6e5e <__pow5mult+0x56>
    6e74:	1c31      	adds	r1, r6, #0
    6e76:	1c22      	adds	r2, r4, #0
    6e78:	1c28      	adds	r0, r5, #0
    6e7a:	f7ff ff36 	bl	6cea <__multiply>
    6e7e:	1c31      	adds	r1, r6, #0
    6e80:	1c07      	adds	r7, r0, #0
    6e82:	1c28      	adds	r0, r5, #0
    6e84:	f7ff fe48 	bl	6b18 <_Bfree>
    6e88:	1c3e      	adds	r6, r7, #0
    6e8a:	e7e8      	b.n	6e5e <__pow5mult+0x56>
    6e8c:	1c28      	adds	r0, r5, #0
    6e8e:	1c21      	adds	r1, r4, #0
    6e90:	1c22      	adds	r2, r4, #0
    6e92:	f7ff ff2a 	bl	6cea <__multiply>
    6e96:	2300      	movs	r3, #0
    6e98:	6020      	str	r0, [r4, #0]
    6e9a:	6003      	str	r3, [r0, #0]
    6e9c:	e7e6      	b.n	6e6c <__pow5mult+0x64>
    6e9e:	1c30      	adds	r0, r6, #0
    6ea0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6ea2:	46c0      	nop			; (mov r8, r8)
    6ea4:	00009d78 	.word	0x00009d78
    6ea8:	00000271 	.word	0x00000271

00006eac <__lshift>:
    6eac:	b5f0      	push	{r4, r5, r6, r7, lr}
    6eae:	1c0c      	adds	r4, r1, #0
    6eb0:	b085      	sub	sp, #20
    6eb2:	9003      	str	r0, [sp, #12]
    6eb4:	6920      	ldr	r0, [r4, #16]
    6eb6:	1155      	asrs	r5, r2, #5
    6eb8:	1828      	adds	r0, r5, r0
    6eba:	9002      	str	r0, [sp, #8]
    6ebc:	6849      	ldr	r1, [r1, #4]
    6ebe:	3001      	adds	r0, #1
    6ec0:	68a3      	ldr	r3, [r4, #8]
    6ec2:	1c17      	adds	r7, r2, #0
    6ec4:	9000      	str	r0, [sp, #0]
    6ec6:	9a00      	ldr	r2, [sp, #0]
    6ec8:	429a      	cmp	r2, r3
    6eca:	dd02      	ble.n	6ed2 <__lshift+0x26>
    6ecc:	3101      	adds	r1, #1
    6ece:	005b      	lsls	r3, r3, #1
    6ed0:	e7f9      	b.n	6ec6 <__lshift+0x1a>
    6ed2:	9803      	ldr	r0, [sp, #12]
    6ed4:	f7ff fde8 	bl	6aa8 <_Balloc>
    6ed8:	1c02      	adds	r2, r0, #0
    6eda:	1c06      	adds	r6, r0, #0
    6edc:	3214      	adds	r2, #20
    6ede:	2300      	movs	r3, #0
    6ee0:	42ab      	cmp	r3, r5
    6ee2:	da04      	bge.n	6eee <__lshift+0x42>
    6ee4:	0099      	lsls	r1, r3, #2
    6ee6:	2000      	movs	r0, #0
    6ee8:	5050      	str	r0, [r2, r1]
    6eea:	3301      	adds	r3, #1
    6eec:	e7f8      	b.n	6ee0 <__lshift+0x34>
    6eee:	43eb      	mvns	r3, r5
    6ef0:	17db      	asrs	r3, r3, #31
    6ef2:	401d      	ands	r5, r3
    6ef4:	00ad      	lsls	r5, r5, #2
    6ef6:	6920      	ldr	r0, [r4, #16]
    6ef8:	1955      	adds	r5, r2, r5
    6efa:	1c22      	adds	r2, r4, #0
    6efc:	3214      	adds	r2, #20
    6efe:	0083      	lsls	r3, r0, #2
    6f00:	189b      	adds	r3, r3, r2
    6f02:	469c      	mov	ip, r3
    6f04:	231f      	movs	r3, #31
    6f06:	401f      	ands	r7, r3
    6f08:	d014      	beq.n	6f34 <__lshift+0x88>
    6f0a:	2320      	movs	r3, #32
    6f0c:	1bdb      	subs	r3, r3, r7
    6f0e:	9301      	str	r3, [sp, #4]
    6f10:	2300      	movs	r3, #0
    6f12:	6810      	ldr	r0, [r2, #0]
    6f14:	1c29      	adds	r1, r5, #0
    6f16:	40b8      	lsls	r0, r7
    6f18:	4303      	orrs	r3, r0
    6f1a:	c508      	stmia	r5!, {r3}
    6f1c:	ca08      	ldmia	r2!, {r3}
    6f1e:	9801      	ldr	r0, [sp, #4]
    6f20:	40c3      	lsrs	r3, r0
    6f22:	4594      	cmp	ip, r2
    6f24:	d8f5      	bhi.n	6f12 <__lshift+0x66>
    6f26:	604b      	str	r3, [r1, #4]
    6f28:	2b00      	cmp	r3, #0
    6f2a:	d007      	beq.n	6f3c <__lshift+0x90>
    6f2c:	9902      	ldr	r1, [sp, #8]
    6f2e:	3102      	adds	r1, #2
    6f30:	9100      	str	r1, [sp, #0]
    6f32:	e003      	b.n	6f3c <__lshift+0x90>
    6f34:	ca08      	ldmia	r2!, {r3}
    6f36:	c508      	stmia	r5!, {r3}
    6f38:	4594      	cmp	ip, r2
    6f3a:	d8fb      	bhi.n	6f34 <__lshift+0x88>
    6f3c:	9b00      	ldr	r3, [sp, #0]
    6f3e:	9803      	ldr	r0, [sp, #12]
    6f40:	3b01      	subs	r3, #1
    6f42:	6133      	str	r3, [r6, #16]
    6f44:	1c21      	adds	r1, r4, #0
    6f46:	f7ff fde7 	bl	6b18 <_Bfree>
    6f4a:	1c30      	adds	r0, r6, #0
    6f4c:	b005      	add	sp, #20
    6f4e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006f50 <__mcmp>:
    6f50:	b510      	push	{r4, lr}
    6f52:	6902      	ldr	r2, [r0, #16]
    6f54:	690c      	ldr	r4, [r1, #16]
    6f56:	1c03      	adds	r3, r0, #0
    6f58:	1b10      	subs	r0, r2, r4
    6f5a:	d113      	bne.n	6f84 <__mcmp+0x34>
    6f5c:	1c1a      	adds	r2, r3, #0
    6f5e:	00a0      	lsls	r0, r4, #2
    6f60:	3214      	adds	r2, #20
    6f62:	3114      	adds	r1, #20
    6f64:	1813      	adds	r3, r2, r0
    6f66:	1809      	adds	r1, r1, r0
    6f68:	3b04      	subs	r3, #4
    6f6a:	3904      	subs	r1, #4
    6f6c:	681c      	ldr	r4, [r3, #0]
    6f6e:	6808      	ldr	r0, [r1, #0]
    6f70:	4284      	cmp	r4, r0
    6f72:	d004      	beq.n	6f7e <__mcmp+0x2e>
    6f74:	4284      	cmp	r4, r0
    6f76:	4180      	sbcs	r0, r0
    6f78:	2301      	movs	r3, #1
    6f7a:	4318      	orrs	r0, r3
    6f7c:	e002      	b.n	6f84 <__mcmp+0x34>
    6f7e:	4293      	cmp	r3, r2
    6f80:	d8f2      	bhi.n	6f68 <__mcmp+0x18>
    6f82:	2000      	movs	r0, #0
    6f84:	bd10      	pop	{r4, pc}

00006f86 <__mdiff>:
    6f86:	b5f0      	push	{r4, r5, r6, r7, lr}
    6f88:	1c07      	adds	r7, r0, #0
    6f8a:	b085      	sub	sp, #20
    6f8c:	1c08      	adds	r0, r1, #0
    6f8e:	1c0d      	adds	r5, r1, #0
    6f90:	1c11      	adds	r1, r2, #0
    6f92:	1c14      	adds	r4, r2, #0
    6f94:	f7ff ffdc 	bl	6f50 <__mcmp>
    6f98:	1e06      	subs	r6, r0, #0
    6f9a:	d107      	bne.n	6fac <__mdiff+0x26>
    6f9c:	1c38      	adds	r0, r7, #0
    6f9e:	1c31      	adds	r1, r6, #0
    6fa0:	f7ff fd82 	bl	6aa8 <_Balloc>
    6fa4:	2301      	movs	r3, #1
    6fa6:	6103      	str	r3, [r0, #16]
    6fa8:	6146      	str	r6, [r0, #20]
    6faa:	e050      	b.n	704e <__mdiff+0xc8>
    6fac:	2800      	cmp	r0, #0
    6fae:	db01      	blt.n	6fb4 <__mdiff+0x2e>
    6fb0:	2600      	movs	r6, #0
    6fb2:	e003      	b.n	6fbc <__mdiff+0x36>
    6fb4:	1c2b      	adds	r3, r5, #0
    6fb6:	2601      	movs	r6, #1
    6fb8:	1c25      	adds	r5, r4, #0
    6fba:	1c1c      	adds	r4, r3, #0
    6fbc:	6869      	ldr	r1, [r5, #4]
    6fbe:	1c38      	adds	r0, r7, #0
    6fc0:	f7ff fd72 	bl	6aa8 <_Balloc>
    6fc4:	692a      	ldr	r2, [r5, #16]
    6fc6:	1c2b      	adds	r3, r5, #0
    6fc8:	3314      	adds	r3, #20
    6fca:	0091      	lsls	r1, r2, #2
    6fcc:	1859      	adds	r1, r3, r1
    6fce:	9102      	str	r1, [sp, #8]
    6fd0:	6921      	ldr	r1, [r4, #16]
    6fd2:	1c25      	adds	r5, r4, #0
    6fd4:	3514      	adds	r5, #20
    6fd6:	0089      	lsls	r1, r1, #2
    6fd8:	1869      	adds	r1, r5, r1
    6fda:	1c04      	adds	r4, r0, #0
    6fdc:	9103      	str	r1, [sp, #12]
    6fde:	60c6      	str	r6, [r0, #12]
    6fe0:	3414      	adds	r4, #20
    6fe2:	2100      	movs	r1, #0
    6fe4:	cb40      	ldmia	r3!, {r6}
    6fe6:	cd80      	ldmia	r5!, {r7}
    6fe8:	46b4      	mov	ip, r6
    6fea:	b2b6      	uxth	r6, r6
    6fec:	1871      	adds	r1, r6, r1
    6fee:	b2be      	uxth	r6, r7
    6ff0:	1b8e      	subs	r6, r1, r6
    6ff2:	4661      	mov	r1, ip
    6ff4:	9601      	str	r6, [sp, #4]
    6ff6:	0c3f      	lsrs	r7, r7, #16
    6ff8:	0c0e      	lsrs	r6, r1, #16
    6ffa:	1bf7      	subs	r7, r6, r7
    6ffc:	9e01      	ldr	r6, [sp, #4]
    6ffe:	3404      	adds	r4, #4
    7000:	1431      	asrs	r1, r6, #16
    7002:	187f      	adds	r7, r7, r1
    7004:	1439      	asrs	r1, r7, #16
    7006:	043f      	lsls	r7, r7, #16
    7008:	9700      	str	r7, [sp, #0]
    700a:	9f01      	ldr	r7, [sp, #4]
    700c:	1f26      	subs	r6, r4, #4
    700e:	46b4      	mov	ip, r6
    7010:	b2be      	uxth	r6, r7
    7012:	9f00      	ldr	r7, [sp, #0]
    7014:	4337      	orrs	r7, r6
    7016:	4666      	mov	r6, ip
    7018:	6037      	str	r7, [r6, #0]
    701a:	9f03      	ldr	r7, [sp, #12]
    701c:	42bd      	cmp	r5, r7
    701e:	d3e1      	bcc.n	6fe4 <__mdiff+0x5e>
    7020:	9e02      	ldr	r6, [sp, #8]
    7022:	1c25      	adds	r5, r4, #0
    7024:	42b3      	cmp	r3, r6
    7026:	d20b      	bcs.n	7040 <__mdiff+0xba>
    7028:	cb80      	ldmia	r3!, {r7}
    702a:	b2bd      	uxth	r5, r7
    702c:	186d      	adds	r5, r5, r1
    702e:	142e      	asrs	r6, r5, #16
    7030:	0c3f      	lsrs	r7, r7, #16
    7032:	19f6      	adds	r6, r6, r7
    7034:	1431      	asrs	r1, r6, #16
    7036:	b2ad      	uxth	r5, r5
    7038:	0436      	lsls	r6, r6, #16
    703a:	4335      	orrs	r5, r6
    703c:	c420      	stmia	r4!, {r5}
    703e:	e7ef      	b.n	7020 <__mdiff+0x9a>
    7040:	3d04      	subs	r5, #4
    7042:	682f      	ldr	r7, [r5, #0]
    7044:	2f00      	cmp	r7, #0
    7046:	d101      	bne.n	704c <__mdiff+0xc6>
    7048:	3a01      	subs	r2, #1
    704a:	e7f9      	b.n	7040 <__mdiff+0xba>
    704c:	6102      	str	r2, [r0, #16]
    704e:	b005      	add	sp, #20
    7050:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00007054 <__ulp>:
    7054:	4b0e      	ldr	r3, [pc, #56]	; (7090 <__ulp+0x3c>)
    7056:	4a0f      	ldr	r2, [pc, #60]	; (7094 <__ulp+0x40>)
    7058:	400b      	ands	r3, r1
    705a:	189b      	adds	r3, r3, r2
    705c:	b510      	push	{r4, lr}
    705e:	2b00      	cmp	r3, #0
    7060:	dd01      	ble.n	7066 <__ulp+0x12>
    7062:	1c19      	adds	r1, r3, #0
    7064:	e009      	b.n	707a <__ulp+0x26>
    7066:	425b      	negs	r3, r3
    7068:	151b      	asrs	r3, r3, #20
    706a:	2000      	movs	r0, #0
    706c:	2100      	movs	r1, #0
    706e:	2b13      	cmp	r3, #19
    7070:	dc05      	bgt.n	707e <__ulp+0x2a>
    7072:	2280      	movs	r2, #128	; 0x80
    7074:	0312      	lsls	r2, r2, #12
    7076:	1c11      	adds	r1, r2, #0
    7078:	4119      	asrs	r1, r3
    707a:	2000      	movs	r0, #0
    707c:	e006      	b.n	708c <__ulp+0x38>
    707e:	2201      	movs	r2, #1
    7080:	2b32      	cmp	r3, #50	; 0x32
    7082:	dc02      	bgt.n	708a <__ulp+0x36>
    7084:	2433      	movs	r4, #51	; 0x33
    7086:	1ae3      	subs	r3, r4, r3
    7088:	409a      	lsls	r2, r3
    708a:	1c10      	adds	r0, r2, #0
    708c:	bd10      	pop	{r4, pc}
    708e:	46c0      	nop			; (mov r8, r8)
    7090:	7ff00000 	.word	0x7ff00000
    7094:	fcc00000 	.word	0xfcc00000

00007098 <__b2d>:
    7098:	6903      	ldr	r3, [r0, #16]
    709a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    709c:	1c06      	adds	r6, r0, #0
    709e:	3614      	adds	r6, #20
    70a0:	009b      	lsls	r3, r3, #2
    70a2:	18f3      	adds	r3, r6, r3
    70a4:	1c1c      	adds	r4, r3, #0
    70a6:	3c04      	subs	r4, #4
    70a8:	6825      	ldr	r5, [r4, #0]
    70aa:	1c0f      	adds	r7, r1, #0
    70ac:	1c28      	adds	r0, r5, #0
    70ae:	9301      	str	r3, [sp, #4]
    70b0:	f7ff fdc9 	bl	6c46 <__hi0bits>
    70b4:	2320      	movs	r3, #32
    70b6:	1a1b      	subs	r3, r3, r0
    70b8:	603b      	str	r3, [r7, #0]
    70ba:	491f      	ldr	r1, [pc, #124]	; (7138 <__b2d+0xa0>)
    70bc:	280a      	cmp	r0, #10
    70be:	dc13      	bgt.n	70e8 <__b2d+0x50>
    70c0:	230b      	movs	r3, #11
    70c2:	1a1b      	subs	r3, r3, r0
    70c4:	1c2f      	adds	r7, r5, #0
    70c6:	40df      	lsrs	r7, r3
    70c8:	469c      	mov	ip, r3
    70ca:	1c0b      	adds	r3, r1, #0
    70cc:	433b      	orrs	r3, r7
    70ce:	2100      	movs	r1, #0
    70d0:	42b4      	cmp	r4, r6
    70d2:	d902      	bls.n	70da <__b2d+0x42>
    70d4:	9901      	ldr	r1, [sp, #4]
    70d6:	3908      	subs	r1, #8
    70d8:	6809      	ldr	r1, [r1, #0]
    70da:	4664      	mov	r4, ip
    70dc:	40e1      	lsrs	r1, r4
    70de:	3015      	adds	r0, #21
    70e0:	4085      	lsls	r5, r0
    70e2:	1c0a      	adds	r2, r1, #0
    70e4:	432a      	orrs	r2, r5
    70e6:	e022      	b.n	712e <__b2d+0x96>
    70e8:	2700      	movs	r7, #0
    70ea:	42b4      	cmp	r4, r6
    70ec:	d902      	bls.n	70f4 <__b2d+0x5c>
    70ee:	9c01      	ldr	r4, [sp, #4]
    70f0:	3c08      	subs	r4, #8
    70f2:	6827      	ldr	r7, [r4, #0]
    70f4:	230b      	movs	r3, #11
    70f6:	425b      	negs	r3, r3
    70f8:	181b      	adds	r3, r3, r0
    70fa:	469c      	mov	ip, r3
    70fc:	2b00      	cmp	r3, #0
    70fe:	d013      	beq.n	7128 <__b2d+0x90>
    7100:	232b      	movs	r3, #43	; 0x2b
    7102:	1a18      	subs	r0, r3, r0
    7104:	4663      	mov	r3, ip
    7106:	409d      	lsls	r5, r3
    7108:	4329      	orrs	r1, r5
    710a:	1c3d      	adds	r5, r7, #0
    710c:	1c0b      	adds	r3, r1, #0
    710e:	40c5      	lsrs	r5, r0
    7110:	432b      	orrs	r3, r5
    7112:	2100      	movs	r1, #0
    7114:	42b4      	cmp	r4, r6
    7116:	d901      	bls.n	711c <__b2d+0x84>
    7118:	3c04      	subs	r4, #4
    711a:	6821      	ldr	r1, [r4, #0]
    711c:	40c1      	lsrs	r1, r0
    711e:	4664      	mov	r4, ip
    7120:	40a7      	lsls	r7, r4
    7122:	1c0a      	adds	r2, r1, #0
    7124:	433a      	orrs	r2, r7
    7126:	e002      	b.n	712e <__b2d+0x96>
    7128:	1c0b      	adds	r3, r1, #0
    712a:	432b      	orrs	r3, r5
    712c:	1c3a      	adds	r2, r7, #0
    712e:	1c10      	adds	r0, r2, #0
    7130:	1c19      	adds	r1, r3, #0
    7132:	b003      	add	sp, #12
    7134:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7136:	46c0      	nop			; (mov r8, r8)
    7138:	3ff00000 	.word	0x3ff00000

0000713c <__d2b>:
    713c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    713e:	2101      	movs	r1, #1
    7140:	1c1d      	adds	r5, r3, #0
    7142:	1c14      	adds	r4, r2, #0
    7144:	f7ff fcb0 	bl	6aa8 <_Balloc>
    7148:	006f      	lsls	r7, r5, #1
    714a:	032b      	lsls	r3, r5, #12
    714c:	1c06      	adds	r6, r0, #0
    714e:	0b1b      	lsrs	r3, r3, #12
    7150:	0d7f      	lsrs	r7, r7, #21
    7152:	d002      	beq.n	715a <__d2b+0x1e>
    7154:	2280      	movs	r2, #128	; 0x80
    7156:	0352      	lsls	r2, r2, #13
    7158:	4313      	orrs	r3, r2
    715a:	9301      	str	r3, [sp, #4]
    715c:	2c00      	cmp	r4, #0
    715e:	d019      	beq.n	7194 <__d2b+0x58>
    7160:	4668      	mov	r0, sp
    7162:	9400      	str	r4, [sp, #0]
    7164:	f7ff fd8b 	bl	6c7e <__lo0bits>
    7168:	9a00      	ldr	r2, [sp, #0]
    716a:	2800      	cmp	r0, #0
    716c:	d009      	beq.n	7182 <__d2b+0x46>
    716e:	9b01      	ldr	r3, [sp, #4]
    7170:	2120      	movs	r1, #32
    7172:	1c1c      	adds	r4, r3, #0
    7174:	1a09      	subs	r1, r1, r0
    7176:	408c      	lsls	r4, r1
    7178:	4322      	orrs	r2, r4
    717a:	40c3      	lsrs	r3, r0
    717c:	6172      	str	r2, [r6, #20]
    717e:	9301      	str	r3, [sp, #4]
    7180:	e000      	b.n	7184 <__d2b+0x48>
    7182:	6172      	str	r2, [r6, #20]
    7184:	9c01      	ldr	r4, [sp, #4]
    7186:	61b4      	str	r4, [r6, #24]
    7188:	4263      	negs	r3, r4
    718a:	4163      	adcs	r3, r4
    718c:	2402      	movs	r4, #2
    718e:	1ae4      	subs	r4, r4, r3
    7190:	6134      	str	r4, [r6, #16]
    7192:	e007      	b.n	71a4 <__d2b+0x68>
    7194:	a801      	add	r0, sp, #4
    7196:	f7ff fd72 	bl	6c7e <__lo0bits>
    719a:	9901      	ldr	r1, [sp, #4]
    719c:	2401      	movs	r4, #1
    719e:	6171      	str	r1, [r6, #20]
    71a0:	6134      	str	r4, [r6, #16]
    71a2:	3020      	adds	r0, #32
    71a4:	2f00      	cmp	r7, #0
    71a6:	d009      	beq.n	71bc <__d2b+0x80>
    71a8:	4a0d      	ldr	r2, [pc, #52]	; (71e0 <__d2b+0xa4>)
    71aa:	9c08      	ldr	r4, [sp, #32]
    71ac:	18bf      	adds	r7, r7, r2
    71ae:	183f      	adds	r7, r7, r0
    71b0:	6027      	str	r7, [r4, #0]
    71b2:	2335      	movs	r3, #53	; 0x35
    71b4:	9c09      	ldr	r4, [sp, #36]	; 0x24
    71b6:	1a18      	subs	r0, r3, r0
    71b8:	6020      	str	r0, [r4, #0]
    71ba:	e00e      	b.n	71da <__d2b+0x9e>
    71bc:	4909      	ldr	r1, [pc, #36]	; (71e4 <__d2b+0xa8>)
    71be:	9a08      	ldr	r2, [sp, #32]
    71c0:	1840      	adds	r0, r0, r1
    71c2:	4909      	ldr	r1, [pc, #36]	; (71e8 <__d2b+0xac>)
    71c4:	6010      	str	r0, [r2, #0]
    71c6:	1863      	adds	r3, r4, r1
    71c8:	009b      	lsls	r3, r3, #2
    71ca:	18f3      	adds	r3, r6, r3
    71cc:	6958      	ldr	r0, [r3, #20]
    71ce:	f7ff fd3a 	bl	6c46 <__hi0bits>
    71d2:	0164      	lsls	r4, r4, #5
    71d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    71d6:	1a24      	subs	r4, r4, r0
    71d8:	6014      	str	r4, [r2, #0]
    71da:	1c30      	adds	r0, r6, #0
    71dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    71de:	46c0      	nop			; (mov r8, r8)
    71e0:	fffffbcd 	.word	0xfffffbcd
    71e4:	fffffbce 	.word	0xfffffbce
    71e8:	3fffffff 	.word	0x3fffffff

000071ec <__ratio>:
    71ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    71ee:	1c0e      	adds	r6, r1, #0
    71f0:	4669      	mov	r1, sp
    71f2:	1c07      	adds	r7, r0, #0
    71f4:	f7ff ff50 	bl	7098 <__b2d>
    71f8:	1c04      	adds	r4, r0, #0
    71fa:	1c0d      	adds	r5, r1, #0
    71fc:	1c30      	adds	r0, r6, #0
    71fe:	a901      	add	r1, sp, #4
    7200:	f7ff ff4a 	bl	7098 <__b2d>
    7204:	1c02      	adds	r2, r0, #0
    7206:	1c0b      	adds	r3, r1, #0
    7208:	9800      	ldr	r0, [sp, #0]
    720a:	9901      	ldr	r1, [sp, #4]
    720c:	693f      	ldr	r7, [r7, #16]
    720e:	1a40      	subs	r0, r0, r1
    7210:	6931      	ldr	r1, [r6, #16]
    7212:	4684      	mov	ip, r0
    7214:	1a79      	subs	r1, r7, r1
    7216:	0149      	lsls	r1, r1, #5
    7218:	4461      	add	r1, ip
    721a:	2900      	cmp	r1, #0
    721c:	dd02      	ble.n	7224 <__ratio+0x38>
    721e:	0509      	lsls	r1, r1, #20
    7220:	194d      	adds	r5, r1, r5
    7222:	e001      	b.n	7228 <__ratio+0x3c>
    7224:	0509      	lsls	r1, r1, #20
    7226:	1a5b      	subs	r3, r3, r1
    7228:	1c20      	adds	r0, r4, #0
    722a:	1c29      	adds	r1, r5, #0
    722c:	f000 fe56 	bl	7edc <__aeabi_ddiv>
    7230:	b003      	add	sp, #12
    7232:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007234 <__copybits>:
    7234:	3901      	subs	r1, #1
    7236:	b510      	push	{r4, lr}
    7238:	1c13      	adds	r3, r2, #0
    723a:	1149      	asrs	r1, r1, #5
    723c:	6912      	ldr	r2, [r2, #16]
    723e:	3101      	adds	r1, #1
    7240:	0089      	lsls	r1, r1, #2
    7242:	3314      	adds	r3, #20
    7244:	0092      	lsls	r2, r2, #2
    7246:	1841      	adds	r1, r0, r1
    7248:	189a      	adds	r2, r3, r2
    724a:	4293      	cmp	r3, r2
    724c:	d202      	bcs.n	7254 <__copybits+0x20>
    724e:	cb10      	ldmia	r3!, {r4}
    7250:	c010      	stmia	r0!, {r4}
    7252:	e7fa      	b.n	724a <__copybits+0x16>
    7254:	4288      	cmp	r0, r1
    7256:	d202      	bcs.n	725e <__copybits+0x2a>
    7258:	2300      	movs	r3, #0
    725a:	c008      	stmia	r0!, {r3}
    725c:	e7fa      	b.n	7254 <__copybits+0x20>
    725e:	bd10      	pop	{r4, pc}

00007260 <__any_on>:
    7260:	1c02      	adds	r2, r0, #0
    7262:	6900      	ldr	r0, [r0, #16]
    7264:	b510      	push	{r4, lr}
    7266:	3214      	adds	r2, #20
    7268:	114b      	asrs	r3, r1, #5
    726a:	4283      	cmp	r3, r0
    726c:	dc0d      	bgt.n	728a <__any_on+0x2a>
    726e:	da0d      	bge.n	728c <__any_on+0x2c>
    7270:	201f      	movs	r0, #31
    7272:	4001      	ands	r1, r0
    7274:	d00a      	beq.n	728c <__any_on+0x2c>
    7276:	0098      	lsls	r0, r3, #2
    7278:	5884      	ldr	r4, [r0, r2]
    727a:	1c20      	adds	r0, r4, #0
    727c:	40c8      	lsrs	r0, r1
    727e:	4088      	lsls	r0, r1
    7280:	1c01      	adds	r1, r0, #0
    7282:	2001      	movs	r0, #1
    7284:	42a1      	cmp	r1, r4
    7286:	d10c      	bne.n	72a2 <__any_on+0x42>
    7288:	e000      	b.n	728c <__any_on+0x2c>
    728a:	1c03      	adds	r3, r0, #0
    728c:	009b      	lsls	r3, r3, #2
    728e:	18d3      	adds	r3, r2, r3
    7290:	4293      	cmp	r3, r2
    7292:	d905      	bls.n	72a0 <__any_on+0x40>
    7294:	3b04      	subs	r3, #4
    7296:	6819      	ldr	r1, [r3, #0]
    7298:	2900      	cmp	r1, #0
    729a:	d0f9      	beq.n	7290 <__any_on+0x30>
    729c:	2001      	movs	r0, #1
    729e:	e000      	b.n	72a2 <__any_on+0x42>
    72a0:	2000      	movs	r0, #0
    72a2:	bd10      	pop	{r4, pc}

000072a4 <_calloc_r>:
    72a4:	b538      	push	{r3, r4, r5, lr}
    72a6:	1c15      	adds	r5, r2, #0
    72a8:	434d      	muls	r5, r1
    72aa:	1c29      	adds	r1, r5, #0
    72ac:	f000 f850 	bl	7350 <_malloc_r>
    72b0:	1e04      	subs	r4, r0, #0
    72b2:	d003      	beq.n	72bc <_calloc_r+0x18>
    72b4:	2100      	movs	r1, #0
    72b6:	1c2a      	adds	r2, r5, #0
    72b8:	f7fc f8d9 	bl	346e <memset>
    72bc:	1c20      	adds	r0, r4, #0
    72be:	bd38      	pop	{r3, r4, r5, pc}

000072c0 <_free_r>:
    72c0:	b530      	push	{r4, r5, lr}
    72c2:	2900      	cmp	r1, #0
    72c4:	d040      	beq.n	7348 <_free_r+0x88>
    72c6:	3904      	subs	r1, #4
    72c8:	680b      	ldr	r3, [r1, #0]
    72ca:	2b00      	cmp	r3, #0
    72cc:	da00      	bge.n	72d0 <_free_r+0x10>
    72ce:	18c9      	adds	r1, r1, r3
    72d0:	4a1e      	ldr	r2, [pc, #120]	; (734c <_free_r+0x8c>)
    72d2:	6813      	ldr	r3, [r2, #0]
    72d4:	1c14      	adds	r4, r2, #0
    72d6:	2b00      	cmp	r3, #0
    72d8:	d102      	bne.n	72e0 <_free_r+0x20>
    72da:	604b      	str	r3, [r1, #4]
    72dc:	6011      	str	r1, [r2, #0]
    72de:	e033      	b.n	7348 <_free_r+0x88>
    72e0:	4299      	cmp	r1, r3
    72e2:	d20f      	bcs.n	7304 <_free_r+0x44>
    72e4:	6808      	ldr	r0, [r1, #0]
    72e6:	180a      	adds	r2, r1, r0
    72e8:	429a      	cmp	r2, r3
    72ea:	d105      	bne.n	72f8 <_free_r+0x38>
    72ec:	6813      	ldr	r3, [r2, #0]
    72ee:	6852      	ldr	r2, [r2, #4]
    72f0:	18c0      	adds	r0, r0, r3
    72f2:	6008      	str	r0, [r1, #0]
    72f4:	604a      	str	r2, [r1, #4]
    72f6:	e000      	b.n	72fa <_free_r+0x3a>
    72f8:	604b      	str	r3, [r1, #4]
    72fa:	6021      	str	r1, [r4, #0]
    72fc:	e024      	b.n	7348 <_free_r+0x88>
    72fe:	428a      	cmp	r2, r1
    7300:	d803      	bhi.n	730a <_free_r+0x4a>
    7302:	1c13      	adds	r3, r2, #0
    7304:	685a      	ldr	r2, [r3, #4]
    7306:	2a00      	cmp	r2, #0
    7308:	d1f9      	bne.n	72fe <_free_r+0x3e>
    730a:	681d      	ldr	r5, [r3, #0]
    730c:	195c      	adds	r4, r3, r5
    730e:	428c      	cmp	r4, r1
    7310:	d10b      	bne.n	732a <_free_r+0x6a>
    7312:	6809      	ldr	r1, [r1, #0]
    7314:	1869      	adds	r1, r5, r1
    7316:	1858      	adds	r0, r3, r1
    7318:	6019      	str	r1, [r3, #0]
    731a:	4290      	cmp	r0, r2
    731c:	d114      	bne.n	7348 <_free_r+0x88>
    731e:	6814      	ldr	r4, [r2, #0]
    7320:	6852      	ldr	r2, [r2, #4]
    7322:	1909      	adds	r1, r1, r4
    7324:	6019      	str	r1, [r3, #0]
    7326:	605a      	str	r2, [r3, #4]
    7328:	e00e      	b.n	7348 <_free_r+0x88>
    732a:	428c      	cmp	r4, r1
    732c:	d902      	bls.n	7334 <_free_r+0x74>
    732e:	230c      	movs	r3, #12
    7330:	6003      	str	r3, [r0, #0]
    7332:	e009      	b.n	7348 <_free_r+0x88>
    7334:	6808      	ldr	r0, [r1, #0]
    7336:	180c      	adds	r4, r1, r0
    7338:	4294      	cmp	r4, r2
    733a:	d103      	bne.n	7344 <_free_r+0x84>
    733c:	6814      	ldr	r4, [r2, #0]
    733e:	6852      	ldr	r2, [r2, #4]
    7340:	1900      	adds	r0, r0, r4
    7342:	6008      	str	r0, [r1, #0]
    7344:	604a      	str	r2, [r1, #4]
    7346:	6059      	str	r1, [r3, #4]
    7348:	bd30      	pop	{r4, r5, pc}
    734a:	46c0      	nop			; (mov r8, r8)
    734c:	2000011c 	.word	0x2000011c

00007350 <_malloc_r>:
    7350:	b570      	push	{r4, r5, r6, lr}
    7352:	2303      	movs	r3, #3
    7354:	1ccd      	adds	r5, r1, #3
    7356:	439d      	bics	r5, r3
    7358:	3508      	adds	r5, #8
    735a:	1c06      	adds	r6, r0, #0
    735c:	2d0c      	cmp	r5, #12
    735e:	d201      	bcs.n	7364 <_malloc_r+0x14>
    7360:	250c      	movs	r5, #12
    7362:	e001      	b.n	7368 <_malloc_r+0x18>
    7364:	2d00      	cmp	r5, #0
    7366:	db3f      	blt.n	73e8 <_malloc_r+0x98>
    7368:	428d      	cmp	r5, r1
    736a:	d33d      	bcc.n	73e8 <_malloc_r+0x98>
    736c:	4b20      	ldr	r3, [pc, #128]	; (73f0 <_malloc_r+0xa0>)
    736e:	681c      	ldr	r4, [r3, #0]
    7370:	1c1a      	adds	r2, r3, #0
    7372:	1c21      	adds	r1, r4, #0
    7374:	2900      	cmp	r1, #0
    7376:	d013      	beq.n	73a0 <_malloc_r+0x50>
    7378:	6808      	ldr	r0, [r1, #0]
    737a:	1b43      	subs	r3, r0, r5
    737c:	d40d      	bmi.n	739a <_malloc_r+0x4a>
    737e:	2b0b      	cmp	r3, #11
    7380:	d902      	bls.n	7388 <_malloc_r+0x38>
    7382:	600b      	str	r3, [r1, #0]
    7384:	18cc      	adds	r4, r1, r3
    7386:	e01e      	b.n	73c6 <_malloc_r+0x76>
    7388:	428c      	cmp	r4, r1
    738a:	d102      	bne.n	7392 <_malloc_r+0x42>
    738c:	6863      	ldr	r3, [r4, #4]
    738e:	6013      	str	r3, [r2, #0]
    7390:	e01a      	b.n	73c8 <_malloc_r+0x78>
    7392:	6848      	ldr	r0, [r1, #4]
    7394:	6060      	str	r0, [r4, #4]
    7396:	1c0c      	adds	r4, r1, #0
    7398:	e016      	b.n	73c8 <_malloc_r+0x78>
    739a:	1c0c      	adds	r4, r1, #0
    739c:	6849      	ldr	r1, [r1, #4]
    739e:	e7e9      	b.n	7374 <_malloc_r+0x24>
    73a0:	4c14      	ldr	r4, [pc, #80]	; (73f4 <_malloc_r+0xa4>)
    73a2:	6820      	ldr	r0, [r4, #0]
    73a4:	2800      	cmp	r0, #0
    73a6:	d103      	bne.n	73b0 <_malloc_r+0x60>
    73a8:	1c30      	adds	r0, r6, #0
    73aa:	f000 f84b 	bl	7444 <_sbrk_r>
    73ae:	6020      	str	r0, [r4, #0]
    73b0:	1c30      	adds	r0, r6, #0
    73b2:	1c29      	adds	r1, r5, #0
    73b4:	f000 f846 	bl	7444 <_sbrk_r>
    73b8:	1c43      	adds	r3, r0, #1
    73ba:	d015      	beq.n	73e8 <_malloc_r+0x98>
    73bc:	1cc4      	adds	r4, r0, #3
    73be:	2303      	movs	r3, #3
    73c0:	439c      	bics	r4, r3
    73c2:	4284      	cmp	r4, r0
    73c4:	d10a      	bne.n	73dc <_malloc_r+0x8c>
    73c6:	6025      	str	r5, [r4, #0]
    73c8:	1c20      	adds	r0, r4, #0
    73ca:	300b      	adds	r0, #11
    73cc:	2207      	movs	r2, #7
    73ce:	1d23      	adds	r3, r4, #4
    73d0:	4390      	bics	r0, r2
    73d2:	1ac3      	subs	r3, r0, r3
    73d4:	d00b      	beq.n	73ee <_malloc_r+0x9e>
    73d6:	425a      	negs	r2, r3
    73d8:	50e2      	str	r2, [r4, r3]
    73da:	e008      	b.n	73ee <_malloc_r+0x9e>
    73dc:	1a21      	subs	r1, r4, r0
    73de:	1c30      	adds	r0, r6, #0
    73e0:	f000 f830 	bl	7444 <_sbrk_r>
    73e4:	3001      	adds	r0, #1
    73e6:	d1ee      	bne.n	73c6 <_malloc_r+0x76>
    73e8:	230c      	movs	r3, #12
    73ea:	6033      	str	r3, [r6, #0]
    73ec:	2000      	movs	r0, #0
    73ee:	bd70      	pop	{r4, r5, r6, pc}
    73f0:	2000011c 	.word	0x2000011c
    73f4:	20000118 	.word	0x20000118

000073f8 <_realloc_r>:
    73f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    73fa:	1c06      	adds	r6, r0, #0
    73fc:	1c0c      	adds	r4, r1, #0
    73fe:	1c15      	adds	r5, r2, #0
    7400:	2900      	cmp	r1, #0
    7402:	d104      	bne.n	740e <_realloc_r+0x16>
    7404:	1c11      	adds	r1, r2, #0
    7406:	f7ff ffa3 	bl	7350 <_malloc_r>
    740a:	1c04      	adds	r4, r0, #0
    740c:	e018      	b.n	7440 <_realloc_r+0x48>
    740e:	2a00      	cmp	r2, #0
    7410:	d103      	bne.n	741a <_realloc_r+0x22>
    7412:	f7ff ff55 	bl	72c0 <_free_r>
    7416:	1c2c      	adds	r4, r5, #0
    7418:	e012      	b.n	7440 <_realloc_r+0x48>
    741a:	f000 f8e5 	bl	75e8 <_malloc_usable_size_r>
    741e:	42a8      	cmp	r0, r5
    7420:	d20e      	bcs.n	7440 <_realloc_r+0x48>
    7422:	1c30      	adds	r0, r6, #0
    7424:	1c29      	adds	r1, r5, #0
    7426:	f7ff ff93 	bl	7350 <_malloc_r>
    742a:	1e07      	subs	r7, r0, #0
    742c:	d007      	beq.n	743e <_realloc_r+0x46>
    742e:	1c21      	adds	r1, r4, #0
    7430:	1c2a      	adds	r2, r5, #0
    7432:	f7fc f813 	bl	345c <memcpy>
    7436:	1c30      	adds	r0, r6, #0
    7438:	1c21      	adds	r1, r4, #0
    743a:	f7ff ff41 	bl	72c0 <_free_r>
    743e:	1c3c      	adds	r4, r7, #0
    7440:	1c20      	adds	r0, r4, #0
    7442:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00007444 <_sbrk_r>:
    7444:	b538      	push	{r3, r4, r5, lr}
    7446:	4c07      	ldr	r4, [pc, #28]	; (7464 <_sbrk_r+0x20>)
    7448:	2300      	movs	r3, #0
    744a:	1c05      	adds	r5, r0, #0
    744c:	1c08      	adds	r0, r1, #0
    744e:	6023      	str	r3, [r4, #0]
    7450:	f7fb ff16 	bl	3280 <_sbrk>
    7454:	1c43      	adds	r3, r0, #1
    7456:	d103      	bne.n	7460 <_sbrk_r+0x1c>
    7458:	6823      	ldr	r3, [r4, #0]
    745a:	2b00      	cmp	r3, #0
    745c:	d000      	beq.n	7460 <_sbrk_r+0x1c>
    745e:	602b      	str	r3, [r5, #0]
    7460:	bd38      	pop	{r3, r4, r5, pc}
    7462:	46c0      	nop			; (mov r8, r8)
    7464:	2000240c 	.word	0x2000240c

00007468 <__sread>:
    7468:	b538      	push	{r3, r4, r5, lr}
    746a:	1c0c      	adds	r4, r1, #0
    746c:	250e      	movs	r5, #14
    746e:	5f49      	ldrsh	r1, [r1, r5]
    7470:	f000 f8c4 	bl	75fc <_read_r>
    7474:	2800      	cmp	r0, #0
    7476:	db03      	blt.n	7480 <__sread+0x18>
    7478:	6d62      	ldr	r2, [r4, #84]	; 0x54
    747a:	1813      	adds	r3, r2, r0
    747c:	6563      	str	r3, [r4, #84]	; 0x54
    747e:	e003      	b.n	7488 <__sread+0x20>
    7480:	89a2      	ldrh	r2, [r4, #12]
    7482:	4b02      	ldr	r3, [pc, #8]	; (748c <__sread+0x24>)
    7484:	4013      	ands	r3, r2
    7486:	81a3      	strh	r3, [r4, #12]
    7488:	bd38      	pop	{r3, r4, r5, pc}
    748a:	46c0      	nop			; (mov r8, r8)
    748c:	ffffefff 	.word	0xffffefff

00007490 <__swrite>:
    7490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7492:	1c1e      	adds	r6, r3, #0
    7494:	898b      	ldrh	r3, [r1, #12]
    7496:	1c05      	adds	r5, r0, #0
    7498:	1c0c      	adds	r4, r1, #0
    749a:	1c17      	adds	r7, r2, #0
    749c:	05da      	lsls	r2, r3, #23
    749e:	d505      	bpl.n	74ac <__swrite+0x1c>
    74a0:	230e      	movs	r3, #14
    74a2:	5ec9      	ldrsh	r1, [r1, r3]
    74a4:	2200      	movs	r2, #0
    74a6:	2302      	movs	r3, #2
    74a8:	f000 f88a 	bl	75c0 <_lseek_r>
    74ac:	89a2      	ldrh	r2, [r4, #12]
    74ae:	4b05      	ldr	r3, [pc, #20]	; (74c4 <__swrite+0x34>)
    74b0:	1c28      	adds	r0, r5, #0
    74b2:	4013      	ands	r3, r2
    74b4:	81a3      	strh	r3, [r4, #12]
    74b6:	220e      	movs	r2, #14
    74b8:	5ea1      	ldrsh	r1, [r4, r2]
    74ba:	1c33      	adds	r3, r6, #0
    74bc:	1c3a      	adds	r2, r7, #0
    74be:	f000 f835 	bl	752c <_write_r>
    74c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    74c4:	ffffefff 	.word	0xffffefff

000074c8 <__sseek>:
    74c8:	b538      	push	{r3, r4, r5, lr}
    74ca:	1c0c      	adds	r4, r1, #0
    74cc:	250e      	movs	r5, #14
    74ce:	5f49      	ldrsh	r1, [r1, r5]
    74d0:	f000 f876 	bl	75c0 <_lseek_r>
    74d4:	89a3      	ldrh	r3, [r4, #12]
    74d6:	1c42      	adds	r2, r0, #1
    74d8:	d103      	bne.n	74e2 <__sseek+0x1a>
    74da:	4a05      	ldr	r2, [pc, #20]	; (74f0 <__sseek+0x28>)
    74dc:	4013      	ands	r3, r2
    74de:	81a3      	strh	r3, [r4, #12]
    74e0:	e004      	b.n	74ec <__sseek+0x24>
    74e2:	2280      	movs	r2, #128	; 0x80
    74e4:	0152      	lsls	r2, r2, #5
    74e6:	4313      	orrs	r3, r2
    74e8:	81a3      	strh	r3, [r4, #12]
    74ea:	6560      	str	r0, [r4, #84]	; 0x54
    74ec:	bd38      	pop	{r3, r4, r5, pc}
    74ee:	46c0      	nop			; (mov r8, r8)
    74f0:	ffffefff 	.word	0xffffefff

000074f4 <__sclose>:
    74f4:	b508      	push	{r3, lr}
    74f6:	230e      	movs	r3, #14
    74f8:	5ec9      	ldrsh	r1, [r1, r3]
    74fa:	f000 f82b 	bl	7554 <_close_r>
    74fe:	bd08      	pop	{r3, pc}

00007500 <strncmp>:
    7500:	1c03      	adds	r3, r0, #0
    7502:	2000      	movs	r0, #0
    7504:	b510      	push	{r4, lr}
    7506:	4282      	cmp	r2, r0
    7508:	d00f      	beq.n	752a <strncmp+0x2a>
    750a:	781c      	ldrb	r4, [r3, #0]
    750c:	7808      	ldrb	r0, [r1, #0]
    750e:	42a0      	cmp	r0, r4
    7510:	d101      	bne.n	7516 <strncmp+0x16>
    7512:	2a01      	cmp	r2, #1
    7514:	d103      	bne.n	751e <strncmp+0x1e>
    7516:	7818      	ldrb	r0, [r3, #0]
    7518:	780b      	ldrb	r3, [r1, #0]
    751a:	1ac0      	subs	r0, r0, r3
    751c:	e005      	b.n	752a <strncmp+0x2a>
    751e:	3a01      	subs	r2, #1
    7520:	2800      	cmp	r0, #0
    7522:	d0f8      	beq.n	7516 <strncmp+0x16>
    7524:	3301      	adds	r3, #1
    7526:	3101      	adds	r1, #1
    7528:	e7ef      	b.n	750a <strncmp+0xa>
    752a:	bd10      	pop	{r4, pc}

0000752c <_write_r>:
    752c:	b538      	push	{r3, r4, r5, lr}
    752e:	4c08      	ldr	r4, [pc, #32]	; (7550 <_write_r+0x24>)
    7530:	1c05      	adds	r5, r0, #0
    7532:	2000      	movs	r0, #0
    7534:	6020      	str	r0, [r4, #0]
    7536:	1c08      	adds	r0, r1, #0
    7538:	1c11      	adds	r1, r2, #0
    753a:	1c1a      	adds	r2, r3, #0
    753c:	f7fb fe76 	bl	322c <_write>
    7540:	1c43      	adds	r3, r0, #1
    7542:	d103      	bne.n	754c <_write_r+0x20>
    7544:	6823      	ldr	r3, [r4, #0]
    7546:	2b00      	cmp	r3, #0
    7548:	d000      	beq.n	754c <_write_r+0x20>
    754a:	602b      	str	r3, [r5, #0]
    754c:	bd38      	pop	{r3, r4, r5, pc}
    754e:	46c0      	nop			; (mov r8, r8)
    7550:	2000240c 	.word	0x2000240c

00007554 <_close_r>:
    7554:	b538      	push	{r3, r4, r5, lr}
    7556:	4c07      	ldr	r4, [pc, #28]	; (7574 <_close_r+0x20>)
    7558:	2300      	movs	r3, #0
    755a:	1c05      	adds	r5, r0, #0
    755c:	1c08      	adds	r0, r1, #0
    755e:	6023      	str	r3, [r4, #0]
    7560:	f7fb fea0 	bl	32a4 <_close>
    7564:	1c43      	adds	r3, r0, #1
    7566:	d103      	bne.n	7570 <_close_r+0x1c>
    7568:	6823      	ldr	r3, [r4, #0]
    756a:	2b00      	cmp	r3, #0
    756c:	d000      	beq.n	7570 <_close_r+0x1c>
    756e:	602b      	str	r3, [r5, #0]
    7570:	bd38      	pop	{r3, r4, r5, pc}
    7572:	46c0      	nop			; (mov r8, r8)
    7574:	2000240c 	.word	0x2000240c

00007578 <_fstat_r>:
    7578:	b538      	push	{r3, r4, r5, lr}
    757a:	4c07      	ldr	r4, [pc, #28]	; (7598 <_fstat_r+0x20>)
    757c:	2300      	movs	r3, #0
    757e:	1c05      	adds	r5, r0, #0
    7580:	1c08      	adds	r0, r1, #0
    7582:	1c11      	adds	r1, r2, #0
    7584:	6023      	str	r3, [r4, #0]
    7586:	f7fb fe91 	bl	32ac <_fstat>
    758a:	1c43      	adds	r3, r0, #1
    758c:	d103      	bne.n	7596 <_fstat_r+0x1e>
    758e:	6823      	ldr	r3, [r4, #0]
    7590:	2b00      	cmp	r3, #0
    7592:	d000      	beq.n	7596 <_fstat_r+0x1e>
    7594:	602b      	str	r3, [r5, #0]
    7596:	bd38      	pop	{r3, r4, r5, pc}
    7598:	2000240c 	.word	0x2000240c

0000759c <_isatty_r>:
    759c:	b538      	push	{r3, r4, r5, lr}
    759e:	4c07      	ldr	r4, [pc, #28]	; (75bc <_isatty_r+0x20>)
    75a0:	2300      	movs	r3, #0
    75a2:	1c05      	adds	r5, r0, #0
    75a4:	1c08      	adds	r0, r1, #0
    75a6:	6023      	str	r3, [r4, #0]
    75a8:	f7fb fe86 	bl	32b8 <_isatty>
    75ac:	1c43      	adds	r3, r0, #1
    75ae:	d103      	bne.n	75b8 <_isatty_r+0x1c>
    75b0:	6823      	ldr	r3, [r4, #0]
    75b2:	2b00      	cmp	r3, #0
    75b4:	d000      	beq.n	75b8 <_isatty_r+0x1c>
    75b6:	602b      	str	r3, [r5, #0]
    75b8:	bd38      	pop	{r3, r4, r5, pc}
    75ba:	46c0      	nop			; (mov r8, r8)
    75bc:	2000240c 	.word	0x2000240c

000075c0 <_lseek_r>:
    75c0:	b538      	push	{r3, r4, r5, lr}
    75c2:	4c08      	ldr	r4, [pc, #32]	; (75e4 <_lseek_r+0x24>)
    75c4:	1c05      	adds	r5, r0, #0
    75c6:	2000      	movs	r0, #0
    75c8:	6020      	str	r0, [r4, #0]
    75ca:	1c08      	adds	r0, r1, #0
    75cc:	1c11      	adds	r1, r2, #0
    75ce:	1c1a      	adds	r2, r3, #0
    75d0:	f7fb fe74 	bl	32bc <_lseek>
    75d4:	1c43      	adds	r3, r0, #1
    75d6:	d103      	bne.n	75e0 <_lseek_r+0x20>
    75d8:	6823      	ldr	r3, [r4, #0]
    75da:	2b00      	cmp	r3, #0
    75dc:	d000      	beq.n	75e0 <_lseek_r+0x20>
    75de:	602b      	str	r3, [r5, #0]
    75e0:	bd38      	pop	{r3, r4, r5, pc}
    75e2:	46c0      	nop			; (mov r8, r8)
    75e4:	2000240c 	.word	0x2000240c

000075e8 <_malloc_usable_size_r>:
    75e8:	3904      	subs	r1, #4
    75ea:	680b      	ldr	r3, [r1, #0]
    75ec:	1f18      	subs	r0, r3, #4
    75ee:	2b00      	cmp	r3, #0
    75f0:	da02      	bge.n	75f8 <_malloc_usable_size_r+0x10>
    75f2:	58c8      	ldr	r0, [r1, r3]
    75f4:	181b      	adds	r3, r3, r0
    75f6:	1f18      	subs	r0, r3, #4
    75f8:	4770      	bx	lr
	...

000075fc <_read_r>:
    75fc:	b538      	push	{r3, r4, r5, lr}
    75fe:	4c08      	ldr	r4, [pc, #32]	; (7620 <_read_r+0x24>)
    7600:	1c05      	adds	r5, r0, #0
    7602:	2000      	movs	r0, #0
    7604:	6020      	str	r0, [r4, #0]
    7606:	1c08      	adds	r0, r1, #0
    7608:	1c11      	adds	r1, r2, #0
    760a:	1c1a      	adds	r2, r3, #0
    760c:	f7fb fdec 	bl	31e8 <_read>
    7610:	1c43      	adds	r3, r0, #1
    7612:	d103      	bne.n	761c <_read_r+0x20>
    7614:	6823      	ldr	r3, [r4, #0]
    7616:	2b00      	cmp	r3, #0
    7618:	d000      	beq.n	761c <_read_r+0x20>
    761a:	602b      	str	r3, [r5, #0]
    761c:	bd38      	pop	{r3, r4, r5, pc}
    761e:	46c0      	nop			; (mov r8, r8)
    7620:	2000240c 	.word	0x2000240c

00007624 <__gnu_thumb1_case_uqi>:
    7624:	b402      	push	{r1}
    7626:	4671      	mov	r1, lr
    7628:	0849      	lsrs	r1, r1, #1
    762a:	0049      	lsls	r1, r1, #1
    762c:	5c09      	ldrb	r1, [r1, r0]
    762e:	0049      	lsls	r1, r1, #1
    7630:	448e      	add	lr, r1
    7632:	bc02      	pop	{r1}
    7634:	4770      	bx	lr
    7636:	46c0      	nop			; (mov r8, r8)

00007638 <__aeabi_uidiv>:
    7638:	2900      	cmp	r1, #0
    763a:	d034      	beq.n	76a6 <.udivsi3_skip_div0_test+0x6a>

0000763c <.udivsi3_skip_div0_test>:
    763c:	2301      	movs	r3, #1
    763e:	2200      	movs	r2, #0
    7640:	b410      	push	{r4}
    7642:	4288      	cmp	r0, r1
    7644:	d32c      	bcc.n	76a0 <.udivsi3_skip_div0_test+0x64>
    7646:	2401      	movs	r4, #1
    7648:	0724      	lsls	r4, r4, #28
    764a:	42a1      	cmp	r1, r4
    764c:	d204      	bcs.n	7658 <.udivsi3_skip_div0_test+0x1c>
    764e:	4281      	cmp	r1, r0
    7650:	d202      	bcs.n	7658 <.udivsi3_skip_div0_test+0x1c>
    7652:	0109      	lsls	r1, r1, #4
    7654:	011b      	lsls	r3, r3, #4
    7656:	e7f8      	b.n	764a <.udivsi3_skip_div0_test+0xe>
    7658:	00e4      	lsls	r4, r4, #3
    765a:	42a1      	cmp	r1, r4
    765c:	d204      	bcs.n	7668 <.udivsi3_skip_div0_test+0x2c>
    765e:	4281      	cmp	r1, r0
    7660:	d202      	bcs.n	7668 <.udivsi3_skip_div0_test+0x2c>
    7662:	0049      	lsls	r1, r1, #1
    7664:	005b      	lsls	r3, r3, #1
    7666:	e7f8      	b.n	765a <.udivsi3_skip_div0_test+0x1e>
    7668:	4288      	cmp	r0, r1
    766a:	d301      	bcc.n	7670 <.udivsi3_skip_div0_test+0x34>
    766c:	1a40      	subs	r0, r0, r1
    766e:	431a      	orrs	r2, r3
    7670:	084c      	lsrs	r4, r1, #1
    7672:	42a0      	cmp	r0, r4
    7674:	d302      	bcc.n	767c <.udivsi3_skip_div0_test+0x40>
    7676:	1b00      	subs	r0, r0, r4
    7678:	085c      	lsrs	r4, r3, #1
    767a:	4322      	orrs	r2, r4
    767c:	088c      	lsrs	r4, r1, #2
    767e:	42a0      	cmp	r0, r4
    7680:	d302      	bcc.n	7688 <.udivsi3_skip_div0_test+0x4c>
    7682:	1b00      	subs	r0, r0, r4
    7684:	089c      	lsrs	r4, r3, #2
    7686:	4322      	orrs	r2, r4
    7688:	08cc      	lsrs	r4, r1, #3
    768a:	42a0      	cmp	r0, r4
    768c:	d302      	bcc.n	7694 <.udivsi3_skip_div0_test+0x58>
    768e:	1b00      	subs	r0, r0, r4
    7690:	08dc      	lsrs	r4, r3, #3
    7692:	4322      	orrs	r2, r4
    7694:	2800      	cmp	r0, #0
    7696:	d003      	beq.n	76a0 <.udivsi3_skip_div0_test+0x64>
    7698:	091b      	lsrs	r3, r3, #4
    769a:	d001      	beq.n	76a0 <.udivsi3_skip_div0_test+0x64>
    769c:	0909      	lsrs	r1, r1, #4
    769e:	e7e3      	b.n	7668 <.udivsi3_skip_div0_test+0x2c>
    76a0:	1c10      	adds	r0, r2, #0
    76a2:	bc10      	pop	{r4}
    76a4:	4770      	bx	lr
    76a6:	2800      	cmp	r0, #0
    76a8:	d001      	beq.n	76ae <.udivsi3_skip_div0_test+0x72>
    76aa:	2000      	movs	r0, #0
    76ac:	43c0      	mvns	r0, r0
    76ae:	b407      	push	{r0, r1, r2}
    76b0:	4802      	ldr	r0, [pc, #8]	; (76bc <.udivsi3_skip_div0_test+0x80>)
    76b2:	a102      	add	r1, pc, #8	; (adr r1, 76bc <.udivsi3_skip_div0_test+0x80>)
    76b4:	1840      	adds	r0, r0, r1
    76b6:	9002      	str	r0, [sp, #8]
    76b8:	bd03      	pop	{r0, r1, pc}
    76ba:	46c0      	nop			; (mov r8, r8)
    76bc:	000000d9 	.word	0x000000d9

000076c0 <__aeabi_uidivmod>:
    76c0:	2900      	cmp	r1, #0
    76c2:	d0f0      	beq.n	76a6 <.udivsi3_skip_div0_test+0x6a>
    76c4:	b503      	push	{r0, r1, lr}
    76c6:	f7ff ffb9 	bl	763c <.udivsi3_skip_div0_test>
    76ca:	bc0e      	pop	{r1, r2, r3}
    76cc:	4342      	muls	r2, r0
    76ce:	1a89      	subs	r1, r1, r2
    76d0:	4718      	bx	r3
    76d2:	46c0      	nop			; (mov r8, r8)

000076d4 <__aeabi_idiv>:
    76d4:	2900      	cmp	r1, #0
    76d6:	d041      	beq.n	775c <.divsi3_skip_div0_test+0x84>

000076d8 <.divsi3_skip_div0_test>:
    76d8:	b410      	push	{r4}
    76da:	1c04      	adds	r4, r0, #0
    76dc:	404c      	eors	r4, r1
    76de:	46a4      	mov	ip, r4
    76e0:	2301      	movs	r3, #1
    76e2:	2200      	movs	r2, #0
    76e4:	2900      	cmp	r1, #0
    76e6:	d500      	bpl.n	76ea <.divsi3_skip_div0_test+0x12>
    76e8:	4249      	negs	r1, r1
    76ea:	2800      	cmp	r0, #0
    76ec:	d500      	bpl.n	76f0 <.divsi3_skip_div0_test+0x18>
    76ee:	4240      	negs	r0, r0
    76f0:	4288      	cmp	r0, r1
    76f2:	d32c      	bcc.n	774e <.divsi3_skip_div0_test+0x76>
    76f4:	2401      	movs	r4, #1
    76f6:	0724      	lsls	r4, r4, #28
    76f8:	42a1      	cmp	r1, r4
    76fa:	d204      	bcs.n	7706 <.divsi3_skip_div0_test+0x2e>
    76fc:	4281      	cmp	r1, r0
    76fe:	d202      	bcs.n	7706 <.divsi3_skip_div0_test+0x2e>
    7700:	0109      	lsls	r1, r1, #4
    7702:	011b      	lsls	r3, r3, #4
    7704:	e7f8      	b.n	76f8 <.divsi3_skip_div0_test+0x20>
    7706:	00e4      	lsls	r4, r4, #3
    7708:	42a1      	cmp	r1, r4
    770a:	d204      	bcs.n	7716 <.divsi3_skip_div0_test+0x3e>
    770c:	4281      	cmp	r1, r0
    770e:	d202      	bcs.n	7716 <.divsi3_skip_div0_test+0x3e>
    7710:	0049      	lsls	r1, r1, #1
    7712:	005b      	lsls	r3, r3, #1
    7714:	e7f8      	b.n	7708 <.divsi3_skip_div0_test+0x30>
    7716:	4288      	cmp	r0, r1
    7718:	d301      	bcc.n	771e <.divsi3_skip_div0_test+0x46>
    771a:	1a40      	subs	r0, r0, r1
    771c:	431a      	orrs	r2, r3
    771e:	084c      	lsrs	r4, r1, #1
    7720:	42a0      	cmp	r0, r4
    7722:	d302      	bcc.n	772a <.divsi3_skip_div0_test+0x52>
    7724:	1b00      	subs	r0, r0, r4
    7726:	085c      	lsrs	r4, r3, #1
    7728:	4322      	orrs	r2, r4
    772a:	088c      	lsrs	r4, r1, #2
    772c:	42a0      	cmp	r0, r4
    772e:	d302      	bcc.n	7736 <.divsi3_skip_div0_test+0x5e>
    7730:	1b00      	subs	r0, r0, r4
    7732:	089c      	lsrs	r4, r3, #2
    7734:	4322      	orrs	r2, r4
    7736:	08cc      	lsrs	r4, r1, #3
    7738:	42a0      	cmp	r0, r4
    773a:	d302      	bcc.n	7742 <.divsi3_skip_div0_test+0x6a>
    773c:	1b00      	subs	r0, r0, r4
    773e:	08dc      	lsrs	r4, r3, #3
    7740:	4322      	orrs	r2, r4
    7742:	2800      	cmp	r0, #0
    7744:	d003      	beq.n	774e <.divsi3_skip_div0_test+0x76>
    7746:	091b      	lsrs	r3, r3, #4
    7748:	d001      	beq.n	774e <.divsi3_skip_div0_test+0x76>
    774a:	0909      	lsrs	r1, r1, #4
    774c:	e7e3      	b.n	7716 <.divsi3_skip_div0_test+0x3e>
    774e:	1c10      	adds	r0, r2, #0
    7750:	4664      	mov	r4, ip
    7752:	2c00      	cmp	r4, #0
    7754:	d500      	bpl.n	7758 <.divsi3_skip_div0_test+0x80>
    7756:	4240      	negs	r0, r0
    7758:	bc10      	pop	{r4}
    775a:	4770      	bx	lr
    775c:	2800      	cmp	r0, #0
    775e:	d006      	beq.n	776e <.divsi3_skip_div0_test+0x96>
    7760:	db03      	blt.n	776a <.divsi3_skip_div0_test+0x92>
    7762:	2000      	movs	r0, #0
    7764:	43c0      	mvns	r0, r0
    7766:	0840      	lsrs	r0, r0, #1
    7768:	e001      	b.n	776e <.divsi3_skip_div0_test+0x96>
    776a:	2080      	movs	r0, #128	; 0x80
    776c:	0600      	lsls	r0, r0, #24
    776e:	b407      	push	{r0, r1, r2}
    7770:	4802      	ldr	r0, [pc, #8]	; (777c <.divsi3_skip_div0_test+0xa4>)
    7772:	a102      	add	r1, pc, #8	; (adr r1, 777c <.divsi3_skip_div0_test+0xa4>)
    7774:	1840      	adds	r0, r0, r1
    7776:	9002      	str	r0, [sp, #8]
    7778:	bd03      	pop	{r0, r1, pc}
    777a:	46c0      	nop			; (mov r8, r8)
    777c:	00000019 	.word	0x00000019

00007780 <__aeabi_idivmod>:
    7780:	2900      	cmp	r1, #0
    7782:	d0eb      	beq.n	775c <.divsi3_skip_div0_test+0x84>
    7784:	b503      	push	{r0, r1, lr}
    7786:	f7ff ffa7 	bl	76d8 <.divsi3_skip_div0_test>
    778a:	bc0e      	pop	{r1, r2, r3}
    778c:	4342      	muls	r2, r0
    778e:	1a89      	subs	r1, r1, r2
    7790:	4718      	bx	r3
    7792:	46c0      	nop			; (mov r8, r8)

00007794 <__aeabi_idiv0>:
    7794:	4770      	bx	lr
    7796:	46c0      	nop			; (mov r8, r8)

00007798 <__aeabi_cdrcmple>:
    7798:	4684      	mov	ip, r0
    779a:	1c10      	adds	r0, r2, #0
    779c:	4662      	mov	r2, ip
    779e:	468c      	mov	ip, r1
    77a0:	1c19      	adds	r1, r3, #0
    77a2:	4663      	mov	r3, ip
    77a4:	e000      	b.n	77a8 <__aeabi_cdcmpeq>
    77a6:	46c0      	nop			; (mov r8, r8)

000077a8 <__aeabi_cdcmpeq>:
    77a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    77aa:	f000 ff83 	bl	86b4 <__ledf2>
    77ae:	2800      	cmp	r0, #0
    77b0:	d401      	bmi.n	77b6 <__aeabi_cdcmpeq+0xe>
    77b2:	2100      	movs	r1, #0
    77b4:	42c8      	cmn	r0, r1
    77b6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000077b8 <__aeabi_dcmpeq>:
    77b8:	b510      	push	{r4, lr}
    77ba:	f000 feb3 	bl	8524 <__eqdf2>
    77be:	4240      	negs	r0, r0
    77c0:	3001      	adds	r0, #1
    77c2:	bd10      	pop	{r4, pc}

000077c4 <__aeabi_dcmplt>:
    77c4:	b510      	push	{r4, lr}
    77c6:	f000 ff75 	bl	86b4 <__ledf2>
    77ca:	2800      	cmp	r0, #0
    77cc:	db01      	blt.n	77d2 <__aeabi_dcmplt+0xe>
    77ce:	2000      	movs	r0, #0
    77d0:	bd10      	pop	{r4, pc}
    77d2:	2001      	movs	r0, #1
    77d4:	bd10      	pop	{r4, pc}
    77d6:	46c0      	nop			; (mov r8, r8)

000077d8 <__aeabi_dcmple>:
    77d8:	b510      	push	{r4, lr}
    77da:	f000 ff6b 	bl	86b4 <__ledf2>
    77de:	2800      	cmp	r0, #0
    77e0:	dd01      	ble.n	77e6 <__aeabi_dcmple+0xe>
    77e2:	2000      	movs	r0, #0
    77e4:	bd10      	pop	{r4, pc}
    77e6:	2001      	movs	r0, #1
    77e8:	bd10      	pop	{r4, pc}
    77ea:	46c0      	nop			; (mov r8, r8)

000077ec <__aeabi_dcmpgt>:
    77ec:	b510      	push	{r4, lr}
    77ee:	f000 fee3 	bl	85b8 <__gedf2>
    77f2:	2800      	cmp	r0, #0
    77f4:	dc01      	bgt.n	77fa <__aeabi_dcmpgt+0xe>
    77f6:	2000      	movs	r0, #0
    77f8:	bd10      	pop	{r4, pc}
    77fa:	2001      	movs	r0, #1
    77fc:	bd10      	pop	{r4, pc}
    77fe:	46c0      	nop			; (mov r8, r8)

00007800 <__aeabi_dcmpge>:
    7800:	b510      	push	{r4, lr}
    7802:	f000 fed9 	bl	85b8 <__gedf2>
    7806:	2800      	cmp	r0, #0
    7808:	da01      	bge.n	780e <__aeabi_dcmpge+0xe>
    780a:	2000      	movs	r0, #0
    780c:	bd10      	pop	{r4, pc}
    780e:	2001      	movs	r0, #1
    7810:	bd10      	pop	{r4, pc}
    7812:	46c0      	nop			; (mov r8, r8)

00007814 <__aeabi_lmul>:
    7814:	469c      	mov	ip, r3
    7816:	0403      	lsls	r3, r0, #16
    7818:	b5f0      	push	{r4, r5, r6, r7, lr}
    781a:	0c1b      	lsrs	r3, r3, #16
    781c:	0417      	lsls	r7, r2, #16
    781e:	0c3f      	lsrs	r7, r7, #16
    7820:	0c15      	lsrs	r5, r2, #16
    7822:	1c1e      	adds	r6, r3, #0
    7824:	1c04      	adds	r4, r0, #0
    7826:	0c00      	lsrs	r0, r0, #16
    7828:	437e      	muls	r6, r7
    782a:	436b      	muls	r3, r5
    782c:	4347      	muls	r7, r0
    782e:	4345      	muls	r5, r0
    7830:	18fb      	adds	r3, r7, r3
    7832:	0c30      	lsrs	r0, r6, #16
    7834:	1818      	adds	r0, r3, r0
    7836:	4287      	cmp	r7, r0
    7838:	d902      	bls.n	7840 <__aeabi_lmul+0x2c>
    783a:	2380      	movs	r3, #128	; 0x80
    783c:	025b      	lsls	r3, r3, #9
    783e:	18ed      	adds	r5, r5, r3
    7840:	0c03      	lsrs	r3, r0, #16
    7842:	18ed      	adds	r5, r5, r3
    7844:	4663      	mov	r3, ip
    7846:	435c      	muls	r4, r3
    7848:	434a      	muls	r2, r1
    784a:	0436      	lsls	r6, r6, #16
    784c:	0c36      	lsrs	r6, r6, #16
    784e:	18a1      	adds	r1, r4, r2
    7850:	0400      	lsls	r0, r0, #16
    7852:	1980      	adds	r0, r0, r6
    7854:	1949      	adds	r1, r1, r5
    7856:	bdf0      	pop	{r4, r5, r6, r7, pc}

00007858 <__aeabi_d2uiz>:
    7858:	b538      	push	{r3, r4, r5, lr}
    785a:	4b0e      	ldr	r3, [pc, #56]	; (7894 <__aeabi_d2uiz+0x3c>)
    785c:	4a0c      	ldr	r2, [pc, #48]	; (7890 <__aeabi_d2uiz+0x38>)
    785e:	1c04      	adds	r4, r0, #0
    7860:	1c0d      	adds	r5, r1, #0
    7862:	f7ff ffcd 	bl	7800 <__aeabi_dcmpge>
    7866:	2800      	cmp	r0, #0
    7868:	d104      	bne.n	7874 <__aeabi_d2uiz+0x1c>
    786a:	1c20      	adds	r0, r4, #0
    786c:	1c29      	adds	r1, r5, #0
    786e:	f001 fd63 	bl	9338 <__aeabi_d2iz>
    7872:	bd38      	pop	{r3, r4, r5, pc}
    7874:	4b07      	ldr	r3, [pc, #28]	; (7894 <__aeabi_d2uiz+0x3c>)
    7876:	4a06      	ldr	r2, [pc, #24]	; (7890 <__aeabi_d2uiz+0x38>)
    7878:	1c20      	adds	r0, r4, #0
    787a:	1c29      	adds	r1, r5, #0
    787c:	f001 fa28 	bl	8cd0 <__aeabi_dsub>
    7880:	f001 fd5a 	bl	9338 <__aeabi_d2iz>
    7884:	2380      	movs	r3, #128	; 0x80
    7886:	061b      	lsls	r3, r3, #24
    7888:	18c0      	adds	r0, r0, r3
    788a:	e7f2      	b.n	7872 <__aeabi_d2uiz+0x1a>
    788c:	46c0      	nop			; (mov r8, r8)
    788e:	46c0      	nop			; (mov r8, r8)
    7890:	00000000 	.word	0x00000000
    7894:	41e00000 	.word	0x41e00000

00007898 <__aeabi_dadd>:
    7898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    789a:	465f      	mov	r7, fp
    789c:	4656      	mov	r6, sl
    789e:	4644      	mov	r4, r8
    78a0:	464d      	mov	r5, r9
    78a2:	b4f0      	push	{r4, r5, r6, r7}
    78a4:	030c      	lsls	r4, r1, #12
    78a6:	004d      	lsls	r5, r1, #1
    78a8:	0fce      	lsrs	r6, r1, #31
    78aa:	0a61      	lsrs	r1, r4, #9
    78ac:	0f44      	lsrs	r4, r0, #29
    78ae:	4321      	orrs	r1, r4
    78b0:	00c4      	lsls	r4, r0, #3
    78b2:	0318      	lsls	r0, r3, #12
    78b4:	4680      	mov	r8, r0
    78b6:	0058      	lsls	r0, r3, #1
    78b8:	0d40      	lsrs	r0, r0, #21
    78ba:	4682      	mov	sl, r0
    78bc:	0fd8      	lsrs	r0, r3, #31
    78be:	4684      	mov	ip, r0
    78c0:	4640      	mov	r0, r8
    78c2:	0a40      	lsrs	r0, r0, #9
    78c4:	0f53      	lsrs	r3, r2, #29
    78c6:	4303      	orrs	r3, r0
    78c8:	00d0      	lsls	r0, r2, #3
    78ca:	0d6d      	lsrs	r5, r5, #21
    78cc:	1c37      	adds	r7, r6, #0
    78ce:	4683      	mov	fp, r0
    78d0:	4652      	mov	r2, sl
    78d2:	4566      	cmp	r6, ip
    78d4:	d100      	bne.n	78d8 <__aeabi_dadd+0x40>
    78d6:	e0a4      	b.n	7a22 <__aeabi_dadd+0x18a>
    78d8:	1aaf      	subs	r7, r5, r2
    78da:	2f00      	cmp	r7, #0
    78dc:	dc00      	bgt.n	78e0 <__aeabi_dadd+0x48>
    78de:	e109      	b.n	7af4 <__aeabi_dadd+0x25c>
    78e0:	2a00      	cmp	r2, #0
    78e2:	d13b      	bne.n	795c <__aeabi_dadd+0xc4>
    78e4:	4318      	orrs	r0, r3
    78e6:	d000      	beq.n	78ea <__aeabi_dadd+0x52>
    78e8:	e0ea      	b.n	7ac0 <__aeabi_dadd+0x228>
    78ea:	0763      	lsls	r3, r4, #29
    78ec:	d100      	bne.n	78f0 <__aeabi_dadd+0x58>
    78ee:	e087      	b.n	7a00 <__aeabi_dadd+0x168>
    78f0:	230f      	movs	r3, #15
    78f2:	4023      	ands	r3, r4
    78f4:	2b04      	cmp	r3, #4
    78f6:	d100      	bne.n	78fa <__aeabi_dadd+0x62>
    78f8:	e082      	b.n	7a00 <__aeabi_dadd+0x168>
    78fa:	1d22      	adds	r2, r4, #4
    78fc:	42a2      	cmp	r2, r4
    78fe:	41a4      	sbcs	r4, r4
    7900:	4264      	negs	r4, r4
    7902:	2380      	movs	r3, #128	; 0x80
    7904:	1909      	adds	r1, r1, r4
    7906:	041b      	lsls	r3, r3, #16
    7908:	400b      	ands	r3, r1
    790a:	1c37      	adds	r7, r6, #0
    790c:	1c14      	adds	r4, r2, #0
    790e:	2b00      	cmp	r3, #0
    7910:	d100      	bne.n	7914 <__aeabi_dadd+0x7c>
    7912:	e07c      	b.n	7a0e <__aeabi_dadd+0x176>
    7914:	4bce      	ldr	r3, [pc, #824]	; (7c50 <__aeabi_dadd+0x3b8>)
    7916:	3501      	adds	r5, #1
    7918:	429d      	cmp	r5, r3
    791a:	d100      	bne.n	791e <__aeabi_dadd+0x86>
    791c:	e105      	b.n	7b2a <__aeabi_dadd+0x292>
    791e:	4bcd      	ldr	r3, [pc, #820]	; (7c54 <__aeabi_dadd+0x3bc>)
    7920:	08e4      	lsrs	r4, r4, #3
    7922:	4019      	ands	r1, r3
    7924:	0748      	lsls	r0, r1, #29
    7926:	0249      	lsls	r1, r1, #9
    7928:	4304      	orrs	r4, r0
    792a:	0b0b      	lsrs	r3, r1, #12
    792c:	2000      	movs	r0, #0
    792e:	2100      	movs	r1, #0
    7930:	031b      	lsls	r3, r3, #12
    7932:	0b1a      	lsrs	r2, r3, #12
    7934:	0d0b      	lsrs	r3, r1, #20
    7936:	056d      	lsls	r5, r5, #21
    7938:	051b      	lsls	r3, r3, #20
    793a:	4313      	orrs	r3, r2
    793c:	086a      	lsrs	r2, r5, #1
    793e:	4dc6      	ldr	r5, [pc, #792]	; (7c58 <__aeabi_dadd+0x3c0>)
    7940:	07ff      	lsls	r7, r7, #31
    7942:	401d      	ands	r5, r3
    7944:	4315      	orrs	r5, r2
    7946:	006d      	lsls	r5, r5, #1
    7948:	086d      	lsrs	r5, r5, #1
    794a:	1c29      	adds	r1, r5, #0
    794c:	4339      	orrs	r1, r7
    794e:	1c20      	adds	r0, r4, #0
    7950:	bc3c      	pop	{r2, r3, r4, r5}
    7952:	4690      	mov	r8, r2
    7954:	4699      	mov	r9, r3
    7956:	46a2      	mov	sl, r4
    7958:	46ab      	mov	fp, r5
    795a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    795c:	48bc      	ldr	r0, [pc, #752]	; (7c50 <__aeabi_dadd+0x3b8>)
    795e:	4285      	cmp	r5, r0
    7960:	d0c3      	beq.n	78ea <__aeabi_dadd+0x52>
    7962:	2080      	movs	r0, #128	; 0x80
    7964:	0400      	lsls	r0, r0, #16
    7966:	4303      	orrs	r3, r0
    7968:	2f38      	cmp	r7, #56	; 0x38
    796a:	dd00      	ble.n	796e <__aeabi_dadd+0xd6>
    796c:	e0f0      	b.n	7b50 <__aeabi_dadd+0x2b8>
    796e:	2f1f      	cmp	r7, #31
    7970:	dd00      	ble.n	7974 <__aeabi_dadd+0xdc>
    7972:	e124      	b.n	7bbe <__aeabi_dadd+0x326>
    7974:	2020      	movs	r0, #32
    7976:	1bc0      	subs	r0, r0, r7
    7978:	1c1a      	adds	r2, r3, #0
    797a:	4681      	mov	r9, r0
    797c:	4082      	lsls	r2, r0
    797e:	4658      	mov	r0, fp
    7980:	40f8      	lsrs	r0, r7
    7982:	4302      	orrs	r2, r0
    7984:	4694      	mov	ip, r2
    7986:	4658      	mov	r0, fp
    7988:	464a      	mov	r2, r9
    798a:	4090      	lsls	r0, r2
    798c:	1e42      	subs	r2, r0, #1
    798e:	4190      	sbcs	r0, r2
    7990:	40fb      	lsrs	r3, r7
    7992:	4662      	mov	r2, ip
    7994:	4302      	orrs	r2, r0
    7996:	1c1f      	adds	r7, r3, #0
    7998:	1aa2      	subs	r2, r4, r2
    799a:	4294      	cmp	r4, r2
    799c:	41a4      	sbcs	r4, r4
    799e:	4264      	negs	r4, r4
    79a0:	1bc9      	subs	r1, r1, r7
    79a2:	1b09      	subs	r1, r1, r4
    79a4:	1c14      	adds	r4, r2, #0
    79a6:	020b      	lsls	r3, r1, #8
    79a8:	d59f      	bpl.n	78ea <__aeabi_dadd+0x52>
    79aa:	0249      	lsls	r1, r1, #9
    79ac:	0a4f      	lsrs	r7, r1, #9
    79ae:	2f00      	cmp	r7, #0
    79b0:	d100      	bne.n	79b4 <__aeabi_dadd+0x11c>
    79b2:	e0c8      	b.n	7b46 <__aeabi_dadd+0x2ae>
    79b4:	1c38      	adds	r0, r7, #0
    79b6:	f001 fe43 	bl	9640 <__clzsi2>
    79ba:	1c02      	adds	r2, r0, #0
    79bc:	3a08      	subs	r2, #8
    79be:	2a1f      	cmp	r2, #31
    79c0:	dd00      	ble.n	79c4 <__aeabi_dadd+0x12c>
    79c2:	e0b5      	b.n	7b30 <__aeabi_dadd+0x298>
    79c4:	2128      	movs	r1, #40	; 0x28
    79c6:	1a09      	subs	r1, r1, r0
    79c8:	1c20      	adds	r0, r4, #0
    79ca:	4097      	lsls	r7, r2
    79cc:	40c8      	lsrs	r0, r1
    79ce:	4307      	orrs	r7, r0
    79d0:	4094      	lsls	r4, r2
    79d2:	4295      	cmp	r5, r2
    79d4:	dd00      	ble.n	79d8 <__aeabi_dadd+0x140>
    79d6:	e0b2      	b.n	7b3e <__aeabi_dadd+0x2a6>
    79d8:	1b55      	subs	r5, r2, r5
    79da:	1c69      	adds	r1, r5, #1
    79dc:	291f      	cmp	r1, #31
    79de:	dd00      	ble.n	79e2 <__aeabi_dadd+0x14a>
    79e0:	e0dc      	b.n	7b9c <__aeabi_dadd+0x304>
    79e2:	221f      	movs	r2, #31
    79e4:	1b55      	subs	r5, r2, r5
    79e6:	1c3b      	adds	r3, r7, #0
    79e8:	1c22      	adds	r2, r4, #0
    79ea:	40ab      	lsls	r3, r5
    79ec:	40ca      	lsrs	r2, r1
    79ee:	40ac      	lsls	r4, r5
    79f0:	1e65      	subs	r5, r4, #1
    79f2:	41ac      	sbcs	r4, r5
    79f4:	4313      	orrs	r3, r2
    79f6:	40cf      	lsrs	r7, r1
    79f8:	431c      	orrs	r4, r3
    79fa:	1c39      	adds	r1, r7, #0
    79fc:	2500      	movs	r5, #0
    79fe:	e774      	b.n	78ea <__aeabi_dadd+0x52>
    7a00:	2380      	movs	r3, #128	; 0x80
    7a02:	041b      	lsls	r3, r3, #16
    7a04:	400b      	ands	r3, r1
    7a06:	1c37      	adds	r7, r6, #0
    7a08:	2b00      	cmp	r3, #0
    7a0a:	d000      	beq.n	7a0e <__aeabi_dadd+0x176>
    7a0c:	e782      	b.n	7914 <__aeabi_dadd+0x7c>
    7a0e:	4b90      	ldr	r3, [pc, #576]	; (7c50 <__aeabi_dadd+0x3b8>)
    7a10:	0748      	lsls	r0, r1, #29
    7a12:	08e4      	lsrs	r4, r4, #3
    7a14:	4304      	orrs	r4, r0
    7a16:	08c9      	lsrs	r1, r1, #3
    7a18:	429d      	cmp	r5, r3
    7a1a:	d048      	beq.n	7aae <__aeabi_dadd+0x216>
    7a1c:	0309      	lsls	r1, r1, #12
    7a1e:	0b0b      	lsrs	r3, r1, #12
    7a20:	e784      	b.n	792c <__aeabi_dadd+0x94>
    7a22:	1aaa      	subs	r2, r5, r2
    7a24:	4694      	mov	ip, r2
    7a26:	2a00      	cmp	r2, #0
    7a28:	dc00      	bgt.n	7a2c <__aeabi_dadd+0x194>
    7a2a:	e098      	b.n	7b5e <__aeabi_dadd+0x2c6>
    7a2c:	4650      	mov	r0, sl
    7a2e:	2800      	cmp	r0, #0
    7a30:	d052      	beq.n	7ad8 <__aeabi_dadd+0x240>
    7a32:	4887      	ldr	r0, [pc, #540]	; (7c50 <__aeabi_dadd+0x3b8>)
    7a34:	4285      	cmp	r5, r0
    7a36:	d100      	bne.n	7a3a <__aeabi_dadd+0x1a2>
    7a38:	e757      	b.n	78ea <__aeabi_dadd+0x52>
    7a3a:	2080      	movs	r0, #128	; 0x80
    7a3c:	0400      	lsls	r0, r0, #16
    7a3e:	4303      	orrs	r3, r0
    7a40:	4662      	mov	r2, ip
    7a42:	2a38      	cmp	r2, #56	; 0x38
    7a44:	dd00      	ble.n	7a48 <__aeabi_dadd+0x1b0>
    7a46:	e0fc      	b.n	7c42 <__aeabi_dadd+0x3aa>
    7a48:	2a1f      	cmp	r2, #31
    7a4a:	dd00      	ble.n	7a4e <__aeabi_dadd+0x1b6>
    7a4c:	e14a      	b.n	7ce4 <__aeabi_dadd+0x44c>
    7a4e:	2220      	movs	r2, #32
    7a50:	4660      	mov	r0, ip
    7a52:	1a10      	subs	r0, r2, r0
    7a54:	1c1a      	adds	r2, r3, #0
    7a56:	4082      	lsls	r2, r0
    7a58:	4682      	mov	sl, r0
    7a5a:	4691      	mov	r9, r2
    7a5c:	4658      	mov	r0, fp
    7a5e:	4662      	mov	r2, ip
    7a60:	40d0      	lsrs	r0, r2
    7a62:	464a      	mov	r2, r9
    7a64:	4302      	orrs	r2, r0
    7a66:	4690      	mov	r8, r2
    7a68:	4658      	mov	r0, fp
    7a6a:	4652      	mov	r2, sl
    7a6c:	4090      	lsls	r0, r2
    7a6e:	1e42      	subs	r2, r0, #1
    7a70:	4190      	sbcs	r0, r2
    7a72:	4642      	mov	r2, r8
    7a74:	4302      	orrs	r2, r0
    7a76:	4660      	mov	r0, ip
    7a78:	40c3      	lsrs	r3, r0
    7a7a:	1912      	adds	r2, r2, r4
    7a7c:	42a2      	cmp	r2, r4
    7a7e:	41a4      	sbcs	r4, r4
    7a80:	4264      	negs	r4, r4
    7a82:	1859      	adds	r1, r3, r1
    7a84:	1909      	adds	r1, r1, r4
    7a86:	1c14      	adds	r4, r2, #0
    7a88:	0208      	lsls	r0, r1, #8
    7a8a:	d400      	bmi.n	7a8e <__aeabi_dadd+0x1f6>
    7a8c:	e72d      	b.n	78ea <__aeabi_dadd+0x52>
    7a8e:	4b70      	ldr	r3, [pc, #448]	; (7c50 <__aeabi_dadd+0x3b8>)
    7a90:	3501      	adds	r5, #1
    7a92:	429d      	cmp	r5, r3
    7a94:	d100      	bne.n	7a98 <__aeabi_dadd+0x200>
    7a96:	e122      	b.n	7cde <__aeabi_dadd+0x446>
    7a98:	4b6e      	ldr	r3, [pc, #440]	; (7c54 <__aeabi_dadd+0x3bc>)
    7a9a:	0860      	lsrs	r0, r4, #1
    7a9c:	4019      	ands	r1, r3
    7a9e:	2301      	movs	r3, #1
    7aa0:	4023      	ands	r3, r4
    7aa2:	1c1c      	adds	r4, r3, #0
    7aa4:	4304      	orrs	r4, r0
    7aa6:	07cb      	lsls	r3, r1, #31
    7aa8:	431c      	orrs	r4, r3
    7aaa:	0849      	lsrs	r1, r1, #1
    7aac:	e71d      	b.n	78ea <__aeabi_dadd+0x52>
    7aae:	1c23      	adds	r3, r4, #0
    7ab0:	430b      	orrs	r3, r1
    7ab2:	d03a      	beq.n	7b2a <__aeabi_dadd+0x292>
    7ab4:	2380      	movs	r3, #128	; 0x80
    7ab6:	031b      	lsls	r3, r3, #12
    7ab8:	430b      	orrs	r3, r1
    7aba:	031b      	lsls	r3, r3, #12
    7abc:	0b1b      	lsrs	r3, r3, #12
    7abe:	e735      	b.n	792c <__aeabi_dadd+0x94>
    7ac0:	3f01      	subs	r7, #1
    7ac2:	2f00      	cmp	r7, #0
    7ac4:	d165      	bne.n	7b92 <__aeabi_dadd+0x2fa>
    7ac6:	4658      	mov	r0, fp
    7ac8:	1a22      	subs	r2, r4, r0
    7aca:	4294      	cmp	r4, r2
    7acc:	41a4      	sbcs	r4, r4
    7ace:	4264      	negs	r4, r4
    7ad0:	1ac9      	subs	r1, r1, r3
    7ad2:	1b09      	subs	r1, r1, r4
    7ad4:	1c14      	adds	r4, r2, #0
    7ad6:	e766      	b.n	79a6 <__aeabi_dadd+0x10e>
    7ad8:	4658      	mov	r0, fp
    7ada:	4318      	orrs	r0, r3
    7adc:	d100      	bne.n	7ae0 <__aeabi_dadd+0x248>
    7ade:	e704      	b.n	78ea <__aeabi_dadd+0x52>
    7ae0:	2201      	movs	r2, #1
    7ae2:	4252      	negs	r2, r2
    7ae4:	4494      	add	ip, r2
    7ae6:	4660      	mov	r0, ip
    7ae8:	2800      	cmp	r0, #0
    7aea:	d000      	beq.n	7aee <__aeabi_dadd+0x256>
    7aec:	e0c5      	b.n	7c7a <__aeabi_dadd+0x3e2>
    7aee:	4658      	mov	r0, fp
    7af0:	1902      	adds	r2, r0, r4
    7af2:	e7c3      	b.n	7a7c <__aeabi_dadd+0x1e4>
    7af4:	2f00      	cmp	r7, #0
    7af6:	d173      	bne.n	7be0 <__aeabi_dadd+0x348>
    7af8:	1c68      	adds	r0, r5, #1
    7afa:	0540      	lsls	r0, r0, #21
    7afc:	0d40      	lsrs	r0, r0, #21
    7afe:	2801      	cmp	r0, #1
    7b00:	dc00      	bgt.n	7b04 <__aeabi_dadd+0x26c>
    7b02:	e0de      	b.n	7cc2 <__aeabi_dadd+0x42a>
    7b04:	465a      	mov	r2, fp
    7b06:	1aa2      	subs	r2, r4, r2
    7b08:	4294      	cmp	r4, r2
    7b0a:	41bf      	sbcs	r7, r7
    7b0c:	1ac8      	subs	r0, r1, r3
    7b0e:	427f      	negs	r7, r7
    7b10:	1bc7      	subs	r7, r0, r7
    7b12:	0238      	lsls	r0, r7, #8
    7b14:	d400      	bmi.n	7b18 <__aeabi_dadd+0x280>
    7b16:	e089      	b.n	7c2c <__aeabi_dadd+0x394>
    7b18:	465a      	mov	r2, fp
    7b1a:	1b14      	subs	r4, r2, r4
    7b1c:	45a3      	cmp	fp, r4
    7b1e:	4192      	sbcs	r2, r2
    7b20:	1a59      	subs	r1, r3, r1
    7b22:	4252      	negs	r2, r2
    7b24:	1a8f      	subs	r7, r1, r2
    7b26:	4666      	mov	r6, ip
    7b28:	e741      	b.n	79ae <__aeabi_dadd+0x116>
    7b2a:	2300      	movs	r3, #0
    7b2c:	2400      	movs	r4, #0
    7b2e:	e6fd      	b.n	792c <__aeabi_dadd+0x94>
    7b30:	1c27      	adds	r7, r4, #0
    7b32:	3828      	subs	r0, #40	; 0x28
    7b34:	4087      	lsls	r7, r0
    7b36:	2400      	movs	r4, #0
    7b38:	4295      	cmp	r5, r2
    7b3a:	dc00      	bgt.n	7b3e <__aeabi_dadd+0x2a6>
    7b3c:	e74c      	b.n	79d8 <__aeabi_dadd+0x140>
    7b3e:	4945      	ldr	r1, [pc, #276]	; (7c54 <__aeabi_dadd+0x3bc>)
    7b40:	1aad      	subs	r5, r5, r2
    7b42:	4039      	ands	r1, r7
    7b44:	e6d1      	b.n	78ea <__aeabi_dadd+0x52>
    7b46:	1c20      	adds	r0, r4, #0
    7b48:	f001 fd7a 	bl	9640 <__clzsi2>
    7b4c:	3020      	adds	r0, #32
    7b4e:	e734      	b.n	79ba <__aeabi_dadd+0x122>
    7b50:	465a      	mov	r2, fp
    7b52:	431a      	orrs	r2, r3
    7b54:	1e53      	subs	r3, r2, #1
    7b56:	419a      	sbcs	r2, r3
    7b58:	b2d2      	uxtb	r2, r2
    7b5a:	2700      	movs	r7, #0
    7b5c:	e71c      	b.n	7998 <__aeabi_dadd+0x100>
    7b5e:	2a00      	cmp	r2, #0
    7b60:	d000      	beq.n	7b64 <__aeabi_dadd+0x2cc>
    7b62:	e0dc      	b.n	7d1e <__aeabi_dadd+0x486>
    7b64:	1c68      	adds	r0, r5, #1
    7b66:	0542      	lsls	r2, r0, #21
    7b68:	0d52      	lsrs	r2, r2, #21
    7b6a:	2a01      	cmp	r2, #1
    7b6c:	dc00      	bgt.n	7b70 <__aeabi_dadd+0x2d8>
    7b6e:	e08d      	b.n	7c8c <__aeabi_dadd+0x3f4>
    7b70:	4d37      	ldr	r5, [pc, #220]	; (7c50 <__aeabi_dadd+0x3b8>)
    7b72:	42a8      	cmp	r0, r5
    7b74:	d100      	bne.n	7b78 <__aeabi_dadd+0x2e0>
    7b76:	e0f3      	b.n	7d60 <__aeabi_dadd+0x4c8>
    7b78:	465d      	mov	r5, fp
    7b7a:	192a      	adds	r2, r5, r4
    7b7c:	42a2      	cmp	r2, r4
    7b7e:	41a4      	sbcs	r4, r4
    7b80:	4264      	negs	r4, r4
    7b82:	1859      	adds	r1, r3, r1
    7b84:	1909      	adds	r1, r1, r4
    7b86:	07cc      	lsls	r4, r1, #31
    7b88:	0852      	lsrs	r2, r2, #1
    7b8a:	4314      	orrs	r4, r2
    7b8c:	0849      	lsrs	r1, r1, #1
    7b8e:	1c05      	adds	r5, r0, #0
    7b90:	e6ab      	b.n	78ea <__aeabi_dadd+0x52>
    7b92:	482f      	ldr	r0, [pc, #188]	; (7c50 <__aeabi_dadd+0x3b8>)
    7b94:	4285      	cmp	r5, r0
    7b96:	d000      	beq.n	7b9a <__aeabi_dadd+0x302>
    7b98:	e6e6      	b.n	7968 <__aeabi_dadd+0xd0>
    7b9a:	e6a6      	b.n	78ea <__aeabi_dadd+0x52>
    7b9c:	1c2b      	adds	r3, r5, #0
    7b9e:	3b1f      	subs	r3, #31
    7ba0:	1c3a      	adds	r2, r7, #0
    7ba2:	40da      	lsrs	r2, r3
    7ba4:	1c13      	adds	r3, r2, #0
    7ba6:	2920      	cmp	r1, #32
    7ba8:	d06c      	beq.n	7c84 <__aeabi_dadd+0x3ec>
    7baa:	223f      	movs	r2, #63	; 0x3f
    7bac:	1b55      	subs	r5, r2, r5
    7bae:	40af      	lsls	r7, r5
    7bb0:	433c      	orrs	r4, r7
    7bb2:	1e60      	subs	r0, r4, #1
    7bb4:	4184      	sbcs	r4, r0
    7bb6:	431c      	orrs	r4, r3
    7bb8:	2100      	movs	r1, #0
    7bba:	2500      	movs	r5, #0
    7bbc:	e695      	b.n	78ea <__aeabi_dadd+0x52>
    7bbe:	1c38      	adds	r0, r7, #0
    7bc0:	3820      	subs	r0, #32
    7bc2:	1c1a      	adds	r2, r3, #0
    7bc4:	40c2      	lsrs	r2, r0
    7bc6:	1c10      	adds	r0, r2, #0
    7bc8:	2f20      	cmp	r7, #32
    7bca:	d05d      	beq.n	7c88 <__aeabi_dadd+0x3f0>
    7bcc:	2240      	movs	r2, #64	; 0x40
    7bce:	1bd7      	subs	r7, r2, r7
    7bd0:	40bb      	lsls	r3, r7
    7bd2:	465a      	mov	r2, fp
    7bd4:	431a      	orrs	r2, r3
    7bd6:	1e53      	subs	r3, r2, #1
    7bd8:	419a      	sbcs	r2, r3
    7bda:	4302      	orrs	r2, r0
    7bdc:	2700      	movs	r7, #0
    7bde:	e6db      	b.n	7998 <__aeabi_dadd+0x100>
    7be0:	2d00      	cmp	r5, #0
    7be2:	d03b      	beq.n	7c5c <__aeabi_dadd+0x3c4>
    7be4:	4d1a      	ldr	r5, [pc, #104]	; (7c50 <__aeabi_dadd+0x3b8>)
    7be6:	45aa      	cmp	sl, r5
    7be8:	d100      	bne.n	7bec <__aeabi_dadd+0x354>
    7bea:	e093      	b.n	7d14 <__aeabi_dadd+0x47c>
    7bec:	2580      	movs	r5, #128	; 0x80
    7bee:	042d      	lsls	r5, r5, #16
    7bf0:	427f      	negs	r7, r7
    7bf2:	4329      	orrs	r1, r5
    7bf4:	2f38      	cmp	r7, #56	; 0x38
    7bf6:	dd00      	ble.n	7bfa <__aeabi_dadd+0x362>
    7bf8:	e0ac      	b.n	7d54 <__aeabi_dadd+0x4bc>
    7bfa:	2f1f      	cmp	r7, #31
    7bfc:	dd00      	ble.n	7c00 <__aeabi_dadd+0x368>
    7bfe:	e129      	b.n	7e54 <__aeabi_dadd+0x5bc>
    7c00:	2520      	movs	r5, #32
    7c02:	1bed      	subs	r5, r5, r7
    7c04:	1c08      	adds	r0, r1, #0
    7c06:	1c26      	adds	r6, r4, #0
    7c08:	40a8      	lsls	r0, r5
    7c0a:	40fe      	lsrs	r6, r7
    7c0c:	40ac      	lsls	r4, r5
    7c0e:	4306      	orrs	r6, r0
    7c10:	1e65      	subs	r5, r4, #1
    7c12:	41ac      	sbcs	r4, r5
    7c14:	4334      	orrs	r4, r6
    7c16:	40f9      	lsrs	r1, r7
    7c18:	465d      	mov	r5, fp
    7c1a:	1b2c      	subs	r4, r5, r4
    7c1c:	45a3      	cmp	fp, r4
    7c1e:	4192      	sbcs	r2, r2
    7c20:	1a5b      	subs	r3, r3, r1
    7c22:	4252      	negs	r2, r2
    7c24:	1a99      	subs	r1, r3, r2
    7c26:	4655      	mov	r5, sl
    7c28:	4666      	mov	r6, ip
    7c2a:	e6bc      	b.n	79a6 <__aeabi_dadd+0x10e>
    7c2c:	1c13      	adds	r3, r2, #0
    7c2e:	433b      	orrs	r3, r7
    7c30:	1c14      	adds	r4, r2, #0
    7c32:	2b00      	cmp	r3, #0
    7c34:	d000      	beq.n	7c38 <__aeabi_dadd+0x3a0>
    7c36:	e6ba      	b.n	79ae <__aeabi_dadd+0x116>
    7c38:	2700      	movs	r7, #0
    7c3a:	2100      	movs	r1, #0
    7c3c:	2500      	movs	r5, #0
    7c3e:	2400      	movs	r4, #0
    7c40:	e6e5      	b.n	7a0e <__aeabi_dadd+0x176>
    7c42:	465a      	mov	r2, fp
    7c44:	431a      	orrs	r2, r3
    7c46:	1e53      	subs	r3, r2, #1
    7c48:	419a      	sbcs	r2, r3
    7c4a:	b2d2      	uxtb	r2, r2
    7c4c:	2300      	movs	r3, #0
    7c4e:	e714      	b.n	7a7a <__aeabi_dadd+0x1e2>
    7c50:	000007ff 	.word	0x000007ff
    7c54:	ff7fffff 	.word	0xff7fffff
    7c58:	800fffff 	.word	0x800fffff
    7c5c:	1c0d      	adds	r5, r1, #0
    7c5e:	4325      	orrs	r5, r4
    7c60:	d058      	beq.n	7d14 <__aeabi_dadd+0x47c>
    7c62:	43ff      	mvns	r7, r7
    7c64:	2f00      	cmp	r7, #0
    7c66:	d151      	bne.n	7d0c <__aeabi_dadd+0x474>
    7c68:	1b04      	subs	r4, r0, r4
    7c6a:	45a3      	cmp	fp, r4
    7c6c:	4192      	sbcs	r2, r2
    7c6e:	1a59      	subs	r1, r3, r1
    7c70:	4252      	negs	r2, r2
    7c72:	1a89      	subs	r1, r1, r2
    7c74:	4655      	mov	r5, sl
    7c76:	4666      	mov	r6, ip
    7c78:	e695      	b.n	79a6 <__aeabi_dadd+0x10e>
    7c7a:	4896      	ldr	r0, [pc, #600]	; (7ed4 <__aeabi_dadd+0x63c>)
    7c7c:	4285      	cmp	r5, r0
    7c7e:	d000      	beq.n	7c82 <__aeabi_dadd+0x3ea>
    7c80:	e6de      	b.n	7a40 <__aeabi_dadd+0x1a8>
    7c82:	e632      	b.n	78ea <__aeabi_dadd+0x52>
    7c84:	2700      	movs	r7, #0
    7c86:	e793      	b.n	7bb0 <__aeabi_dadd+0x318>
    7c88:	2300      	movs	r3, #0
    7c8a:	e7a2      	b.n	7bd2 <__aeabi_dadd+0x33a>
    7c8c:	1c08      	adds	r0, r1, #0
    7c8e:	4320      	orrs	r0, r4
    7c90:	2d00      	cmp	r5, #0
    7c92:	d000      	beq.n	7c96 <__aeabi_dadd+0x3fe>
    7c94:	e0c4      	b.n	7e20 <__aeabi_dadd+0x588>
    7c96:	2800      	cmp	r0, #0
    7c98:	d100      	bne.n	7c9c <__aeabi_dadd+0x404>
    7c9a:	e0f7      	b.n	7e8c <__aeabi_dadd+0x5f4>
    7c9c:	4658      	mov	r0, fp
    7c9e:	4318      	orrs	r0, r3
    7ca0:	d100      	bne.n	7ca4 <__aeabi_dadd+0x40c>
    7ca2:	e622      	b.n	78ea <__aeabi_dadd+0x52>
    7ca4:	4658      	mov	r0, fp
    7ca6:	1902      	adds	r2, r0, r4
    7ca8:	42a2      	cmp	r2, r4
    7caa:	41a4      	sbcs	r4, r4
    7cac:	4264      	negs	r4, r4
    7cae:	1859      	adds	r1, r3, r1
    7cb0:	1909      	adds	r1, r1, r4
    7cb2:	1c14      	adds	r4, r2, #0
    7cb4:	020a      	lsls	r2, r1, #8
    7cb6:	d400      	bmi.n	7cba <__aeabi_dadd+0x422>
    7cb8:	e617      	b.n	78ea <__aeabi_dadd+0x52>
    7cba:	4b87      	ldr	r3, [pc, #540]	; (7ed8 <__aeabi_dadd+0x640>)
    7cbc:	2501      	movs	r5, #1
    7cbe:	4019      	ands	r1, r3
    7cc0:	e613      	b.n	78ea <__aeabi_dadd+0x52>
    7cc2:	1c08      	adds	r0, r1, #0
    7cc4:	4320      	orrs	r0, r4
    7cc6:	2d00      	cmp	r5, #0
    7cc8:	d139      	bne.n	7d3e <__aeabi_dadd+0x4a6>
    7cca:	2800      	cmp	r0, #0
    7ccc:	d171      	bne.n	7db2 <__aeabi_dadd+0x51a>
    7cce:	4659      	mov	r1, fp
    7cd0:	4319      	orrs	r1, r3
    7cd2:	d003      	beq.n	7cdc <__aeabi_dadd+0x444>
    7cd4:	1c19      	adds	r1, r3, #0
    7cd6:	465c      	mov	r4, fp
    7cd8:	4666      	mov	r6, ip
    7cda:	e606      	b.n	78ea <__aeabi_dadd+0x52>
    7cdc:	2700      	movs	r7, #0
    7cde:	2100      	movs	r1, #0
    7ce0:	2400      	movs	r4, #0
    7ce2:	e694      	b.n	7a0e <__aeabi_dadd+0x176>
    7ce4:	4660      	mov	r0, ip
    7ce6:	3820      	subs	r0, #32
    7ce8:	1c1a      	adds	r2, r3, #0
    7cea:	40c2      	lsrs	r2, r0
    7cec:	4660      	mov	r0, ip
    7cee:	4691      	mov	r9, r2
    7cf0:	2820      	cmp	r0, #32
    7cf2:	d100      	bne.n	7cf6 <__aeabi_dadd+0x45e>
    7cf4:	e0ac      	b.n	7e50 <__aeabi_dadd+0x5b8>
    7cf6:	2240      	movs	r2, #64	; 0x40
    7cf8:	1a12      	subs	r2, r2, r0
    7cfa:	4093      	lsls	r3, r2
    7cfc:	465a      	mov	r2, fp
    7cfe:	431a      	orrs	r2, r3
    7d00:	1e53      	subs	r3, r2, #1
    7d02:	419a      	sbcs	r2, r3
    7d04:	464b      	mov	r3, r9
    7d06:	431a      	orrs	r2, r3
    7d08:	2300      	movs	r3, #0
    7d0a:	e6b6      	b.n	7a7a <__aeabi_dadd+0x1e2>
    7d0c:	4d71      	ldr	r5, [pc, #452]	; (7ed4 <__aeabi_dadd+0x63c>)
    7d0e:	45aa      	cmp	sl, r5
    7d10:	d000      	beq.n	7d14 <__aeabi_dadd+0x47c>
    7d12:	e76f      	b.n	7bf4 <__aeabi_dadd+0x35c>
    7d14:	1c19      	adds	r1, r3, #0
    7d16:	465c      	mov	r4, fp
    7d18:	4655      	mov	r5, sl
    7d1a:	4666      	mov	r6, ip
    7d1c:	e5e5      	b.n	78ea <__aeabi_dadd+0x52>
    7d1e:	2d00      	cmp	r5, #0
    7d20:	d122      	bne.n	7d68 <__aeabi_dadd+0x4d0>
    7d22:	1c0d      	adds	r5, r1, #0
    7d24:	4325      	orrs	r5, r4
    7d26:	d077      	beq.n	7e18 <__aeabi_dadd+0x580>
    7d28:	43d5      	mvns	r5, r2
    7d2a:	2d00      	cmp	r5, #0
    7d2c:	d171      	bne.n	7e12 <__aeabi_dadd+0x57a>
    7d2e:	445c      	add	r4, fp
    7d30:	455c      	cmp	r4, fp
    7d32:	4192      	sbcs	r2, r2
    7d34:	1859      	adds	r1, r3, r1
    7d36:	4252      	negs	r2, r2
    7d38:	1889      	adds	r1, r1, r2
    7d3a:	4655      	mov	r5, sl
    7d3c:	e6a4      	b.n	7a88 <__aeabi_dadd+0x1f0>
    7d3e:	2800      	cmp	r0, #0
    7d40:	d14d      	bne.n	7dde <__aeabi_dadd+0x546>
    7d42:	4659      	mov	r1, fp
    7d44:	4319      	orrs	r1, r3
    7d46:	d100      	bne.n	7d4a <__aeabi_dadd+0x4b2>
    7d48:	e094      	b.n	7e74 <__aeabi_dadd+0x5dc>
    7d4a:	1c19      	adds	r1, r3, #0
    7d4c:	465c      	mov	r4, fp
    7d4e:	4666      	mov	r6, ip
    7d50:	4d60      	ldr	r5, [pc, #384]	; (7ed4 <__aeabi_dadd+0x63c>)
    7d52:	e5ca      	b.n	78ea <__aeabi_dadd+0x52>
    7d54:	430c      	orrs	r4, r1
    7d56:	1e61      	subs	r1, r4, #1
    7d58:	418c      	sbcs	r4, r1
    7d5a:	b2e4      	uxtb	r4, r4
    7d5c:	2100      	movs	r1, #0
    7d5e:	e75b      	b.n	7c18 <__aeabi_dadd+0x380>
    7d60:	1c05      	adds	r5, r0, #0
    7d62:	2100      	movs	r1, #0
    7d64:	2400      	movs	r4, #0
    7d66:	e652      	b.n	7a0e <__aeabi_dadd+0x176>
    7d68:	4d5a      	ldr	r5, [pc, #360]	; (7ed4 <__aeabi_dadd+0x63c>)
    7d6a:	45aa      	cmp	sl, r5
    7d6c:	d054      	beq.n	7e18 <__aeabi_dadd+0x580>
    7d6e:	4255      	negs	r5, r2
    7d70:	2280      	movs	r2, #128	; 0x80
    7d72:	0410      	lsls	r0, r2, #16
    7d74:	4301      	orrs	r1, r0
    7d76:	2d38      	cmp	r5, #56	; 0x38
    7d78:	dd00      	ble.n	7d7c <__aeabi_dadd+0x4e4>
    7d7a:	e081      	b.n	7e80 <__aeabi_dadd+0x5e8>
    7d7c:	2d1f      	cmp	r5, #31
    7d7e:	dd00      	ble.n	7d82 <__aeabi_dadd+0x4ea>
    7d80:	e092      	b.n	7ea8 <__aeabi_dadd+0x610>
    7d82:	2220      	movs	r2, #32
    7d84:	1b50      	subs	r0, r2, r5
    7d86:	1c0a      	adds	r2, r1, #0
    7d88:	4684      	mov	ip, r0
    7d8a:	4082      	lsls	r2, r0
    7d8c:	1c20      	adds	r0, r4, #0
    7d8e:	40e8      	lsrs	r0, r5
    7d90:	4302      	orrs	r2, r0
    7d92:	4690      	mov	r8, r2
    7d94:	4662      	mov	r2, ip
    7d96:	4094      	lsls	r4, r2
    7d98:	1e60      	subs	r0, r4, #1
    7d9a:	4184      	sbcs	r4, r0
    7d9c:	4642      	mov	r2, r8
    7d9e:	4314      	orrs	r4, r2
    7da0:	40e9      	lsrs	r1, r5
    7da2:	445c      	add	r4, fp
    7da4:	455c      	cmp	r4, fp
    7da6:	4192      	sbcs	r2, r2
    7da8:	18cb      	adds	r3, r1, r3
    7daa:	4252      	negs	r2, r2
    7dac:	1899      	adds	r1, r3, r2
    7dae:	4655      	mov	r5, sl
    7db0:	e66a      	b.n	7a88 <__aeabi_dadd+0x1f0>
    7db2:	4658      	mov	r0, fp
    7db4:	4318      	orrs	r0, r3
    7db6:	d100      	bne.n	7dba <__aeabi_dadd+0x522>
    7db8:	e597      	b.n	78ea <__aeabi_dadd+0x52>
    7dba:	4658      	mov	r0, fp
    7dbc:	1a27      	subs	r7, r4, r0
    7dbe:	42bc      	cmp	r4, r7
    7dc0:	4192      	sbcs	r2, r2
    7dc2:	1ac8      	subs	r0, r1, r3
    7dc4:	4252      	negs	r2, r2
    7dc6:	1a80      	subs	r0, r0, r2
    7dc8:	0202      	lsls	r2, r0, #8
    7dca:	d566      	bpl.n	7e9a <__aeabi_dadd+0x602>
    7dcc:	4658      	mov	r0, fp
    7dce:	1b04      	subs	r4, r0, r4
    7dd0:	45a3      	cmp	fp, r4
    7dd2:	4192      	sbcs	r2, r2
    7dd4:	1a59      	subs	r1, r3, r1
    7dd6:	4252      	negs	r2, r2
    7dd8:	1a89      	subs	r1, r1, r2
    7dda:	4666      	mov	r6, ip
    7ddc:	e585      	b.n	78ea <__aeabi_dadd+0x52>
    7dde:	4658      	mov	r0, fp
    7de0:	4318      	orrs	r0, r3
    7de2:	d033      	beq.n	7e4c <__aeabi_dadd+0x5b4>
    7de4:	0748      	lsls	r0, r1, #29
    7de6:	08e4      	lsrs	r4, r4, #3
    7de8:	4304      	orrs	r4, r0
    7dea:	2080      	movs	r0, #128	; 0x80
    7dec:	08c9      	lsrs	r1, r1, #3
    7dee:	0300      	lsls	r0, r0, #12
    7df0:	4201      	tst	r1, r0
    7df2:	d008      	beq.n	7e06 <__aeabi_dadd+0x56e>
    7df4:	08dd      	lsrs	r5, r3, #3
    7df6:	4205      	tst	r5, r0
    7df8:	d105      	bne.n	7e06 <__aeabi_dadd+0x56e>
    7dfa:	4659      	mov	r1, fp
    7dfc:	08ca      	lsrs	r2, r1, #3
    7dfe:	075c      	lsls	r4, r3, #29
    7e00:	4314      	orrs	r4, r2
    7e02:	1c29      	adds	r1, r5, #0
    7e04:	4666      	mov	r6, ip
    7e06:	0f63      	lsrs	r3, r4, #29
    7e08:	00c9      	lsls	r1, r1, #3
    7e0a:	4319      	orrs	r1, r3
    7e0c:	00e4      	lsls	r4, r4, #3
    7e0e:	4d31      	ldr	r5, [pc, #196]	; (7ed4 <__aeabi_dadd+0x63c>)
    7e10:	e56b      	b.n	78ea <__aeabi_dadd+0x52>
    7e12:	4a30      	ldr	r2, [pc, #192]	; (7ed4 <__aeabi_dadd+0x63c>)
    7e14:	4592      	cmp	sl, r2
    7e16:	d1ae      	bne.n	7d76 <__aeabi_dadd+0x4de>
    7e18:	1c19      	adds	r1, r3, #0
    7e1a:	465c      	mov	r4, fp
    7e1c:	4655      	mov	r5, sl
    7e1e:	e564      	b.n	78ea <__aeabi_dadd+0x52>
    7e20:	2800      	cmp	r0, #0
    7e22:	d036      	beq.n	7e92 <__aeabi_dadd+0x5fa>
    7e24:	4658      	mov	r0, fp
    7e26:	4318      	orrs	r0, r3
    7e28:	d010      	beq.n	7e4c <__aeabi_dadd+0x5b4>
    7e2a:	2580      	movs	r5, #128	; 0x80
    7e2c:	0748      	lsls	r0, r1, #29
    7e2e:	08e4      	lsrs	r4, r4, #3
    7e30:	08c9      	lsrs	r1, r1, #3
    7e32:	032d      	lsls	r5, r5, #12
    7e34:	4304      	orrs	r4, r0
    7e36:	4229      	tst	r1, r5
    7e38:	d0e5      	beq.n	7e06 <__aeabi_dadd+0x56e>
    7e3a:	08d8      	lsrs	r0, r3, #3
    7e3c:	4228      	tst	r0, r5
    7e3e:	d1e2      	bne.n	7e06 <__aeabi_dadd+0x56e>
    7e40:	465d      	mov	r5, fp
    7e42:	08ea      	lsrs	r2, r5, #3
    7e44:	075c      	lsls	r4, r3, #29
    7e46:	4314      	orrs	r4, r2
    7e48:	1c01      	adds	r1, r0, #0
    7e4a:	e7dc      	b.n	7e06 <__aeabi_dadd+0x56e>
    7e4c:	4d21      	ldr	r5, [pc, #132]	; (7ed4 <__aeabi_dadd+0x63c>)
    7e4e:	e54c      	b.n	78ea <__aeabi_dadd+0x52>
    7e50:	2300      	movs	r3, #0
    7e52:	e753      	b.n	7cfc <__aeabi_dadd+0x464>
    7e54:	1c3d      	adds	r5, r7, #0
    7e56:	3d20      	subs	r5, #32
    7e58:	1c0a      	adds	r2, r1, #0
    7e5a:	40ea      	lsrs	r2, r5
    7e5c:	1c15      	adds	r5, r2, #0
    7e5e:	2f20      	cmp	r7, #32
    7e60:	d034      	beq.n	7ecc <__aeabi_dadd+0x634>
    7e62:	2640      	movs	r6, #64	; 0x40
    7e64:	1bf7      	subs	r7, r6, r7
    7e66:	40b9      	lsls	r1, r7
    7e68:	430c      	orrs	r4, r1
    7e6a:	1e61      	subs	r1, r4, #1
    7e6c:	418c      	sbcs	r4, r1
    7e6e:	432c      	orrs	r4, r5
    7e70:	2100      	movs	r1, #0
    7e72:	e6d1      	b.n	7c18 <__aeabi_dadd+0x380>
    7e74:	2180      	movs	r1, #128	; 0x80
    7e76:	2700      	movs	r7, #0
    7e78:	03c9      	lsls	r1, r1, #15
    7e7a:	4d16      	ldr	r5, [pc, #88]	; (7ed4 <__aeabi_dadd+0x63c>)
    7e7c:	2400      	movs	r4, #0
    7e7e:	e5c6      	b.n	7a0e <__aeabi_dadd+0x176>
    7e80:	430c      	orrs	r4, r1
    7e82:	1e61      	subs	r1, r4, #1
    7e84:	418c      	sbcs	r4, r1
    7e86:	b2e4      	uxtb	r4, r4
    7e88:	2100      	movs	r1, #0
    7e8a:	e78a      	b.n	7da2 <__aeabi_dadd+0x50a>
    7e8c:	1c19      	adds	r1, r3, #0
    7e8e:	465c      	mov	r4, fp
    7e90:	e52b      	b.n	78ea <__aeabi_dadd+0x52>
    7e92:	1c19      	adds	r1, r3, #0
    7e94:	465c      	mov	r4, fp
    7e96:	4d0f      	ldr	r5, [pc, #60]	; (7ed4 <__aeabi_dadd+0x63c>)
    7e98:	e527      	b.n	78ea <__aeabi_dadd+0x52>
    7e9a:	1c03      	adds	r3, r0, #0
    7e9c:	433b      	orrs	r3, r7
    7e9e:	d100      	bne.n	7ea2 <__aeabi_dadd+0x60a>
    7ea0:	e71c      	b.n	7cdc <__aeabi_dadd+0x444>
    7ea2:	1c01      	adds	r1, r0, #0
    7ea4:	1c3c      	adds	r4, r7, #0
    7ea6:	e520      	b.n	78ea <__aeabi_dadd+0x52>
    7ea8:	2020      	movs	r0, #32
    7eaa:	4240      	negs	r0, r0
    7eac:	1940      	adds	r0, r0, r5
    7eae:	1c0a      	adds	r2, r1, #0
    7eb0:	40c2      	lsrs	r2, r0
    7eb2:	4690      	mov	r8, r2
    7eb4:	2d20      	cmp	r5, #32
    7eb6:	d00b      	beq.n	7ed0 <__aeabi_dadd+0x638>
    7eb8:	2040      	movs	r0, #64	; 0x40
    7eba:	1b45      	subs	r5, r0, r5
    7ebc:	40a9      	lsls	r1, r5
    7ebe:	430c      	orrs	r4, r1
    7ec0:	1e61      	subs	r1, r4, #1
    7ec2:	418c      	sbcs	r4, r1
    7ec4:	4645      	mov	r5, r8
    7ec6:	432c      	orrs	r4, r5
    7ec8:	2100      	movs	r1, #0
    7eca:	e76a      	b.n	7da2 <__aeabi_dadd+0x50a>
    7ecc:	2100      	movs	r1, #0
    7ece:	e7cb      	b.n	7e68 <__aeabi_dadd+0x5d0>
    7ed0:	2100      	movs	r1, #0
    7ed2:	e7f4      	b.n	7ebe <__aeabi_dadd+0x626>
    7ed4:	000007ff 	.word	0x000007ff
    7ed8:	ff7fffff 	.word	0xff7fffff

00007edc <__aeabi_ddiv>:
    7edc:	b5f0      	push	{r4, r5, r6, r7, lr}
    7ede:	4656      	mov	r6, sl
    7ee0:	4644      	mov	r4, r8
    7ee2:	465f      	mov	r7, fp
    7ee4:	464d      	mov	r5, r9
    7ee6:	b4f0      	push	{r4, r5, r6, r7}
    7ee8:	1c1f      	adds	r7, r3, #0
    7eea:	030b      	lsls	r3, r1, #12
    7eec:	0b1b      	lsrs	r3, r3, #12
    7eee:	4698      	mov	r8, r3
    7ef0:	004b      	lsls	r3, r1, #1
    7ef2:	b087      	sub	sp, #28
    7ef4:	1c04      	adds	r4, r0, #0
    7ef6:	4681      	mov	r9, r0
    7ef8:	0d5b      	lsrs	r3, r3, #21
    7efa:	0fc8      	lsrs	r0, r1, #31
    7efc:	1c16      	adds	r6, r2, #0
    7efe:	469a      	mov	sl, r3
    7f00:	9000      	str	r0, [sp, #0]
    7f02:	2b00      	cmp	r3, #0
    7f04:	d051      	beq.n	7faa <__aeabi_ddiv+0xce>
    7f06:	4b6a      	ldr	r3, [pc, #424]	; (80b0 <__aeabi_ddiv+0x1d4>)
    7f08:	459a      	cmp	sl, r3
    7f0a:	d031      	beq.n	7f70 <__aeabi_ddiv+0x94>
    7f0c:	2280      	movs	r2, #128	; 0x80
    7f0e:	4641      	mov	r1, r8
    7f10:	0352      	lsls	r2, r2, #13
    7f12:	430a      	orrs	r2, r1
    7f14:	0f63      	lsrs	r3, r4, #29
    7f16:	00d2      	lsls	r2, r2, #3
    7f18:	431a      	orrs	r2, r3
    7f1a:	4b66      	ldr	r3, [pc, #408]	; (80b4 <__aeabi_ddiv+0x1d8>)
    7f1c:	4690      	mov	r8, r2
    7f1e:	2500      	movs	r5, #0
    7f20:	00e2      	lsls	r2, r4, #3
    7f22:	4691      	mov	r9, r2
    7f24:	449a      	add	sl, r3
    7f26:	2400      	movs	r4, #0
    7f28:	9502      	str	r5, [sp, #8]
    7f2a:	033b      	lsls	r3, r7, #12
    7f2c:	0b1b      	lsrs	r3, r3, #12
    7f2e:	469b      	mov	fp, r3
    7f30:	0ffd      	lsrs	r5, r7, #31
    7f32:	007b      	lsls	r3, r7, #1
    7f34:	1c31      	adds	r1, r6, #0
    7f36:	0d5b      	lsrs	r3, r3, #21
    7f38:	9501      	str	r5, [sp, #4]
    7f3a:	d060      	beq.n	7ffe <__aeabi_ddiv+0x122>
    7f3c:	4a5c      	ldr	r2, [pc, #368]	; (80b0 <__aeabi_ddiv+0x1d4>)
    7f3e:	4293      	cmp	r3, r2
    7f40:	d054      	beq.n	7fec <__aeabi_ddiv+0x110>
    7f42:	2180      	movs	r1, #128	; 0x80
    7f44:	4658      	mov	r0, fp
    7f46:	0349      	lsls	r1, r1, #13
    7f48:	4301      	orrs	r1, r0
    7f4a:	0f72      	lsrs	r2, r6, #29
    7f4c:	00c9      	lsls	r1, r1, #3
    7f4e:	4311      	orrs	r1, r2
    7f50:	4a58      	ldr	r2, [pc, #352]	; (80b4 <__aeabi_ddiv+0x1d8>)
    7f52:	468b      	mov	fp, r1
    7f54:	189b      	adds	r3, r3, r2
    7f56:	00f1      	lsls	r1, r6, #3
    7f58:	2000      	movs	r0, #0
    7f5a:	9a00      	ldr	r2, [sp, #0]
    7f5c:	4304      	orrs	r4, r0
    7f5e:	406a      	eors	r2, r5
    7f60:	9203      	str	r2, [sp, #12]
    7f62:	2c0f      	cmp	r4, #15
    7f64:	d900      	bls.n	7f68 <__aeabi_ddiv+0x8c>
    7f66:	e0ad      	b.n	80c4 <__aeabi_ddiv+0x1e8>
    7f68:	4e53      	ldr	r6, [pc, #332]	; (80b8 <__aeabi_ddiv+0x1dc>)
    7f6a:	00a4      	lsls	r4, r4, #2
    7f6c:	5934      	ldr	r4, [r6, r4]
    7f6e:	46a7      	mov	pc, r4
    7f70:	4640      	mov	r0, r8
    7f72:	4304      	orrs	r4, r0
    7f74:	d16e      	bne.n	8054 <__aeabi_ddiv+0x178>
    7f76:	2100      	movs	r1, #0
    7f78:	2502      	movs	r5, #2
    7f7a:	2408      	movs	r4, #8
    7f7c:	4688      	mov	r8, r1
    7f7e:	4689      	mov	r9, r1
    7f80:	9502      	str	r5, [sp, #8]
    7f82:	e7d2      	b.n	7f2a <__aeabi_ddiv+0x4e>
    7f84:	9c00      	ldr	r4, [sp, #0]
    7f86:	9802      	ldr	r0, [sp, #8]
    7f88:	46c3      	mov	fp, r8
    7f8a:	4649      	mov	r1, r9
    7f8c:	9401      	str	r4, [sp, #4]
    7f8e:	2802      	cmp	r0, #2
    7f90:	d064      	beq.n	805c <__aeabi_ddiv+0x180>
    7f92:	2803      	cmp	r0, #3
    7f94:	d100      	bne.n	7f98 <__aeabi_ddiv+0xbc>
    7f96:	e2ab      	b.n	84f0 <__aeabi_ddiv+0x614>
    7f98:	2801      	cmp	r0, #1
    7f9a:	d000      	beq.n	7f9e <__aeabi_ddiv+0xc2>
    7f9c:	e238      	b.n	8410 <__aeabi_ddiv+0x534>
    7f9e:	9a01      	ldr	r2, [sp, #4]
    7fa0:	2400      	movs	r4, #0
    7fa2:	4002      	ands	r2, r0
    7fa4:	2500      	movs	r5, #0
    7fa6:	46a1      	mov	r9, r4
    7fa8:	e060      	b.n	806c <__aeabi_ddiv+0x190>
    7faa:	4643      	mov	r3, r8
    7fac:	4323      	orrs	r3, r4
    7fae:	d04a      	beq.n	8046 <__aeabi_ddiv+0x16a>
    7fb0:	4640      	mov	r0, r8
    7fb2:	2800      	cmp	r0, #0
    7fb4:	d100      	bne.n	7fb8 <__aeabi_ddiv+0xdc>
    7fb6:	e1c0      	b.n	833a <__aeabi_ddiv+0x45e>
    7fb8:	f001 fb42 	bl	9640 <__clzsi2>
    7fbc:	1e03      	subs	r3, r0, #0
    7fbe:	2b27      	cmp	r3, #39	; 0x27
    7fc0:	dd00      	ble.n	7fc4 <__aeabi_ddiv+0xe8>
    7fc2:	e1b3      	b.n	832c <__aeabi_ddiv+0x450>
    7fc4:	2128      	movs	r1, #40	; 0x28
    7fc6:	1a0d      	subs	r5, r1, r0
    7fc8:	1c21      	adds	r1, r4, #0
    7fca:	3b08      	subs	r3, #8
    7fcc:	4642      	mov	r2, r8
    7fce:	40e9      	lsrs	r1, r5
    7fd0:	409a      	lsls	r2, r3
    7fd2:	1c0d      	adds	r5, r1, #0
    7fd4:	4315      	orrs	r5, r2
    7fd6:	1c22      	adds	r2, r4, #0
    7fd8:	409a      	lsls	r2, r3
    7fda:	46a8      	mov	r8, r5
    7fdc:	4691      	mov	r9, r2
    7fde:	4b37      	ldr	r3, [pc, #220]	; (80bc <__aeabi_ddiv+0x1e0>)
    7fe0:	2500      	movs	r5, #0
    7fe2:	1a1b      	subs	r3, r3, r0
    7fe4:	469a      	mov	sl, r3
    7fe6:	2400      	movs	r4, #0
    7fe8:	9502      	str	r5, [sp, #8]
    7fea:	e79e      	b.n	7f2a <__aeabi_ddiv+0x4e>
    7fec:	465a      	mov	r2, fp
    7fee:	4316      	orrs	r6, r2
    7ff0:	2003      	movs	r0, #3
    7ff2:	2e00      	cmp	r6, #0
    7ff4:	d1b1      	bne.n	7f5a <__aeabi_ddiv+0x7e>
    7ff6:	46b3      	mov	fp, r6
    7ff8:	2100      	movs	r1, #0
    7ffa:	2002      	movs	r0, #2
    7ffc:	e7ad      	b.n	7f5a <__aeabi_ddiv+0x7e>
    7ffe:	465a      	mov	r2, fp
    8000:	4332      	orrs	r2, r6
    8002:	d01b      	beq.n	803c <__aeabi_ddiv+0x160>
    8004:	465b      	mov	r3, fp
    8006:	2b00      	cmp	r3, #0
    8008:	d100      	bne.n	800c <__aeabi_ddiv+0x130>
    800a:	e18a      	b.n	8322 <__aeabi_ddiv+0x446>
    800c:	4658      	mov	r0, fp
    800e:	f001 fb17 	bl	9640 <__clzsi2>
    8012:	2827      	cmp	r0, #39	; 0x27
    8014:	dd00      	ble.n	8018 <__aeabi_ddiv+0x13c>
    8016:	e17d      	b.n	8314 <__aeabi_ddiv+0x438>
    8018:	2228      	movs	r2, #40	; 0x28
    801a:	1a17      	subs	r7, r2, r0
    801c:	1c01      	adds	r1, r0, #0
    801e:	1c32      	adds	r2, r6, #0
    8020:	3908      	subs	r1, #8
    8022:	465b      	mov	r3, fp
    8024:	40fa      	lsrs	r2, r7
    8026:	408b      	lsls	r3, r1
    8028:	1c17      	adds	r7, r2, #0
    802a:	431f      	orrs	r7, r3
    802c:	1c33      	adds	r3, r6, #0
    802e:	408b      	lsls	r3, r1
    8030:	46bb      	mov	fp, r7
    8032:	1c19      	adds	r1, r3, #0
    8034:	4b21      	ldr	r3, [pc, #132]	; (80bc <__aeabi_ddiv+0x1e0>)
    8036:	1a1b      	subs	r3, r3, r0
    8038:	2000      	movs	r0, #0
    803a:	e78e      	b.n	7f5a <__aeabi_ddiv+0x7e>
    803c:	2700      	movs	r7, #0
    803e:	46bb      	mov	fp, r7
    8040:	2100      	movs	r1, #0
    8042:	2001      	movs	r0, #1
    8044:	e789      	b.n	7f5a <__aeabi_ddiv+0x7e>
    8046:	2000      	movs	r0, #0
    8048:	2501      	movs	r5, #1
    804a:	2404      	movs	r4, #4
    804c:	4680      	mov	r8, r0
    804e:	4681      	mov	r9, r0
    8050:	9502      	str	r5, [sp, #8]
    8052:	e76a      	b.n	7f2a <__aeabi_ddiv+0x4e>
    8054:	2503      	movs	r5, #3
    8056:	240c      	movs	r4, #12
    8058:	9502      	str	r5, [sp, #8]
    805a:	e766      	b.n	7f2a <__aeabi_ddiv+0x4e>
    805c:	9c01      	ldr	r4, [sp, #4]
    805e:	9403      	str	r4, [sp, #12]
    8060:	9d03      	ldr	r5, [sp, #12]
    8062:	2201      	movs	r2, #1
    8064:	402a      	ands	r2, r5
    8066:	2400      	movs	r4, #0
    8068:	4d11      	ldr	r5, [pc, #68]	; (80b0 <__aeabi_ddiv+0x1d4>)
    806a:	46a1      	mov	r9, r4
    806c:	2000      	movs	r0, #0
    806e:	2100      	movs	r1, #0
    8070:	0324      	lsls	r4, r4, #12
    8072:	0b26      	lsrs	r6, r4, #12
    8074:	0d0c      	lsrs	r4, r1, #20
    8076:	0524      	lsls	r4, r4, #20
    8078:	4b11      	ldr	r3, [pc, #68]	; (80c0 <__aeabi_ddiv+0x1e4>)
    807a:	4334      	orrs	r4, r6
    807c:	052d      	lsls	r5, r5, #20
    807e:	4023      	ands	r3, r4
    8080:	432b      	orrs	r3, r5
    8082:	005b      	lsls	r3, r3, #1
    8084:	085b      	lsrs	r3, r3, #1
    8086:	07d2      	lsls	r2, r2, #31
    8088:	1c19      	adds	r1, r3, #0
    808a:	4648      	mov	r0, r9
    808c:	4311      	orrs	r1, r2
    808e:	b007      	add	sp, #28
    8090:	bc3c      	pop	{r2, r3, r4, r5}
    8092:	4690      	mov	r8, r2
    8094:	4699      	mov	r9, r3
    8096:	46a2      	mov	sl, r4
    8098:	46ab      	mov	fp, r5
    809a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    809c:	2200      	movs	r2, #0
    809e:	2480      	movs	r4, #128	; 0x80
    80a0:	0324      	lsls	r4, r4, #12
    80a2:	4691      	mov	r9, r2
    80a4:	4d02      	ldr	r5, [pc, #8]	; (80b0 <__aeabi_ddiv+0x1d4>)
    80a6:	e7e1      	b.n	806c <__aeabi_ddiv+0x190>
    80a8:	2400      	movs	r4, #0
    80aa:	2500      	movs	r5, #0
    80ac:	46a1      	mov	r9, r4
    80ae:	e7dd      	b.n	806c <__aeabi_ddiv+0x190>
    80b0:	000007ff 	.word	0x000007ff
    80b4:	fffffc01 	.word	0xfffffc01
    80b8:	00009d84 	.word	0x00009d84
    80bc:	fffffc0d 	.word	0xfffffc0d
    80c0:	800fffff 	.word	0x800fffff
    80c4:	4655      	mov	r5, sl
    80c6:	1aed      	subs	r5, r5, r3
    80c8:	9504      	str	r5, [sp, #16]
    80ca:	45d8      	cmp	r8, fp
    80cc:	d900      	bls.n	80d0 <__aeabi_ddiv+0x1f4>
    80ce:	e153      	b.n	8378 <__aeabi_ddiv+0x49c>
    80d0:	d100      	bne.n	80d4 <__aeabi_ddiv+0x1f8>
    80d2:	e14e      	b.n	8372 <__aeabi_ddiv+0x496>
    80d4:	9c04      	ldr	r4, [sp, #16]
    80d6:	2500      	movs	r5, #0
    80d8:	3c01      	subs	r4, #1
    80da:	464e      	mov	r6, r9
    80dc:	9404      	str	r4, [sp, #16]
    80de:	4647      	mov	r7, r8
    80e0:	46a9      	mov	r9, r5
    80e2:	4658      	mov	r0, fp
    80e4:	0203      	lsls	r3, r0, #8
    80e6:	0e0c      	lsrs	r4, r1, #24
    80e8:	431c      	orrs	r4, r3
    80ea:	0209      	lsls	r1, r1, #8
    80ec:	0c25      	lsrs	r5, r4, #16
    80ee:	0423      	lsls	r3, r4, #16
    80f0:	0c1b      	lsrs	r3, r3, #16
    80f2:	9100      	str	r1, [sp, #0]
    80f4:	1c38      	adds	r0, r7, #0
    80f6:	1c29      	adds	r1, r5, #0
    80f8:	9301      	str	r3, [sp, #4]
    80fa:	f7ff fa9d 	bl	7638 <__aeabi_uidiv>
    80fe:	9901      	ldr	r1, [sp, #4]
    8100:	4683      	mov	fp, r0
    8102:	4341      	muls	r1, r0
    8104:	1c38      	adds	r0, r7, #0
    8106:	468a      	mov	sl, r1
    8108:	1c29      	adds	r1, r5, #0
    810a:	f7ff fad9 	bl	76c0 <__aeabi_uidivmod>
    810e:	0c33      	lsrs	r3, r6, #16
    8110:	0409      	lsls	r1, r1, #16
    8112:	4319      	orrs	r1, r3
    8114:	458a      	cmp	sl, r1
    8116:	d90c      	bls.n	8132 <__aeabi_ddiv+0x256>
    8118:	465b      	mov	r3, fp
    811a:	1909      	adds	r1, r1, r4
    811c:	3b01      	subs	r3, #1
    811e:	428c      	cmp	r4, r1
    8120:	d900      	bls.n	8124 <__aeabi_ddiv+0x248>
    8122:	e147      	b.n	83b4 <__aeabi_ddiv+0x4d8>
    8124:	458a      	cmp	sl, r1
    8126:	d800      	bhi.n	812a <__aeabi_ddiv+0x24e>
    8128:	e144      	b.n	83b4 <__aeabi_ddiv+0x4d8>
    812a:	2202      	movs	r2, #2
    812c:	4252      	negs	r2, r2
    812e:	4493      	add	fp, r2
    8130:	1909      	adds	r1, r1, r4
    8132:	4653      	mov	r3, sl
    8134:	1acb      	subs	r3, r1, r3
    8136:	1c18      	adds	r0, r3, #0
    8138:	1c29      	adds	r1, r5, #0
    813a:	4698      	mov	r8, r3
    813c:	f7ff fa7c 	bl	7638 <__aeabi_uidiv>
    8140:	1c07      	adds	r7, r0, #0
    8142:	9801      	ldr	r0, [sp, #4]
    8144:	1c29      	adds	r1, r5, #0
    8146:	4378      	muls	r0, r7
    8148:	4682      	mov	sl, r0
    814a:	4640      	mov	r0, r8
    814c:	f7ff fab8 	bl	76c0 <__aeabi_uidivmod>
    8150:	0436      	lsls	r6, r6, #16
    8152:	040b      	lsls	r3, r1, #16
    8154:	0c36      	lsrs	r6, r6, #16
    8156:	4333      	orrs	r3, r6
    8158:	459a      	cmp	sl, r3
    815a:	d909      	bls.n	8170 <__aeabi_ddiv+0x294>
    815c:	191b      	adds	r3, r3, r4
    815e:	1e7a      	subs	r2, r7, #1
    8160:	429c      	cmp	r4, r3
    8162:	d900      	bls.n	8166 <__aeabi_ddiv+0x28a>
    8164:	e124      	b.n	83b0 <__aeabi_ddiv+0x4d4>
    8166:	459a      	cmp	sl, r3
    8168:	d800      	bhi.n	816c <__aeabi_ddiv+0x290>
    816a:	e121      	b.n	83b0 <__aeabi_ddiv+0x4d4>
    816c:	3f02      	subs	r7, #2
    816e:	191b      	adds	r3, r3, r4
    8170:	465e      	mov	r6, fp
    8172:	0432      	lsls	r2, r6, #16
    8174:	4317      	orrs	r7, r2
    8176:	0c38      	lsrs	r0, r7, #16
    8178:	46bb      	mov	fp, r7
    817a:	9e00      	ldr	r6, [sp, #0]
    817c:	9f00      	ldr	r7, [sp, #0]
    817e:	4651      	mov	r1, sl
    8180:	0c3f      	lsrs	r7, r7, #16
    8182:	0432      	lsls	r2, r6, #16
    8184:	1a5b      	subs	r3, r3, r1
    8186:	4659      	mov	r1, fp
    8188:	46ba      	mov	sl, r7
    818a:	0c12      	lsrs	r2, r2, #16
    818c:	040f      	lsls	r7, r1, #16
    818e:	0c3f      	lsrs	r7, r7, #16
    8190:	4690      	mov	r8, r2
    8192:	4651      	mov	r1, sl
    8194:	437a      	muls	r2, r7
    8196:	434f      	muls	r7, r1
    8198:	4641      	mov	r1, r8
    819a:	4341      	muls	r1, r0
    819c:	4656      	mov	r6, sl
    819e:	4370      	muls	r0, r6
    81a0:	19cf      	adds	r7, r1, r7
    81a2:	0c16      	lsrs	r6, r2, #16
    81a4:	19be      	adds	r6, r7, r6
    81a6:	42b1      	cmp	r1, r6
    81a8:	d902      	bls.n	81b0 <__aeabi_ddiv+0x2d4>
    81aa:	2780      	movs	r7, #128	; 0x80
    81ac:	027f      	lsls	r7, r7, #9
    81ae:	19c0      	adds	r0, r0, r7
    81b0:	0c31      	lsrs	r1, r6, #16
    81b2:	0412      	lsls	r2, r2, #16
    81b4:	0436      	lsls	r6, r6, #16
    81b6:	0c12      	lsrs	r2, r2, #16
    81b8:	1840      	adds	r0, r0, r1
    81ba:	18b6      	adds	r6, r6, r2
    81bc:	4283      	cmp	r3, r0
    81be:	d200      	bcs.n	81c2 <__aeabi_ddiv+0x2e6>
    81c0:	e0c4      	b.n	834c <__aeabi_ddiv+0x470>
    81c2:	d100      	bne.n	81c6 <__aeabi_ddiv+0x2ea>
    81c4:	e0be      	b.n	8344 <__aeabi_ddiv+0x468>
    81c6:	1a19      	subs	r1, r3, r0
    81c8:	4648      	mov	r0, r9
    81ca:	1b86      	subs	r6, r0, r6
    81cc:	45b1      	cmp	r9, r6
    81ce:	41bf      	sbcs	r7, r7
    81d0:	427f      	negs	r7, r7
    81d2:	1bcf      	subs	r7, r1, r7
    81d4:	42a7      	cmp	r7, r4
    81d6:	d100      	bne.n	81da <__aeabi_ddiv+0x2fe>
    81d8:	e113      	b.n	8402 <__aeabi_ddiv+0x526>
    81da:	1c29      	adds	r1, r5, #0
    81dc:	1c38      	adds	r0, r7, #0
    81de:	f7ff fa2b 	bl	7638 <__aeabi_uidiv>
    81e2:	9901      	ldr	r1, [sp, #4]
    81e4:	9002      	str	r0, [sp, #8]
    81e6:	4341      	muls	r1, r0
    81e8:	1c38      	adds	r0, r7, #0
    81ea:	4689      	mov	r9, r1
    81ec:	1c29      	adds	r1, r5, #0
    81ee:	f7ff fa67 	bl	76c0 <__aeabi_uidivmod>
    81f2:	0c33      	lsrs	r3, r6, #16
    81f4:	0409      	lsls	r1, r1, #16
    81f6:	4319      	orrs	r1, r3
    81f8:	4589      	cmp	r9, r1
    81fa:	d90c      	bls.n	8216 <__aeabi_ddiv+0x33a>
    81fc:	9b02      	ldr	r3, [sp, #8]
    81fe:	1909      	adds	r1, r1, r4
    8200:	3b01      	subs	r3, #1
    8202:	428c      	cmp	r4, r1
    8204:	d900      	bls.n	8208 <__aeabi_ddiv+0x32c>
    8206:	e0ff      	b.n	8408 <__aeabi_ddiv+0x52c>
    8208:	4589      	cmp	r9, r1
    820a:	d800      	bhi.n	820e <__aeabi_ddiv+0x332>
    820c:	e0fc      	b.n	8408 <__aeabi_ddiv+0x52c>
    820e:	9f02      	ldr	r7, [sp, #8]
    8210:	1909      	adds	r1, r1, r4
    8212:	3f02      	subs	r7, #2
    8214:	9702      	str	r7, [sp, #8]
    8216:	464f      	mov	r7, r9
    8218:	1bcf      	subs	r7, r1, r7
    821a:	1c38      	adds	r0, r7, #0
    821c:	1c29      	adds	r1, r5, #0
    821e:	9705      	str	r7, [sp, #20]
    8220:	f7ff fa0a 	bl	7638 <__aeabi_uidiv>
    8224:	1c07      	adds	r7, r0, #0
    8226:	9801      	ldr	r0, [sp, #4]
    8228:	1c29      	adds	r1, r5, #0
    822a:	4378      	muls	r0, r7
    822c:	4681      	mov	r9, r0
    822e:	9805      	ldr	r0, [sp, #20]
    8230:	f7ff fa46 	bl	76c0 <__aeabi_uidivmod>
    8234:	0436      	lsls	r6, r6, #16
    8236:	0409      	lsls	r1, r1, #16
    8238:	0c36      	lsrs	r6, r6, #16
    823a:	430e      	orrs	r6, r1
    823c:	45b1      	cmp	r9, r6
    823e:	d909      	bls.n	8254 <__aeabi_ddiv+0x378>
    8240:	1936      	adds	r6, r6, r4
    8242:	1e7b      	subs	r3, r7, #1
    8244:	42b4      	cmp	r4, r6
    8246:	d900      	bls.n	824a <__aeabi_ddiv+0x36e>
    8248:	e0e0      	b.n	840c <__aeabi_ddiv+0x530>
    824a:	45b1      	cmp	r9, r6
    824c:	d800      	bhi.n	8250 <__aeabi_ddiv+0x374>
    824e:	e0dd      	b.n	840c <__aeabi_ddiv+0x530>
    8250:	3f02      	subs	r7, #2
    8252:	1936      	adds	r6, r6, r4
    8254:	9d02      	ldr	r5, [sp, #8]
    8256:	4649      	mov	r1, r9
    8258:	1a76      	subs	r6, r6, r1
    825a:	0429      	lsls	r1, r5, #16
    825c:	4339      	orrs	r1, r7
    825e:	040b      	lsls	r3, r1, #16
    8260:	4657      	mov	r7, sl
    8262:	0c0a      	lsrs	r2, r1, #16
    8264:	0c1b      	lsrs	r3, r3, #16
    8266:	4640      	mov	r0, r8
    8268:	4645      	mov	r5, r8
    826a:	4358      	muls	r0, r3
    826c:	4355      	muls	r5, r2
    826e:	437b      	muls	r3, r7
    8270:	437a      	muls	r2, r7
    8272:	18eb      	adds	r3, r5, r3
    8274:	0c07      	lsrs	r7, r0, #16
    8276:	19db      	adds	r3, r3, r7
    8278:	429d      	cmp	r5, r3
    827a:	d902      	bls.n	8282 <__aeabi_ddiv+0x3a6>
    827c:	2580      	movs	r5, #128	; 0x80
    827e:	026d      	lsls	r5, r5, #9
    8280:	1952      	adds	r2, r2, r5
    8282:	0c1d      	lsrs	r5, r3, #16
    8284:	0400      	lsls	r0, r0, #16
    8286:	041b      	lsls	r3, r3, #16
    8288:	0c00      	lsrs	r0, r0, #16
    828a:	1952      	adds	r2, r2, r5
    828c:	181b      	adds	r3, r3, r0
    828e:	4296      	cmp	r6, r2
    8290:	d335      	bcc.n	82fe <__aeabi_ddiv+0x422>
    8292:	d100      	bne.n	8296 <__aeabi_ddiv+0x3ba>
    8294:	e0fc      	b.n	8490 <__aeabi_ddiv+0x5b4>
    8296:	2301      	movs	r3, #1
    8298:	4319      	orrs	r1, r3
    829a:	9e04      	ldr	r6, [sp, #16]
    829c:	4f99      	ldr	r7, [pc, #612]	; (8504 <__aeabi_ddiv+0x628>)
    829e:	19f5      	adds	r5, r6, r7
    82a0:	2d00      	cmp	r5, #0
    82a2:	dc00      	bgt.n	82a6 <__aeabi_ddiv+0x3ca>
    82a4:	e0a1      	b.n	83ea <__aeabi_ddiv+0x50e>
    82a6:	0748      	lsls	r0, r1, #29
    82a8:	d009      	beq.n	82be <__aeabi_ddiv+0x3e2>
    82aa:	230f      	movs	r3, #15
    82ac:	400b      	ands	r3, r1
    82ae:	2b04      	cmp	r3, #4
    82b0:	d005      	beq.n	82be <__aeabi_ddiv+0x3e2>
    82b2:	1d0b      	adds	r3, r1, #4
    82b4:	428b      	cmp	r3, r1
    82b6:	4189      	sbcs	r1, r1
    82b8:	4249      	negs	r1, r1
    82ba:	448b      	add	fp, r1
    82bc:	1c19      	adds	r1, r3, #0
    82be:	465a      	mov	r2, fp
    82c0:	01d2      	lsls	r2, r2, #7
    82c2:	d507      	bpl.n	82d4 <__aeabi_ddiv+0x3f8>
    82c4:	4b90      	ldr	r3, [pc, #576]	; (8508 <__aeabi_ddiv+0x62c>)
    82c6:	465c      	mov	r4, fp
    82c8:	9e04      	ldr	r6, [sp, #16]
    82ca:	2780      	movs	r7, #128	; 0x80
    82cc:	401c      	ands	r4, r3
    82ce:	00ff      	lsls	r7, r7, #3
    82d0:	46a3      	mov	fp, r4
    82d2:	19f5      	adds	r5, r6, r7
    82d4:	4b8d      	ldr	r3, [pc, #564]	; (850c <__aeabi_ddiv+0x630>)
    82d6:	429d      	cmp	r5, r3
    82d8:	dd7a      	ble.n	83d0 <__aeabi_ddiv+0x4f4>
    82da:	9c03      	ldr	r4, [sp, #12]
    82dc:	2201      	movs	r2, #1
    82de:	4022      	ands	r2, r4
    82e0:	2400      	movs	r4, #0
    82e2:	4d8b      	ldr	r5, [pc, #556]	; (8510 <__aeabi_ddiv+0x634>)
    82e4:	46a1      	mov	r9, r4
    82e6:	e6c1      	b.n	806c <__aeabi_ddiv+0x190>
    82e8:	2480      	movs	r4, #128	; 0x80
    82ea:	0324      	lsls	r4, r4, #12
    82ec:	4647      	mov	r7, r8
    82ee:	4227      	tst	r7, r4
    82f0:	d14c      	bne.n	838c <__aeabi_ddiv+0x4b0>
    82f2:	433c      	orrs	r4, r7
    82f4:	0324      	lsls	r4, r4, #12
    82f6:	0b24      	lsrs	r4, r4, #12
    82f8:	9a00      	ldr	r2, [sp, #0]
    82fa:	4d85      	ldr	r5, [pc, #532]	; (8510 <__aeabi_ddiv+0x634>)
    82fc:	e6b6      	b.n	806c <__aeabi_ddiv+0x190>
    82fe:	1936      	adds	r6, r6, r4
    8300:	1e48      	subs	r0, r1, #1
    8302:	42b4      	cmp	r4, r6
    8304:	d95e      	bls.n	83c4 <__aeabi_ddiv+0x4e8>
    8306:	1c01      	adds	r1, r0, #0
    8308:	4296      	cmp	r6, r2
    830a:	d1c4      	bne.n	8296 <__aeabi_ddiv+0x3ba>
    830c:	9e00      	ldr	r6, [sp, #0]
    830e:	429e      	cmp	r6, r3
    8310:	d1c1      	bne.n	8296 <__aeabi_ddiv+0x3ba>
    8312:	e7c2      	b.n	829a <__aeabi_ddiv+0x3be>
    8314:	1c03      	adds	r3, r0, #0
    8316:	3b28      	subs	r3, #40	; 0x28
    8318:	1c31      	adds	r1, r6, #0
    831a:	4099      	lsls	r1, r3
    831c:	468b      	mov	fp, r1
    831e:	2100      	movs	r1, #0
    8320:	e688      	b.n	8034 <__aeabi_ddiv+0x158>
    8322:	1c30      	adds	r0, r6, #0
    8324:	f001 f98c 	bl	9640 <__clzsi2>
    8328:	3020      	adds	r0, #32
    832a:	e672      	b.n	8012 <__aeabi_ddiv+0x136>
    832c:	3b28      	subs	r3, #40	; 0x28
    832e:	1c21      	adds	r1, r4, #0
    8330:	4099      	lsls	r1, r3
    8332:	2200      	movs	r2, #0
    8334:	4688      	mov	r8, r1
    8336:	4691      	mov	r9, r2
    8338:	e651      	b.n	7fde <__aeabi_ddiv+0x102>
    833a:	1c20      	adds	r0, r4, #0
    833c:	f001 f980 	bl	9640 <__clzsi2>
    8340:	3020      	adds	r0, #32
    8342:	e63b      	b.n	7fbc <__aeabi_ddiv+0xe0>
    8344:	2100      	movs	r1, #0
    8346:	45b1      	cmp	r9, r6
    8348:	d300      	bcc.n	834c <__aeabi_ddiv+0x470>
    834a:	e73d      	b.n	81c8 <__aeabi_ddiv+0x2ec>
    834c:	9f00      	ldr	r7, [sp, #0]
    834e:	465a      	mov	r2, fp
    8350:	44b9      	add	r9, r7
    8352:	45b9      	cmp	r9, r7
    8354:	41bf      	sbcs	r7, r7
    8356:	427f      	negs	r7, r7
    8358:	193f      	adds	r7, r7, r4
    835a:	18fb      	adds	r3, r7, r3
    835c:	3a01      	subs	r2, #1
    835e:	429c      	cmp	r4, r3
    8360:	d21e      	bcs.n	83a0 <__aeabi_ddiv+0x4c4>
    8362:	4298      	cmp	r0, r3
    8364:	d900      	bls.n	8368 <__aeabi_ddiv+0x48c>
    8366:	e07e      	b.n	8466 <__aeabi_ddiv+0x58a>
    8368:	d100      	bne.n	836c <__aeabi_ddiv+0x490>
    836a:	e0b5      	b.n	84d8 <__aeabi_ddiv+0x5fc>
    836c:	1a19      	subs	r1, r3, r0
    836e:	4693      	mov	fp, r2
    8370:	e72a      	b.n	81c8 <__aeabi_ddiv+0x2ec>
    8372:	4589      	cmp	r9, r1
    8374:	d800      	bhi.n	8378 <__aeabi_ddiv+0x49c>
    8376:	e6ad      	b.n	80d4 <__aeabi_ddiv+0x1f8>
    8378:	4648      	mov	r0, r9
    837a:	4646      	mov	r6, r8
    837c:	4642      	mov	r2, r8
    837e:	0877      	lsrs	r7, r6, #1
    8380:	07d3      	lsls	r3, r2, #31
    8382:	0846      	lsrs	r6, r0, #1
    8384:	07c0      	lsls	r0, r0, #31
    8386:	431e      	orrs	r6, r3
    8388:	4681      	mov	r9, r0
    838a:	e6aa      	b.n	80e2 <__aeabi_ddiv+0x206>
    838c:	4658      	mov	r0, fp
    838e:	4220      	tst	r0, r4
    8390:	d112      	bne.n	83b8 <__aeabi_ddiv+0x4dc>
    8392:	4304      	orrs	r4, r0
    8394:	0324      	lsls	r4, r4, #12
    8396:	1c2a      	adds	r2, r5, #0
    8398:	0b24      	lsrs	r4, r4, #12
    839a:	4689      	mov	r9, r1
    839c:	4d5c      	ldr	r5, [pc, #368]	; (8510 <__aeabi_ddiv+0x634>)
    839e:	e665      	b.n	806c <__aeabi_ddiv+0x190>
    83a0:	42a3      	cmp	r3, r4
    83a2:	d1e3      	bne.n	836c <__aeabi_ddiv+0x490>
    83a4:	9f00      	ldr	r7, [sp, #0]
    83a6:	454f      	cmp	r7, r9
    83a8:	d9db      	bls.n	8362 <__aeabi_ddiv+0x486>
    83aa:	1a21      	subs	r1, r4, r0
    83ac:	4693      	mov	fp, r2
    83ae:	e70b      	b.n	81c8 <__aeabi_ddiv+0x2ec>
    83b0:	1c17      	adds	r7, r2, #0
    83b2:	e6dd      	b.n	8170 <__aeabi_ddiv+0x294>
    83b4:	469b      	mov	fp, r3
    83b6:	e6bc      	b.n	8132 <__aeabi_ddiv+0x256>
    83b8:	433c      	orrs	r4, r7
    83ba:	0324      	lsls	r4, r4, #12
    83bc:	0b24      	lsrs	r4, r4, #12
    83be:	9a00      	ldr	r2, [sp, #0]
    83c0:	4d53      	ldr	r5, [pc, #332]	; (8510 <__aeabi_ddiv+0x634>)
    83c2:	e653      	b.n	806c <__aeabi_ddiv+0x190>
    83c4:	42b2      	cmp	r2, r6
    83c6:	d859      	bhi.n	847c <__aeabi_ddiv+0x5a0>
    83c8:	d100      	bne.n	83cc <__aeabi_ddiv+0x4f0>
    83ca:	e08a      	b.n	84e2 <__aeabi_ddiv+0x606>
    83cc:	1c01      	adds	r1, r0, #0
    83ce:	e762      	b.n	8296 <__aeabi_ddiv+0x3ba>
    83d0:	465f      	mov	r7, fp
    83d2:	08c9      	lsrs	r1, r1, #3
    83d4:	077b      	lsls	r3, r7, #29
    83d6:	9e03      	ldr	r6, [sp, #12]
    83d8:	430b      	orrs	r3, r1
    83da:	027c      	lsls	r4, r7, #9
    83dc:	056d      	lsls	r5, r5, #21
    83de:	2201      	movs	r2, #1
    83e0:	4699      	mov	r9, r3
    83e2:	0b24      	lsrs	r4, r4, #12
    83e4:	0d6d      	lsrs	r5, r5, #21
    83e6:	4032      	ands	r2, r6
    83e8:	e640      	b.n	806c <__aeabi_ddiv+0x190>
    83ea:	4b4a      	ldr	r3, [pc, #296]	; (8514 <__aeabi_ddiv+0x638>)
    83ec:	9f04      	ldr	r7, [sp, #16]
    83ee:	1bdb      	subs	r3, r3, r7
    83f0:	2b38      	cmp	r3, #56	; 0x38
    83f2:	dd10      	ble.n	8416 <__aeabi_ddiv+0x53a>
    83f4:	9c03      	ldr	r4, [sp, #12]
    83f6:	2201      	movs	r2, #1
    83f8:	4022      	ands	r2, r4
    83fa:	2400      	movs	r4, #0
    83fc:	2500      	movs	r5, #0
    83fe:	46a1      	mov	r9, r4
    8400:	e634      	b.n	806c <__aeabi_ddiv+0x190>
    8402:	2101      	movs	r1, #1
    8404:	4249      	negs	r1, r1
    8406:	e748      	b.n	829a <__aeabi_ddiv+0x3be>
    8408:	9302      	str	r3, [sp, #8]
    840a:	e704      	b.n	8216 <__aeabi_ddiv+0x33a>
    840c:	1c1f      	adds	r7, r3, #0
    840e:	e721      	b.n	8254 <__aeabi_ddiv+0x378>
    8410:	9c01      	ldr	r4, [sp, #4]
    8412:	9403      	str	r4, [sp, #12]
    8414:	e741      	b.n	829a <__aeabi_ddiv+0x3be>
    8416:	2b1f      	cmp	r3, #31
    8418:	dc40      	bgt.n	849c <__aeabi_ddiv+0x5c0>
    841a:	483f      	ldr	r0, [pc, #252]	; (8518 <__aeabi_ddiv+0x63c>)
    841c:	9f04      	ldr	r7, [sp, #16]
    841e:	1c0c      	adds	r4, r1, #0
    8420:	183a      	adds	r2, r7, r0
    8422:	4658      	mov	r0, fp
    8424:	4091      	lsls	r1, r2
    8426:	40dc      	lsrs	r4, r3
    8428:	4090      	lsls	r0, r2
    842a:	4320      	orrs	r0, r4
    842c:	1c0a      	adds	r2, r1, #0
    842e:	1e51      	subs	r1, r2, #1
    8430:	418a      	sbcs	r2, r1
    8432:	1c01      	adds	r1, r0, #0
    8434:	4311      	orrs	r1, r2
    8436:	465a      	mov	r2, fp
    8438:	40da      	lsrs	r2, r3
    843a:	1c13      	adds	r3, r2, #0
    843c:	0748      	lsls	r0, r1, #29
    843e:	d009      	beq.n	8454 <__aeabi_ddiv+0x578>
    8440:	220f      	movs	r2, #15
    8442:	400a      	ands	r2, r1
    8444:	2a04      	cmp	r2, #4
    8446:	d005      	beq.n	8454 <__aeabi_ddiv+0x578>
    8448:	1d0a      	adds	r2, r1, #4
    844a:	428a      	cmp	r2, r1
    844c:	4189      	sbcs	r1, r1
    844e:	4249      	negs	r1, r1
    8450:	185b      	adds	r3, r3, r1
    8452:	1c11      	adds	r1, r2, #0
    8454:	021a      	lsls	r2, r3, #8
    8456:	d534      	bpl.n	84c2 <__aeabi_ddiv+0x5e6>
    8458:	9c03      	ldr	r4, [sp, #12]
    845a:	2201      	movs	r2, #1
    845c:	4022      	ands	r2, r4
    845e:	2400      	movs	r4, #0
    8460:	2501      	movs	r5, #1
    8462:	46a1      	mov	r9, r4
    8464:	e602      	b.n	806c <__aeabi_ddiv+0x190>
    8466:	9f00      	ldr	r7, [sp, #0]
    8468:	2102      	movs	r1, #2
    846a:	4249      	negs	r1, r1
    846c:	44b9      	add	r9, r7
    846e:	448b      	add	fp, r1
    8470:	45b9      	cmp	r9, r7
    8472:	4189      	sbcs	r1, r1
    8474:	4249      	negs	r1, r1
    8476:	1909      	adds	r1, r1, r4
    8478:	18cb      	adds	r3, r1, r3
    847a:	e6a4      	b.n	81c6 <__aeabi_ddiv+0x2ea>
    847c:	9d00      	ldr	r5, [sp, #0]
    847e:	1e88      	subs	r0, r1, #2
    8480:	0069      	lsls	r1, r5, #1
    8482:	42a9      	cmp	r1, r5
    8484:	41ad      	sbcs	r5, r5
    8486:	426d      	negs	r5, r5
    8488:	192c      	adds	r4, r5, r4
    848a:	1936      	adds	r6, r6, r4
    848c:	9100      	str	r1, [sp, #0]
    848e:	e73a      	b.n	8306 <__aeabi_ddiv+0x42a>
    8490:	2b00      	cmp	r3, #0
    8492:	d000      	beq.n	8496 <__aeabi_ddiv+0x5ba>
    8494:	e733      	b.n	82fe <__aeabi_ddiv+0x422>
    8496:	2400      	movs	r4, #0
    8498:	9400      	str	r4, [sp, #0]
    849a:	e737      	b.n	830c <__aeabi_ddiv+0x430>
    849c:	4a1f      	ldr	r2, [pc, #124]	; (851c <__aeabi_ddiv+0x640>)
    849e:	9c04      	ldr	r4, [sp, #16]
    84a0:	465d      	mov	r5, fp
    84a2:	1b12      	subs	r2, r2, r4
    84a4:	40d5      	lsrs	r5, r2
    84a6:	1c2a      	adds	r2, r5, #0
    84a8:	2b20      	cmp	r3, #32
    84aa:	d01f      	beq.n	84ec <__aeabi_ddiv+0x610>
    84ac:	4e1c      	ldr	r6, [pc, #112]	; (8520 <__aeabi_ddiv+0x644>)
    84ae:	465f      	mov	r7, fp
    84b0:	19a3      	adds	r3, r4, r6
    84b2:	409f      	lsls	r7, r3
    84b4:	1c3b      	adds	r3, r7, #0
    84b6:	4319      	orrs	r1, r3
    84b8:	1e4b      	subs	r3, r1, #1
    84ba:	4199      	sbcs	r1, r3
    84bc:	4311      	orrs	r1, r2
    84be:	2300      	movs	r3, #0
    84c0:	e7bc      	b.n	843c <__aeabi_ddiv+0x560>
    84c2:	075a      	lsls	r2, r3, #29
    84c4:	08c9      	lsrs	r1, r1, #3
    84c6:	430a      	orrs	r2, r1
    84c8:	9f03      	ldr	r7, [sp, #12]
    84ca:	4691      	mov	r9, r2
    84cc:	025b      	lsls	r3, r3, #9
    84ce:	2201      	movs	r2, #1
    84d0:	0b1c      	lsrs	r4, r3, #12
    84d2:	403a      	ands	r2, r7
    84d4:	2500      	movs	r5, #0
    84d6:	e5c9      	b.n	806c <__aeabi_ddiv+0x190>
    84d8:	454e      	cmp	r6, r9
    84da:	d8c4      	bhi.n	8466 <__aeabi_ddiv+0x58a>
    84dc:	4693      	mov	fp, r2
    84de:	2100      	movs	r1, #0
    84e0:	e672      	b.n	81c8 <__aeabi_ddiv+0x2ec>
    84e2:	9f00      	ldr	r7, [sp, #0]
    84e4:	429f      	cmp	r7, r3
    84e6:	d3c9      	bcc.n	847c <__aeabi_ddiv+0x5a0>
    84e8:	1c01      	adds	r1, r0, #0
    84ea:	e70f      	b.n	830c <__aeabi_ddiv+0x430>
    84ec:	2300      	movs	r3, #0
    84ee:	e7e2      	b.n	84b6 <__aeabi_ddiv+0x5da>
    84f0:	2480      	movs	r4, #128	; 0x80
    84f2:	0324      	lsls	r4, r4, #12
    84f4:	465f      	mov	r7, fp
    84f6:	433c      	orrs	r4, r7
    84f8:	0324      	lsls	r4, r4, #12
    84fa:	0b24      	lsrs	r4, r4, #12
    84fc:	9a01      	ldr	r2, [sp, #4]
    84fe:	4689      	mov	r9, r1
    8500:	4d03      	ldr	r5, [pc, #12]	; (8510 <__aeabi_ddiv+0x634>)
    8502:	e5b3      	b.n	806c <__aeabi_ddiv+0x190>
    8504:	000003ff 	.word	0x000003ff
    8508:	feffffff 	.word	0xfeffffff
    850c:	000007fe 	.word	0x000007fe
    8510:	000007ff 	.word	0x000007ff
    8514:	fffffc02 	.word	0xfffffc02
    8518:	0000041e 	.word	0x0000041e
    851c:	fffffbe2 	.word	0xfffffbe2
    8520:	0000043e 	.word	0x0000043e

00008524 <__eqdf2>:
    8524:	b5f0      	push	{r4, r5, r6, r7, lr}
    8526:	465f      	mov	r7, fp
    8528:	4656      	mov	r6, sl
    852a:	464d      	mov	r5, r9
    852c:	4644      	mov	r4, r8
    852e:	b4f0      	push	{r4, r5, r6, r7}
    8530:	1c0d      	adds	r5, r1, #0
    8532:	1c04      	adds	r4, r0, #0
    8534:	4680      	mov	r8, r0
    8536:	0fe8      	lsrs	r0, r5, #31
    8538:	4681      	mov	r9, r0
    853a:	0318      	lsls	r0, r3, #12
    853c:	030f      	lsls	r7, r1, #12
    853e:	0b00      	lsrs	r0, r0, #12
    8540:	0b3f      	lsrs	r7, r7, #12
    8542:	b083      	sub	sp, #12
    8544:	4684      	mov	ip, r0
    8546:	481b      	ldr	r0, [pc, #108]	; (85b4 <__eqdf2+0x90>)
    8548:	9700      	str	r7, [sp, #0]
    854a:	0049      	lsls	r1, r1, #1
    854c:	005e      	lsls	r6, r3, #1
    854e:	0fdf      	lsrs	r7, r3, #31
    8550:	0d49      	lsrs	r1, r1, #21
    8552:	4692      	mov	sl, r2
    8554:	0d76      	lsrs	r6, r6, #21
    8556:	46bb      	mov	fp, r7
    8558:	4281      	cmp	r1, r0
    855a:	d00c      	beq.n	8576 <__eqdf2+0x52>
    855c:	4815      	ldr	r0, [pc, #84]	; (85b4 <__eqdf2+0x90>)
    855e:	4286      	cmp	r6, r0
    8560:	d010      	beq.n	8584 <__eqdf2+0x60>
    8562:	2001      	movs	r0, #1
    8564:	42b1      	cmp	r1, r6
    8566:	d015      	beq.n	8594 <__eqdf2+0x70>
    8568:	b003      	add	sp, #12
    856a:	bc3c      	pop	{r2, r3, r4, r5}
    856c:	4690      	mov	r8, r2
    856e:	4699      	mov	r9, r3
    8570:	46a2      	mov	sl, r4
    8572:	46ab      	mov	fp, r5
    8574:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8576:	9f00      	ldr	r7, [sp, #0]
    8578:	2001      	movs	r0, #1
    857a:	4327      	orrs	r7, r4
    857c:	d1f4      	bne.n	8568 <__eqdf2+0x44>
    857e:	480d      	ldr	r0, [pc, #52]	; (85b4 <__eqdf2+0x90>)
    8580:	4286      	cmp	r6, r0
    8582:	d1ee      	bne.n	8562 <__eqdf2+0x3e>
    8584:	4660      	mov	r0, ip
    8586:	4302      	orrs	r2, r0
    8588:	2001      	movs	r0, #1
    858a:	2a00      	cmp	r2, #0
    858c:	d1ec      	bne.n	8568 <__eqdf2+0x44>
    858e:	2001      	movs	r0, #1
    8590:	42b1      	cmp	r1, r6
    8592:	d1e9      	bne.n	8568 <__eqdf2+0x44>
    8594:	9b00      	ldr	r3, [sp, #0]
    8596:	4563      	cmp	r3, ip
    8598:	d1e6      	bne.n	8568 <__eqdf2+0x44>
    859a:	45d0      	cmp	r8, sl
    859c:	d1e4      	bne.n	8568 <__eqdf2+0x44>
    859e:	45d9      	cmp	r9, fp
    85a0:	d006      	beq.n	85b0 <__eqdf2+0x8c>
    85a2:	2900      	cmp	r1, #0
    85a4:	d1e0      	bne.n	8568 <__eqdf2+0x44>
    85a6:	431c      	orrs	r4, r3
    85a8:	1c20      	adds	r0, r4, #0
    85aa:	1e44      	subs	r4, r0, #1
    85ac:	41a0      	sbcs	r0, r4
    85ae:	e7db      	b.n	8568 <__eqdf2+0x44>
    85b0:	2000      	movs	r0, #0
    85b2:	e7d9      	b.n	8568 <__eqdf2+0x44>
    85b4:	000007ff 	.word	0x000007ff

000085b8 <__gedf2>:
    85b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    85ba:	465f      	mov	r7, fp
    85bc:	4656      	mov	r6, sl
    85be:	464d      	mov	r5, r9
    85c0:	4644      	mov	r4, r8
    85c2:	b4f0      	push	{r4, r5, r6, r7}
    85c4:	0fcd      	lsrs	r5, r1, #31
    85c6:	0fde      	lsrs	r6, r3, #31
    85c8:	46ac      	mov	ip, r5
    85ca:	031d      	lsls	r5, r3, #12
    85cc:	0b2d      	lsrs	r5, r5, #12
    85ce:	46b1      	mov	r9, r6
    85d0:	4e37      	ldr	r6, [pc, #220]	; (86b0 <__gedf2+0xf8>)
    85d2:	030f      	lsls	r7, r1, #12
    85d4:	004c      	lsls	r4, r1, #1
    85d6:	46ab      	mov	fp, r5
    85d8:	005d      	lsls	r5, r3, #1
    85da:	4680      	mov	r8, r0
    85dc:	0b3f      	lsrs	r7, r7, #12
    85de:	0d64      	lsrs	r4, r4, #21
    85e0:	4692      	mov	sl, r2
    85e2:	0d6d      	lsrs	r5, r5, #21
    85e4:	42b4      	cmp	r4, r6
    85e6:	d032      	beq.n	864e <__gedf2+0x96>
    85e8:	4e31      	ldr	r6, [pc, #196]	; (86b0 <__gedf2+0xf8>)
    85ea:	42b5      	cmp	r5, r6
    85ec:	d035      	beq.n	865a <__gedf2+0xa2>
    85ee:	2c00      	cmp	r4, #0
    85f0:	d10e      	bne.n	8610 <__gedf2+0x58>
    85f2:	4338      	orrs	r0, r7
    85f4:	4241      	negs	r1, r0
    85f6:	4141      	adcs	r1, r0
    85f8:	1c08      	adds	r0, r1, #0
    85fa:	2d00      	cmp	r5, #0
    85fc:	d00b      	beq.n	8616 <__gedf2+0x5e>
    85fe:	2900      	cmp	r1, #0
    8600:	d119      	bne.n	8636 <__gedf2+0x7e>
    8602:	45cc      	cmp	ip, r9
    8604:	d02d      	beq.n	8662 <__gedf2+0xaa>
    8606:	4665      	mov	r5, ip
    8608:	4268      	negs	r0, r5
    860a:	2301      	movs	r3, #1
    860c:	4318      	orrs	r0, r3
    860e:	e018      	b.n	8642 <__gedf2+0x8a>
    8610:	2d00      	cmp	r5, #0
    8612:	d1f6      	bne.n	8602 <__gedf2+0x4a>
    8614:	1c28      	adds	r0, r5, #0
    8616:	4659      	mov	r1, fp
    8618:	430a      	orrs	r2, r1
    861a:	4253      	negs	r3, r2
    861c:	4153      	adcs	r3, r2
    861e:	2800      	cmp	r0, #0
    8620:	d106      	bne.n	8630 <__gedf2+0x78>
    8622:	2b00      	cmp	r3, #0
    8624:	d0ed      	beq.n	8602 <__gedf2+0x4a>
    8626:	4663      	mov	r3, ip
    8628:	4258      	negs	r0, r3
    862a:	2301      	movs	r3, #1
    862c:	4318      	orrs	r0, r3
    862e:	e008      	b.n	8642 <__gedf2+0x8a>
    8630:	2000      	movs	r0, #0
    8632:	2b00      	cmp	r3, #0
    8634:	d105      	bne.n	8642 <__gedf2+0x8a>
    8636:	464a      	mov	r2, r9
    8638:	4250      	negs	r0, r2
    863a:	4150      	adcs	r0, r2
    863c:	4240      	negs	r0, r0
    863e:	2301      	movs	r3, #1
    8640:	4318      	orrs	r0, r3
    8642:	bc3c      	pop	{r2, r3, r4, r5}
    8644:	4690      	mov	r8, r2
    8646:	4699      	mov	r9, r3
    8648:	46a2      	mov	sl, r4
    864a:	46ab      	mov	fp, r5
    864c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    864e:	1c3e      	adds	r6, r7, #0
    8650:	4306      	orrs	r6, r0
    8652:	d0c9      	beq.n	85e8 <__gedf2+0x30>
    8654:	2002      	movs	r0, #2
    8656:	4240      	negs	r0, r0
    8658:	e7f3      	b.n	8642 <__gedf2+0x8a>
    865a:	465e      	mov	r6, fp
    865c:	4316      	orrs	r6, r2
    865e:	d0c6      	beq.n	85ee <__gedf2+0x36>
    8660:	e7f8      	b.n	8654 <__gedf2+0x9c>
    8662:	42ac      	cmp	r4, r5
    8664:	dc07      	bgt.n	8676 <__gedf2+0xbe>
    8666:	da0b      	bge.n	8680 <__gedf2+0xc8>
    8668:	4661      	mov	r1, ip
    866a:	4248      	negs	r0, r1
    866c:	4148      	adcs	r0, r1
    866e:	4240      	negs	r0, r0
    8670:	2301      	movs	r3, #1
    8672:	4318      	orrs	r0, r3
    8674:	e7e5      	b.n	8642 <__gedf2+0x8a>
    8676:	4666      	mov	r6, ip
    8678:	4270      	negs	r0, r6
    867a:	2301      	movs	r3, #1
    867c:	4318      	orrs	r0, r3
    867e:	e7e0      	b.n	8642 <__gedf2+0x8a>
    8680:	455f      	cmp	r7, fp
    8682:	d80a      	bhi.n	869a <__gedf2+0xe2>
    8684:	d00e      	beq.n	86a4 <__gedf2+0xec>
    8686:	2000      	movs	r0, #0
    8688:	455f      	cmp	r7, fp
    868a:	d2da      	bcs.n	8642 <__gedf2+0x8a>
    868c:	4665      	mov	r5, ip
    868e:	4268      	negs	r0, r5
    8690:	4168      	adcs	r0, r5
    8692:	4240      	negs	r0, r0
    8694:	2301      	movs	r3, #1
    8696:	4318      	orrs	r0, r3
    8698:	e7d3      	b.n	8642 <__gedf2+0x8a>
    869a:	4662      	mov	r2, ip
    869c:	4250      	negs	r0, r2
    869e:	2301      	movs	r3, #1
    86a0:	4318      	orrs	r0, r3
    86a2:	e7ce      	b.n	8642 <__gedf2+0x8a>
    86a4:	45d0      	cmp	r8, sl
    86a6:	d8f8      	bhi.n	869a <__gedf2+0xe2>
    86a8:	2000      	movs	r0, #0
    86aa:	45d0      	cmp	r8, sl
    86ac:	d3ee      	bcc.n	868c <__gedf2+0xd4>
    86ae:	e7c8      	b.n	8642 <__gedf2+0x8a>
    86b0:	000007ff 	.word	0x000007ff

000086b4 <__ledf2>:
    86b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    86b6:	4656      	mov	r6, sl
    86b8:	464d      	mov	r5, r9
    86ba:	4644      	mov	r4, r8
    86bc:	465f      	mov	r7, fp
    86be:	b4f0      	push	{r4, r5, r6, r7}
    86c0:	1c0d      	adds	r5, r1, #0
    86c2:	b083      	sub	sp, #12
    86c4:	1c04      	adds	r4, r0, #0
    86c6:	9001      	str	r0, [sp, #4]
    86c8:	0fe8      	lsrs	r0, r5, #31
    86ca:	4681      	mov	r9, r0
    86cc:	0318      	lsls	r0, r3, #12
    86ce:	030f      	lsls	r7, r1, #12
    86d0:	0b00      	lsrs	r0, r0, #12
    86d2:	0b3f      	lsrs	r7, r7, #12
    86d4:	4684      	mov	ip, r0
    86d6:	4835      	ldr	r0, [pc, #212]	; (87ac <__ledf2+0xf8>)
    86d8:	9700      	str	r7, [sp, #0]
    86da:	0049      	lsls	r1, r1, #1
    86dc:	005e      	lsls	r6, r3, #1
    86de:	0fdf      	lsrs	r7, r3, #31
    86e0:	0d49      	lsrs	r1, r1, #21
    86e2:	4692      	mov	sl, r2
    86e4:	0d76      	lsrs	r6, r6, #21
    86e6:	46b8      	mov	r8, r7
    86e8:	4281      	cmp	r1, r0
    86ea:	d034      	beq.n	8756 <__ledf2+0xa2>
    86ec:	482f      	ldr	r0, [pc, #188]	; (87ac <__ledf2+0xf8>)
    86ee:	4286      	cmp	r6, r0
    86f0:	d036      	beq.n	8760 <__ledf2+0xac>
    86f2:	2900      	cmp	r1, #0
    86f4:	d018      	beq.n	8728 <__ledf2+0x74>
    86f6:	2e00      	cmp	r6, #0
    86f8:	d11f      	bne.n	873a <__ledf2+0x86>
    86fa:	1c34      	adds	r4, r6, #0
    86fc:	4667      	mov	r7, ip
    86fe:	433a      	orrs	r2, r7
    8700:	4253      	negs	r3, r2
    8702:	4153      	adcs	r3, r2
    8704:	2c00      	cmp	r4, #0
    8706:	d01f      	beq.n	8748 <__ledf2+0x94>
    8708:	2000      	movs	r0, #0
    870a:	2b00      	cmp	r3, #0
    870c:	d105      	bne.n	871a <__ledf2+0x66>
    870e:	4642      	mov	r2, r8
    8710:	4250      	negs	r0, r2
    8712:	4150      	adcs	r0, r2
    8714:	4240      	negs	r0, r0
    8716:	2301      	movs	r3, #1
    8718:	4318      	orrs	r0, r3
    871a:	b003      	add	sp, #12
    871c:	bc3c      	pop	{r2, r3, r4, r5}
    871e:	4690      	mov	r8, r2
    8720:	4699      	mov	r9, r3
    8722:	46a2      	mov	sl, r4
    8724:	46ab      	mov	fp, r5
    8726:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8728:	9800      	ldr	r0, [sp, #0]
    872a:	4304      	orrs	r4, r0
    872c:	4260      	negs	r0, r4
    872e:	4160      	adcs	r0, r4
    8730:	1c04      	adds	r4, r0, #0
    8732:	2e00      	cmp	r6, #0
    8734:	d0e2      	beq.n	86fc <__ledf2+0x48>
    8736:	2800      	cmp	r0, #0
    8738:	d1e9      	bne.n	870e <__ledf2+0x5a>
    873a:	45c1      	cmp	r9, r8
    873c:	d015      	beq.n	876a <__ledf2+0xb6>
    873e:	464f      	mov	r7, r9
    8740:	4278      	negs	r0, r7
    8742:	2301      	movs	r3, #1
    8744:	4318      	orrs	r0, r3
    8746:	e7e8      	b.n	871a <__ledf2+0x66>
    8748:	2b00      	cmp	r3, #0
    874a:	d0f6      	beq.n	873a <__ledf2+0x86>
    874c:	464b      	mov	r3, r9
    874e:	4258      	negs	r0, r3
    8750:	2301      	movs	r3, #1
    8752:	4318      	orrs	r0, r3
    8754:	e7e1      	b.n	871a <__ledf2+0x66>
    8756:	9f00      	ldr	r7, [sp, #0]
    8758:	2002      	movs	r0, #2
    875a:	4327      	orrs	r7, r4
    875c:	d1dd      	bne.n	871a <__ledf2+0x66>
    875e:	e7c5      	b.n	86ec <__ledf2+0x38>
    8760:	4667      	mov	r7, ip
    8762:	2002      	movs	r0, #2
    8764:	4317      	orrs	r7, r2
    8766:	d1d8      	bne.n	871a <__ledf2+0x66>
    8768:	e7c3      	b.n	86f2 <__ledf2+0x3e>
    876a:	42b1      	cmp	r1, r6
    876c:	dd04      	ble.n	8778 <__ledf2+0xc4>
    876e:	464a      	mov	r2, r9
    8770:	4250      	negs	r0, r2
    8772:	2301      	movs	r3, #1
    8774:	4318      	orrs	r0, r3
    8776:	e7d0      	b.n	871a <__ledf2+0x66>
    8778:	42b1      	cmp	r1, r6
    877a:	db07      	blt.n	878c <__ledf2+0xd8>
    877c:	9800      	ldr	r0, [sp, #0]
    877e:	4560      	cmp	r0, ip
    8780:	d8e4      	bhi.n	874c <__ledf2+0x98>
    8782:	d00a      	beq.n	879a <__ledf2+0xe6>
    8784:	9f00      	ldr	r7, [sp, #0]
    8786:	2000      	movs	r0, #0
    8788:	4567      	cmp	r7, ip
    878a:	d2c6      	bcs.n	871a <__ledf2+0x66>
    878c:	464f      	mov	r7, r9
    878e:	4278      	negs	r0, r7
    8790:	4178      	adcs	r0, r7
    8792:	4240      	negs	r0, r0
    8794:	2301      	movs	r3, #1
    8796:	4318      	orrs	r0, r3
    8798:	e7bf      	b.n	871a <__ledf2+0x66>
    879a:	9a01      	ldr	r2, [sp, #4]
    879c:	4552      	cmp	r2, sl
    879e:	d8d5      	bhi.n	874c <__ledf2+0x98>
    87a0:	9a01      	ldr	r2, [sp, #4]
    87a2:	2000      	movs	r0, #0
    87a4:	4552      	cmp	r2, sl
    87a6:	d3f1      	bcc.n	878c <__ledf2+0xd8>
    87a8:	e7b7      	b.n	871a <__ledf2+0x66>
    87aa:	46c0      	nop			; (mov r8, r8)
    87ac:	000007ff 	.word	0x000007ff

000087b0 <__aeabi_dmul>:
    87b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    87b2:	4656      	mov	r6, sl
    87b4:	4644      	mov	r4, r8
    87b6:	465f      	mov	r7, fp
    87b8:	464d      	mov	r5, r9
    87ba:	b4f0      	push	{r4, r5, r6, r7}
    87bc:	1c1f      	adds	r7, r3, #0
    87be:	030b      	lsls	r3, r1, #12
    87c0:	0b1b      	lsrs	r3, r3, #12
    87c2:	469a      	mov	sl, r3
    87c4:	004b      	lsls	r3, r1, #1
    87c6:	b087      	sub	sp, #28
    87c8:	1c04      	adds	r4, r0, #0
    87ca:	4680      	mov	r8, r0
    87cc:	0d5b      	lsrs	r3, r3, #21
    87ce:	0fc8      	lsrs	r0, r1, #31
    87d0:	1c16      	adds	r6, r2, #0
    87d2:	9302      	str	r3, [sp, #8]
    87d4:	4681      	mov	r9, r0
    87d6:	2b00      	cmp	r3, #0
    87d8:	d068      	beq.n	88ac <__aeabi_dmul+0xfc>
    87da:	4b69      	ldr	r3, [pc, #420]	; (8980 <__aeabi_dmul+0x1d0>)
    87dc:	9902      	ldr	r1, [sp, #8]
    87de:	4299      	cmp	r1, r3
    87e0:	d032      	beq.n	8848 <__aeabi_dmul+0x98>
    87e2:	2280      	movs	r2, #128	; 0x80
    87e4:	4653      	mov	r3, sl
    87e6:	0352      	lsls	r2, r2, #13
    87e8:	431a      	orrs	r2, r3
    87ea:	00d2      	lsls	r2, r2, #3
    87ec:	0f63      	lsrs	r3, r4, #29
    87ee:	431a      	orrs	r2, r3
    87f0:	4692      	mov	sl, r2
    87f2:	4a64      	ldr	r2, [pc, #400]	; (8984 <__aeabi_dmul+0x1d4>)
    87f4:	00e0      	lsls	r0, r4, #3
    87f6:	1889      	adds	r1, r1, r2
    87f8:	4680      	mov	r8, r0
    87fa:	9102      	str	r1, [sp, #8]
    87fc:	2400      	movs	r4, #0
    87fe:	2500      	movs	r5, #0
    8800:	033b      	lsls	r3, r7, #12
    8802:	0b1b      	lsrs	r3, r3, #12
    8804:	469b      	mov	fp, r3
    8806:	0078      	lsls	r0, r7, #1
    8808:	0ffb      	lsrs	r3, r7, #31
    880a:	1c32      	adds	r2, r6, #0
    880c:	0d40      	lsrs	r0, r0, #21
    880e:	9303      	str	r3, [sp, #12]
    8810:	d100      	bne.n	8814 <__aeabi_dmul+0x64>
    8812:	e075      	b.n	8900 <__aeabi_dmul+0x150>
    8814:	4b5a      	ldr	r3, [pc, #360]	; (8980 <__aeabi_dmul+0x1d0>)
    8816:	4298      	cmp	r0, r3
    8818:	d069      	beq.n	88ee <__aeabi_dmul+0x13e>
    881a:	2280      	movs	r2, #128	; 0x80
    881c:	4659      	mov	r1, fp
    881e:	0352      	lsls	r2, r2, #13
    8820:	430a      	orrs	r2, r1
    8822:	0f73      	lsrs	r3, r6, #29
    8824:	00d2      	lsls	r2, r2, #3
    8826:	431a      	orrs	r2, r3
    8828:	4b56      	ldr	r3, [pc, #344]	; (8984 <__aeabi_dmul+0x1d4>)
    882a:	4693      	mov	fp, r2
    882c:	18c0      	adds	r0, r0, r3
    882e:	00f2      	lsls	r2, r6, #3
    8830:	2300      	movs	r3, #0
    8832:	9903      	ldr	r1, [sp, #12]
    8834:	464e      	mov	r6, r9
    8836:	4071      	eors	r1, r6
    8838:	431c      	orrs	r4, r3
    883a:	2c0f      	cmp	r4, #15
    883c:	d900      	bls.n	8840 <__aeabi_dmul+0x90>
    883e:	e0a9      	b.n	8994 <__aeabi_dmul+0x1e4>
    8840:	4e51      	ldr	r6, [pc, #324]	; (8988 <__aeabi_dmul+0x1d8>)
    8842:	00a4      	lsls	r4, r4, #2
    8844:	5934      	ldr	r4, [r6, r4]
    8846:	46a7      	mov	pc, r4
    8848:	4653      	mov	r3, sl
    884a:	431c      	orrs	r4, r3
    884c:	d000      	beq.n	8850 <__aeabi_dmul+0xa0>
    884e:	e087      	b.n	8960 <__aeabi_dmul+0x1b0>
    8850:	2500      	movs	r5, #0
    8852:	46aa      	mov	sl, r5
    8854:	46a8      	mov	r8, r5
    8856:	2408      	movs	r4, #8
    8858:	2502      	movs	r5, #2
    885a:	e7d1      	b.n	8800 <__aeabi_dmul+0x50>
    885c:	4649      	mov	r1, r9
    885e:	2d02      	cmp	r5, #2
    8860:	d06c      	beq.n	893c <__aeabi_dmul+0x18c>
    8862:	2d03      	cmp	r5, #3
    8864:	d100      	bne.n	8868 <__aeabi_dmul+0xb8>
    8866:	e217      	b.n	8c98 <__aeabi_dmul+0x4e8>
    8868:	2d01      	cmp	r5, #1
    886a:	d000      	beq.n	886e <__aeabi_dmul+0xbe>
    886c:	e158      	b.n	8b20 <__aeabi_dmul+0x370>
    886e:	400d      	ands	r5, r1
    8870:	b2ed      	uxtb	r5, r5
    8872:	2400      	movs	r4, #0
    8874:	46a9      	mov	r9, r5
    8876:	2300      	movs	r3, #0
    8878:	46a0      	mov	r8, r4
    887a:	2000      	movs	r0, #0
    887c:	2100      	movs	r1, #0
    887e:	0325      	lsls	r5, r4, #12
    8880:	0d0a      	lsrs	r2, r1, #20
    8882:	051c      	lsls	r4, r3, #20
    8884:	0b2d      	lsrs	r5, r5, #12
    8886:	0512      	lsls	r2, r2, #20
    8888:	4b40      	ldr	r3, [pc, #256]	; (898c <__aeabi_dmul+0x1dc>)
    888a:	432a      	orrs	r2, r5
    888c:	4013      	ands	r3, r2
    888e:	4323      	orrs	r3, r4
    8890:	005b      	lsls	r3, r3, #1
    8892:	464c      	mov	r4, r9
    8894:	085b      	lsrs	r3, r3, #1
    8896:	07e2      	lsls	r2, r4, #31
    8898:	1c19      	adds	r1, r3, #0
    889a:	4640      	mov	r0, r8
    889c:	4311      	orrs	r1, r2
    889e:	b007      	add	sp, #28
    88a0:	bc3c      	pop	{r2, r3, r4, r5}
    88a2:	4690      	mov	r8, r2
    88a4:	4699      	mov	r9, r3
    88a6:	46a2      	mov	sl, r4
    88a8:	46ab      	mov	fp, r5
    88aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    88ac:	4653      	mov	r3, sl
    88ae:	4323      	orrs	r3, r4
    88b0:	d050      	beq.n	8954 <__aeabi_dmul+0x1a4>
    88b2:	4653      	mov	r3, sl
    88b4:	2b00      	cmp	r3, #0
    88b6:	d100      	bne.n	88ba <__aeabi_dmul+0x10a>
    88b8:	e184      	b.n	8bc4 <__aeabi_dmul+0x414>
    88ba:	4650      	mov	r0, sl
    88bc:	f000 fec0 	bl	9640 <__clzsi2>
    88c0:	1e03      	subs	r3, r0, #0
    88c2:	2b27      	cmp	r3, #39	; 0x27
    88c4:	dd00      	ble.n	88c8 <__aeabi_dmul+0x118>
    88c6:	e176      	b.n	8bb6 <__aeabi_dmul+0x406>
    88c8:	2128      	movs	r1, #40	; 0x28
    88ca:	1a0d      	subs	r5, r1, r0
    88cc:	1c21      	adds	r1, r4, #0
    88ce:	3b08      	subs	r3, #8
    88d0:	4652      	mov	r2, sl
    88d2:	40e9      	lsrs	r1, r5
    88d4:	409a      	lsls	r2, r3
    88d6:	1c0d      	adds	r5, r1, #0
    88d8:	4315      	orrs	r5, r2
    88da:	1c22      	adds	r2, r4, #0
    88dc:	409a      	lsls	r2, r3
    88de:	46aa      	mov	sl, r5
    88e0:	4690      	mov	r8, r2
    88e2:	4b2b      	ldr	r3, [pc, #172]	; (8990 <__aeabi_dmul+0x1e0>)
    88e4:	2400      	movs	r4, #0
    88e6:	1a1b      	subs	r3, r3, r0
    88e8:	9302      	str	r3, [sp, #8]
    88ea:	2500      	movs	r5, #0
    88ec:	e788      	b.n	8800 <__aeabi_dmul+0x50>
    88ee:	465b      	mov	r3, fp
    88f0:	431e      	orrs	r6, r3
    88f2:	2303      	movs	r3, #3
    88f4:	2e00      	cmp	r6, #0
    88f6:	d19c      	bne.n	8832 <__aeabi_dmul+0x82>
    88f8:	46b3      	mov	fp, r6
    88fa:	2200      	movs	r2, #0
    88fc:	2302      	movs	r3, #2
    88fe:	e798      	b.n	8832 <__aeabi_dmul+0x82>
    8900:	465b      	mov	r3, fp
    8902:	4333      	orrs	r3, r6
    8904:	d021      	beq.n	894a <__aeabi_dmul+0x19a>
    8906:	4658      	mov	r0, fp
    8908:	2800      	cmp	r0, #0
    890a:	d100      	bne.n	890e <__aeabi_dmul+0x15e>
    890c:	e14e      	b.n	8bac <__aeabi_dmul+0x3fc>
    890e:	f000 fe97 	bl	9640 <__clzsi2>
    8912:	2827      	cmp	r0, #39	; 0x27
    8914:	dd00      	ble.n	8918 <__aeabi_dmul+0x168>
    8916:	e142      	b.n	8b9e <__aeabi_dmul+0x3ee>
    8918:	2128      	movs	r1, #40	; 0x28
    891a:	1a0f      	subs	r7, r1, r0
    891c:	1c02      	adds	r2, r0, #0
    891e:	1c31      	adds	r1, r6, #0
    8920:	3a08      	subs	r2, #8
    8922:	465b      	mov	r3, fp
    8924:	40f9      	lsrs	r1, r7
    8926:	4093      	lsls	r3, r2
    8928:	1c0f      	adds	r7, r1, #0
    892a:	431f      	orrs	r7, r3
    892c:	1c33      	adds	r3, r6, #0
    892e:	4093      	lsls	r3, r2
    8930:	46bb      	mov	fp, r7
    8932:	1c1a      	adds	r2, r3, #0
    8934:	4b16      	ldr	r3, [pc, #88]	; (8990 <__aeabi_dmul+0x1e0>)
    8936:	1a18      	subs	r0, r3, r0
    8938:	2300      	movs	r3, #0
    893a:	e77a      	b.n	8832 <__aeabi_dmul+0x82>
    893c:	2301      	movs	r3, #1
    893e:	400b      	ands	r3, r1
    8940:	2400      	movs	r4, #0
    8942:	4699      	mov	r9, r3
    8944:	46a0      	mov	r8, r4
    8946:	4b0e      	ldr	r3, [pc, #56]	; (8980 <__aeabi_dmul+0x1d0>)
    8948:	e797      	b.n	887a <__aeabi_dmul+0xca>
    894a:	2700      	movs	r7, #0
    894c:	46bb      	mov	fp, r7
    894e:	2200      	movs	r2, #0
    8950:	2301      	movs	r3, #1
    8952:	e76e      	b.n	8832 <__aeabi_dmul+0x82>
    8954:	2100      	movs	r1, #0
    8956:	2404      	movs	r4, #4
    8958:	468a      	mov	sl, r1
    895a:	4688      	mov	r8, r1
    895c:	2501      	movs	r5, #1
    895e:	e74f      	b.n	8800 <__aeabi_dmul+0x50>
    8960:	240c      	movs	r4, #12
    8962:	2503      	movs	r5, #3
    8964:	e74c      	b.n	8800 <__aeabi_dmul+0x50>
    8966:	2500      	movs	r5, #0
    8968:	2480      	movs	r4, #128	; 0x80
    896a:	46a9      	mov	r9, r5
    896c:	0324      	lsls	r4, r4, #12
    896e:	46a8      	mov	r8, r5
    8970:	4b03      	ldr	r3, [pc, #12]	; (8980 <__aeabi_dmul+0x1d0>)
    8972:	e782      	b.n	887a <__aeabi_dmul+0xca>
    8974:	46da      	mov	sl, fp
    8976:	4690      	mov	r8, r2
    8978:	9903      	ldr	r1, [sp, #12]
    897a:	1c1d      	adds	r5, r3, #0
    897c:	e76f      	b.n	885e <__aeabi_dmul+0xae>
    897e:	46c0      	nop			; (mov r8, r8)
    8980:	000007ff 	.word	0x000007ff
    8984:	fffffc01 	.word	0xfffffc01
    8988:	00009dc4 	.word	0x00009dc4
    898c:	800fffff 	.word	0x800fffff
    8990:	fffffc0d 	.word	0xfffffc0d
    8994:	9f02      	ldr	r7, [sp, #8]
    8996:	0c16      	lsrs	r6, r2, #16
    8998:	1838      	adds	r0, r7, r0
    899a:	9004      	str	r0, [sp, #16]
    899c:	4640      	mov	r0, r8
    899e:	0c07      	lsrs	r7, r0, #16
    89a0:	0400      	lsls	r0, r0, #16
    89a2:	0c00      	lsrs	r0, r0, #16
    89a4:	0412      	lsls	r2, r2, #16
    89a6:	0c12      	lsrs	r2, r2, #16
    89a8:	1c03      	adds	r3, r0, #0
    89aa:	4353      	muls	r3, r2
    89ac:	1c04      	adds	r4, r0, #0
    89ae:	1c3d      	adds	r5, r7, #0
    89b0:	4374      	muls	r4, r6
    89b2:	4355      	muls	r5, r2
    89b4:	4698      	mov	r8, r3
    89b6:	1c3b      	adds	r3, r7, #0
    89b8:	4373      	muls	r3, r6
    89ba:	1964      	adds	r4, r4, r5
    89bc:	46a4      	mov	ip, r4
    89be:	4644      	mov	r4, r8
    89c0:	9302      	str	r3, [sp, #8]
    89c2:	0c23      	lsrs	r3, r4, #16
    89c4:	4463      	add	r3, ip
    89c6:	429d      	cmp	r5, r3
    89c8:	d904      	bls.n	89d4 <__aeabi_dmul+0x224>
    89ca:	9d02      	ldr	r5, [sp, #8]
    89cc:	2480      	movs	r4, #128	; 0x80
    89ce:	0264      	lsls	r4, r4, #9
    89d0:	192d      	adds	r5, r5, r4
    89d2:	9502      	str	r5, [sp, #8]
    89d4:	0c1d      	lsrs	r5, r3, #16
    89d6:	9503      	str	r5, [sp, #12]
    89d8:	4645      	mov	r5, r8
    89da:	042c      	lsls	r4, r5, #16
    89dc:	041b      	lsls	r3, r3, #16
    89de:	0c24      	lsrs	r4, r4, #16
    89e0:	191c      	adds	r4, r3, r4
    89e2:	9405      	str	r4, [sp, #20]
    89e4:	465c      	mov	r4, fp
    89e6:	0c23      	lsrs	r3, r4, #16
    89e8:	1c05      	adds	r5, r0, #0
    89ea:	4358      	muls	r0, r3
    89ec:	0424      	lsls	r4, r4, #16
    89ee:	0c24      	lsrs	r4, r4, #16
    89f0:	4684      	mov	ip, r0
    89f2:	1c38      	adds	r0, r7, #0
    89f4:	4360      	muls	r0, r4
    89f6:	4365      	muls	r5, r4
    89f8:	435f      	muls	r7, r3
    89fa:	4681      	mov	r9, r0
    89fc:	44cc      	add	ip, r9
    89fe:	0c28      	lsrs	r0, r5, #16
    8a00:	4460      	add	r0, ip
    8a02:	46bb      	mov	fp, r7
    8a04:	4581      	cmp	r9, r0
    8a06:	d902      	bls.n	8a0e <__aeabi_dmul+0x25e>
    8a08:	2780      	movs	r7, #128	; 0x80
    8a0a:	027f      	lsls	r7, r7, #9
    8a0c:	44bb      	add	fp, r7
    8a0e:	042d      	lsls	r5, r5, #16
    8a10:	0c07      	lsrs	r7, r0, #16
    8a12:	0c2d      	lsrs	r5, r5, #16
    8a14:	0400      	lsls	r0, r0, #16
    8a16:	1940      	adds	r0, r0, r5
    8a18:	4655      	mov	r5, sl
    8a1a:	46bc      	mov	ip, r7
    8a1c:	042f      	lsls	r7, r5, #16
    8a1e:	44e3      	add	fp, ip
    8a20:	4684      	mov	ip, r0
    8a22:	0c28      	lsrs	r0, r5, #16
    8a24:	0c3d      	lsrs	r5, r7, #16
    8a26:	1c2f      	adds	r7, r5, #0
    8a28:	4357      	muls	r7, r2
    8a2a:	46b8      	mov	r8, r7
    8a2c:	1c2f      	adds	r7, r5, #0
    8a2e:	4377      	muls	r7, r6
    8a30:	4342      	muls	r2, r0
    8a32:	46b9      	mov	r9, r7
    8a34:	4647      	mov	r7, r8
    8a36:	0c3f      	lsrs	r7, r7, #16
    8a38:	4491      	add	r9, r2
    8a3a:	46ba      	mov	sl, r7
    8a3c:	44d1      	add	r9, sl
    8a3e:	4346      	muls	r6, r0
    8a40:	454a      	cmp	r2, r9
    8a42:	d902      	bls.n	8a4a <__aeabi_dmul+0x29a>
    8a44:	2280      	movs	r2, #128	; 0x80
    8a46:	0252      	lsls	r2, r2, #9
    8a48:	18b6      	adds	r6, r6, r2
    8a4a:	464f      	mov	r7, r9
    8a4c:	0c3a      	lsrs	r2, r7, #16
    8a4e:	18b6      	adds	r6, r6, r2
    8a50:	043a      	lsls	r2, r7, #16
    8a52:	4647      	mov	r7, r8
    8a54:	043f      	lsls	r7, r7, #16
    8a56:	0c3f      	lsrs	r7, r7, #16
    8a58:	46b8      	mov	r8, r7
    8a5a:	1c2f      	adds	r7, r5, #0
    8a5c:	4367      	muls	r7, r4
    8a5e:	435d      	muls	r5, r3
    8a60:	4344      	muls	r4, r0
    8a62:	4358      	muls	r0, r3
    8a64:	1965      	adds	r5, r4, r5
    8a66:	9001      	str	r0, [sp, #4]
    8a68:	0c38      	lsrs	r0, r7, #16
    8a6a:	182d      	adds	r5, r5, r0
    8a6c:	4442      	add	r2, r8
    8a6e:	46b8      	mov	r8, r7
    8a70:	42ac      	cmp	r4, r5
    8a72:	d904      	bls.n	8a7e <__aeabi_dmul+0x2ce>
    8a74:	9801      	ldr	r0, [sp, #4]
    8a76:	2380      	movs	r3, #128	; 0x80
    8a78:	025b      	lsls	r3, r3, #9
    8a7a:	18c0      	adds	r0, r0, r3
    8a7c:	9001      	str	r0, [sp, #4]
    8a7e:	9c03      	ldr	r4, [sp, #12]
    8a80:	9f02      	ldr	r7, [sp, #8]
    8a82:	1c20      	adds	r0, r4, #0
    8a84:	4460      	add	r0, ip
    8a86:	19c0      	adds	r0, r0, r7
    8a88:	4560      	cmp	r0, ip
    8a8a:	41a4      	sbcs	r4, r4
    8a8c:	4647      	mov	r7, r8
    8a8e:	4264      	negs	r4, r4
    8a90:	46a4      	mov	ip, r4
    8a92:	042b      	lsls	r3, r5, #16
    8a94:	043c      	lsls	r4, r7, #16
    8a96:	4699      	mov	r9, r3
    8a98:	0c24      	lsrs	r4, r4, #16
    8a9a:	444c      	add	r4, r9
    8a9c:	46a0      	mov	r8, r4
    8a9e:	44d8      	add	r8, fp
    8aa0:	1880      	adds	r0, r0, r2
    8aa2:	46c2      	mov	sl, r8
    8aa4:	44e2      	add	sl, ip
    8aa6:	4290      	cmp	r0, r2
    8aa8:	4192      	sbcs	r2, r2
    8aaa:	4657      	mov	r7, sl
    8aac:	4252      	negs	r2, r2
    8aae:	4691      	mov	r9, r2
    8ab0:	19f2      	adds	r2, r6, r7
    8ab2:	45e2      	cmp	sl, ip
    8ab4:	41bf      	sbcs	r7, r7
    8ab6:	427f      	negs	r7, r7
    8ab8:	464b      	mov	r3, r9
    8aba:	46bc      	mov	ip, r7
    8abc:	45d8      	cmp	r8, fp
    8abe:	41bf      	sbcs	r7, r7
    8ac0:	18d4      	adds	r4, r2, r3
    8ac2:	427f      	negs	r7, r7
    8ac4:	4663      	mov	r3, ip
    8ac6:	431f      	orrs	r7, r3
    8ac8:	0c2d      	lsrs	r5, r5, #16
    8aca:	197f      	adds	r7, r7, r5
    8acc:	42b2      	cmp	r2, r6
    8ace:	4192      	sbcs	r2, r2
    8ad0:	454c      	cmp	r4, r9
    8ad2:	41ad      	sbcs	r5, r5
    8ad4:	4252      	negs	r2, r2
    8ad6:	426d      	negs	r5, r5
    8ad8:	4315      	orrs	r5, r2
    8ada:	9e01      	ldr	r6, [sp, #4]
    8adc:	197d      	adds	r5, r7, r5
    8ade:	19ab      	adds	r3, r5, r6
    8ae0:	0de2      	lsrs	r2, r4, #23
    8ae2:	025b      	lsls	r3, r3, #9
    8ae4:	9f05      	ldr	r7, [sp, #20]
    8ae6:	4313      	orrs	r3, r2
    8ae8:	0242      	lsls	r2, r0, #9
    8aea:	433a      	orrs	r2, r7
    8aec:	469a      	mov	sl, r3
    8aee:	1e53      	subs	r3, r2, #1
    8af0:	419a      	sbcs	r2, r3
    8af2:	0dc3      	lsrs	r3, r0, #23
    8af4:	1c10      	adds	r0, r2, #0
    8af6:	4318      	orrs	r0, r3
    8af8:	0264      	lsls	r4, r4, #9
    8afa:	4320      	orrs	r0, r4
    8afc:	4680      	mov	r8, r0
    8afe:	4650      	mov	r0, sl
    8b00:	01c0      	lsls	r0, r0, #7
    8b02:	d50d      	bpl.n	8b20 <__aeabi_dmul+0x370>
    8b04:	4645      	mov	r5, r8
    8b06:	2201      	movs	r2, #1
    8b08:	4656      	mov	r6, sl
    8b0a:	9c04      	ldr	r4, [sp, #16]
    8b0c:	086b      	lsrs	r3, r5, #1
    8b0e:	402a      	ands	r2, r5
    8b10:	431a      	orrs	r2, r3
    8b12:	07f3      	lsls	r3, r6, #31
    8b14:	3401      	adds	r4, #1
    8b16:	431a      	orrs	r2, r3
    8b18:	0876      	lsrs	r6, r6, #1
    8b1a:	9404      	str	r4, [sp, #16]
    8b1c:	4690      	mov	r8, r2
    8b1e:	46b2      	mov	sl, r6
    8b20:	9e04      	ldr	r6, [sp, #16]
    8b22:	4f63      	ldr	r7, [pc, #396]	; (8cb0 <__aeabi_dmul+0x500>)
    8b24:	19f3      	adds	r3, r6, r7
    8b26:	2b00      	cmp	r3, #0
    8b28:	dd61      	ble.n	8bee <__aeabi_dmul+0x43e>
    8b2a:	4640      	mov	r0, r8
    8b2c:	0740      	lsls	r0, r0, #29
    8b2e:	d00b      	beq.n	8b48 <__aeabi_dmul+0x398>
    8b30:	220f      	movs	r2, #15
    8b32:	4644      	mov	r4, r8
    8b34:	4022      	ands	r2, r4
    8b36:	2a04      	cmp	r2, #4
    8b38:	d006      	beq.n	8b48 <__aeabi_dmul+0x398>
    8b3a:	4642      	mov	r2, r8
    8b3c:	3204      	adds	r2, #4
    8b3e:	4542      	cmp	r2, r8
    8b40:	4180      	sbcs	r0, r0
    8b42:	4240      	negs	r0, r0
    8b44:	4482      	add	sl, r0
    8b46:	4690      	mov	r8, r2
    8b48:	4655      	mov	r5, sl
    8b4a:	01ed      	lsls	r5, r5, #7
    8b4c:	d507      	bpl.n	8b5e <__aeabi_dmul+0x3ae>
    8b4e:	4b59      	ldr	r3, [pc, #356]	; (8cb4 <__aeabi_dmul+0x504>)
    8b50:	4656      	mov	r6, sl
    8b52:	9f04      	ldr	r7, [sp, #16]
    8b54:	2080      	movs	r0, #128	; 0x80
    8b56:	401e      	ands	r6, r3
    8b58:	00c0      	lsls	r0, r0, #3
    8b5a:	46b2      	mov	sl, r6
    8b5c:	183b      	adds	r3, r7, r0
    8b5e:	4a56      	ldr	r2, [pc, #344]	; (8cb8 <__aeabi_dmul+0x508>)
    8b60:	4293      	cmp	r3, r2
    8b62:	dd00      	ble.n	8b66 <__aeabi_dmul+0x3b6>
    8b64:	e6ea      	b.n	893c <__aeabi_dmul+0x18c>
    8b66:	4644      	mov	r4, r8
    8b68:	4655      	mov	r5, sl
    8b6a:	08e2      	lsrs	r2, r4, #3
    8b6c:	0768      	lsls	r0, r5, #29
    8b6e:	4310      	orrs	r0, r2
    8b70:	2201      	movs	r2, #1
    8b72:	026c      	lsls	r4, r5, #9
    8b74:	055b      	lsls	r3, r3, #21
    8b76:	400a      	ands	r2, r1
    8b78:	4680      	mov	r8, r0
    8b7a:	0b24      	lsrs	r4, r4, #12
    8b7c:	0d5b      	lsrs	r3, r3, #21
    8b7e:	4691      	mov	r9, r2
    8b80:	e67b      	b.n	887a <__aeabi_dmul+0xca>
    8b82:	46da      	mov	sl, fp
    8b84:	4690      	mov	r8, r2
    8b86:	1c1d      	adds	r5, r3, #0
    8b88:	e669      	b.n	885e <__aeabi_dmul+0xae>
    8b8a:	2480      	movs	r4, #128	; 0x80
    8b8c:	0324      	lsls	r4, r4, #12
    8b8e:	4657      	mov	r7, sl
    8b90:	4227      	tst	r7, r4
    8b92:	d11c      	bne.n	8bce <__aeabi_dmul+0x41e>
    8b94:	433c      	orrs	r4, r7
    8b96:	0324      	lsls	r4, r4, #12
    8b98:	0b24      	lsrs	r4, r4, #12
    8b9a:	4b48      	ldr	r3, [pc, #288]	; (8cbc <__aeabi_dmul+0x50c>)
    8b9c:	e66d      	b.n	887a <__aeabi_dmul+0xca>
    8b9e:	1c03      	adds	r3, r0, #0
    8ba0:	3b28      	subs	r3, #40	; 0x28
    8ba2:	1c31      	adds	r1, r6, #0
    8ba4:	4099      	lsls	r1, r3
    8ba6:	468b      	mov	fp, r1
    8ba8:	2200      	movs	r2, #0
    8baa:	e6c3      	b.n	8934 <__aeabi_dmul+0x184>
    8bac:	1c30      	adds	r0, r6, #0
    8bae:	f000 fd47 	bl	9640 <__clzsi2>
    8bb2:	3020      	adds	r0, #32
    8bb4:	e6ad      	b.n	8912 <__aeabi_dmul+0x162>
    8bb6:	3b28      	subs	r3, #40	; 0x28
    8bb8:	1c21      	adds	r1, r4, #0
    8bba:	4099      	lsls	r1, r3
    8bbc:	2200      	movs	r2, #0
    8bbe:	468a      	mov	sl, r1
    8bc0:	4690      	mov	r8, r2
    8bc2:	e68e      	b.n	88e2 <__aeabi_dmul+0x132>
    8bc4:	1c20      	adds	r0, r4, #0
    8bc6:	f000 fd3b 	bl	9640 <__clzsi2>
    8bca:	3020      	adds	r0, #32
    8bcc:	e678      	b.n	88c0 <__aeabi_dmul+0x110>
    8bce:	4658      	mov	r0, fp
    8bd0:	4220      	tst	r0, r4
    8bd2:	d107      	bne.n	8be4 <__aeabi_dmul+0x434>
    8bd4:	4304      	orrs	r4, r0
    8bd6:	9903      	ldr	r1, [sp, #12]
    8bd8:	0324      	lsls	r4, r4, #12
    8bda:	0b24      	lsrs	r4, r4, #12
    8bdc:	4689      	mov	r9, r1
    8bde:	4690      	mov	r8, r2
    8be0:	4b36      	ldr	r3, [pc, #216]	; (8cbc <__aeabi_dmul+0x50c>)
    8be2:	e64a      	b.n	887a <__aeabi_dmul+0xca>
    8be4:	433c      	orrs	r4, r7
    8be6:	0324      	lsls	r4, r4, #12
    8be8:	0b24      	lsrs	r4, r4, #12
    8bea:	4b34      	ldr	r3, [pc, #208]	; (8cbc <__aeabi_dmul+0x50c>)
    8bec:	e645      	b.n	887a <__aeabi_dmul+0xca>
    8bee:	4b34      	ldr	r3, [pc, #208]	; (8cc0 <__aeabi_dmul+0x510>)
    8bf0:	9e04      	ldr	r6, [sp, #16]
    8bf2:	1b9b      	subs	r3, r3, r6
    8bf4:	2b38      	cmp	r3, #56	; 0x38
    8bf6:	dd06      	ble.n	8c06 <__aeabi_dmul+0x456>
    8bf8:	2301      	movs	r3, #1
    8bfa:	400b      	ands	r3, r1
    8bfc:	2400      	movs	r4, #0
    8bfe:	4699      	mov	r9, r3
    8c00:	46a0      	mov	r8, r4
    8c02:	2300      	movs	r3, #0
    8c04:	e639      	b.n	887a <__aeabi_dmul+0xca>
    8c06:	2b1f      	cmp	r3, #31
    8c08:	dc25      	bgt.n	8c56 <__aeabi_dmul+0x4a6>
    8c0a:	9c04      	ldr	r4, [sp, #16]
    8c0c:	4d2d      	ldr	r5, [pc, #180]	; (8cc4 <__aeabi_dmul+0x514>)
    8c0e:	4646      	mov	r6, r8
    8c10:	1960      	adds	r0, r4, r5
    8c12:	4652      	mov	r2, sl
    8c14:	4644      	mov	r4, r8
    8c16:	4086      	lsls	r6, r0
    8c18:	40dc      	lsrs	r4, r3
    8c1a:	4082      	lsls	r2, r0
    8c1c:	4657      	mov	r7, sl
    8c1e:	1c30      	adds	r0, r6, #0
    8c20:	4322      	orrs	r2, r4
    8c22:	40df      	lsrs	r7, r3
    8c24:	1e44      	subs	r4, r0, #1
    8c26:	41a0      	sbcs	r0, r4
    8c28:	4302      	orrs	r2, r0
    8c2a:	1c3b      	adds	r3, r7, #0
    8c2c:	0754      	lsls	r4, r2, #29
    8c2e:	d009      	beq.n	8c44 <__aeabi_dmul+0x494>
    8c30:	200f      	movs	r0, #15
    8c32:	4010      	ands	r0, r2
    8c34:	2804      	cmp	r0, #4
    8c36:	d005      	beq.n	8c44 <__aeabi_dmul+0x494>
    8c38:	1d10      	adds	r0, r2, #4
    8c3a:	4290      	cmp	r0, r2
    8c3c:	4192      	sbcs	r2, r2
    8c3e:	4252      	negs	r2, r2
    8c40:	189b      	adds	r3, r3, r2
    8c42:	1c02      	adds	r2, r0, #0
    8c44:	021d      	lsls	r5, r3, #8
    8c46:	d51a      	bpl.n	8c7e <__aeabi_dmul+0x4ce>
    8c48:	2301      	movs	r3, #1
    8c4a:	400b      	ands	r3, r1
    8c4c:	2400      	movs	r4, #0
    8c4e:	4699      	mov	r9, r3
    8c50:	46a0      	mov	r8, r4
    8c52:	2301      	movs	r3, #1
    8c54:	e611      	b.n	887a <__aeabi_dmul+0xca>
    8c56:	481c      	ldr	r0, [pc, #112]	; (8cc8 <__aeabi_dmul+0x518>)
    8c58:	9c04      	ldr	r4, [sp, #16]
    8c5a:	4655      	mov	r5, sl
    8c5c:	1b00      	subs	r0, r0, r4
    8c5e:	40c5      	lsrs	r5, r0
    8c60:	1c28      	adds	r0, r5, #0
    8c62:	2b20      	cmp	r3, #32
    8c64:	d016      	beq.n	8c94 <__aeabi_dmul+0x4e4>
    8c66:	4e19      	ldr	r6, [pc, #100]	; (8ccc <__aeabi_dmul+0x51c>)
    8c68:	4657      	mov	r7, sl
    8c6a:	19a2      	adds	r2, r4, r6
    8c6c:	4097      	lsls	r7, r2
    8c6e:	1c3a      	adds	r2, r7, #0
    8c70:	4643      	mov	r3, r8
    8c72:	431a      	orrs	r2, r3
    8c74:	1e53      	subs	r3, r2, #1
    8c76:	419a      	sbcs	r2, r3
    8c78:	4302      	orrs	r2, r0
    8c7a:	2300      	movs	r3, #0
    8c7c:	e7d6      	b.n	8c2c <__aeabi_dmul+0x47c>
    8c7e:	0758      	lsls	r0, r3, #29
    8c80:	025b      	lsls	r3, r3, #9
    8c82:	08d2      	lsrs	r2, r2, #3
    8c84:	0b1c      	lsrs	r4, r3, #12
    8c86:	2301      	movs	r3, #1
    8c88:	400b      	ands	r3, r1
    8c8a:	4310      	orrs	r0, r2
    8c8c:	4699      	mov	r9, r3
    8c8e:	4680      	mov	r8, r0
    8c90:	2300      	movs	r3, #0
    8c92:	e5f2      	b.n	887a <__aeabi_dmul+0xca>
    8c94:	2200      	movs	r2, #0
    8c96:	e7eb      	b.n	8c70 <__aeabi_dmul+0x4c0>
    8c98:	2480      	movs	r4, #128	; 0x80
    8c9a:	0324      	lsls	r4, r4, #12
    8c9c:	4650      	mov	r0, sl
    8c9e:	2301      	movs	r3, #1
    8ca0:	4304      	orrs	r4, r0
    8ca2:	4019      	ands	r1, r3
    8ca4:	0324      	lsls	r4, r4, #12
    8ca6:	0b24      	lsrs	r4, r4, #12
    8ca8:	4689      	mov	r9, r1
    8caa:	4b04      	ldr	r3, [pc, #16]	; (8cbc <__aeabi_dmul+0x50c>)
    8cac:	e5e5      	b.n	887a <__aeabi_dmul+0xca>
    8cae:	46c0      	nop			; (mov r8, r8)
    8cb0:	000003ff 	.word	0x000003ff
    8cb4:	feffffff 	.word	0xfeffffff
    8cb8:	000007fe 	.word	0x000007fe
    8cbc:	000007ff 	.word	0x000007ff
    8cc0:	fffffc02 	.word	0xfffffc02
    8cc4:	0000041e 	.word	0x0000041e
    8cc8:	fffffbe2 	.word	0xfffffbe2
    8ccc:	0000043e 	.word	0x0000043e

00008cd0 <__aeabi_dsub>:
    8cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8cd2:	465f      	mov	r7, fp
    8cd4:	4656      	mov	r6, sl
    8cd6:	4644      	mov	r4, r8
    8cd8:	464d      	mov	r5, r9
    8cda:	b4f0      	push	{r4, r5, r6, r7}
    8cdc:	030c      	lsls	r4, r1, #12
    8cde:	004d      	lsls	r5, r1, #1
    8ce0:	0fcf      	lsrs	r7, r1, #31
    8ce2:	0a61      	lsrs	r1, r4, #9
    8ce4:	0f44      	lsrs	r4, r0, #29
    8ce6:	4321      	orrs	r1, r4
    8ce8:	00c4      	lsls	r4, r0, #3
    8cea:	0318      	lsls	r0, r3, #12
    8cec:	0fde      	lsrs	r6, r3, #31
    8cee:	4680      	mov	r8, r0
    8cf0:	46b4      	mov	ip, r6
    8cf2:	4646      	mov	r6, r8
    8cf4:	0058      	lsls	r0, r3, #1
    8cf6:	0a76      	lsrs	r6, r6, #9
    8cf8:	0f53      	lsrs	r3, r2, #29
    8cfa:	4333      	orrs	r3, r6
    8cfc:	00d6      	lsls	r6, r2, #3
    8cfe:	4ad1      	ldr	r2, [pc, #836]	; (9044 <__aeabi_dsub+0x374>)
    8d00:	0d6d      	lsrs	r5, r5, #21
    8d02:	46ba      	mov	sl, r7
    8d04:	0d40      	lsrs	r0, r0, #21
    8d06:	46b3      	mov	fp, r6
    8d08:	4290      	cmp	r0, r2
    8d0a:	d100      	bne.n	8d0e <__aeabi_dsub+0x3e>
    8d0c:	e0f5      	b.n	8efa <__aeabi_dsub+0x22a>
    8d0e:	4662      	mov	r2, ip
    8d10:	2601      	movs	r6, #1
    8d12:	4072      	eors	r2, r6
    8d14:	4694      	mov	ip, r2
    8d16:	4567      	cmp	r7, ip
    8d18:	d100      	bne.n	8d1c <__aeabi_dsub+0x4c>
    8d1a:	e0ab      	b.n	8e74 <__aeabi_dsub+0x1a4>
    8d1c:	1a2f      	subs	r7, r5, r0
    8d1e:	2f00      	cmp	r7, #0
    8d20:	dc00      	bgt.n	8d24 <__aeabi_dsub+0x54>
    8d22:	e111      	b.n	8f48 <__aeabi_dsub+0x278>
    8d24:	2800      	cmp	r0, #0
    8d26:	d13e      	bne.n	8da6 <__aeabi_dsub+0xd6>
    8d28:	4658      	mov	r0, fp
    8d2a:	4318      	orrs	r0, r3
    8d2c:	d000      	beq.n	8d30 <__aeabi_dsub+0x60>
    8d2e:	e0f1      	b.n	8f14 <__aeabi_dsub+0x244>
    8d30:	0760      	lsls	r0, r4, #29
    8d32:	d100      	bne.n	8d36 <__aeabi_dsub+0x66>
    8d34:	e097      	b.n	8e66 <__aeabi_dsub+0x196>
    8d36:	230f      	movs	r3, #15
    8d38:	4023      	ands	r3, r4
    8d3a:	2b04      	cmp	r3, #4
    8d3c:	d100      	bne.n	8d40 <__aeabi_dsub+0x70>
    8d3e:	e122      	b.n	8f86 <__aeabi_dsub+0x2b6>
    8d40:	1d22      	adds	r2, r4, #4
    8d42:	42a2      	cmp	r2, r4
    8d44:	41a4      	sbcs	r4, r4
    8d46:	4264      	negs	r4, r4
    8d48:	2380      	movs	r3, #128	; 0x80
    8d4a:	1909      	adds	r1, r1, r4
    8d4c:	041b      	lsls	r3, r3, #16
    8d4e:	2701      	movs	r7, #1
    8d50:	4650      	mov	r0, sl
    8d52:	400b      	ands	r3, r1
    8d54:	4007      	ands	r7, r0
    8d56:	1c14      	adds	r4, r2, #0
    8d58:	2b00      	cmp	r3, #0
    8d5a:	d100      	bne.n	8d5e <__aeabi_dsub+0x8e>
    8d5c:	e079      	b.n	8e52 <__aeabi_dsub+0x182>
    8d5e:	4bb9      	ldr	r3, [pc, #740]	; (9044 <__aeabi_dsub+0x374>)
    8d60:	3501      	adds	r5, #1
    8d62:	429d      	cmp	r5, r3
    8d64:	d100      	bne.n	8d68 <__aeabi_dsub+0x98>
    8d66:	e10b      	b.n	8f80 <__aeabi_dsub+0x2b0>
    8d68:	4bb7      	ldr	r3, [pc, #732]	; (9048 <__aeabi_dsub+0x378>)
    8d6a:	08e4      	lsrs	r4, r4, #3
    8d6c:	4019      	ands	r1, r3
    8d6e:	0748      	lsls	r0, r1, #29
    8d70:	0249      	lsls	r1, r1, #9
    8d72:	4304      	orrs	r4, r0
    8d74:	0b0b      	lsrs	r3, r1, #12
    8d76:	2000      	movs	r0, #0
    8d78:	2100      	movs	r1, #0
    8d7a:	031b      	lsls	r3, r3, #12
    8d7c:	0b1a      	lsrs	r2, r3, #12
    8d7e:	0d0b      	lsrs	r3, r1, #20
    8d80:	056d      	lsls	r5, r5, #21
    8d82:	051b      	lsls	r3, r3, #20
    8d84:	4313      	orrs	r3, r2
    8d86:	086a      	lsrs	r2, r5, #1
    8d88:	4db0      	ldr	r5, [pc, #704]	; (904c <__aeabi_dsub+0x37c>)
    8d8a:	07ff      	lsls	r7, r7, #31
    8d8c:	401d      	ands	r5, r3
    8d8e:	4315      	orrs	r5, r2
    8d90:	006d      	lsls	r5, r5, #1
    8d92:	086d      	lsrs	r5, r5, #1
    8d94:	1c29      	adds	r1, r5, #0
    8d96:	4339      	orrs	r1, r7
    8d98:	1c20      	adds	r0, r4, #0
    8d9a:	bc3c      	pop	{r2, r3, r4, r5}
    8d9c:	4690      	mov	r8, r2
    8d9e:	4699      	mov	r9, r3
    8da0:	46a2      	mov	sl, r4
    8da2:	46ab      	mov	fp, r5
    8da4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8da6:	48a7      	ldr	r0, [pc, #668]	; (9044 <__aeabi_dsub+0x374>)
    8da8:	4285      	cmp	r5, r0
    8daa:	d0c1      	beq.n	8d30 <__aeabi_dsub+0x60>
    8dac:	2080      	movs	r0, #128	; 0x80
    8dae:	0400      	lsls	r0, r0, #16
    8db0:	4303      	orrs	r3, r0
    8db2:	2f38      	cmp	r7, #56	; 0x38
    8db4:	dd00      	ble.n	8db8 <__aeabi_dsub+0xe8>
    8db6:	e0fd      	b.n	8fb4 <__aeabi_dsub+0x2e4>
    8db8:	2f1f      	cmp	r7, #31
    8dba:	dd00      	ble.n	8dbe <__aeabi_dsub+0xee>
    8dbc:	e131      	b.n	9022 <__aeabi_dsub+0x352>
    8dbe:	2020      	movs	r0, #32
    8dc0:	1bc0      	subs	r0, r0, r7
    8dc2:	1c1a      	adds	r2, r3, #0
    8dc4:	465e      	mov	r6, fp
    8dc6:	4082      	lsls	r2, r0
    8dc8:	40fe      	lsrs	r6, r7
    8dca:	4332      	orrs	r2, r6
    8dcc:	4694      	mov	ip, r2
    8dce:	465a      	mov	r2, fp
    8dd0:	4082      	lsls	r2, r0
    8dd2:	1c10      	adds	r0, r2, #0
    8dd4:	1e42      	subs	r2, r0, #1
    8dd6:	4190      	sbcs	r0, r2
    8dd8:	40fb      	lsrs	r3, r7
    8dda:	4662      	mov	r2, ip
    8ddc:	4302      	orrs	r2, r0
    8dde:	1c1f      	adds	r7, r3, #0
    8de0:	1aa2      	subs	r2, r4, r2
    8de2:	4294      	cmp	r4, r2
    8de4:	41a4      	sbcs	r4, r4
    8de6:	4264      	negs	r4, r4
    8de8:	1bc9      	subs	r1, r1, r7
    8dea:	1b09      	subs	r1, r1, r4
    8dec:	1c14      	adds	r4, r2, #0
    8dee:	020a      	lsls	r2, r1, #8
    8df0:	d59e      	bpl.n	8d30 <__aeabi_dsub+0x60>
    8df2:	0249      	lsls	r1, r1, #9
    8df4:	0a4f      	lsrs	r7, r1, #9
    8df6:	2f00      	cmp	r7, #0
    8df8:	d100      	bne.n	8dfc <__aeabi_dsub+0x12c>
    8dfa:	e0d6      	b.n	8faa <__aeabi_dsub+0x2da>
    8dfc:	1c38      	adds	r0, r7, #0
    8dfe:	f000 fc1f 	bl	9640 <__clzsi2>
    8e02:	1c02      	adds	r2, r0, #0
    8e04:	3a08      	subs	r2, #8
    8e06:	2a1f      	cmp	r2, #31
    8e08:	dd00      	ble.n	8e0c <__aeabi_dsub+0x13c>
    8e0a:	e0c3      	b.n	8f94 <__aeabi_dsub+0x2c4>
    8e0c:	2128      	movs	r1, #40	; 0x28
    8e0e:	1c23      	adds	r3, r4, #0
    8e10:	1a09      	subs	r1, r1, r0
    8e12:	4097      	lsls	r7, r2
    8e14:	40cb      	lsrs	r3, r1
    8e16:	431f      	orrs	r7, r3
    8e18:	4094      	lsls	r4, r2
    8e1a:	4295      	cmp	r5, r2
    8e1c:	dd00      	ble.n	8e20 <__aeabi_dsub+0x150>
    8e1e:	e0c0      	b.n	8fa2 <__aeabi_dsub+0x2d2>
    8e20:	1b55      	subs	r5, r2, r5
    8e22:	1c69      	adds	r1, r5, #1
    8e24:	291f      	cmp	r1, #31
    8e26:	dd00      	ble.n	8e2a <__aeabi_dsub+0x15a>
    8e28:	e0ea      	b.n	9000 <__aeabi_dsub+0x330>
    8e2a:	221f      	movs	r2, #31
    8e2c:	1b55      	subs	r5, r2, r5
    8e2e:	1c3b      	adds	r3, r7, #0
    8e30:	1c22      	adds	r2, r4, #0
    8e32:	40ab      	lsls	r3, r5
    8e34:	40ca      	lsrs	r2, r1
    8e36:	40ac      	lsls	r4, r5
    8e38:	1e65      	subs	r5, r4, #1
    8e3a:	41ac      	sbcs	r4, r5
    8e3c:	4313      	orrs	r3, r2
    8e3e:	40cf      	lsrs	r7, r1
    8e40:	431c      	orrs	r4, r3
    8e42:	1c39      	adds	r1, r7, #0
    8e44:	2500      	movs	r5, #0
    8e46:	e773      	b.n	8d30 <__aeabi_dsub+0x60>
    8e48:	2180      	movs	r1, #128	; 0x80
    8e4a:	4d7e      	ldr	r5, [pc, #504]	; (9044 <__aeabi_dsub+0x374>)
    8e4c:	2700      	movs	r7, #0
    8e4e:	03c9      	lsls	r1, r1, #15
    8e50:	2400      	movs	r4, #0
    8e52:	4b7c      	ldr	r3, [pc, #496]	; (9044 <__aeabi_dsub+0x374>)
    8e54:	0748      	lsls	r0, r1, #29
    8e56:	08e4      	lsrs	r4, r4, #3
    8e58:	4304      	orrs	r4, r0
    8e5a:	08c9      	lsrs	r1, r1, #3
    8e5c:	429d      	cmp	r5, r3
    8e5e:	d050      	beq.n	8f02 <__aeabi_dsub+0x232>
    8e60:	0309      	lsls	r1, r1, #12
    8e62:	0b0b      	lsrs	r3, r1, #12
    8e64:	e787      	b.n	8d76 <__aeabi_dsub+0xa6>
    8e66:	2380      	movs	r3, #128	; 0x80
    8e68:	041b      	lsls	r3, r3, #16
    8e6a:	2701      	movs	r7, #1
    8e6c:	4652      	mov	r2, sl
    8e6e:	400b      	ands	r3, r1
    8e70:	4017      	ands	r7, r2
    8e72:	e771      	b.n	8d58 <__aeabi_dsub+0x88>
    8e74:	1a2a      	subs	r2, r5, r0
    8e76:	4694      	mov	ip, r2
    8e78:	2a00      	cmp	r2, #0
    8e7a:	dc00      	bgt.n	8e7e <__aeabi_dsub+0x1ae>
    8e7c:	e0a1      	b.n	8fc2 <__aeabi_dsub+0x2f2>
    8e7e:	2800      	cmp	r0, #0
    8e80:	d054      	beq.n	8f2c <__aeabi_dsub+0x25c>
    8e82:	4870      	ldr	r0, [pc, #448]	; (9044 <__aeabi_dsub+0x374>)
    8e84:	4285      	cmp	r5, r0
    8e86:	d100      	bne.n	8e8a <__aeabi_dsub+0x1ba>
    8e88:	e752      	b.n	8d30 <__aeabi_dsub+0x60>
    8e8a:	2080      	movs	r0, #128	; 0x80
    8e8c:	0400      	lsls	r0, r0, #16
    8e8e:	4303      	orrs	r3, r0
    8e90:	4660      	mov	r0, ip
    8e92:	2838      	cmp	r0, #56	; 0x38
    8e94:	dd00      	ble.n	8e98 <__aeabi_dsub+0x1c8>
    8e96:	e10e      	b.n	90b6 <__aeabi_dsub+0x3e6>
    8e98:	281f      	cmp	r0, #31
    8e9a:	dd00      	ble.n	8e9e <__aeabi_dsub+0x1ce>
    8e9c:	e157      	b.n	914e <__aeabi_dsub+0x47e>
    8e9e:	4662      	mov	r2, ip
    8ea0:	2020      	movs	r0, #32
    8ea2:	1a80      	subs	r0, r0, r2
    8ea4:	1c1e      	adds	r6, r3, #0
    8ea6:	4086      	lsls	r6, r0
    8ea8:	46b1      	mov	r9, r6
    8eaa:	465e      	mov	r6, fp
    8eac:	40d6      	lsrs	r6, r2
    8eae:	464a      	mov	r2, r9
    8eb0:	4332      	orrs	r2, r6
    8eb2:	465e      	mov	r6, fp
    8eb4:	4086      	lsls	r6, r0
    8eb6:	4690      	mov	r8, r2
    8eb8:	1c30      	adds	r0, r6, #0
    8eba:	1e42      	subs	r2, r0, #1
    8ebc:	4190      	sbcs	r0, r2
    8ebe:	4642      	mov	r2, r8
    8ec0:	4302      	orrs	r2, r0
    8ec2:	4660      	mov	r0, ip
    8ec4:	40c3      	lsrs	r3, r0
    8ec6:	1912      	adds	r2, r2, r4
    8ec8:	42a2      	cmp	r2, r4
    8eca:	41a4      	sbcs	r4, r4
    8ecc:	4264      	negs	r4, r4
    8ece:	1859      	adds	r1, r3, r1
    8ed0:	1909      	adds	r1, r1, r4
    8ed2:	1c14      	adds	r4, r2, #0
    8ed4:	0208      	lsls	r0, r1, #8
    8ed6:	d400      	bmi.n	8eda <__aeabi_dsub+0x20a>
    8ed8:	e72a      	b.n	8d30 <__aeabi_dsub+0x60>
    8eda:	4b5a      	ldr	r3, [pc, #360]	; (9044 <__aeabi_dsub+0x374>)
    8edc:	3501      	adds	r5, #1
    8ede:	429d      	cmp	r5, r3
    8ee0:	d100      	bne.n	8ee4 <__aeabi_dsub+0x214>
    8ee2:	e131      	b.n	9148 <__aeabi_dsub+0x478>
    8ee4:	4b58      	ldr	r3, [pc, #352]	; (9048 <__aeabi_dsub+0x378>)
    8ee6:	0860      	lsrs	r0, r4, #1
    8ee8:	4019      	ands	r1, r3
    8eea:	2301      	movs	r3, #1
    8eec:	4023      	ands	r3, r4
    8eee:	1c1c      	adds	r4, r3, #0
    8ef0:	4304      	orrs	r4, r0
    8ef2:	07cb      	lsls	r3, r1, #31
    8ef4:	431c      	orrs	r4, r3
    8ef6:	0849      	lsrs	r1, r1, #1
    8ef8:	e71a      	b.n	8d30 <__aeabi_dsub+0x60>
    8efa:	431e      	orrs	r6, r3
    8efc:	d000      	beq.n	8f00 <__aeabi_dsub+0x230>
    8efe:	e70a      	b.n	8d16 <__aeabi_dsub+0x46>
    8f00:	e705      	b.n	8d0e <__aeabi_dsub+0x3e>
    8f02:	1c23      	adds	r3, r4, #0
    8f04:	430b      	orrs	r3, r1
    8f06:	d03b      	beq.n	8f80 <__aeabi_dsub+0x2b0>
    8f08:	2380      	movs	r3, #128	; 0x80
    8f0a:	031b      	lsls	r3, r3, #12
    8f0c:	430b      	orrs	r3, r1
    8f0e:	031b      	lsls	r3, r3, #12
    8f10:	0b1b      	lsrs	r3, r3, #12
    8f12:	e730      	b.n	8d76 <__aeabi_dsub+0xa6>
    8f14:	3f01      	subs	r7, #1
    8f16:	2f00      	cmp	r7, #0
    8f18:	d16d      	bne.n	8ff6 <__aeabi_dsub+0x326>
    8f1a:	465e      	mov	r6, fp
    8f1c:	1ba2      	subs	r2, r4, r6
    8f1e:	4294      	cmp	r4, r2
    8f20:	41a4      	sbcs	r4, r4
    8f22:	4264      	negs	r4, r4
    8f24:	1ac9      	subs	r1, r1, r3
    8f26:	1b09      	subs	r1, r1, r4
    8f28:	1c14      	adds	r4, r2, #0
    8f2a:	e760      	b.n	8dee <__aeabi_dsub+0x11e>
    8f2c:	4658      	mov	r0, fp
    8f2e:	4318      	orrs	r0, r3
    8f30:	d100      	bne.n	8f34 <__aeabi_dsub+0x264>
    8f32:	e6fd      	b.n	8d30 <__aeabi_dsub+0x60>
    8f34:	2601      	movs	r6, #1
    8f36:	4276      	negs	r6, r6
    8f38:	44b4      	add	ip, r6
    8f3a:	4660      	mov	r0, ip
    8f3c:	2800      	cmp	r0, #0
    8f3e:	d000      	beq.n	8f42 <__aeabi_dsub+0x272>
    8f40:	e0d0      	b.n	90e4 <__aeabi_dsub+0x414>
    8f42:	465e      	mov	r6, fp
    8f44:	1932      	adds	r2, r6, r4
    8f46:	e7bf      	b.n	8ec8 <__aeabi_dsub+0x1f8>
    8f48:	2f00      	cmp	r7, #0
    8f4a:	d000      	beq.n	8f4e <__aeabi_dsub+0x27e>
    8f4c:	e080      	b.n	9050 <__aeabi_dsub+0x380>
    8f4e:	1c68      	adds	r0, r5, #1
    8f50:	0540      	lsls	r0, r0, #21
    8f52:	0d40      	lsrs	r0, r0, #21
    8f54:	2801      	cmp	r0, #1
    8f56:	dc00      	bgt.n	8f5a <__aeabi_dsub+0x28a>
    8f58:	e0e8      	b.n	912c <__aeabi_dsub+0x45c>
    8f5a:	465a      	mov	r2, fp
    8f5c:	1aa2      	subs	r2, r4, r2
    8f5e:	4294      	cmp	r4, r2
    8f60:	41bf      	sbcs	r7, r7
    8f62:	1ac8      	subs	r0, r1, r3
    8f64:	427f      	negs	r7, r7
    8f66:	1bc7      	subs	r7, r0, r7
    8f68:	023e      	lsls	r6, r7, #8
    8f6a:	d400      	bmi.n	8f6e <__aeabi_dsub+0x29e>
    8f6c:	e098      	b.n	90a0 <__aeabi_dsub+0x3d0>
    8f6e:	4658      	mov	r0, fp
    8f70:	1b04      	subs	r4, r0, r4
    8f72:	45a3      	cmp	fp, r4
    8f74:	4192      	sbcs	r2, r2
    8f76:	1a59      	subs	r1, r3, r1
    8f78:	4252      	negs	r2, r2
    8f7a:	1a8f      	subs	r7, r1, r2
    8f7c:	46e2      	mov	sl, ip
    8f7e:	e73a      	b.n	8df6 <__aeabi_dsub+0x126>
    8f80:	2300      	movs	r3, #0
    8f82:	2400      	movs	r4, #0
    8f84:	e6f7      	b.n	8d76 <__aeabi_dsub+0xa6>
    8f86:	2380      	movs	r3, #128	; 0x80
    8f88:	041b      	lsls	r3, r3, #16
    8f8a:	2701      	movs	r7, #1
    8f8c:	4656      	mov	r6, sl
    8f8e:	400b      	ands	r3, r1
    8f90:	4037      	ands	r7, r6
    8f92:	e6e1      	b.n	8d58 <__aeabi_dsub+0x88>
    8f94:	1c27      	adds	r7, r4, #0
    8f96:	3828      	subs	r0, #40	; 0x28
    8f98:	4087      	lsls	r7, r0
    8f9a:	2400      	movs	r4, #0
    8f9c:	4295      	cmp	r5, r2
    8f9e:	dc00      	bgt.n	8fa2 <__aeabi_dsub+0x2d2>
    8fa0:	e73e      	b.n	8e20 <__aeabi_dsub+0x150>
    8fa2:	4929      	ldr	r1, [pc, #164]	; (9048 <__aeabi_dsub+0x378>)
    8fa4:	1aad      	subs	r5, r5, r2
    8fa6:	4039      	ands	r1, r7
    8fa8:	e6c2      	b.n	8d30 <__aeabi_dsub+0x60>
    8faa:	1c20      	adds	r0, r4, #0
    8fac:	f000 fb48 	bl	9640 <__clzsi2>
    8fb0:	3020      	adds	r0, #32
    8fb2:	e726      	b.n	8e02 <__aeabi_dsub+0x132>
    8fb4:	465a      	mov	r2, fp
    8fb6:	431a      	orrs	r2, r3
    8fb8:	1e53      	subs	r3, r2, #1
    8fba:	419a      	sbcs	r2, r3
    8fbc:	b2d2      	uxtb	r2, r2
    8fbe:	2700      	movs	r7, #0
    8fc0:	e70e      	b.n	8de0 <__aeabi_dsub+0x110>
    8fc2:	2a00      	cmp	r2, #0
    8fc4:	d000      	beq.n	8fc8 <__aeabi_dsub+0x2f8>
    8fc6:	e0de      	b.n	9186 <__aeabi_dsub+0x4b6>
    8fc8:	1c68      	adds	r0, r5, #1
    8fca:	0546      	lsls	r6, r0, #21
    8fcc:	0d76      	lsrs	r6, r6, #21
    8fce:	2e01      	cmp	r6, #1
    8fd0:	dc00      	bgt.n	8fd4 <__aeabi_dsub+0x304>
    8fd2:	e090      	b.n	90f6 <__aeabi_dsub+0x426>
    8fd4:	4d1b      	ldr	r5, [pc, #108]	; (9044 <__aeabi_dsub+0x374>)
    8fd6:	42a8      	cmp	r0, r5
    8fd8:	d100      	bne.n	8fdc <__aeabi_dsub+0x30c>
    8fda:	e0f5      	b.n	91c8 <__aeabi_dsub+0x4f8>
    8fdc:	465e      	mov	r6, fp
    8fde:	1932      	adds	r2, r6, r4
    8fe0:	42a2      	cmp	r2, r4
    8fe2:	41a4      	sbcs	r4, r4
    8fe4:	4264      	negs	r4, r4
    8fe6:	1859      	adds	r1, r3, r1
    8fe8:	1909      	adds	r1, r1, r4
    8fea:	07cc      	lsls	r4, r1, #31
    8fec:	0852      	lsrs	r2, r2, #1
    8fee:	4314      	orrs	r4, r2
    8ff0:	0849      	lsrs	r1, r1, #1
    8ff2:	1c05      	adds	r5, r0, #0
    8ff4:	e69c      	b.n	8d30 <__aeabi_dsub+0x60>
    8ff6:	4813      	ldr	r0, [pc, #76]	; (9044 <__aeabi_dsub+0x374>)
    8ff8:	4285      	cmp	r5, r0
    8ffa:	d000      	beq.n	8ffe <__aeabi_dsub+0x32e>
    8ffc:	e6d9      	b.n	8db2 <__aeabi_dsub+0xe2>
    8ffe:	e697      	b.n	8d30 <__aeabi_dsub+0x60>
    9000:	1c2b      	adds	r3, r5, #0
    9002:	3b1f      	subs	r3, #31
    9004:	1c3e      	adds	r6, r7, #0
    9006:	40de      	lsrs	r6, r3
    9008:	1c33      	adds	r3, r6, #0
    900a:	2920      	cmp	r1, #32
    900c:	d06f      	beq.n	90ee <__aeabi_dsub+0x41e>
    900e:	223f      	movs	r2, #63	; 0x3f
    9010:	1b55      	subs	r5, r2, r5
    9012:	40af      	lsls	r7, r5
    9014:	433c      	orrs	r4, r7
    9016:	1e60      	subs	r0, r4, #1
    9018:	4184      	sbcs	r4, r0
    901a:	431c      	orrs	r4, r3
    901c:	2100      	movs	r1, #0
    901e:	2500      	movs	r5, #0
    9020:	e686      	b.n	8d30 <__aeabi_dsub+0x60>
    9022:	1c38      	adds	r0, r7, #0
    9024:	3820      	subs	r0, #32
    9026:	1c1e      	adds	r6, r3, #0
    9028:	40c6      	lsrs	r6, r0
    902a:	1c30      	adds	r0, r6, #0
    902c:	2f20      	cmp	r7, #32
    902e:	d060      	beq.n	90f2 <__aeabi_dsub+0x422>
    9030:	2240      	movs	r2, #64	; 0x40
    9032:	1bd7      	subs	r7, r2, r7
    9034:	40bb      	lsls	r3, r7
    9036:	465a      	mov	r2, fp
    9038:	431a      	orrs	r2, r3
    903a:	1e53      	subs	r3, r2, #1
    903c:	419a      	sbcs	r2, r3
    903e:	4302      	orrs	r2, r0
    9040:	2700      	movs	r7, #0
    9042:	e6cd      	b.n	8de0 <__aeabi_dsub+0x110>
    9044:	000007ff 	.word	0x000007ff
    9048:	ff7fffff 	.word	0xff7fffff
    904c:	800fffff 	.word	0x800fffff
    9050:	2d00      	cmp	r5, #0
    9052:	d037      	beq.n	90c4 <__aeabi_dsub+0x3f4>
    9054:	4db6      	ldr	r5, [pc, #728]	; (9330 <__aeabi_dsub+0x660>)
    9056:	42a8      	cmp	r0, r5
    9058:	d100      	bne.n	905c <__aeabi_dsub+0x38c>
    905a:	e08f      	b.n	917c <__aeabi_dsub+0x4ac>
    905c:	2580      	movs	r5, #128	; 0x80
    905e:	042d      	lsls	r5, r5, #16
    9060:	427f      	negs	r7, r7
    9062:	4329      	orrs	r1, r5
    9064:	2f38      	cmp	r7, #56	; 0x38
    9066:	dd00      	ble.n	906a <__aeabi_dsub+0x39a>
    9068:	e0a8      	b.n	91bc <__aeabi_dsub+0x4ec>
    906a:	2f1f      	cmp	r7, #31
    906c:	dd00      	ble.n	9070 <__aeabi_dsub+0x3a0>
    906e:	e124      	b.n	92ba <__aeabi_dsub+0x5ea>
    9070:	2520      	movs	r5, #32
    9072:	1bed      	subs	r5, r5, r7
    9074:	1c0e      	adds	r6, r1, #0
    9076:	40ae      	lsls	r6, r5
    9078:	46b0      	mov	r8, r6
    907a:	1c26      	adds	r6, r4, #0
    907c:	40fe      	lsrs	r6, r7
    907e:	4642      	mov	r2, r8
    9080:	40ac      	lsls	r4, r5
    9082:	4316      	orrs	r6, r2
    9084:	1e65      	subs	r5, r4, #1
    9086:	41ac      	sbcs	r4, r5
    9088:	4334      	orrs	r4, r6
    908a:	40f9      	lsrs	r1, r7
    908c:	465a      	mov	r2, fp
    908e:	1b14      	subs	r4, r2, r4
    9090:	45a3      	cmp	fp, r4
    9092:	4192      	sbcs	r2, r2
    9094:	1a5b      	subs	r3, r3, r1
    9096:	4252      	negs	r2, r2
    9098:	1a99      	subs	r1, r3, r2
    909a:	1c05      	adds	r5, r0, #0
    909c:	46e2      	mov	sl, ip
    909e:	e6a6      	b.n	8dee <__aeabi_dsub+0x11e>
    90a0:	1c13      	adds	r3, r2, #0
    90a2:	433b      	orrs	r3, r7
    90a4:	1c14      	adds	r4, r2, #0
    90a6:	2b00      	cmp	r3, #0
    90a8:	d000      	beq.n	90ac <__aeabi_dsub+0x3dc>
    90aa:	e6a4      	b.n	8df6 <__aeabi_dsub+0x126>
    90ac:	2700      	movs	r7, #0
    90ae:	2100      	movs	r1, #0
    90b0:	2500      	movs	r5, #0
    90b2:	2400      	movs	r4, #0
    90b4:	e6cd      	b.n	8e52 <__aeabi_dsub+0x182>
    90b6:	465a      	mov	r2, fp
    90b8:	431a      	orrs	r2, r3
    90ba:	1e53      	subs	r3, r2, #1
    90bc:	419a      	sbcs	r2, r3
    90be:	b2d2      	uxtb	r2, r2
    90c0:	2300      	movs	r3, #0
    90c2:	e700      	b.n	8ec6 <__aeabi_dsub+0x1f6>
    90c4:	1c0d      	adds	r5, r1, #0
    90c6:	4325      	orrs	r5, r4
    90c8:	d058      	beq.n	917c <__aeabi_dsub+0x4ac>
    90ca:	43ff      	mvns	r7, r7
    90cc:	2f00      	cmp	r7, #0
    90ce:	d151      	bne.n	9174 <__aeabi_dsub+0x4a4>
    90d0:	465a      	mov	r2, fp
    90d2:	1b14      	subs	r4, r2, r4
    90d4:	45a3      	cmp	fp, r4
    90d6:	4192      	sbcs	r2, r2
    90d8:	1a59      	subs	r1, r3, r1
    90da:	4252      	negs	r2, r2
    90dc:	1a89      	subs	r1, r1, r2
    90de:	1c05      	adds	r5, r0, #0
    90e0:	46e2      	mov	sl, ip
    90e2:	e684      	b.n	8dee <__aeabi_dsub+0x11e>
    90e4:	4892      	ldr	r0, [pc, #584]	; (9330 <__aeabi_dsub+0x660>)
    90e6:	4285      	cmp	r5, r0
    90e8:	d000      	beq.n	90ec <__aeabi_dsub+0x41c>
    90ea:	e6d1      	b.n	8e90 <__aeabi_dsub+0x1c0>
    90ec:	e620      	b.n	8d30 <__aeabi_dsub+0x60>
    90ee:	2700      	movs	r7, #0
    90f0:	e790      	b.n	9014 <__aeabi_dsub+0x344>
    90f2:	2300      	movs	r3, #0
    90f4:	e79f      	b.n	9036 <__aeabi_dsub+0x366>
    90f6:	1c08      	adds	r0, r1, #0
    90f8:	4320      	orrs	r0, r4
    90fa:	2d00      	cmp	r5, #0
    90fc:	d000      	beq.n	9100 <__aeabi_dsub+0x430>
    90fe:	e0c2      	b.n	9286 <__aeabi_dsub+0x5b6>
    9100:	2800      	cmp	r0, #0
    9102:	d100      	bne.n	9106 <__aeabi_dsub+0x436>
    9104:	e0ef      	b.n	92e6 <__aeabi_dsub+0x616>
    9106:	4658      	mov	r0, fp
    9108:	4318      	orrs	r0, r3
    910a:	d100      	bne.n	910e <__aeabi_dsub+0x43e>
    910c:	e610      	b.n	8d30 <__aeabi_dsub+0x60>
    910e:	4658      	mov	r0, fp
    9110:	1902      	adds	r2, r0, r4
    9112:	42a2      	cmp	r2, r4
    9114:	41a4      	sbcs	r4, r4
    9116:	4264      	negs	r4, r4
    9118:	1859      	adds	r1, r3, r1
    911a:	1909      	adds	r1, r1, r4
    911c:	1c14      	adds	r4, r2, #0
    911e:	020a      	lsls	r2, r1, #8
    9120:	d400      	bmi.n	9124 <__aeabi_dsub+0x454>
    9122:	e605      	b.n	8d30 <__aeabi_dsub+0x60>
    9124:	4b83      	ldr	r3, [pc, #524]	; (9334 <__aeabi_dsub+0x664>)
    9126:	2501      	movs	r5, #1
    9128:	4019      	ands	r1, r3
    912a:	e601      	b.n	8d30 <__aeabi_dsub+0x60>
    912c:	1c08      	adds	r0, r1, #0
    912e:	4320      	orrs	r0, r4
    9130:	2d00      	cmp	r5, #0
    9132:	d138      	bne.n	91a6 <__aeabi_dsub+0x4d6>
    9134:	2800      	cmp	r0, #0
    9136:	d16f      	bne.n	9218 <__aeabi_dsub+0x548>
    9138:	4659      	mov	r1, fp
    913a:	4319      	orrs	r1, r3
    913c:	d003      	beq.n	9146 <__aeabi_dsub+0x476>
    913e:	1c19      	adds	r1, r3, #0
    9140:	465c      	mov	r4, fp
    9142:	46e2      	mov	sl, ip
    9144:	e5f4      	b.n	8d30 <__aeabi_dsub+0x60>
    9146:	2700      	movs	r7, #0
    9148:	2100      	movs	r1, #0
    914a:	2400      	movs	r4, #0
    914c:	e681      	b.n	8e52 <__aeabi_dsub+0x182>
    914e:	4660      	mov	r0, ip
    9150:	3820      	subs	r0, #32
    9152:	1c1a      	adds	r2, r3, #0
    9154:	40c2      	lsrs	r2, r0
    9156:	4666      	mov	r6, ip
    9158:	1c10      	adds	r0, r2, #0
    915a:	2e20      	cmp	r6, #32
    915c:	d100      	bne.n	9160 <__aeabi_dsub+0x490>
    915e:	e0aa      	b.n	92b6 <__aeabi_dsub+0x5e6>
    9160:	2240      	movs	r2, #64	; 0x40
    9162:	1b92      	subs	r2, r2, r6
    9164:	4093      	lsls	r3, r2
    9166:	465a      	mov	r2, fp
    9168:	431a      	orrs	r2, r3
    916a:	1e53      	subs	r3, r2, #1
    916c:	419a      	sbcs	r2, r3
    916e:	4302      	orrs	r2, r0
    9170:	2300      	movs	r3, #0
    9172:	e6a8      	b.n	8ec6 <__aeabi_dsub+0x1f6>
    9174:	4d6e      	ldr	r5, [pc, #440]	; (9330 <__aeabi_dsub+0x660>)
    9176:	42a8      	cmp	r0, r5
    9178:	d000      	beq.n	917c <__aeabi_dsub+0x4ac>
    917a:	e773      	b.n	9064 <__aeabi_dsub+0x394>
    917c:	1c19      	adds	r1, r3, #0
    917e:	465c      	mov	r4, fp
    9180:	1c05      	adds	r5, r0, #0
    9182:	46e2      	mov	sl, ip
    9184:	e5d4      	b.n	8d30 <__aeabi_dsub+0x60>
    9186:	2d00      	cmp	r5, #0
    9188:	d122      	bne.n	91d0 <__aeabi_dsub+0x500>
    918a:	1c0d      	adds	r5, r1, #0
    918c:	4325      	orrs	r5, r4
    918e:	d076      	beq.n	927e <__aeabi_dsub+0x5ae>
    9190:	43d5      	mvns	r5, r2
    9192:	2d00      	cmp	r5, #0
    9194:	d170      	bne.n	9278 <__aeabi_dsub+0x5a8>
    9196:	445c      	add	r4, fp
    9198:	455c      	cmp	r4, fp
    919a:	4192      	sbcs	r2, r2
    919c:	1859      	adds	r1, r3, r1
    919e:	4252      	negs	r2, r2
    91a0:	1889      	adds	r1, r1, r2
    91a2:	1c05      	adds	r5, r0, #0
    91a4:	e696      	b.n	8ed4 <__aeabi_dsub+0x204>
    91a6:	2800      	cmp	r0, #0
    91a8:	d14c      	bne.n	9244 <__aeabi_dsub+0x574>
    91aa:	4659      	mov	r1, fp
    91ac:	4319      	orrs	r1, r3
    91ae:	d100      	bne.n	91b2 <__aeabi_dsub+0x4e2>
    91b0:	e64a      	b.n	8e48 <__aeabi_dsub+0x178>
    91b2:	1c19      	adds	r1, r3, #0
    91b4:	465c      	mov	r4, fp
    91b6:	46e2      	mov	sl, ip
    91b8:	4d5d      	ldr	r5, [pc, #372]	; (9330 <__aeabi_dsub+0x660>)
    91ba:	e5b9      	b.n	8d30 <__aeabi_dsub+0x60>
    91bc:	430c      	orrs	r4, r1
    91be:	1e61      	subs	r1, r4, #1
    91c0:	418c      	sbcs	r4, r1
    91c2:	b2e4      	uxtb	r4, r4
    91c4:	2100      	movs	r1, #0
    91c6:	e761      	b.n	908c <__aeabi_dsub+0x3bc>
    91c8:	1c05      	adds	r5, r0, #0
    91ca:	2100      	movs	r1, #0
    91cc:	2400      	movs	r4, #0
    91ce:	e640      	b.n	8e52 <__aeabi_dsub+0x182>
    91d0:	4d57      	ldr	r5, [pc, #348]	; (9330 <__aeabi_dsub+0x660>)
    91d2:	42a8      	cmp	r0, r5
    91d4:	d053      	beq.n	927e <__aeabi_dsub+0x5ae>
    91d6:	4255      	negs	r5, r2
    91d8:	2280      	movs	r2, #128	; 0x80
    91da:	0416      	lsls	r6, r2, #16
    91dc:	4331      	orrs	r1, r6
    91de:	2d38      	cmp	r5, #56	; 0x38
    91e0:	dc7b      	bgt.n	92da <__aeabi_dsub+0x60a>
    91e2:	2d1f      	cmp	r5, #31
    91e4:	dd00      	ble.n	91e8 <__aeabi_dsub+0x518>
    91e6:	e08c      	b.n	9302 <__aeabi_dsub+0x632>
    91e8:	2220      	movs	r2, #32
    91ea:	1b56      	subs	r6, r2, r5
    91ec:	1c0a      	adds	r2, r1, #0
    91ee:	46b4      	mov	ip, r6
    91f0:	40b2      	lsls	r2, r6
    91f2:	1c26      	adds	r6, r4, #0
    91f4:	40ee      	lsrs	r6, r5
    91f6:	4332      	orrs	r2, r6
    91f8:	4690      	mov	r8, r2
    91fa:	4662      	mov	r2, ip
    91fc:	4094      	lsls	r4, r2
    91fe:	1e66      	subs	r6, r4, #1
    9200:	41b4      	sbcs	r4, r6
    9202:	4642      	mov	r2, r8
    9204:	4314      	orrs	r4, r2
    9206:	40e9      	lsrs	r1, r5
    9208:	445c      	add	r4, fp
    920a:	455c      	cmp	r4, fp
    920c:	4192      	sbcs	r2, r2
    920e:	18cb      	adds	r3, r1, r3
    9210:	4252      	negs	r2, r2
    9212:	1899      	adds	r1, r3, r2
    9214:	1c05      	adds	r5, r0, #0
    9216:	e65d      	b.n	8ed4 <__aeabi_dsub+0x204>
    9218:	4658      	mov	r0, fp
    921a:	4318      	orrs	r0, r3
    921c:	d100      	bne.n	9220 <__aeabi_dsub+0x550>
    921e:	e587      	b.n	8d30 <__aeabi_dsub+0x60>
    9220:	465e      	mov	r6, fp
    9222:	1ba7      	subs	r7, r4, r6
    9224:	42bc      	cmp	r4, r7
    9226:	4192      	sbcs	r2, r2
    9228:	1ac8      	subs	r0, r1, r3
    922a:	4252      	negs	r2, r2
    922c:	1a80      	subs	r0, r0, r2
    922e:	0206      	lsls	r6, r0, #8
    9230:	d560      	bpl.n	92f4 <__aeabi_dsub+0x624>
    9232:	4658      	mov	r0, fp
    9234:	1b04      	subs	r4, r0, r4
    9236:	45a3      	cmp	fp, r4
    9238:	4192      	sbcs	r2, r2
    923a:	1a59      	subs	r1, r3, r1
    923c:	4252      	negs	r2, r2
    923e:	1a89      	subs	r1, r1, r2
    9240:	46e2      	mov	sl, ip
    9242:	e575      	b.n	8d30 <__aeabi_dsub+0x60>
    9244:	4658      	mov	r0, fp
    9246:	4318      	orrs	r0, r3
    9248:	d033      	beq.n	92b2 <__aeabi_dsub+0x5e2>
    924a:	0748      	lsls	r0, r1, #29
    924c:	08e4      	lsrs	r4, r4, #3
    924e:	4304      	orrs	r4, r0
    9250:	2080      	movs	r0, #128	; 0x80
    9252:	08c9      	lsrs	r1, r1, #3
    9254:	0300      	lsls	r0, r0, #12
    9256:	4201      	tst	r1, r0
    9258:	d008      	beq.n	926c <__aeabi_dsub+0x59c>
    925a:	08dd      	lsrs	r5, r3, #3
    925c:	4205      	tst	r5, r0
    925e:	d105      	bne.n	926c <__aeabi_dsub+0x59c>
    9260:	4659      	mov	r1, fp
    9262:	08ca      	lsrs	r2, r1, #3
    9264:	075c      	lsls	r4, r3, #29
    9266:	4314      	orrs	r4, r2
    9268:	1c29      	adds	r1, r5, #0
    926a:	46e2      	mov	sl, ip
    926c:	0f63      	lsrs	r3, r4, #29
    926e:	00c9      	lsls	r1, r1, #3
    9270:	4319      	orrs	r1, r3
    9272:	00e4      	lsls	r4, r4, #3
    9274:	4d2e      	ldr	r5, [pc, #184]	; (9330 <__aeabi_dsub+0x660>)
    9276:	e55b      	b.n	8d30 <__aeabi_dsub+0x60>
    9278:	4a2d      	ldr	r2, [pc, #180]	; (9330 <__aeabi_dsub+0x660>)
    927a:	4290      	cmp	r0, r2
    927c:	d1af      	bne.n	91de <__aeabi_dsub+0x50e>
    927e:	1c19      	adds	r1, r3, #0
    9280:	465c      	mov	r4, fp
    9282:	1c05      	adds	r5, r0, #0
    9284:	e554      	b.n	8d30 <__aeabi_dsub+0x60>
    9286:	2800      	cmp	r0, #0
    9288:	d030      	beq.n	92ec <__aeabi_dsub+0x61c>
    928a:	4658      	mov	r0, fp
    928c:	4318      	orrs	r0, r3
    928e:	d010      	beq.n	92b2 <__aeabi_dsub+0x5e2>
    9290:	2580      	movs	r5, #128	; 0x80
    9292:	0748      	lsls	r0, r1, #29
    9294:	08e4      	lsrs	r4, r4, #3
    9296:	08c9      	lsrs	r1, r1, #3
    9298:	032d      	lsls	r5, r5, #12
    929a:	4304      	orrs	r4, r0
    929c:	4229      	tst	r1, r5
    929e:	d0e5      	beq.n	926c <__aeabi_dsub+0x59c>
    92a0:	08d8      	lsrs	r0, r3, #3
    92a2:	4228      	tst	r0, r5
    92a4:	d1e2      	bne.n	926c <__aeabi_dsub+0x59c>
    92a6:	465d      	mov	r5, fp
    92a8:	08ea      	lsrs	r2, r5, #3
    92aa:	075c      	lsls	r4, r3, #29
    92ac:	4314      	orrs	r4, r2
    92ae:	1c01      	adds	r1, r0, #0
    92b0:	e7dc      	b.n	926c <__aeabi_dsub+0x59c>
    92b2:	4d1f      	ldr	r5, [pc, #124]	; (9330 <__aeabi_dsub+0x660>)
    92b4:	e53c      	b.n	8d30 <__aeabi_dsub+0x60>
    92b6:	2300      	movs	r3, #0
    92b8:	e755      	b.n	9166 <__aeabi_dsub+0x496>
    92ba:	1c3d      	adds	r5, r7, #0
    92bc:	3d20      	subs	r5, #32
    92be:	1c0e      	adds	r6, r1, #0
    92c0:	40ee      	lsrs	r6, r5
    92c2:	1c35      	adds	r5, r6, #0
    92c4:	2f20      	cmp	r7, #32
    92c6:	d02e      	beq.n	9326 <__aeabi_dsub+0x656>
    92c8:	2640      	movs	r6, #64	; 0x40
    92ca:	1bf7      	subs	r7, r6, r7
    92cc:	40b9      	lsls	r1, r7
    92ce:	430c      	orrs	r4, r1
    92d0:	1e61      	subs	r1, r4, #1
    92d2:	418c      	sbcs	r4, r1
    92d4:	432c      	orrs	r4, r5
    92d6:	2100      	movs	r1, #0
    92d8:	e6d8      	b.n	908c <__aeabi_dsub+0x3bc>
    92da:	430c      	orrs	r4, r1
    92dc:	1e61      	subs	r1, r4, #1
    92de:	418c      	sbcs	r4, r1
    92e0:	b2e4      	uxtb	r4, r4
    92e2:	2100      	movs	r1, #0
    92e4:	e790      	b.n	9208 <__aeabi_dsub+0x538>
    92e6:	1c19      	adds	r1, r3, #0
    92e8:	465c      	mov	r4, fp
    92ea:	e521      	b.n	8d30 <__aeabi_dsub+0x60>
    92ec:	1c19      	adds	r1, r3, #0
    92ee:	465c      	mov	r4, fp
    92f0:	4d0f      	ldr	r5, [pc, #60]	; (9330 <__aeabi_dsub+0x660>)
    92f2:	e51d      	b.n	8d30 <__aeabi_dsub+0x60>
    92f4:	1c03      	adds	r3, r0, #0
    92f6:	433b      	orrs	r3, r7
    92f8:	d100      	bne.n	92fc <__aeabi_dsub+0x62c>
    92fa:	e724      	b.n	9146 <__aeabi_dsub+0x476>
    92fc:	1c01      	adds	r1, r0, #0
    92fe:	1c3c      	adds	r4, r7, #0
    9300:	e516      	b.n	8d30 <__aeabi_dsub+0x60>
    9302:	2620      	movs	r6, #32
    9304:	4276      	negs	r6, r6
    9306:	1976      	adds	r6, r6, r5
    9308:	1c0a      	adds	r2, r1, #0
    930a:	40f2      	lsrs	r2, r6
    930c:	4690      	mov	r8, r2
    930e:	2d20      	cmp	r5, #32
    9310:	d00b      	beq.n	932a <__aeabi_dsub+0x65a>
    9312:	2640      	movs	r6, #64	; 0x40
    9314:	1b75      	subs	r5, r6, r5
    9316:	40a9      	lsls	r1, r5
    9318:	430c      	orrs	r4, r1
    931a:	1e61      	subs	r1, r4, #1
    931c:	418c      	sbcs	r4, r1
    931e:	4645      	mov	r5, r8
    9320:	432c      	orrs	r4, r5
    9322:	2100      	movs	r1, #0
    9324:	e770      	b.n	9208 <__aeabi_dsub+0x538>
    9326:	2100      	movs	r1, #0
    9328:	e7d1      	b.n	92ce <__aeabi_dsub+0x5fe>
    932a:	2100      	movs	r1, #0
    932c:	e7f4      	b.n	9318 <__aeabi_dsub+0x648>
    932e:	46c0      	nop			; (mov r8, r8)
    9330:	000007ff 	.word	0x000007ff
    9334:	ff7fffff 	.word	0xff7fffff

00009338 <__aeabi_d2iz>:
    9338:	b570      	push	{r4, r5, r6, lr}
    933a:	1c0b      	adds	r3, r1, #0
    933c:	4c12      	ldr	r4, [pc, #72]	; (9388 <__aeabi_d2iz+0x50>)
    933e:	0309      	lsls	r1, r1, #12
    9340:	0b0e      	lsrs	r6, r1, #12
    9342:	0059      	lsls	r1, r3, #1
    9344:	1c02      	adds	r2, r0, #0
    9346:	0d49      	lsrs	r1, r1, #21
    9348:	0fdd      	lsrs	r5, r3, #31
    934a:	2000      	movs	r0, #0
    934c:	42a1      	cmp	r1, r4
    934e:	dd11      	ble.n	9374 <__aeabi_d2iz+0x3c>
    9350:	480e      	ldr	r0, [pc, #56]	; (938c <__aeabi_d2iz+0x54>)
    9352:	4281      	cmp	r1, r0
    9354:	dc0f      	bgt.n	9376 <__aeabi_d2iz+0x3e>
    9356:	2080      	movs	r0, #128	; 0x80
    9358:	0340      	lsls	r0, r0, #13
    935a:	4306      	orrs	r6, r0
    935c:	480c      	ldr	r0, [pc, #48]	; (9390 <__aeabi_d2iz+0x58>)
    935e:	1a40      	subs	r0, r0, r1
    9360:	281f      	cmp	r0, #31
    9362:	dd0b      	ble.n	937c <__aeabi_d2iz+0x44>
    9364:	4a0b      	ldr	r2, [pc, #44]	; (9394 <__aeabi_d2iz+0x5c>)
    9366:	1a52      	subs	r2, r2, r1
    9368:	40d6      	lsrs	r6, r2
    936a:	1c32      	adds	r2, r6, #0
    936c:	4250      	negs	r0, r2
    936e:	2d00      	cmp	r5, #0
    9370:	d100      	bne.n	9374 <__aeabi_d2iz+0x3c>
    9372:	1c10      	adds	r0, r2, #0
    9374:	bd70      	pop	{r4, r5, r6, pc}
    9376:	4b08      	ldr	r3, [pc, #32]	; (9398 <__aeabi_d2iz+0x60>)
    9378:	18e8      	adds	r0, r5, r3
    937a:	e7fb      	b.n	9374 <__aeabi_d2iz+0x3c>
    937c:	4b07      	ldr	r3, [pc, #28]	; (939c <__aeabi_d2iz+0x64>)
    937e:	40c2      	lsrs	r2, r0
    9380:	18c9      	adds	r1, r1, r3
    9382:	408e      	lsls	r6, r1
    9384:	4332      	orrs	r2, r6
    9386:	e7f1      	b.n	936c <__aeabi_d2iz+0x34>
    9388:	000003fe 	.word	0x000003fe
    938c:	0000041d 	.word	0x0000041d
    9390:	00000433 	.word	0x00000433
    9394:	00000413 	.word	0x00000413
    9398:	7fffffff 	.word	0x7fffffff
    939c:	fffffbed 	.word	0xfffffbed

000093a0 <__aeabi_i2d>:
    93a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    93a2:	1e04      	subs	r4, r0, #0
    93a4:	d031      	beq.n	940a <__aeabi_i2d+0x6a>
    93a6:	0fc7      	lsrs	r7, r0, #31
    93a8:	d000      	beq.n	93ac <__aeabi_i2d+0xc>
    93aa:	4244      	negs	r4, r0
    93ac:	1c20      	adds	r0, r4, #0
    93ae:	f000 f947 	bl	9640 <__clzsi2>
    93b2:	4d18      	ldr	r5, [pc, #96]	; (9414 <__aeabi_i2d+0x74>)
    93b4:	1a2d      	subs	r5, r5, r0
    93b6:	280a      	cmp	r0, #10
    93b8:	dd19      	ble.n	93ee <__aeabi_i2d+0x4e>
    93ba:	380b      	subs	r0, #11
    93bc:	4084      	lsls	r4, r0
    93be:	0324      	lsls	r4, r4, #12
    93c0:	056d      	lsls	r5, r5, #21
    93c2:	0b24      	lsrs	r4, r4, #12
    93c4:	0d6d      	lsrs	r5, r5, #21
    93c6:	1c3a      	adds	r2, r7, #0
    93c8:	2600      	movs	r6, #0
    93ca:	2000      	movs	r0, #0
    93cc:	2100      	movs	r1, #0
    93ce:	0d0b      	lsrs	r3, r1, #20
    93d0:	0324      	lsls	r4, r4, #12
    93d2:	0b24      	lsrs	r4, r4, #12
    93d4:	051b      	lsls	r3, r3, #20
    93d6:	4323      	orrs	r3, r4
    93d8:	4c0f      	ldr	r4, [pc, #60]	; (9418 <__aeabi_i2d+0x78>)
    93da:	052d      	lsls	r5, r5, #20
    93dc:	401c      	ands	r4, r3
    93de:	432c      	orrs	r4, r5
    93e0:	0064      	lsls	r4, r4, #1
    93e2:	0864      	lsrs	r4, r4, #1
    93e4:	07d3      	lsls	r3, r2, #31
    93e6:	1c21      	adds	r1, r4, #0
    93e8:	1c30      	adds	r0, r6, #0
    93ea:	4319      	orrs	r1, r3
    93ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    93ee:	1c06      	adds	r6, r0, #0
    93f0:	3615      	adds	r6, #21
    93f2:	1c23      	adds	r3, r4, #0
    93f4:	40b3      	lsls	r3, r6
    93f6:	1c1e      	adds	r6, r3, #0
    93f8:	230b      	movs	r3, #11
    93fa:	1a18      	subs	r0, r3, r0
    93fc:	40c4      	lsrs	r4, r0
    93fe:	0324      	lsls	r4, r4, #12
    9400:	056d      	lsls	r5, r5, #21
    9402:	0b24      	lsrs	r4, r4, #12
    9404:	0d6d      	lsrs	r5, r5, #21
    9406:	1c3a      	adds	r2, r7, #0
    9408:	e7df      	b.n	93ca <__aeabi_i2d+0x2a>
    940a:	2200      	movs	r2, #0
    940c:	2500      	movs	r5, #0
    940e:	2400      	movs	r4, #0
    9410:	2600      	movs	r6, #0
    9412:	e7da      	b.n	93ca <__aeabi_i2d+0x2a>
    9414:	0000041e 	.word	0x0000041e
    9418:	800fffff 	.word	0x800fffff

0000941c <__aeabi_ui2d>:
    941c:	b510      	push	{r4, lr}
    941e:	1e04      	subs	r4, r0, #0
    9420:	d028      	beq.n	9474 <__aeabi_ui2d+0x58>
    9422:	f000 f90d 	bl	9640 <__clzsi2>
    9426:	4a15      	ldr	r2, [pc, #84]	; (947c <__aeabi_ui2d+0x60>)
    9428:	1a12      	subs	r2, r2, r0
    942a:	280a      	cmp	r0, #10
    942c:	dd15      	ble.n	945a <__aeabi_ui2d+0x3e>
    942e:	380b      	subs	r0, #11
    9430:	4084      	lsls	r4, r0
    9432:	0324      	lsls	r4, r4, #12
    9434:	0552      	lsls	r2, r2, #21
    9436:	0b24      	lsrs	r4, r4, #12
    9438:	0d52      	lsrs	r2, r2, #21
    943a:	2300      	movs	r3, #0
    943c:	2000      	movs	r0, #0
    943e:	2100      	movs	r1, #0
    9440:	0324      	lsls	r4, r4, #12
    9442:	1c18      	adds	r0, r3, #0
    9444:	0d0b      	lsrs	r3, r1, #20
    9446:	0b24      	lsrs	r4, r4, #12
    9448:	051b      	lsls	r3, r3, #20
    944a:	4323      	orrs	r3, r4
    944c:	4c0c      	ldr	r4, [pc, #48]	; (9480 <__aeabi_ui2d+0x64>)
    944e:	0512      	lsls	r2, r2, #20
    9450:	401c      	ands	r4, r3
    9452:	4314      	orrs	r4, r2
    9454:	0064      	lsls	r4, r4, #1
    9456:	0861      	lsrs	r1, r4, #1
    9458:	bd10      	pop	{r4, pc}
    945a:	1c03      	adds	r3, r0, #0
    945c:	3315      	adds	r3, #21
    945e:	1c21      	adds	r1, r4, #0
    9460:	4099      	lsls	r1, r3
    9462:	1c0b      	adds	r3, r1, #0
    9464:	210b      	movs	r1, #11
    9466:	1a08      	subs	r0, r1, r0
    9468:	40c4      	lsrs	r4, r0
    946a:	0324      	lsls	r4, r4, #12
    946c:	0552      	lsls	r2, r2, #21
    946e:	0b24      	lsrs	r4, r4, #12
    9470:	0d52      	lsrs	r2, r2, #21
    9472:	e7e3      	b.n	943c <__aeabi_ui2d+0x20>
    9474:	2200      	movs	r2, #0
    9476:	2400      	movs	r4, #0
    9478:	2300      	movs	r3, #0
    947a:	e7df      	b.n	943c <__aeabi_ui2d+0x20>
    947c:	0000041e 	.word	0x0000041e
    9480:	800fffff 	.word	0x800fffff

00009484 <__aeabi_f2d>:
    9484:	0043      	lsls	r3, r0, #1
    9486:	0e1b      	lsrs	r3, r3, #24
    9488:	1c5a      	adds	r2, r3, #1
    948a:	0241      	lsls	r1, r0, #9
    948c:	b2d2      	uxtb	r2, r2
    948e:	b570      	push	{r4, r5, r6, lr}
    9490:	0a4c      	lsrs	r4, r1, #9
    9492:	0fc5      	lsrs	r5, r0, #31
    9494:	2a01      	cmp	r2, #1
    9496:	dd17      	ble.n	94c8 <__aeabi_f2d+0x44>
    9498:	22e0      	movs	r2, #224	; 0xe0
    949a:	0092      	lsls	r2, r2, #2
    949c:	0764      	lsls	r4, r4, #29
    949e:	0b09      	lsrs	r1, r1, #12
    94a0:	1898      	adds	r0, r3, r2
    94a2:	2200      	movs	r2, #0
    94a4:	2300      	movs	r3, #0
    94a6:	0d1e      	lsrs	r6, r3, #20
    94a8:	1c22      	adds	r2, r4, #0
    94aa:	0534      	lsls	r4, r6, #20
    94ac:	430c      	orrs	r4, r1
    94ae:	491b      	ldr	r1, [pc, #108]	; (951c <__aeabi_f2d+0x98>)
    94b0:	0540      	lsls	r0, r0, #21
    94b2:	0840      	lsrs	r0, r0, #1
    94b4:	4021      	ands	r1, r4
    94b6:	4301      	orrs	r1, r0
    94b8:	0049      	lsls	r1, r1, #1
    94ba:	0849      	lsrs	r1, r1, #1
    94bc:	07ed      	lsls	r5, r5, #31
    94be:	1c0b      	adds	r3, r1, #0
    94c0:	432b      	orrs	r3, r5
    94c2:	1c10      	adds	r0, r2, #0
    94c4:	1c19      	adds	r1, r3, #0
    94c6:	bd70      	pop	{r4, r5, r6, pc}
    94c8:	2b00      	cmp	r3, #0
    94ca:	d115      	bne.n	94f8 <__aeabi_f2d+0x74>
    94cc:	2c00      	cmp	r4, #0
    94ce:	d01c      	beq.n	950a <__aeabi_f2d+0x86>
    94d0:	1c20      	adds	r0, r4, #0
    94d2:	f000 f8b5 	bl	9640 <__clzsi2>
    94d6:	280a      	cmp	r0, #10
    94d8:	dc1a      	bgt.n	9510 <__aeabi_f2d+0x8c>
    94da:	210b      	movs	r1, #11
    94dc:	1a09      	subs	r1, r1, r0
    94de:	1c23      	adds	r3, r4, #0
    94e0:	40cb      	lsrs	r3, r1
    94e2:	1c19      	adds	r1, r3, #0
    94e4:	1c03      	adds	r3, r0, #0
    94e6:	3315      	adds	r3, #21
    94e8:	409c      	lsls	r4, r3
    94ea:	4b0d      	ldr	r3, [pc, #52]	; (9520 <__aeabi_f2d+0x9c>)
    94ec:	0309      	lsls	r1, r1, #12
    94ee:	1a18      	subs	r0, r3, r0
    94f0:	0540      	lsls	r0, r0, #21
    94f2:	0b09      	lsrs	r1, r1, #12
    94f4:	0d40      	lsrs	r0, r0, #21
    94f6:	e7d4      	b.n	94a2 <__aeabi_f2d+0x1e>
    94f8:	2c00      	cmp	r4, #0
    94fa:	d003      	beq.n	9504 <__aeabi_f2d+0x80>
    94fc:	0764      	lsls	r4, r4, #29
    94fe:	0b09      	lsrs	r1, r1, #12
    9500:	4808      	ldr	r0, [pc, #32]	; (9524 <__aeabi_f2d+0xa0>)
    9502:	e7ce      	b.n	94a2 <__aeabi_f2d+0x1e>
    9504:	4807      	ldr	r0, [pc, #28]	; (9524 <__aeabi_f2d+0xa0>)
    9506:	2100      	movs	r1, #0
    9508:	e7cb      	b.n	94a2 <__aeabi_f2d+0x1e>
    950a:	2000      	movs	r0, #0
    950c:	2100      	movs	r1, #0
    950e:	e7c8      	b.n	94a2 <__aeabi_f2d+0x1e>
    9510:	1c01      	adds	r1, r0, #0
    9512:	390b      	subs	r1, #11
    9514:	408c      	lsls	r4, r1
    9516:	1c21      	adds	r1, r4, #0
    9518:	2400      	movs	r4, #0
    951a:	e7e6      	b.n	94ea <__aeabi_f2d+0x66>
    951c:	800fffff 	.word	0x800fffff
    9520:	00000389 	.word	0x00000389
    9524:	000007ff 	.word	0x000007ff

00009528 <__aeabi_d2f>:
    9528:	b5f0      	push	{r4, r5, r6, r7, lr}
    952a:	004b      	lsls	r3, r1, #1
    952c:	030d      	lsls	r5, r1, #12
    952e:	0f42      	lsrs	r2, r0, #29
    9530:	0d5b      	lsrs	r3, r3, #21
    9532:	0a6d      	lsrs	r5, r5, #9
    9534:	4315      	orrs	r5, r2
    9536:	1c5a      	adds	r2, r3, #1
    9538:	0552      	lsls	r2, r2, #21
    953a:	0fcc      	lsrs	r4, r1, #31
    953c:	00c6      	lsls	r6, r0, #3
    953e:	0d52      	lsrs	r2, r2, #21
    9540:	2a01      	cmp	r2, #1
    9542:	dd27      	ble.n	9594 <__aeabi_d2f+0x6c>
    9544:	4f39      	ldr	r7, [pc, #228]	; (962c <__aeabi_d2f+0x104>)
    9546:	19da      	adds	r2, r3, r7
    9548:	2afe      	cmp	r2, #254	; 0xfe
    954a:	dc1a      	bgt.n	9582 <__aeabi_d2f+0x5a>
    954c:	2a00      	cmp	r2, #0
    954e:	dd35      	ble.n	95bc <__aeabi_d2f+0x94>
    9550:	0180      	lsls	r0, r0, #6
    9552:	00ed      	lsls	r5, r5, #3
    9554:	1e43      	subs	r3, r0, #1
    9556:	4198      	sbcs	r0, r3
    9558:	4328      	orrs	r0, r5
    955a:	0f76      	lsrs	r6, r6, #29
    955c:	4330      	orrs	r0, r6
    955e:	0743      	lsls	r3, r0, #29
    9560:	d004      	beq.n	956c <__aeabi_d2f+0x44>
    9562:	230f      	movs	r3, #15
    9564:	4003      	ands	r3, r0
    9566:	2b04      	cmp	r3, #4
    9568:	d000      	beq.n	956c <__aeabi_d2f+0x44>
    956a:	3004      	adds	r0, #4
    956c:	2180      	movs	r1, #128	; 0x80
    956e:	04c9      	lsls	r1, r1, #19
    9570:	4001      	ands	r1, r0
    9572:	d027      	beq.n	95c4 <__aeabi_d2f+0x9c>
    9574:	3201      	adds	r2, #1
    9576:	2aff      	cmp	r2, #255	; 0xff
    9578:	d01d      	beq.n	95b6 <__aeabi_d2f+0x8e>
    957a:	0183      	lsls	r3, r0, #6
    957c:	0a5b      	lsrs	r3, r3, #9
    957e:	b2d1      	uxtb	r1, r2
    9580:	e001      	b.n	9586 <__aeabi_d2f+0x5e>
    9582:	21ff      	movs	r1, #255	; 0xff
    9584:	2300      	movs	r3, #0
    9586:	0258      	lsls	r0, r3, #9
    9588:	05c9      	lsls	r1, r1, #23
    958a:	0a40      	lsrs	r0, r0, #9
    958c:	07e4      	lsls	r4, r4, #31
    958e:	4308      	orrs	r0, r1
    9590:	4320      	orrs	r0, r4
    9592:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9594:	2b00      	cmp	r3, #0
    9596:	d106      	bne.n	95a6 <__aeabi_d2f+0x7e>
    9598:	4335      	orrs	r5, r6
    959a:	d111      	bne.n	95c0 <__aeabi_d2f+0x98>
    959c:	2100      	movs	r1, #0
    959e:	2000      	movs	r0, #0
    95a0:	0243      	lsls	r3, r0, #9
    95a2:	0a5b      	lsrs	r3, r3, #9
    95a4:	e7ef      	b.n	9586 <__aeabi_d2f+0x5e>
    95a6:	432e      	orrs	r6, r5
    95a8:	d0eb      	beq.n	9582 <__aeabi_d2f+0x5a>
    95aa:	2080      	movs	r0, #128	; 0x80
    95ac:	00ed      	lsls	r5, r5, #3
    95ae:	0480      	lsls	r0, r0, #18
    95b0:	4328      	orrs	r0, r5
    95b2:	22ff      	movs	r2, #255	; 0xff
    95b4:	e7d3      	b.n	955e <__aeabi_d2f+0x36>
    95b6:	21ff      	movs	r1, #255	; 0xff
    95b8:	2300      	movs	r3, #0
    95ba:	e7e4      	b.n	9586 <__aeabi_d2f+0x5e>
    95bc:	3217      	adds	r2, #23
    95be:	da0d      	bge.n	95dc <__aeabi_d2f+0xb4>
    95c0:	2005      	movs	r0, #5
    95c2:	2200      	movs	r2, #0
    95c4:	08c0      	lsrs	r0, r0, #3
    95c6:	b2d1      	uxtb	r1, r2
    95c8:	2aff      	cmp	r2, #255	; 0xff
    95ca:	d1e9      	bne.n	95a0 <__aeabi_d2f+0x78>
    95cc:	2800      	cmp	r0, #0
    95ce:	d0d9      	beq.n	9584 <__aeabi_d2f+0x5c>
    95d0:	2380      	movs	r3, #128	; 0x80
    95d2:	03db      	lsls	r3, r3, #15
    95d4:	4303      	orrs	r3, r0
    95d6:	025b      	lsls	r3, r3, #9
    95d8:	0a5b      	lsrs	r3, r3, #9
    95da:	e7d4      	b.n	9586 <__aeabi_d2f+0x5e>
    95dc:	2280      	movs	r2, #128	; 0x80
    95de:	4914      	ldr	r1, [pc, #80]	; (9630 <__aeabi_d2f+0x108>)
    95e0:	0412      	lsls	r2, r2, #16
    95e2:	4315      	orrs	r5, r2
    95e4:	1ac9      	subs	r1, r1, r3
    95e6:	291f      	cmp	r1, #31
    95e8:	dc0d      	bgt.n	9606 <__aeabi_d2f+0xde>
    95ea:	4a12      	ldr	r2, [pc, #72]	; (9634 <__aeabi_d2f+0x10c>)
    95ec:	1c37      	adds	r7, r6, #0
    95ee:	189b      	adds	r3, r3, r2
    95f0:	1c28      	adds	r0, r5, #0
    95f2:	409f      	lsls	r7, r3
    95f4:	4098      	lsls	r0, r3
    95f6:	1c3b      	adds	r3, r7, #0
    95f8:	1e5a      	subs	r2, r3, #1
    95fa:	4193      	sbcs	r3, r2
    95fc:	4318      	orrs	r0, r3
    95fe:	40ce      	lsrs	r6, r1
    9600:	4330      	orrs	r0, r6
    9602:	2200      	movs	r2, #0
    9604:	e7ab      	b.n	955e <__aeabi_d2f+0x36>
    9606:	4f0c      	ldr	r7, [pc, #48]	; (9638 <__aeabi_d2f+0x110>)
    9608:	1c2a      	adds	r2, r5, #0
    960a:	1aff      	subs	r7, r7, r3
    960c:	40fa      	lsrs	r2, r7
    960e:	1c17      	adds	r7, r2, #0
    9610:	2920      	cmp	r1, #32
    9612:	d009      	beq.n	9628 <__aeabi_d2f+0x100>
    9614:	4a09      	ldr	r2, [pc, #36]	; (963c <__aeabi_d2f+0x114>)
    9616:	1898      	adds	r0, r3, r2
    9618:	4085      	lsls	r5, r0
    961a:	1c28      	adds	r0, r5, #0
    961c:	4330      	orrs	r0, r6
    961e:	1e46      	subs	r6, r0, #1
    9620:	41b0      	sbcs	r0, r6
    9622:	4338      	orrs	r0, r7
    9624:	2200      	movs	r2, #0
    9626:	e79a      	b.n	955e <__aeabi_d2f+0x36>
    9628:	2000      	movs	r0, #0
    962a:	e7f7      	b.n	961c <__aeabi_d2f+0xf4>
    962c:	fffffc80 	.word	0xfffffc80
    9630:	0000039e 	.word	0x0000039e
    9634:	fffffc82 	.word	0xfffffc82
    9638:	0000037e 	.word	0x0000037e
    963c:	fffffca2 	.word	0xfffffca2

00009640 <__clzsi2>:
    9640:	211c      	movs	r1, #28
    9642:	2301      	movs	r3, #1
    9644:	041b      	lsls	r3, r3, #16
    9646:	4298      	cmp	r0, r3
    9648:	d301      	bcc.n	964e <__clzsi2+0xe>
    964a:	0c00      	lsrs	r0, r0, #16
    964c:	3910      	subs	r1, #16
    964e:	0a1b      	lsrs	r3, r3, #8
    9650:	4298      	cmp	r0, r3
    9652:	d301      	bcc.n	9658 <__clzsi2+0x18>
    9654:	0a00      	lsrs	r0, r0, #8
    9656:	3908      	subs	r1, #8
    9658:	091b      	lsrs	r3, r3, #4
    965a:	4298      	cmp	r0, r3
    965c:	d301      	bcc.n	9662 <__clzsi2+0x22>
    965e:	0900      	lsrs	r0, r0, #4
    9660:	3904      	subs	r1, #4
    9662:	a202      	add	r2, pc, #8	; (adr r2, 966c <__clzsi2+0x2c>)
    9664:	5c10      	ldrb	r0, [r2, r0]
    9666:	1840      	adds	r0, r0, r1
    9668:	4770      	bx	lr
    966a:	46c0      	nop			; (mov r8, r8)
    966c:	02020304 	.word	0x02020304
    9670:	01010101 	.word	0x01010101
	...

0000967c <inputs.13849>:
    967c:	06050400 0000002c 22732522 0000003a     ....,..."%s":...
    968c:	00006425 69766544 00006563 72746e45     %d..Device..Entr
    969c:	00736569 0000005b 0000007b 00000074     ies.[...{...t...
    96ac:	66352e25 00000000 0000616c 00006e6c     %.5f....la..ln..
    96bc:	66312e25 00000000 00000073 00000069     %.1f....s...i...
    96cc:	00000067 0000007d 0000005d 482b5441     g...}...]...AT+H
    96dc:	44505454 3d415441 332c6425 30303030     TTPDATA=%d,30000
    96ec:	00000000 4e574f44 44414f4c 00000000     ....DOWNLOAD....
    96fc:	00004b4f 00000ca4 00000c0c 00000c18     OK..............
    970c:	00000c22 00000c3e 00000c48 00000c64     "...>...H...d...
    971c:	00000c6e 00000c7e 00000c8e 00000ca4     n...~...........
    972c:	00000c9a 5454482b 54434150 004e4f49     ....+HTTPACTION.
    973c:	0a0d7325 00000000 532b5441 52425041     %s......AT+SAPBR
    974c:	312c333d 4f43222c 5059544e 222c2245     =3,1,"CONTYPE","
    975c:	53525047 00000022 532b5441 52425041     GPRS"...AT+SAPBR
    976c:	312c333d 5041222c 222c224e 696c6e6f     =3,1,"APN","onli
    977c:	742e656e 61696c65 2265732e 00000000     ne.telia.se"....
    978c:	482b5441 49505454 0054494e 482b5441     AT+HTTPINIT.AT+H
    979c:	50505454 3d415241 44494322 00312c22     TTPPARA="CID",1.
    97ac:	482b5441 50505454 3d415241 22415522     AT+HTTPPARA="UA"
    97bc:	4f46222c 0022414e 482b5441 50505454     ,"FONA".AT+HTTPP
    97cc:	3d415241 4c525522 68222c22 3a707474     ARA="URL","http:
    97dc:	72742f2f 6f637069 7475706d 612e7265     //tripcomputer.a
    97ec:	6572757a 73626577 73657469 74656e2e     zurewebsites.net
    97fc:	6970612f 7461642f 676f6c61 00000022     /api/datalog"...
    980c:	482b5441 50505454 3d415241 4d495422     AT+HTTPPARA="TIM
    981c:	54554f45 30332c22 00000000 532b5441     EOUT",30....AT+S
    982c:	52425041 312c303d 00000000 532b5441     APBR=0,1....AT+S
    983c:	52425041 312c313d 00000000 305a5441     APBR=1,1....ATZ0
    984c:	00000000 30455441 00000000 432b5441     ....ATE0....AT+C
    985c:	50535047 313d5257 00000000 432b5441     GPSPWR=1....AT+C
    986c:	50535047 303d5257 00000000 432b5441     GPSPWR=0....AT+C
    987c:	49535047 333d464e 00000032 5047432b     GPSINF=32...+CGP
    988c:	464e4953 00000000 432b5441 53535047     SINF....AT+CGPSS
    989c:	55544154 00003f53 61636f4c 6e6f6974     TATUS?..Location
    98ac:	00443320 482b5441 41505454 4f495443      3D.AT+HTTPACTIO
    98bc:	00303d4e 482b5441 41505454 4f495443     N=0.AT+HTTPACTIO
    98cc:	00313d4e 00005441                       N=1.AT..

000098d4 <tc_interrupt_vectors.13799>:
    98d4:	00141312 000018da 00001b24 00001b24     ........$...$...
    98e4:	00001b24 00001b24 00001b24 00001b24     $...$...$...$...
    98f4:	00001b24 00001b24 00001b24 00001b24     $...$...$...$...
    9904:	00001b24 00001b24 00001b24 00001b24     $...$...$...$...
    9914:	00001b24 000018c2 00001b24 00001b24     $.......$...$...
    9924:	00001b24 00001b24 00001b24 00001b24     $...$...$...$...
    9934:	00001b24 00001b24 00001b24 00001b24     $...$...$...$...
    9944:	00001b24 00001b24 00001b24 00001b24     $...$...$...$...
    9954:	00001b24 000018d2 00001b24 00001b24     $.......$...$...
    9964:	00001b24 00001b24 00001b24 00001b24     $...$...$...$...
    9974:	00001b24 00001b24 00001b24 00001b24     $...$...$...$...
    9984:	00001b24 00001b24 00001b24 00001b24     $...$...$...$...
    9994:	00001b24 000018ca 000018aa 000018e2     $...............
    99a4:	000018ba 000018b2 00000002 00000003     ................
    99b4:	0000ffff 0000ffff 00000004 00000005     ................
    99c4:	00000006 00000007 0000ffff 0000ffff     ................
    99d4:	0000ffff 0000ffff 0000ffff 0000ffff     ................
    99e4:	0000ffff 0000ffff 00000008 00000009     ................
    99f4:	0000000a 0000000b 42000800 42000c00     ...........B...B
    9a04:	42001000 42001400 0c0b0a09 00002714     ...B...B.....'..
    9a14:	00002770 00002770 0000270e 0000270e     p'..p'...'...'..
    9a24:	0000272a 0000271a 00002730 0000275e     *'...'..0'..^'..
    9a34:	00002878 000028e4 000028e4 00002858     x(...(...(..X(..
    9a44:	0000286a 00002886 0000285c 00002894     j(...(..\(...(..
    9a54:	000028d4 42002c00 42003000 42003400     .(...,.B.0.B.4.B
    9a64:	001c1c1b 10000800 00002000 00000043     ......... ..C...

00009a74 <_global_impure_ptr>:
    9a74:	20000010                                ... 

00009a78 <tinytens>:
    9a78:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    9a88:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    9a98:	64ac6f43 11680628                       Co.d(.h.

00009aa0 <fpi.5246>:
    9aa0:	00000035 fffffbce 000003cb 00000001     5...............
    9ab0:	00000000                                ....

00009ab4 <fpinan.5282>:
    9ab4:	00000034 fffffbce 000003cb 00000001     4...............
    9ac4:	00000000 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
    9ad4:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
    9ae4:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
    9af4:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
    9b04:	62613938 66656463 20200000                       89abcdef.

00009b0d <_ctype_>:
    9b0d:	20202000 20202020 28282020 20282828     .         ((((( 
    9b1d:	20202020 20202020 20202020 20202020                     
    9b2d:	10108820 10101010 10101010 10101010      ...............
    9b3d:	04040410 04040404 10040404 10101010     ................
    9b4d:	41411010 41414141 01010101 01010101     ..AAAAAA........
    9b5d:	01010101 01010101 01010101 10101010     ................
    9b6d:	42421010 42424242 02020202 02020202     ..BBBBBB........
    9b7d:	02020202 02020202 02020202 10101010     ................
    9b8d:	00000020 00000000 00000000 00000000      ...............
	...
    9c0d:	666e4900 74696e69 614e0079 0000004e              .Infinity.NaN..

00009c1c <__sf_fake_stdin>:
	...

00009c3c <__sf_fake_stdout>:
	...

00009c5c <__sf_fake_stderr>:
	...
    9c7c:	49534f50 002e0058 00000000              POSIX.......

00009c88 <__mprec_tens>:
    9c88:	00000000 3ff00000 00000000 40240000     .......?......$@
    9c98:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    9ca8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    9cb8:	00000000 412e8480 00000000 416312d0     .......A......cA
    9cc8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    9cd8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    9ce8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    9cf8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    9d08:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    9d18:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    9d28:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    9d38:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    9d48:	79d99db4 44ea7843                       ...yCx.D

00009d50 <__mprec_bigtens>:
    9d50:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    9d60:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    9d70:	7f73bf3c 75154fdd                       <.s..O.u

00009d78 <p05.5281>:
    9d78:	00000005 00000019 0000007d 000080c4     ........}.......
    9d88:	00008060 000080a8 00007f8e 000080a8     `...............
    9d98:	0000809c 000080a8 00007f8e 00008060     ............`...
    9da8:	00008060 0000809c 00007f8e 00007f84     `...............
    9db8:	00007f84 00007f84 000082e8 00008994     ................
    9dc8:	00008b82 00008b82 00008974 0000885e     ........t...^...
    9dd8:	0000885e 00008966 00008974 0000885e     ^...f...t...^...
    9de8:	00008966 0000885e 00008974 0000885c     f...^...t...\...
    9df8:	0000885c 0000885c 00008b8a              \...\.......

00009e04 <_init>:
    9e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9e06:	46c0      	nop			; (mov r8, r8)
    9e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9e0a:	bc08      	pop	{r3}
    9e0c:	469e      	mov	lr, r3
    9e0e:	4770      	bx	lr

00009e10 <__init_array_start>:
    9e10:	000000d9 	.word	0x000000d9

00009e14 <_fini>:
    9e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9e16:	46c0      	nop			; (mov r8, r8)
    9e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9e1a:	bc08      	pop	{r3}
    9e1c:	469e      	mov	lr, r3
    9e1e:	4770      	bx	lr

00009e20 <__fini_array_start>:
    9e20:	000000b1 	.word	0x000000b1
