{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1484182221330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1484182221366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 12 09:50:21 2017 " "Processing started: Thu Jan 12 09:50:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1484182221366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484182221366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AVR1911Digital -c AVRX1400H " "Command: quartus_map --read_settings_files=on --write_settings_files=off AVR1911Digital -c AVRX1400H" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484182221366 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1484182221712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1484182221713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bdf/avrx1400h.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bdf/avrx1400h.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AVRX1400H " "Found entity 1: AVRX1400H" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484182236560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484182236560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/lpm_ff5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/lpm_ff5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff5-SYN " "Found design unit 1: lpm_ff5-SYN" {  } { { "rtl/VHDL/lpm_ff5.vhd" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/VHDL/lpm_ff5.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484182237091 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff5 " "Found entity 1: lpm_ff5" {  } { { "rtl/VHDL/lpm_ff5.vhd" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/VHDL/lpm_ff5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484182237091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484182237091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/lpm_ff1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/lpm_ff1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff1-SYN " "Found design unit 1: lpm_ff1-SYN" {  } { { "rtl/VHDL/lpm_ff1.vhd" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/VHDL/lpm_ff1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484182237093 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff1 " "Found entity 1: lpm_ff1" {  } { { "rtl/VHDL/lpm_ff1.vhd" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/VHDL/lpm_ff1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484182237093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484182237093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/adcmcksel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/adcmcksel.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCMCKSEL " "Found entity 1: ADCMCKSEL" {  } { { "rtl/verilog/ADCMCKSEL.v" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/verilog/ADCMCKSEL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484182237097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484182237097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/adc_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/adc_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_CLK_GEN " "Found entity 1: ADC_CLK_GEN" {  } { { "rtl/verilog/ADC_CLK_GEN.v" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/verilog/ADC_CLK_GEN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484182237099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484182237099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/adc_fs_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/adc_fs_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_FS_Manager " "Found entity 1: ADC_FS_Manager" {  } { { "rtl/verilog/ADC_FS_Manager.v" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/verilog/ADC_FS_Manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484182237100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484182237100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/clk_sync_exchanger.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/clk_sync_exchanger.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_sync_exchanger " "Found entity 1: clk_sync_exchanger" {  } { { "rtl/verilog/clk_sync_exchanger.v" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/verilog/clk_sync_exchanger.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484182237102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484182237102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/delay1cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/delay1cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay1Cycle " "Found entity 1: Delay1Cycle" {  } { { "rtl/verilog/Delay1Cycle.v" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/verilog/Delay1Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484182237104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484182237104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/dsdtdm_ch_div.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/dsdtdm_ch_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 DSD_TDM_Channel_Divider " "Found entity 1: DSD_TDM_Channel_Divider" {  } { { "rtl/verilog/DSDTDM_Ch_Div.v" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/verilog/DSDTDM_Ch_Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484182237105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484182237105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/expander.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/expander.v" { { "Info" "ISGN_ENTITY_NAME" "1 expander " "Found entity 1: expander" {  } { { "rtl/verilog/expander.v" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/verilog/expander.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484182237107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484182237107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/lego_workaround.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/lego_workaround.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEGO_Workaround " "Found entity 1: LEGO_Workaround" {  } { { "rtl/verilog/LEGO_Workaround.v" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/verilog/LEGO_Workaround.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484182237108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484182237108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/lpm_and_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/lpm_and_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_and_wrapper " "Found entity 1: lpm_and_wrapper" {  } { { "rtl/verilog/lpm_and_wrapper.v" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/verilog/lpm_and_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484182237110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484182237110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/timing_aligner.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/timing_aligner.v" { { "Info" "ISGN_ENTITY_NAME" "1 timing_aligner " "Found entity 1: timing_aligner" {  } { { "rtl/verilog/timing_aligner.v" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/verilog/timing_aligner.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484182237111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484182237111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcounter " "Found entity 1: upcounter" {  } { { "rtl/verilog/upcounter.v" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/verilog/upcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484182237113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484182237113 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AVRX1400H " "Elaborating entity \"AVRX1400H\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1484182237175 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "AVRX1400HAudioPLD Ver. 60.00   31-Aug'-2016 " "Can't find a definition for parameter AVRX1400HAudioPLD -- assuming Ver. 60.00   31-Aug'-2016 was intended to be a quoted string" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { -88 24 312 -48 "" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1484182237179 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SLRCK " "Pin \"SLRCK\" not connected" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2792 192 360 2808 "SLRCK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1484182237180 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SBCK " "Pin \"SBCK\" not connected" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2816 192 360 2832 "SBCK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1484182237180 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPIO_2 " "Pin \"GPIO_2\" not connected" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2296 608 776 2312 "GPIO_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1484182237180 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DSP1OUTFH " "Pin \"DSP1OUTFH\" not connected" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2448 4216 4384 2464 "DSP1OUTFH" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1484182237180 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DSP1OUTFW " "Pin \"DSP1OUTFW\" not connected" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2480 4216 4384 2496 "DSP1OUTFW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1484182237180 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PLDERR2 " "Pin \"PLDERR2\" not connected" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2632 168 336 2648 "PLDERR2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1484182237180 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SDOUT_I2S_2 " "Pin \"SDOUT_I2S_2\" not connected" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2328 592 776 2344 "SDOUT_I2S_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1484182237180 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rtl/megafunction/verilog/mux2in.tdf 1 1 " "Using design file rtl/megafunction/verilog/mux2in.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2in " "Found entity 1: MUX2in" {  } { { "mux2in.tdf" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/megafunction/verilog/mux2in.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484182237197 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1484182237197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2in MUX2in:inst210 " "Elaborating entity \"MUX2in\" for hierarchy \"MUX2in:inst210\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst210" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 136 6224 6304 216 "inst210" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MUX2in:inst210\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"MUX2in:inst210\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2in.tdf" "LPM_MUX_component" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/megafunction/verilog/mux2in.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX2in:inst210\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"MUX2in:inst210\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2in.tdf" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/megafunction/verilog/mux2in.tdf" 50 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX2in:inst210\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"MUX2in:inst210\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484182237241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484182237241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484182237241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484182237241 ""}  } { { "mux2in.tdf" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/megafunction/verilog/mux2in.tdf" 50 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484182237241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i6c " "Found entity 1: mux_i6c" {  } { { "db/mux_i6c.tdf" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/db/mux_i6c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484182237297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484182237297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i6c MUX2in:inst210\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated " "Elaborating entity \"mux_i6c\" for hierarchy \"MUX2in:inst210\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expander expander:inst141 " "Elaborating entity \"expander\" for hierarchy \"expander:inst141\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst141" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 72 488 632 168 "inst141" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2in MUX2in:inst75 " "Elaborating entity \"MUX2in\" for hierarchy \"MUX2in:inst75\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst75" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2232 2832 2912 2312 "inst75" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_CLK_GEN ADC_CLK_GEN:inst63 " "Elaborating entity \"ADC_CLK_GEN\" for hierarchy \"ADC_CLK_GEN:inst63\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst63" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2240 2432 2600 2328 "inst63" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_FS_Manager ADC_FS_Manager:inst206 " "Elaborating entity \"ADC_FS_Manager\" for hierarchy \"ADC_FS_Manager:inst206\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst206" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2352 2152 2360 2464 "inst206" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcounter upcounter:inst19 " "Elaborating entity \"upcounter\" for hierarchy \"upcounter:inst19\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst19" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 1472 664 800 1528 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff5 lpm_ff5:inst25 " "Elaborating entity \"lpm_ff5\" for hierarchy \"lpm_ff5:inst25\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst25" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2016 424 568 2096 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff5:inst25\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff5:inst25\|lpm_ff:lpm_ff_component\"" {  } { { "rtl/VHDL/lpm_ff5.vhd" "lpm_ff_component" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/VHDL/lpm_ff5.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff5:inst25\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"lpm_ff5:inst25\|lpm_ff:lpm_ff_component\"" {  } { { "rtl/VHDL/lpm_ff5.vhd" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/VHDL/lpm_ff5.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff5:inst25\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"lpm_ff5:inst25\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484182237359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484182237359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484182237359 ""}  } { { "rtl/VHDL/lpm_ff5.vhd" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/VHDL/lpm_ff5.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484182237359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcounter upcounter:inst134 " "Elaborating entity \"upcounter\" for hierarchy \"upcounter:inst134\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst134" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 136 2592 2744 232 "inst134" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2in MUX2in:inst73 " "Elaborating entity \"MUX2in\" for hierarchy \"MUX2in:inst73\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst73" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2840 3208 3288 2920 "inst73" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DSD_TDM_Channel_Divider DSD_TDM_Channel_Divider:inst79 " "Elaborating entity \"DSD_TDM_Channel_Divider\" for hierarchy \"DSD_TDM_Channel_Divider:inst79\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst79" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2968 2696 2904 3080 "inst79" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEGO_Workaround LEGO_Workaround:inst211 " "Elaborating entity \"LEGO_Workaround\" for hierarchy \"LEGO_Workaround:inst211\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst211" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2968 2232 2400 3080 "inst211" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay1Cycle Delay1Cycle:inst66 " "Elaborating entity \"Delay1Cycle\" for hierarchy \"Delay1Cycle:inst66\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst66" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 3088 2496 2616 3160 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff1 lpm_ff1:inst97 " "Elaborating entity \"lpm_ff1\" for hierarchy \"lpm_ff1:inst97\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst97" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 1136 5000 5144 1216 "inst97" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCMCKSEL ADCMCKSEL:inst102 " "Elaborating entity \"ADCMCKSEL\" for hierarchy \"ADCMCKSEL:inst102\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst102" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2776 5344 5448 2856 "inst102" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and_wrapper lpm_and_wrapper:inst86 " "Elaborating entity \"lpm_and_wrapper\" for hierarchy \"lpm_and_wrapper:inst86\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst86" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 416 264 384 472 "inst86" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and lpm_and_wrapper:inst86\|lpm_and:lpm_and " "Elaborating entity \"lpm_and\" for hierarchy \"lpm_and_wrapper:inst86\|lpm_and:lpm_and\"" {  } { { "rtl/verilog/lpm_and_wrapper.v" "lpm_and" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/verilog/lpm_and_wrapper.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_and_wrapper:inst86\|lpm_and:lpm_and " "Elaborated megafunction instantiation \"lpm_and_wrapper:inst86\|lpm_and:lpm_and\"" {  } { { "rtl/verilog/lpm_and_wrapper.v" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/verilog/lpm_and_wrapper.v" 26 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484182237463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_and_wrapper:inst86\|lpm_and:lpm_and " "Instantiated megafunction \"lpm_and_wrapper:inst86\|lpm_and:lpm_and\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484182237464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 16 " "Parameter \"lpm_size\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484182237464 ""}  } { { "rtl/verilog/lpm_and_wrapper.v" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/verilog/lpm_and_wrapper.v" 26 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484182237464 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ADC_CLK_GEN:inst63\|LRCK_out " "Found clock multiplexer ADC_CLK_GEN:inst63\|LRCK_out" {  } { { "rtl/verilog/ADC_CLK_GEN.v" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/verilog/ADC_CLK_GEN.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1484182237622 "|AVRX1400H|ADC_CLK_GEN:inst63|LRCK_out"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1484182237622 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX2in:inst72\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer MUX2in:inst72\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_i6c.tdf" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/db/mux_i6c.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1484182237670 "|AVRX1400H|MUX2in:inst72|lpm_mux:LPM_MUX_component|mux_i6c:auto_generated|result_node[0]~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX2in:inst156\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer MUX2in:inst156\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_i6c.tdf" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/db/mux_i6c.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1484182237670 "|AVRX1400H|MUX2in:inst156|lpm_mux:LPM_MUX_component|mux_i6c:auto_generated|result_node[0]~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX2in:inst37\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer MUX2in:inst37\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_i6c.tdf" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/db/mux_i6c.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1484182237670 "|AVRX1400H|MUX2in:inst37|lpm_mux:LPM_MUX_component|mux_i6c:auto_generated|result_node[0]~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX2in:inst164\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer MUX2in:inst164\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_i6c.tdf" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/db/mux_i6c.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1484182237670 "|AVRX1400H|MUX2in:inst164|lpm_mux:LPM_MUX_component|mux_i6c:auto_generated|result_node[0]~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX2in:inst165\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer MUX2in:inst165\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_i6c.tdf" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/db/mux_i6c.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1484182237670 "|AVRX1400H|MUX2in:inst165|lpm_mux:LPM_MUX_component|mux_i6c:auto_generated|result_node[0]~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX2in:inst10\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer MUX2in:inst10\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_i6c.tdf" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/db/mux_i6c.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1484182237670 "|AVRX1400H|MUX2in:inst10|lpm_mux:LPM_MUX_component|mux_i6c:auto_generated|result_node[0]~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX2in:inst88\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer MUX2in:inst88\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_i6c.tdf" "" { Text "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/db/mux_i6c.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1484182237670 "|AVRX1400H|MUX2in:inst88|lpm_mux:LPM_MUX_component|mux_i6c:auto_generated|result_node[0]~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1484182237670 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DSP1INRSV_SW GND " "Pin \"DSP1INRSV_SW\" is stuck at GND" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2336 200 395 2352 "DSP1INRSV_SW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484182238030 "|AVRX1400H|DSP1INRSV_SW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1484182238030 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "inst21 " "Logic cell \"inst21\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst21" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 1608 584 632 1640 "inst21" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1484182238198 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1484182238198 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC22M " "No output dependent on input pin \"OSC22M\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2800 4992 5160 2816 "OSC22M" "" } { 2808 5160 5344 2822 "OSC22M" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484182238204 "|AVRX1400H|OSC22M"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1 " "No output dependent on input pin \"GPIO_1\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2864 4896 5064 2880 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484182238204 "|AVRX1400H|GPIO_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SLRCK " "No output dependent on input pin \"SLRCK\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2792 192 360 2808 "SLRCK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484182238204 "|AVRX1400H|SLRCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SBCK " "No output dependent on input pin \"SBCK\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2816 192 360 2832 "SBCK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484182238204 "|AVRX1400H|SBCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2 " "No output dependent on input pin \"GPIO_2\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2296 608 776 2312 "GPIO_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484182238204 "|AVRX1400H|GPIO_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DSP1OUTFH " "No output dependent on input pin \"DSP1OUTFH\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2448 4216 4384 2464 "DSP1OUTFH" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484182238204 "|AVRX1400H|DSP1OUTFH"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DSP1OUTFW " "No output dependent on input pin \"DSP1OUTFW\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2480 4216 4384 2496 "DSP1OUTFW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484182238204 "|AVRX1400H|DSP1OUTFW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PLDERR2 " "No output dependent on input pin \"PLDERR2\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2632 168 336 2648 "PLDERR2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484182238204 "|AVRX1400H|PLDERR2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDOUT_I2S_2 " "No output dependent on input pin \"SDOUT_I2S_2\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "C:/Users/Hidemi.Niimura/Documents/-work/60.xx_AVR-X1400H/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2328 592 776 2344 "SDOUT_I2S_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484182238204 "|AVRX1400H|SDOUT_I2S_2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1484182238204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "304 " "Implemented 304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1484182238205 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1484182238205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "221 " "Implemented 221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1484182238205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1484182238205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "834 " "Peak virtual memory: 834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1484182238419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 12 09:50:38 2017 " "Processing ended: Thu Jan 12 09:50:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1484182238419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1484182238419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1484182238419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1484182238419 ""}
