{
    "name": null, 
    "system": {
        "membus": {
            "slave": {
                "peer": [
                    "system.system_port", 
                    "system.l2.mem_side", 
                    "system.cpu.interrupts.int_master"
                ], 
                "role": "SLAVE"
            }, 
            "name": "membus", 
            "clock": 1e-09, 
            "header_cycles": 1, 
            "width": 8, 
            "use_default_range": false, 
            "master": {
                "peer": [
                    "system.physmem.port", 
                    "system.cpu.interrupts.pio", 
                    "system.cpu.interrupts.int_slave"
                ], 
                "role": "MASTER"
            }, 
            "cxx_class": "CoherentBus", 
            "path": "system.membus", 
            "block_size": 64, 
            "type": "CoherentBus"
        }, 
        "physmem": {
            "latency": 3.0000000000000004e-08, 
            "name": "physmem", 
            "clock": 1e-09, 
            "latency_var": 0.0, 
            "zero": false, 
            "conf_table_reported": false, 
            "cxx_class": "SimpleMemory", 
            "path": "system.physmem", 
            "null": false, 
            "type": "SimpleMemory", 
            "port": {
                "peer": "system.membus.master[0]", 
                "role": "SLAVE"
            }, 
            "in_addr_map": true
        }, 
        "cxx_class": "System", 
        "work_end_ckpt_count": 0, 
        "clock": 1e-09, 
        "work_begin_ckpt_count": 0, 
        "tol2bus": {
            "slave": {
                "peer": [
                    "system.cpu.icache.mem_side", 
                    "system.cpu.dcache.mem_side", 
                    "system.cpu.itb_walker_cache.mem_side", 
                    "system.cpu.dtb_walker_cache.mem_side"
                ], 
                "role": "SLAVE"
            }, 
            "name": "tol2bus", 
            "clock": 5e-10, 
            "header_cycles": 1, 
            "width": 32, 
            "use_default_range": false, 
            "master": {
                "peer": [
                    "system.l2.cpu_side"
                ], 
                "role": "MASTER"
            }, 
            "cxx_class": "CoherentBus", 
            "path": "system.tol2bus", 
            "block_size": 64, 
            "type": "CoherentBus"
        }, 
        "work_end_exit_count": 0, 
        "type": "System", 
        "work_cpus_ckpt_count": 0, 
        "work_begin_exit_count": 0, 
        "path": "system", 
        "switch_cpus": [
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchWidth": 8, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "path": "system.switch_cpus.itb.walker", 
                        "clock": 1e-09, 
                        "type": "X86PagetableWalker", 
                        "name": "walker", 
                        "cxx_class": "X86ISA::Walker"
                    }, 
                    "path": "system.switch_cpus.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "wbWidth": 8, 
                "squashWidth": 8, 
                "commitToFetchDelay": 1, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "BTBEntries": 4096, 
                "cxx_class": "DerivO3CPU", 
                "backComSize": 5, 
                "max_loads_all_threads": 0, 
                "numROBEntries": 192, 
                "commitToIEWDelay": 1, 
                "commitToDecodeDelay": 1, 
                "decodeToRenameDelay": 1, 
                "fetchToDecodeDelay": 1, 
                "issueWidth": 1, 
                "LSQCheckLoads": true, 
                "clock": 1e-09, 
                "commitToRenameDelay": 1, 
                "instShiftAmt": 2, 
                "wbDepth": 1, 
                "choicePredictorSize": 8192, 
                "cachePorts": 200, 
                "function_trace_start": 0, 
                "cpu_id": 0, 
                "store_set_clear_period": 250000, 
                "numPhysFloatRegs": 256, 
                "numPhysIntRegs": 256, 
                "smtNumFetchingThreads": 1, 
                "localHistoryTableSize": 2048, 
                "do_quiesce": true, 
                "type": "DerivO3CPU", 
                "numRobs": 1, 
                "smtROBThreshold": 100, 
                "profile": 0.0, 
                "renameToROBDelay": 1, 
                "choiceCtrBits": 2, 
                "fetchTrapLatency": 1, 
                "progress_interval": 0.0, 
                "defer_registration": true, 
                "commitWidth": 8, 
                "numThreads": 1, 
                "decodeToFetchDelay": 1, 
                "renameToFetchDelay": 1, 
                "LSQDepCheckShift": 4, 
                "decodeWidth": 8, 
                "localCtrBits": 2, 
                "globalHistoryBits": 13, 
                "needsTSO": true, 
                "renameWidth": 8, 
                "path": "system.switch_cpus", 
                "localPredictorSize": 2048, 
                "max_insts_all_threads": 0, 
                "max_loads_any_thread": 0, 
                "RASSize": 16, 
                "globalPredictorSize": 8192, 
                "localHistoryBits": 11, 
                "iewToDecodeDelay": 1, 
                "max_insts_any_thread": 10000000, 
                "issueToExecuteDelay": 1, 
                "name": "switch_cpus", 
                "dtb": {
                    "name": "dtb", 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "path": "system.switch_cpus.dtb.walker", 
                        "clock": 1e-09, 
                        "type": "X86PagetableWalker", 
                        "name": "walker", 
                        "cxx_class": "X86ISA::Walker"
                    }, 
                    "path": "system.switch_cpus.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "globalCtrBits": 2, 
                "trapLatency": 13, 
                "SSITSize": 1024, 
                "renameToDecodeDelay": 1, 
                "fuPool": {
                    "path": "system.switch_cpus.fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "opClass": "IntAlu", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "issueLat": 1, 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "opClass": "IntMult", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 19, 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "opClass": "IntDiv", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "issueLat": 1, 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "opClass": "FloatAdd", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "opClass": "FloatCmp", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "opClass": "FloatCvt", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "issueLat": 1, 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "opClass": "FloatMult", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 12, 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "opClass": "FloatDiv", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 24, 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "opClass": "FloatSqrt", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "opClass": "MemRead", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "opClass": "SimdAdd", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "opClass": "SimdAddAcc", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "opClass": "SimdAlu", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "opClass": "SimdCmp", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "opClass": "SimdCvt", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "opClass": "SimdMisc", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "opClass": "SimdMult", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "opClass": "SimdMultAcc", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "opClass": "SimdShift", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "opClass": "SimdShiftAcc", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "opClass": "SimdSqrt", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "opClass": "SimdFloatAdd", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "opClass": "SimdFloatAlu", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "opClass": "SimdFloatCmp", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "opClass": "SimdFloatCvt", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "opClass": "SimdFloatDiv", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "opClass": "SimdFloatMisc", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "opClass": "SimdFloatMult", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "opClass": "SimdFloatMultAcc", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "opClass": "SimdFloatSqrt", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "opClass": "MemWrite", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "opClass": "MemRead", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "opClass": "MemWrite", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "issueLat": 3, 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "opClass": "IprAccess", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "type": "FUPool", 
                    "name": "fuPool", 
                    "cxx_class": "FUPool"
                }, 
                "forwardComSize": 5, 
                "BTBTagSize": 16, 
                "numIQEntries": 64, 
                "activity": 0, 
                "LFSTSize": 1024, 
                "iewToCommitDelay": 1, 
                "renameToIEWDelay": 2, 
                "iewToFetchDelay": 1, 
                "tracer": {
                    "path": "system.switch_cpus.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "LQEntries": 32, 
                "smtIQThreshold": 100
            }
        ], 
        "mem_mode": "atomic", 
        "name": "system", 
        "init_param": 0, 
        "system_port": {
            "peer": "system.membus.slave[0]", 
            "role": "MASTER"
        }, 
        "load_addr_mask": 1099511627775, 
        "work_item_id": -1, 
        "l2": {
            "is_top_level": false, 
            "write_buffers": 8, 
            "response_latency": 20, 
            "cxx_class": "BaseCache", 
            "block_size": 64, 
            "size": 2097152, 
            "clock": 5e-10, 
            "trace_addr": 0, 
            "max_miss_count": 0, 
            "mem_side": {
                "peer": "system.membus.slave[1]", 
                "role": "MASTER"
            }, 
            "mshrs": 20, 
            "forward_snoops": true, 
            "hit_latency": 20, 
            "tgts_per_mshr": 12, 
            "assoc": 8, 
            "prefetch_on_access": false, 
            "path": "system.l2", 
            "prioritizeRequests": false, 
            "name": "l2", 
            "type": "BaseCache", 
            "hash_delay": 1, 
            "subblock_size": 0, 
            "cpu_side": {
                "peer": "system.tol2bus.master[0]", 
                "role": "SLAVE"
            }, 
            "two_queue": false
        }, 
        "num_work_ids": 16, 
        "cpu": [
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "clock": 1e-09, 
                        "cxx_class": "X86ISA::Walker", 
                        "path": "system.cpu.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.cpu.itb_walker_cache.cpu_side", 
                            "role": "MASTER"
                        }
                    }, 
                    "path": "system.cpu.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "dtb_walker_cache": {
                    "is_top_level": true, 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "block_size": 64, 
                    "size": 1024, 
                    "clock": 1e-09, 
                    "trace_addr": 0, 
                    "max_miss_count": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[3]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 10, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "tgts_per_mshr": 12, 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu.dtb_walker_cache", 
                    "prioritizeRequests": false, 
                    "name": "dtb_walker_cache", 
                    "type": "BaseCache", 
                    "hash_delay": 1, 
                    "subblock_size": 0, 
                    "cpu_side": {
                        "peer": "system.cpu.dtb.walker.port", 
                        "role": "SLAVE"
                    }, 
                    "two_queue": false
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "max_loads_all_threads": 0, 
                "clock": 1e-09, 
                "itb_walker_cache": {
                    "is_top_level": true, 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "block_size": 64, 
                    "size": 1024, 
                    "clock": 1e-09, 
                    "trace_addr": 0, 
                    "max_miss_count": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 10, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "tgts_per_mshr": 12, 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu.itb_walker_cache", 
                    "prioritizeRequests": false, 
                    "name": "itb_walker_cache", 
                    "type": "BaseCache", 
                    "hash_delay": 1, 
                    "subblock_size": 0, 
                    "cpu_side": {
                        "peer": "system.cpu.itb.walker.port", 
                        "role": "SLAVE"
                    }, 
                    "two_queue": false
                }, 
                "simulate_data_stalls": false, 
                "function_trace_start": 0, 
                "cpu_id": 0, 
                "width": 1, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "fastmem": false, 
                "profile": 0.0, 
                "icache_port": {
                    "peer": "system.cpu.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "icache": {
                    "is_top_level": true, 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "block_size": 64, 
                    "size": 32768, 
                    "clock": 1e-09, 
                    "trace_addr": 0, 
                    "max_miss_count": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[0]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "tgts_per_mshr": 20, 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu.icache", 
                    "prioritizeRequests": false, 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "hash_delay": 1, 
                    "subblock_size": 0, 
                    "cpu_side": {
                        "peer": "system.cpu.icache_port", 
                        "role": "SLAVE"
                    }, 
                    "two_queue": false
                }, 
                "defer_registration": false, 
                "interrupts": {
                    "int_master": {
                        "peer": "system.membus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "name": "interrupts", 
                    "clock": 1e-09, 
                    "pio": {
                        "peer": "system.membus.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "pio_latency": 1.0000000000000001e-07, 
                    "int_slave": {
                        "peer": "system.membus.master[2]", 
                        "role": "SLAVE"
                    }, 
                    "int_latency": 1e-09, 
                    "cxx_class": "X86ISA::Interrupts", 
                    "path": "system.cpu.interrupts", 
                    "pio_addr": 2305843009213693952, 
                    "type": "X86LocalApic"
                }, 
                "max_insts_all_threads": 0, 
                "path": "system.cpu", 
                "workload": [
                    {
                        "gid": 100, 
                        "ppid": 99, 
                        "name": "workload", 
                        "pid": 100, 
                        "simpoint": 0, 
                        "egid": 100, 
                        "euid": 100, 
                        "cxx_class": "LiveProcess", 
                        "path": "system.cpu.workload", 
                        "max_stack_size": 67108864, 
                        "type": "LiveProcess", 
                        "uid": 100
                    }
                ], 
                "name": "cpu", 
                "dtb": {
                    "name": "dtb", 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "clock": 1e-09, 
                        "cxx_class": "X86ISA::Walker", 
                        "path": "system.cpu.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.cpu.dtb_walker_cache.cpu_side", 
                            "role": "MASTER"
                        }
                    }, 
                    "path": "system.cpu.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "max_insts_any_thread": 10000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0.0, 
                "dcache_port": {
                    "peer": "system.cpu.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache": {
                    "is_top_level": true, 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "block_size": 64, 
                    "size": 65536, 
                    "clock": 1e-09, 
                    "trace_addr": 0, 
                    "max_miss_count": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "tgts_per_mshr": 20, 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu.dcache", 
                    "prioritizeRequests": false, 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "hash_delay": 1, 
                    "subblock_size": 0, 
                    "cpu_side": {
                        "peer": "system.cpu.dcache_port", 
                        "role": "SLAVE"
                    }, 
                    "two_queue": false
                }, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "path": "system.cpu.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }
        ], 
        "work_begin_cpu_id_exit": -1
    }, 
    "time_sync_period": 0.1, 
    "time_sync_spin_threshold": 9.999999999999999e-05, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": false
}